
inebranlable.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae14  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000063c  0800afa8  0800afa8  0001afa8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5e4  0800b5e4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b5e4  0800b5e4  0001b5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b5ec  0800b5ec  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5ec  0800b5ec  0001b5ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b5f0  0800b5f0  0001b5f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b5f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019fc  200001e0  0800b7d4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001bdc  0800b7d4  00021bdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d7dd  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046da  00000000  00000000  0003d9ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001898  00000000  00000000  000420c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016a0  00000000  00000000  00043960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025d7c  00000000  00000000  00045000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021cca  00000000  00000000  0006ad7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6a6c  00000000  00000000  0008ca46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001634b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007598  00000000  00000000  00163504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800af8c 	.word	0x0800af8c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800af8c 	.word	0x0800af8c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4a07      	ldr	r2, [pc, #28]	; (8000ed8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ebc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	4a06      	ldr	r2, [pc, #24]	; (8000edc <vApplicationGetIdleTaskMemory+0x30>)
 8000ec2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2280      	movs	r2, #128	; 0x80
 8000ec8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000eca:	bf00      	nop
 8000ecc:	3714      	adds	r7, #20
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	200009b8 	.word	0x200009b8
 8000edc:	20000a6c 	.word	0x20000a6c

08000ee0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000ee0:	b5b0      	push	{r4, r5, r7, lr}
 8000ee2:	b090      	sub	sp, #64	; 0x40
 8000ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of traceMutex */
  osMutexStaticDef(traceMutex, &traceMutexControlBlock);
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	63bb      	str	r3, [r7, #56]	; 0x38
 8000eea:	4b1a      	ldr	r3, [pc, #104]	; (8000f54 <MX_FREERTOS_Init+0x74>)
 8000eec:	63fb      	str	r3, [r7, #60]	; 0x3c
  traceMutexHandle = osMutexCreate(osMutex(traceMutex));
 8000eee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f004 fcc0 	bl	8005878 <osMutexCreate>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	4a17      	ldr	r2, [pc, #92]	; (8000f58 <MX_FREERTOS_Init+0x78>)
 8000efc:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of blinkTask */
  osThreadStaticDef(blinkTask, StartBlinkTask, osPriorityIdle, 0, 128, blinkTaskBuffer, &blinkTaskControlBlock);
 8000efe:	4b17      	ldr	r3, [pc, #92]	; (8000f5c <MX_FREERTOS_Init+0x7c>)
 8000f00:	f107 041c 	add.w	r4, r7, #28
 8000f04:	461d      	mov	r5, r3
 8000f06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f0a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  blinkTaskHandle = osThreadCreate(osThread(blinkTask), NULL);
 8000f12:	f107 031c 	add.w	r3, r7, #28
 8000f16:	2100      	movs	r1, #0
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f004 fc4d 	bl	80057b8 <osThreadCreate>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	4a0f      	ldr	r2, [pc, #60]	; (8000f60 <MX_FREERTOS_Init+0x80>)
 8000f22:	6013      	str	r3, [r2, #0]

  /* definition and creation of xbeeTask */
  osThreadStaticDef(xbeeTask, StartXbeeTask, osPriorityNormal, 0, 256, XbeeTaskBuffer, &XbeeTaskControlBlock);
 8000f24:	4b0f      	ldr	r3, [pc, #60]	; (8000f64 <MX_FREERTOS_Init+0x84>)
 8000f26:	463c      	mov	r4, r7
 8000f28:	461d      	mov	r5, r3
 8000f2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f2e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  xbeeTaskHandle = osThreadCreate(osThread(xbeeTask), NULL);
 8000f36:	463b      	mov	r3, r7
 8000f38:	2100      	movs	r1, #0
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f004 fc3c 	bl	80057b8 <osThreadCreate>
 8000f40:	4603      	mov	r3, r0
 8000f42:	4a09      	ldr	r2, [pc, #36]	; (8000f68 <MX_FREERTOS_Init+0x88>)
 8000f44:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  PRINT("\n\n\033[2J\033[H/---- StartUp ----/\n\n");
 8000f46:	4809      	ldr	r0, [pc, #36]	; (8000f6c <MX_FREERTOS_Init+0x8c>)
 8000f48:	f000 face 	bl	80014e8 <PRINT>
  /* USER CODE END RTOS_THREADS */

}
 8000f4c:	bf00      	nop
 8000f4e:	3740      	adds	r7, #64	; 0x40
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bdb0      	pop	{r4, r5, r7, pc}
 8000f54:	20000970 	.word	0x20000970
 8000f58:	2000096c 	.word	0x2000096c
 8000f5c:	0800afe0 	.word	0x0800afe0
 8000f60:	200001fc 	.word	0x200001fc
 8000f64:	0800affc 	.word	0x0800affc
 8000f68:	200004b4 	.word	0x200004b4
 8000f6c:	0800afc0 	.word	0x0800afc0

08000f70 <StartBlinkTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBlinkTask */
void StartBlinkTask(void const * argument)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlinkTask */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000f78:	2108      	movs	r1, #8
 8000f7a:	4817      	ldr	r0, [pc, #92]	; (8000fd8 <StartBlinkTask+0x68>)
 8000f7c:	f000 ff48 	bl	8001e10 <HAL_GPIO_TogglePin>
    osDelay(100);
 8000f80:	2064      	movs	r0, #100	; 0x64
 8000f82:	f004 fc65 	bl	8005850 <osDelay>
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000f86:	2108      	movs	r1, #8
 8000f88:	4813      	ldr	r0, [pc, #76]	; (8000fd8 <StartBlinkTask+0x68>)
 8000f8a:	f000 ff41 	bl	8001e10 <HAL_GPIO_TogglePin>
    osDelay(100);
 8000f8e:	2064      	movs	r0, #100	; 0x64
 8000f90:	f004 fc5e 	bl	8005850 <osDelay>
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000f94:	2108      	movs	r1, #8
 8000f96:	4810      	ldr	r0, [pc, #64]	; (8000fd8 <StartBlinkTask+0x68>)
 8000f98:	f000 ff3a 	bl	8001e10 <HAL_GPIO_TogglePin>
    osDelay(100);
 8000f9c:	2064      	movs	r0, #100	; 0x64
 8000f9e:	f004 fc57 	bl	8005850 <osDelay>
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000fa2:	2108      	movs	r1, #8
 8000fa4:	480c      	ldr	r0, [pc, #48]	; (8000fd8 <StartBlinkTask+0x68>)
 8000fa6:	f000 ff33 	bl	8001e10 <HAL_GPIO_TogglePin>
    osDelay(1000);
 8000faa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fae:	f004 fc4f 	bl	8005850 <osDelay>
//    uint8_t msg[] = "abcdefghijklmnopqrstuvwxyz\n\r";
//    LOG(msg, sizeof(msg)-1);
    static float f = 0;
    static int i = 0;
//    PRINT("LOG %d\n\r", i++);
    LOG_ROLL(f);
 8000fb2:	4b0a      	ldr	r3, [pc, #40]	; (8000fdc <StartBlinkTask+0x6c>)
 8000fb4:	edd3 7a00 	vldr	s15, [r3]
 8000fb8:	eeb0 0a67 	vmov.f32	s0, s15
 8000fbc:	f004 fb8a 	bl	80056d4 <LOG_ROLL>
    f += 1;
 8000fc0:	4b06      	ldr	r3, [pc, #24]	; (8000fdc <StartBlinkTask+0x6c>)
 8000fc2:	edd3 7a00 	vldr	s15, [r3]
 8000fc6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000fca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fce:	4b03      	ldr	r3, [pc, #12]	; (8000fdc <StartBlinkTask+0x6c>)
 8000fd0:	edc3 7a00 	vstr	s15, [r3]
  {
 8000fd4:	e7d0      	b.n	8000f78 <StartBlinkTask+0x8>
 8000fd6:	bf00      	nop
 8000fd8:	48000400 	.word	0x48000400
 8000fdc:	20000c6c 	.word	0x20000c6c

08000fe0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b088      	sub	sp, #32
 8000fe4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe6:	f107 030c 	add.w	r3, r7, #12
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	605a      	str	r2, [r3, #4]
 8000ff0:	609a      	str	r2, [r3, #8]
 8000ff2:	60da      	str	r2, [r3, #12]
 8000ff4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ff6:	4b1d      	ldr	r3, [pc, #116]	; (800106c <MX_GPIO_Init+0x8c>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffa:	4a1c      	ldr	r2, [pc, #112]	; (800106c <MX_GPIO_Init+0x8c>)
 8000ffc:	f043 0304 	orr.w	r3, r3, #4
 8001000:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001002:	4b1a      	ldr	r3, [pc, #104]	; (800106c <MX_GPIO_Init+0x8c>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001006:	f003 0304 	and.w	r3, r3, #4
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800100e:	4b17      	ldr	r3, [pc, #92]	; (800106c <MX_GPIO_Init+0x8c>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	4a16      	ldr	r2, [pc, #88]	; (800106c <MX_GPIO_Init+0x8c>)
 8001014:	f043 0301 	orr.w	r3, r3, #1
 8001018:	64d3      	str	r3, [r2, #76]	; 0x4c
 800101a:	4b14      	ldr	r3, [pc, #80]	; (800106c <MX_GPIO_Init+0x8c>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	f003 0301 	and.w	r3, r3, #1
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001026:	4b11      	ldr	r3, [pc, #68]	; (800106c <MX_GPIO_Init+0x8c>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102a:	4a10      	ldr	r2, [pc, #64]	; (800106c <MX_GPIO_Init+0x8c>)
 800102c:	f043 0302 	orr.w	r3, r3, #2
 8001030:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001032:	4b0e      	ldr	r3, [pc, #56]	; (800106c <MX_GPIO_Init+0x8c>)
 8001034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	603b      	str	r3, [r7, #0]
 800103c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	2108      	movs	r1, #8
 8001042:	480b      	ldr	r0, [pc, #44]	; (8001070 <MX_GPIO_Init+0x90>)
 8001044:	f000 fecc 	bl	8001de0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001048:	2308      	movs	r3, #8
 800104a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104c:	2301      	movs	r3, #1
 800104e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001054:	2300      	movs	r3, #0
 8001056:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001058:	f107 030c 	add.w	r3, r7, #12
 800105c:	4619      	mov	r1, r3
 800105e:	4804      	ldr	r0, [pc, #16]	; (8001070 <MX_GPIO_Init+0x90>)
 8001060:	f000 fd54 	bl	8001b0c <HAL_GPIO_Init>

}
 8001064:	bf00      	nop
 8001066:	3720      	adds	r7, #32
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40021000 	.word	0x40021000
 8001070:	48000400 	.word	0x48000400

08001074 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001078:	f000 fbad 	bl	80017d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107c:	f000 f80c 	bl	8001098 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001080:	f7ff ffae 	bl	8000fe0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001084:	f000 fa84 	bl	8001590 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001088:	f000 fa52 	bl	8001530 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800108c:	f7ff ff28 	bl	8000ee0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001090:	f004 fb8b 	bl	80057aa <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001094:	e7fe      	b.n	8001094 <main+0x20>
	...

08001098 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b096      	sub	sp, #88	; 0x58
 800109c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800109e:	f107 0314 	add.w	r3, r7, #20
 80010a2:	2244      	movs	r2, #68	; 0x44
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f007 f92a 	bl	8008300 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010ac:	463b      	mov	r3, r7
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	609a      	str	r2, [r3, #8]
 80010b6:	60da      	str	r2, [r3, #12]
 80010b8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010ba:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010be:	f000 fedf 	bl	8001e80 <HAL_PWREx_ControlVoltageScaling>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010c8:	f000 f85a 	bl	8001180 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010cc:	f000 feba 	bl	8001e44 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80010d0:	4b21      	ldr	r3, [pc, #132]	; (8001158 <SystemClock_Config+0xc0>)
 80010d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010d6:	4a20      	ldr	r2, [pc, #128]	; (8001158 <SystemClock_Config+0xc0>)
 80010d8:	f023 0318 	bic.w	r3, r3, #24
 80010dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80010e0:	2314      	movs	r3, #20
 80010e2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80010e4:	2301      	movs	r3, #1
 80010e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010e8:	2301      	movs	r3, #1
 80010ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010f0:	2360      	movs	r3, #96	; 0x60
 80010f2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f4:	2302      	movs	r3, #2
 80010f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80010f8:	2301      	movs	r3, #1
 80010fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010fc:	2301      	movs	r3, #1
 80010fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001100:	2328      	movs	r3, #40	; 0x28
 8001102:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001104:	2307      	movs	r3, #7
 8001106:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001108:	2302      	movs	r3, #2
 800110a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800110c:	2302      	movs	r3, #2
 800110e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	4618      	mov	r0, r3
 8001116:	f000 ff09 	bl	8001f2c <HAL_RCC_OscConfig>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001120:	f000 f82e 	bl	8001180 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001124:	230f      	movs	r3, #15
 8001126:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001128:	2303      	movs	r3, #3
 800112a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001138:	463b      	mov	r3, r7
 800113a:	2104      	movs	r1, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f001 fb09 	bl	8002754 <HAL_RCC_ClockConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001148:	f000 f81a 	bl	8001180 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800114c:	f001 ff4e 	bl	8002fec <HAL_RCCEx_EnableMSIPLLMode>
}
 8001150:	bf00      	nop
 8001152:	3758      	adds	r7, #88	; 0x58
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40021000 	.word	0x40021000

0800115c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a04      	ldr	r2, [pc, #16]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d101      	bne.n	8001172 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800116e:	f000 fb4b 	bl	8001808 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40001000 	.word	0x40001000

08001180 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001184:	b672      	cpsid	i
}
 8001186:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001188:	e7fe      	b.n	8001188 <Error_Handler+0x8>
	...

0800118c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001192:	4b11      	ldr	r3, [pc, #68]	; (80011d8 <HAL_MspInit+0x4c>)
 8001194:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001196:	4a10      	ldr	r2, [pc, #64]	; (80011d8 <HAL_MspInit+0x4c>)
 8001198:	f043 0301 	orr.w	r3, r3, #1
 800119c:	6613      	str	r3, [r2, #96]	; 0x60
 800119e:	4b0e      	ldr	r3, [pc, #56]	; (80011d8 <HAL_MspInit+0x4c>)
 80011a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011aa:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <HAL_MspInit+0x4c>)
 80011ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ae:	4a0a      	ldr	r2, [pc, #40]	; (80011d8 <HAL_MspInit+0x4c>)
 80011b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011b4:	6593      	str	r3, [r2, #88]	; 0x58
 80011b6:	4b08      	ldr	r3, [pc, #32]	; (80011d8 <HAL_MspInit+0x4c>)
 80011b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011c2:	2200      	movs	r2, #0
 80011c4:	210f      	movs	r1, #15
 80011c6:	f06f 0001 	mvn.w	r0, #1
 80011ca:	f000 fbf5 	bl	80019b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	40021000 	.word	0x40021000

080011dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08c      	sub	sp, #48	; 0x30
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80011ec:	2200      	movs	r2, #0
 80011ee:	6879      	ldr	r1, [r7, #4]
 80011f0:	2036      	movs	r0, #54	; 0x36
 80011f2:	f000 fbe1 	bl	80019b8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80011f6:	2036      	movs	r0, #54	; 0x36
 80011f8:	f000 fbfa 	bl	80019f0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80011fc:	4b1e      	ldr	r3, [pc, #120]	; (8001278 <HAL_InitTick+0x9c>)
 80011fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001200:	4a1d      	ldr	r2, [pc, #116]	; (8001278 <HAL_InitTick+0x9c>)
 8001202:	f043 0310 	orr.w	r3, r3, #16
 8001206:	6593      	str	r3, [r2, #88]	; 0x58
 8001208:	4b1b      	ldr	r3, [pc, #108]	; (8001278 <HAL_InitTick+0x9c>)
 800120a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800120c:	f003 0310 	and.w	r3, r3, #16
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001214:	f107 0210 	add.w	r2, r7, #16
 8001218:	f107 0314 	add.w	r3, r7, #20
 800121c:	4611      	mov	r1, r2
 800121e:	4618      	mov	r0, r3
 8001220:	f001 fc5c 	bl	8002adc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001224:	f001 fc2e 	bl	8002a84 <HAL_RCC_GetPCLK1Freq>
 8001228:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800122a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800122c:	4a13      	ldr	r2, [pc, #76]	; (800127c <HAL_InitTick+0xa0>)
 800122e:	fba2 2303 	umull	r2, r3, r2, r3
 8001232:	0c9b      	lsrs	r3, r3, #18
 8001234:	3b01      	subs	r3, #1
 8001236:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001238:	4b11      	ldr	r3, [pc, #68]	; (8001280 <HAL_InitTick+0xa4>)
 800123a:	4a12      	ldr	r2, [pc, #72]	; (8001284 <HAL_InitTick+0xa8>)
 800123c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800123e:	4b10      	ldr	r3, [pc, #64]	; (8001280 <HAL_InitTick+0xa4>)
 8001240:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001244:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001246:	4a0e      	ldr	r2, [pc, #56]	; (8001280 <HAL_InitTick+0xa4>)
 8001248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800124a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800124c:	4b0c      	ldr	r3, [pc, #48]	; (8001280 <HAL_InitTick+0xa4>)
 800124e:	2200      	movs	r2, #0
 8001250:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001252:	4b0b      	ldr	r3, [pc, #44]	; (8001280 <HAL_InitTick+0xa4>)
 8001254:	2200      	movs	r2, #0
 8001256:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001258:	4809      	ldr	r0, [pc, #36]	; (8001280 <HAL_InitTick+0xa4>)
 800125a:	f001 ffc9 	bl	80031f0 <HAL_TIM_Base_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d104      	bne.n	800126e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001264:	4806      	ldr	r0, [pc, #24]	; (8001280 <HAL_InitTick+0xa4>)
 8001266:	f002 f825 	bl	80032b4 <HAL_TIM_Base_Start_IT>
 800126a:	4603      	mov	r3, r0
 800126c:	e000      	b.n	8001270 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
}
 8001270:	4618      	mov	r0, r3
 8001272:	3730      	adds	r7, #48	; 0x30
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40021000 	.word	0x40021000
 800127c:	431bde83 	.word	0x431bde83
 8001280:	20000c70 	.word	0x20000c70
 8001284:	40001000 	.word	0x40001000

08001288 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800128c:	e7fe      	b.n	800128c <NMI_Handler+0x4>

0800128e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800128e:	b480      	push	{r7}
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001292:	e7fe      	b.n	8001292 <HardFault_Handler+0x4>

08001294 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001298:	e7fe      	b.n	8001298 <MemManage_Handler+0x4>

0800129a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800129a:	b480      	push	{r7}
 800129c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800129e:	e7fe      	b.n	800129e <BusFault_Handler+0x4>

080012a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a4:	e7fe      	b.n	80012a4 <UsageFault_Handler+0x4>

080012a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012a6:	b480      	push	{r7}
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012b8:	4802      	ldr	r0, [pc, #8]	; (80012c4 <USART1_IRQHandler+0x10>)
 80012ba:	f002 fb51 	bl	8003960 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000cc0 	.word	0x20000cc0

080012c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80012cc:	4802      	ldr	r0, [pc, #8]	; (80012d8 <USART2_IRQHandler+0x10>)
 80012ce:	f002 fb47 	bl	8003960 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000d44 	.word	0x20000d44

080012dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80012e0:	4802      	ldr	r0, [pc, #8]	; (80012ec <TIM6_DAC_IRQHandler+0x10>)
 80012e2:	f002 f83b 	bl	800335c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000c70 	.word	0x20000c70

080012f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
	return 1;
 80012f4:	2301      	movs	r3, #1
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <_kill>:

int _kill(int pid, int sig)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800130a:	f006 fea7 	bl	800805c <__errno>
 800130e:	4603      	mov	r3, r0
 8001310:	2216      	movs	r2, #22
 8001312:	601a      	str	r2, [r3, #0]
	return -1;
 8001314:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001318:	4618      	mov	r0, r3
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <_exit>:

void _exit (int status)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001328:	f04f 31ff 	mov.w	r1, #4294967295
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f7ff ffe7 	bl	8001300 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001332:	e7fe      	b.n	8001332 <_exit+0x12>

08001334 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]
 8001344:	e00a      	b.n	800135c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001346:	f3af 8000 	nop.w
 800134a:	4601      	mov	r1, r0
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	1c5a      	adds	r2, r3, #1
 8001350:	60ba      	str	r2, [r7, #8]
 8001352:	b2ca      	uxtb	r2, r1
 8001354:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	3301      	adds	r3, #1
 800135a:	617b      	str	r3, [r7, #20]
 800135c:	697a      	ldr	r2, [r7, #20]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	429a      	cmp	r2, r3
 8001362:	dbf0      	blt.n	8001346 <_read+0x12>
	}

return len;
 8001364:	687b      	ldr	r3, [r7, #4]
}
 8001366:	4618      	mov	r0, r3
 8001368:	3718      	adds	r7, #24
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b086      	sub	sp, #24
 8001372:	af00      	add	r7, sp, #0
 8001374:	60f8      	str	r0, [r7, #12]
 8001376:	60b9      	str	r1, [r7, #8]
 8001378:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800137a:	2300      	movs	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	e009      	b.n	8001394 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	1c5a      	adds	r2, r3, #1
 8001384:	60ba      	str	r2, [r7, #8]
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	4618      	mov	r0, r3
 800138a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	3301      	adds	r3, #1
 8001392:	617b      	str	r3, [r7, #20]
 8001394:	697a      	ldr	r2, [r7, #20]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	429a      	cmp	r2, r3
 800139a:	dbf1      	blt.n	8001380 <_write+0x12>
	}
	return len;
 800139c:	687b      	ldr	r3, [r7, #4]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3718      	adds	r7, #24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <_close>:

int _close(int file)
{
 80013a6:	b480      	push	{r7}
 80013a8:	b083      	sub	sp, #12
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	6078      	str	r0, [r7, #4]
	return -1;
 80013ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013be:	b480      	push	{r7}
 80013c0:	b083      	sub	sp, #12
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
 80013c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013ce:	605a      	str	r2, [r3, #4]
	return 0;
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr

080013de <_isatty>:

int _isatty(int file)
{
 80013de:	b480      	push	{r7}
 80013e0:	b083      	sub	sp, #12
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
	return 1;
 80013e6:	2301      	movs	r3, #1
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
	return 0;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	3714      	adds	r7, #20
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
	...

08001410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001418:	4a14      	ldr	r2, [pc, #80]	; (800146c <_sbrk+0x5c>)
 800141a:	4b15      	ldr	r3, [pc, #84]	; (8001470 <_sbrk+0x60>)
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001424:	4b13      	ldr	r3, [pc, #76]	; (8001474 <_sbrk+0x64>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d102      	bne.n	8001432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800142c:	4b11      	ldr	r3, [pc, #68]	; (8001474 <_sbrk+0x64>)
 800142e:	4a12      	ldr	r2, [pc, #72]	; (8001478 <_sbrk+0x68>)
 8001430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001432:	4b10      	ldr	r3, [pc, #64]	; (8001474 <_sbrk+0x64>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4413      	add	r3, r2
 800143a:	693a      	ldr	r2, [r7, #16]
 800143c:	429a      	cmp	r2, r3
 800143e:	d207      	bcs.n	8001450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001440:	f006 fe0c 	bl	800805c <__errno>
 8001444:	4603      	mov	r3, r0
 8001446:	220c      	movs	r2, #12
 8001448:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800144a:	f04f 33ff 	mov.w	r3, #4294967295
 800144e:	e009      	b.n	8001464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001450:	4b08      	ldr	r3, [pc, #32]	; (8001474 <_sbrk+0x64>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001456:	4b07      	ldr	r3, [pc, #28]	; (8001474 <_sbrk+0x64>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	4a05      	ldr	r2, [pc, #20]	; (8001474 <_sbrk+0x64>)
 8001460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001462:	68fb      	ldr	r3, [r7, #12]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20010000 	.word	0x20010000
 8001470:	00000400 	.word	0x00000400
 8001474:	20000cbc 	.word	0x20000cbc
 8001478:	20001be0 	.word	0x20001be0

0800147c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <SystemInit+0x20>)
 8001482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001486:	4a05      	ldr	r2, [pc, #20]	; (800149c <SystemInit+0x20>)
 8001488:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800148c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <vprint>:
#include "cmsis_os.h"

extern osMutexId traceMutexHandle;

void vprint(const char *fmt, va_list argp)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b0b4      	sub	sp, #208	; 0xd0
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
    char string[200];
    if(0 < vsprintf(string,fmt,argp)) // build string
 80014aa:	f107 0308 	add.w	r3, r7, #8
 80014ae:	683a      	ldr	r2, [r7, #0]
 80014b0:	6879      	ldr	r1, [r7, #4]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f007 fd4a 	bl	8008f4c <vsiprintf>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	dd0d      	ble.n	80014da <vprint+0x3a>
    {
        HAL_UART_Transmit(&huart2, (uint8_t*)string, strlen(string), 0xffffff); // send message via UART
 80014be:	f107 0308 	add.w	r3, r7, #8
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7fe fe84 	bl	80001d0 <strlen>
 80014c8:	4603      	mov	r3, r0
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	f107 0108 	add.w	r1, r7, #8
 80014d0:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80014d4:	4803      	ldr	r0, [pc, #12]	; (80014e4 <vprint+0x44>)
 80014d6:	f002 f959 	bl	800378c <HAL_UART_Transmit>
    }
}
 80014da:	bf00      	nop
 80014dc:	37d0      	adds	r7, #208	; 0xd0
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000d44 	.word	0x20000d44

080014e8 <PRINT>:

void PRINT(const char *fmt, ...) // custom printf() function
{
 80014e8:	b40f      	push	{r0, r1, r2, r3}
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b082      	sub	sp, #8
 80014ee:	af00      	add	r7, sp, #0
	va_list argp;

	if( osMutexWait(traceMutexHandle, 0) != osOK)
 80014f0:	4b0e      	ldr	r3, [pc, #56]	; (800152c <PRINT+0x44>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f004 f9d6 	bl	80058a8 <osMutexWait>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d10c      	bne.n	800151c <PRINT+0x34>
		return;

    va_start(argp, fmt);
 8001502:	f107 0314 	add.w	r3, r7, #20
 8001506:	607b      	str	r3, [r7, #4]
    vprint(fmt, argp);
 8001508:	6879      	ldr	r1, [r7, #4]
 800150a:	6938      	ldr	r0, [r7, #16]
 800150c:	f7ff ffc8 	bl	80014a0 <vprint>
    va_end(argp);

	osMutexRelease(traceMutexHandle);
 8001510:	4b06      	ldr	r3, [pc, #24]	; (800152c <PRINT+0x44>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4618      	mov	r0, r3
 8001516:	f004 fa15 	bl	8005944 <osMutexRelease>
 800151a:	e000      	b.n	800151e <PRINT+0x36>
		return;
 800151c:	bf00      	nop
}
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001526:	b004      	add	sp, #16
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	2000096c 	.word	0x2000096c

08001530 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001534:	4b14      	ldr	r3, [pc, #80]	; (8001588 <MX_USART1_UART_Init+0x58>)
 8001536:	4a15      	ldr	r2, [pc, #84]	; (800158c <MX_USART1_UART_Init+0x5c>)
 8001538:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800153a:	4b13      	ldr	r3, [pc, #76]	; (8001588 <MX_USART1_UART_Init+0x58>)
 800153c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001540:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001542:	4b11      	ldr	r3, [pc, #68]	; (8001588 <MX_USART1_UART_Init+0x58>)
 8001544:	2200      	movs	r2, #0
 8001546:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001548:	4b0f      	ldr	r3, [pc, #60]	; (8001588 <MX_USART1_UART_Init+0x58>)
 800154a:	2200      	movs	r2, #0
 800154c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800154e:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <MX_USART1_UART_Init+0x58>)
 8001550:	2200      	movs	r2, #0
 8001552:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001554:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <MX_USART1_UART_Init+0x58>)
 8001556:	220c      	movs	r2, #12
 8001558:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800155a:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <MX_USART1_UART_Init+0x58>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <MX_USART1_UART_Init+0x58>)
 8001562:	2200      	movs	r2, #0
 8001564:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <MX_USART1_UART_Init+0x58>)
 8001568:	2200      	movs	r2, #0
 800156a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800156c:	4b06      	ldr	r3, [pc, #24]	; (8001588 <MX_USART1_UART_Init+0x58>)
 800156e:	2200      	movs	r2, #0
 8001570:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001572:	4805      	ldr	r0, [pc, #20]	; (8001588 <MX_USART1_UART_Init+0x58>)
 8001574:	f002 f8bc 	bl	80036f0 <HAL_UART_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800157e:	f7ff fdff 	bl	8001180 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20000cc0 	.word	0x20000cc0
 800158c:	40013800 	.word	0x40013800

08001590 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001594:	4b14      	ldr	r3, [pc, #80]	; (80015e8 <MX_USART2_UART_Init+0x58>)
 8001596:	4a15      	ldr	r2, [pc, #84]	; (80015ec <MX_USART2_UART_Init+0x5c>)
 8001598:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800159a:	4b13      	ldr	r3, [pc, #76]	; (80015e8 <MX_USART2_UART_Init+0x58>)
 800159c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015a2:	4b11      	ldr	r3, [pc, #68]	; (80015e8 <MX_USART2_UART_Init+0x58>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015a8:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <MX_USART2_UART_Init+0x58>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015ae:	4b0e      	ldr	r3, [pc, #56]	; (80015e8 <MX_USART2_UART_Init+0x58>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015b4:	4b0c      	ldr	r3, [pc, #48]	; (80015e8 <MX_USART2_UART_Init+0x58>)
 80015b6:	220c      	movs	r2, #12
 80015b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ba:	4b0b      	ldr	r3, [pc, #44]	; (80015e8 <MX_USART2_UART_Init+0x58>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015c0:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <MX_USART2_UART_Init+0x58>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015c6:	4b08      	ldr	r3, [pc, #32]	; (80015e8 <MX_USART2_UART_Init+0x58>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015cc:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <MX_USART2_UART_Init+0x58>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015d2:	4805      	ldr	r0, [pc, #20]	; (80015e8 <MX_USART2_UART_Init+0x58>)
 80015d4:	f002 f88c 	bl	80036f0 <HAL_UART_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80015de:	f7ff fdcf 	bl	8001180 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000d44 	.word	0x20000d44
 80015ec:	40004400 	.word	0x40004400

080015f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b0a0      	sub	sp, #128	; 0x80
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001608:	f107 0318 	add.w	r3, r7, #24
 800160c:	2254      	movs	r2, #84	; 0x54
 800160e:	2100      	movs	r1, #0
 8001610:	4618      	mov	r0, r3
 8001612:	f006 fe75 	bl	8008300 <memset>
  if(uartHandle->Instance==USART1)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a4f      	ldr	r2, [pc, #316]	; (8001758 <HAL_UART_MspInit+0x168>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d140      	bne.n	80016a2 <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001620:	2301      	movs	r3, #1
 8001622:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001624:	2300      	movs	r3, #0
 8001626:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001628:	f107 0318 	add.w	r3, r7, #24
 800162c:	4618      	mov	r0, r3
 800162e:	f001 fae7 	bl	8002c00 <HAL_RCCEx_PeriphCLKConfig>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001638:	f7ff fda2 	bl	8001180 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800163c:	4b47      	ldr	r3, [pc, #284]	; (800175c <HAL_UART_MspInit+0x16c>)
 800163e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001640:	4a46      	ldr	r2, [pc, #280]	; (800175c <HAL_UART_MspInit+0x16c>)
 8001642:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001646:	6613      	str	r3, [r2, #96]	; 0x60
 8001648:	4b44      	ldr	r3, [pc, #272]	; (800175c <HAL_UART_MspInit+0x16c>)
 800164a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800164c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001654:	4b41      	ldr	r3, [pc, #260]	; (800175c <HAL_UART_MspInit+0x16c>)
 8001656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001658:	4a40      	ldr	r2, [pc, #256]	; (800175c <HAL_UART_MspInit+0x16c>)
 800165a:	f043 0301 	orr.w	r3, r3, #1
 800165e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001660:	4b3e      	ldr	r3, [pc, #248]	; (800175c <HAL_UART_MspInit+0x16c>)
 8001662:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001664:	f003 0301 	and.w	r3, r3, #1
 8001668:	613b      	str	r3, [r7, #16]
 800166a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800166c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001670:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001672:	2302      	movs	r3, #2
 8001674:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001676:	2300      	movs	r3, #0
 8001678:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800167a:	2303      	movs	r3, #3
 800167c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800167e:	2307      	movs	r3, #7
 8001680:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001682:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001686:	4619      	mov	r1, r3
 8001688:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800168c:	f000 fa3e 	bl	8001b0c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001690:	2200      	movs	r2, #0
 8001692:	2105      	movs	r1, #5
 8001694:	2025      	movs	r0, #37	; 0x25
 8001696:	f000 f98f 	bl	80019b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800169a:	2025      	movs	r0, #37	; 0x25
 800169c:	f000 f9a8 	bl	80019f0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80016a0:	e055      	b.n	800174e <HAL_UART_MspInit+0x15e>
  else if(uartHandle->Instance==USART2)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a2e      	ldr	r2, [pc, #184]	; (8001760 <HAL_UART_MspInit+0x170>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d150      	bne.n	800174e <HAL_UART_MspInit+0x15e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016ac:	2302      	movs	r3, #2
 80016ae:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016b0:	2300      	movs	r3, #0
 80016b2:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016b4:	f107 0318 	add.w	r3, r7, #24
 80016b8:	4618      	mov	r0, r3
 80016ba:	f001 faa1 	bl	8002c00 <HAL_RCCEx_PeriphCLKConfig>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 80016c4:	f7ff fd5c 	bl	8001180 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80016c8:	4b24      	ldr	r3, [pc, #144]	; (800175c <HAL_UART_MspInit+0x16c>)
 80016ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016cc:	4a23      	ldr	r2, [pc, #140]	; (800175c <HAL_UART_MspInit+0x16c>)
 80016ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016d2:	6593      	str	r3, [r2, #88]	; 0x58
 80016d4:	4b21      	ldr	r3, [pc, #132]	; (800175c <HAL_UART_MspInit+0x16c>)
 80016d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e0:	4b1e      	ldr	r3, [pc, #120]	; (800175c <HAL_UART_MspInit+0x16c>)
 80016e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e4:	4a1d      	ldr	r2, [pc, #116]	; (800175c <HAL_UART_MspInit+0x16c>)
 80016e6:	f043 0301 	orr.w	r3, r3, #1
 80016ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ec:	4b1b      	ldr	r3, [pc, #108]	; (800175c <HAL_UART_MspInit+0x16c>)
 80016ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	60bb      	str	r3, [r7, #8]
 80016f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80016f8:	2304      	movs	r3, #4
 80016fa:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fc:	2302      	movs	r3, #2
 80016fe:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001704:	2303      	movs	r3, #3
 8001706:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001708:	2307      	movs	r3, #7
 800170a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800170c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001710:	4619      	mov	r1, r3
 8001712:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001716:	f000 f9f9 	bl	8001b0c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800171a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800171e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001720:	2302      	movs	r3, #2
 8001722:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001724:	2300      	movs	r3, #0
 8001726:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001728:	2303      	movs	r3, #3
 800172a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800172c:	2303      	movs	r3, #3
 800172e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001730:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001734:	4619      	mov	r1, r3
 8001736:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800173a:	f000 f9e7 	bl	8001b0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800173e:	2200      	movs	r2, #0
 8001740:	2105      	movs	r1, #5
 8001742:	2026      	movs	r0, #38	; 0x26
 8001744:	f000 f938 	bl	80019b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001748:	2026      	movs	r0, #38	; 0x26
 800174a:	f000 f951 	bl	80019f0 <HAL_NVIC_EnableIRQ>
}
 800174e:	bf00      	nop
 8001750:	3780      	adds	r7, #128	; 0x80
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40013800 	.word	0x40013800
 800175c:	40021000 	.word	0x40021000
 8001760:	40004400 	.word	0x40004400

08001764 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4a04      	ldr	r2, [pc, #16]	; (8001780 <HAL_UART_RxCpltCallback+0x1c>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d101      	bne.n	8001778 <HAL_UART_RxCpltCallback+0x14>
	{
		xbeeSerial_rxCallback();
 8001774:	f003 ff16 	bl	80055a4 <xbeeSerial_rxCallback>
	}
	else if(huart == &huart2)
	{
		//GPS Callback
	}
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000cc0 	.word	0x20000cc0

08001784 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001784:	f8df d034 	ldr.w	sp, [pc, #52]	; 80017bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001788:	f7ff fe78 	bl	800147c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800178c:	480c      	ldr	r0, [pc, #48]	; (80017c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800178e:	490d      	ldr	r1, [pc, #52]	; (80017c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001790:	4a0d      	ldr	r2, [pc, #52]	; (80017c8 <LoopForever+0xe>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001794:	e002      	b.n	800179c <LoopCopyDataInit>

08001796 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001796:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001798:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800179a:	3304      	adds	r3, #4

0800179c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800179c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800179e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017a0:	d3f9      	bcc.n	8001796 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017a2:	4a0a      	ldr	r2, [pc, #40]	; (80017cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80017a4:	4c0a      	ldr	r4, [pc, #40]	; (80017d0 <LoopForever+0x16>)
  movs r3, #0
 80017a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a8:	e001      	b.n	80017ae <LoopFillZerobss>

080017aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017ac:	3204      	adds	r2, #4

080017ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017b0:	d3fb      	bcc.n	80017aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017b2:	f006 fd4f 	bl	8008254 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017b6:	f7ff fc5d 	bl	8001074 <main>

080017ba <LoopForever>:

LoopForever:
    b LoopForever
 80017ba:	e7fe      	b.n	80017ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017bc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80017c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80017c8:	0800b5f4 	.word	0x0800b5f4
  ldr r2, =_sbss
 80017cc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80017d0:	20001bdc 	.word	0x20001bdc

080017d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017d4:	e7fe      	b.n	80017d4 <ADC1_IRQHandler>

080017d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017e0:	2003      	movs	r0, #3
 80017e2:	f000 f8de 	bl	80019a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017e6:	200f      	movs	r0, #15
 80017e8:	f7ff fcf8 	bl	80011dc <HAL_InitTick>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d002      	beq.n	80017f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	71fb      	strb	r3, [r7, #7]
 80017f6:	e001      	b.n	80017fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017f8:	f7ff fcc8 	bl	800118c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017fc:	79fb      	ldrb	r3, [r7, #7]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
	...

08001808 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800180c:	4b06      	ldr	r3, [pc, #24]	; (8001828 <HAL_IncTick+0x20>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	461a      	mov	r2, r3
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <HAL_IncTick+0x24>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4413      	add	r3, r2
 8001818:	4a04      	ldr	r2, [pc, #16]	; (800182c <HAL_IncTick+0x24>)
 800181a:	6013      	str	r3, [r2, #0]
}
 800181c:	bf00      	nop
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	20000008 	.word	0x20000008
 800182c:	20000dc8 	.word	0x20000dc8

08001830 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  return uwTick;
 8001834:	4b03      	ldr	r3, [pc, #12]	; (8001844 <HAL_GetTick+0x14>)
 8001836:	681b      	ldr	r3, [r3, #0]
}
 8001838:	4618      	mov	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	20000dc8 	.word	0x20000dc8

08001848 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f003 0307 	and.w	r3, r3, #7
 8001856:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001858:	4b0c      	ldr	r3, [pc, #48]	; (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800185e:	68ba      	ldr	r2, [r7, #8]
 8001860:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001864:	4013      	ands	r3, r2
 8001866:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001870:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001874:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001878:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800187a:	4a04      	ldr	r2, [pc, #16]	; (800188c <__NVIC_SetPriorityGrouping+0x44>)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	60d3      	str	r3, [r2, #12]
}
 8001880:	bf00      	nop
 8001882:	3714      	adds	r7, #20
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001894:	4b04      	ldr	r3, [pc, #16]	; (80018a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	0a1b      	lsrs	r3, r3, #8
 800189a:	f003 0307 	and.w	r3, r3, #7
}
 800189e:	4618      	mov	r0, r3
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	db0b      	blt.n	80018d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	f003 021f 	and.w	r2, r3, #31
 80018c4:	4907      	ldr	r1, [pc, #28]	; (80018e4 <__NVIC_EnableIRQ+0x38>)
 80018c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ca:	095b      	lsrs	r3, r3, #5
 80018cc:	2001      	movs	r0, #1
 80018ce:	fa00 f202 	lsl.w	r2, r0, r2
 80018d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018d6:	bf00      	nop
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	e000e100 	.word	0xe000e100

080018e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	6039      	str	r1, [r7, #0]
 80018f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	db0a      	blt.n	8001912 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	490c      	ldr	r1, [pc, #48]	; (8001934 <__NVIC_SetPriority+0x4c>)
 8001902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001906:	0112      	lsls	r2, r2, #4
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	440b      	add	r3, r1
 800190c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001910:	e00a      	b.n	8001928 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	b2da      	uxtb	r2, r3
 8001916:	4908      	ldr	r1, [pc, #32]	; (8001938 <__NVIC_SetPriority+0x50>)
 8001918:	79fb      	ldrb	r3, [r7, #7]
 800191a:	f003 030f 	and.w	r3, r3, #15
 800191e:	3b04      	subs	r3, #4
 8001920:	0112      	lsls	r2, r2, #4
 8001922:	b2d2      	uxtb	r2, r2
 8001924:	440b      	add	r3, r1
 8001926:	761a      	strb	r2, [r3, #24]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	e000e100 	.word	0xe000e100
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800193c:	b480      	push	{r7}
 800193e:	b089      	sub	sp, #36	; 0x24
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	60b9      	str	r1, [r7, #8]
 8001946:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f003 0307 	and.w	r3, r3, #7
 800194e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f1c3 0307 	rsb	r3, r3, #7
 8001956:	2b04      	cmp	r3, #4
 8001958:	bf28      	it	cs
 800195a:	2304      	movcs	r3, #4
 800195c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	3304      	adds	r3, #4
 8001962:	2b06      	cmp	r3, #6
 8001964:	d902      	bls.n	800196c <NVIC_EncodePriority+0x30>
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	3b03      	subs	r3, #3
 800196a:	e000      	b.n	800196e <NVIC_EncodePriority+0x32>
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001970:	f04f 32ff 	mov.w	r2, #4294967295
 8001974:	69bb      	ldr	r3, [r7, #24]
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	43da      	mvns	r2, r3
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	401a      	ands	r2, r3
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001984:	f04f 31ff 	mov.w	r1, #4294967295
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	fa01 f303 	lsl.w	r3, r1, r3
 800198e:	43d9      	mvns	r1, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001994:	4313      	orrs	r3, r2
         );
}
 8001996:	4618      	mov	r0, r3
 8001998:	3724      	adds	r7, #36	; 0x24
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff ff4c 	bl	8001848 <__NVIC_SetPriorityGrouping>
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
 80019c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019ca:	f7ff ff61 	bl	8001890 <__NVIC_GetPriorityGrouping>
 80019ce:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019d0:	687a      	ldr	r2, [r7, #4]
 80019d2:	68b9      	ldr	r1, [r7, #8]
 80019d4:	6978      	ldr	r0, [r7, #20]
 80019d6:	f7ff ffb1 	bl	800193c <NVIC_EncodePriority>
 80019da:	4602      	mov	r2, r0
 80019dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019e0:	4611      	mov	r1, r2
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff ff80 	bl	80018e8 <__NVIC_SetPriority>
}
 80019e8:	bf00      	nop
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff ff54 	bl	80018ac <__NVIC_EnableIRQ>
}
 8001a04:	bf00      	nop
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a14:	2300      	movs	r3, #0
 8001a16:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d008      	beq.n	8001a36 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2204      	movs	r2, #4
 8001a28:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e022      	b.n	8001a7c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f022 020e 	bic.w	r2, r2, #14
 8001a44:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f022 0201 	bic.w	r2, r2, #1
 8001a54:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5a:	f003 021c 	and.w	r2, r3, #28
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a62:	2101      	movs	r1, #1
 8001a64:	fa01 f202 	lsl.w	r2, r1, r2
 8001a68:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2200      	movs	r2, #0
 8001a76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001a7a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a90:	2300      	movs	r3, #0
 8001a92:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d005      	beq.n	8001aac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2204      	movs	r2, #4
 8001aa4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	73fb      	strb	r3, [r7, #15]
 8001aaa:	e029      	b.n	8001b00 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f022 020e 	bic.w	r2, r2, #14
 8001aba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f022 0201 	bic.w	r2, r2, #1
 8001aca:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad0:	f003 021c 	and.w	r2, r3, #28
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad8:	2101      	movs	r1, #1
 8001ada:	fa01 f202 	lsl.w	r2, r1, r2
 8001ade:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2200      	movs	r2, #0
 8001aec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d003      	beq.n	8001b00 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	4798      	blx	r3
    }
  }
  return status;
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
	...

08001b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b087      	sub	sp, #28
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
 8001b14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b1a:	e148      	b.n	8001dae <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	2101      	movs	r1, #1
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	fa01 f303 	lsl.w	r3, r1, r3
 8001b28:	4013      	ands	r3, r2
 8001b2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f000 813a 	beq.w	8001da8 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f003 0303 	and.w	r3, r3, #3
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d005      	beq.n	8001b4c <HAL_GPIO_Init+0x40>
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	f003 0303 	and.w	r3, r3, #3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d130      	bne.n	8001bae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	2203      	movs	r2, #3
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	4013      	ands	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	68da      	ldr	r2, [r3, #12]
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b82:	2201      	movs	r2, #1
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	091b      	lsrs	r3, r3, #4
 8001b98:	f003 0201 	and.w	r2, r3, #1
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	f003 0303 	and.w	r3, r3, #3
 8001bb6:	2b03      	cmp	r3, #3
 8001bb8:	d017      	beq.n	8001bea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	68db      	ldr	r3, [r3, #12]
 8001bbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	005b      	lsls	r3, r3, #1
 8001bc4:	2203      	movs	r2, #3
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	689a      	ldr	r2, [r3, #8]
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f003 0303 	and.w	r3, r3, #3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d123      	bne.n	8001c3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	08da      	lsrs	r2, r3, #3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	3208      	adds	r2, #8
 8001bfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	220f      	movs	r2, #15
 8001c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c12:	43db      	mvns	r3, r3
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	4013      	ands	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	691a      	ldr	r2, [r3, #16]
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	f003 0307 	and.w	r3, r3, #7
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	08da      	lsrs	r2, r3, #3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3208      	adds	r2, #8
 8001c38:	6939      	ldr	r1, [r7, #16]
 8001c3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	2203      	movs	r2, #3
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43db      	mvns	r3, r3
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	4013      	ands	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f003 0203 	and.w	r2, r3, #3
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f000 8094 	beq.w	8001da8 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c80:	4b52      	ldr	r3, [pc, #328]	; (8001dcc <HAL_GPIO_Init+0x2c0>)
 8001c82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c84:	4a51      	ldr	r2, [pc, #324]	; (8001dcc <HAL_GPIO_Init+0x2c0>)
 8001c86:	f043 0301 	orr.w	r3, r3, #1
 8001c8a:	6613      	str	r3, [r2, #96]	; 0x60
 8001c8c:	4b4f      	ldr	r3, [pc, #316]	; (8001dcc <HAL_GPIO_Init+0x2c0>)
 8001c8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c90:	f003 0301 	and.w	r3, r3, #1
 8001c94:	60bb      	str	r3, [r7, #8]
 8001c96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c98:	4a4d      	ldr	r2, [pc, #308]	; (8001dd0 <HAL_GPIO_Init+0x2c4>)
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	089b      	lsrs	r3, r3, #2
 8001c9e:	3302      	adds	r3, #2
 8001ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	f003 0303 	and.w	r3, r3, #3
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	220f      	movs	r2, #15
 8001cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001cc2:	d00d      	beq.n	8001ce0 <HAL_GPIO_Init+0x1d4>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a43      	ldr	r2, [pc, #268]	; (8001dd4 <HAL_GPIO_Init+0x2c8>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d007      	beq.n	8001cdc <HAL_GPIO_Init+0x1d0>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	4a42      	ldr	r2, [pc, #264]	; (8001dd8 <HAL_GPIO_Init+0x2cc>)
 8001cd0:	4293      	cmp	r3, r2
 8001cd2:	d101      	bne.n	8001cd8 <HAL_GPIO_Init+0x1cc>
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	e004      	b.n	8001ce2 <HAL_GPIO_Init+0x1d6>
 8001cd8:	2307      	movs	r3, #7
 8001cda:	e002      	b.n	8001ce2 <HAL_GPIO_Init+0x1d6>
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e000      	b.n	8001ce2 <HAL_GPIO_Init+0x1d6>
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	697a      	ldr	r2, [r7, #20]
 8001ce4:	f002 0203 	and.w	r2, r2, #3
 8001ce8:	0092      	lsls	r2, r2, #2
 8001cea:	4093      	lsls	r3, r2
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cf2:	4937      	ldr	r1, [pc, #220]	; (8001dd0 <HAL_GPIO_Init+0x2c4>)
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	089b      	lsrs	r3, r3, #2
 8001cf8:	3302      	adds	r3, #2
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d00:	4b36      	ldr	r3, [pc, #216]	; (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	43db      	mvns	r3, r3
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d003      	beq.n	8001d24 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d24:	4a2d      	ldr	r2, [pc, #180]	; (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d2a:	4b2c      	ldr	r3, [pc, #176]	; (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	43db      	mvns	r3, r3
 8001d34:	693a      	ldr	r2, [r7, #16]
 8001d36:	4013      	ands	r3, r2
 8001d38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d003      	beq.n	8001d4e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d4e:	4a23      	ldr	r2, [pc, #140]	; (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d54:	4b21      	ldr	r3, [pc, #132]	; (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	4013      	ands	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d003      	beq.n	8001d78 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d78:	4a18      	ldr	r2, [pc, #96]	; (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001d7e:	4b17      	ldr	r3, [pc, #92]	; (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	43db      	mvns	r3, r3
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d003      	beq.n	8001da2 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001da2:	4a0e      	ldr	r2, [pc, #56]	; (8001ddc <HAL_GPIO_Init+0x2d0>)
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	3301      	adds	r3, #1
 8001dac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	fa22 f303 	lsr.w	r3, r2, r3
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	f47f aeaf 	bne.w	8001b1c <HAL_GPIO_Init+0x10>
  }
}
 8001dbe:	bf00      	nop
 8001dc0:	bf00      	nop
 8001dc2:	371c      	adds	r7, #28
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	40010000 	.word	0x40010000
 8001dd4:	48000400 	.word	0x48000400
 8001dd8:	48000800 	.word	0x48000800
 8001ddc:	40010400 	.word	0x40010400

08001de0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	460b      	mov	r3, r1
 8001dea:	807b      	strh	r3, [r7, #2]
 8001dec:	4613      	mov	r3, r2
 8001dee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001df0:	787b      	ldrb	r3, [r7, #1]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001df6:	887a      	ldrh	r2, [r7, #2]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001dfc:	e002      	b.n	8001e04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dfe:	887a      	ldrh	r2, [r7, #2]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr

08001e10 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	460b      	mov	r3, r1
 8001e1a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	695b      	ldr	r3, [r3, #20]
 8001e20:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e22:	887a      	ldrh	r2, [r7, #2]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	4013      	ands	r3, r2
 8001e28:	041a      	lsls	r2, r3, #16
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	43d9      	mvns	r1, r3
 8001e2e:	887b      	ldrh	r3, [r7, #2]
 8001e30:	400b      	ands	r3, r1
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	619a      	str	r2, [r3, #24]
}
 8001e38:	bf00      	nop
 8001e3a:	3714      	adds	r7, #20
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e48:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a04      	ldr	r2, [pc, #16]	; (8001e60 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001e4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e52:	6013      	str	r3, [r2, #0]
}
 8001e54:	bf00      	nop
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	40007000 	.word	0x40007000

08001e64 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e68:	4b04      	ldr	r3, [pc, #16]	; (8001e7c <HAL_PWREx_GetVoltageRange+0x18>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	40007000 	.word	0x40007000

08001e80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e8e:	d130      	bne.n	8001ef2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e90:	4b23      	ldr	r3, [pc, #140]	; (8001f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e9c:	d038      	beq.n	8001f10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e9e:	4b20      	ldr	r3, [pc, #128]	; (8001f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ea6:	4a1e      	ldr	r2, [pc, #120]	; (8001f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ea8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001eae:	4b1d      	ldr	r3, [pc, #116]	; (8001f24 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2232      	movs	r2, #50	; 0x32
 8001eb4:	fb02 f303 	mul.w	r3, r2, r3
 8001eb8:	4a1b      	ldr	r2, [pc, #108]	; (8001f28 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001eba:	fba2 2303 	umull	r2, r3, r2, r3
 8001ebe:	0c9b      	lsrs	r3, r3, #18
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ec4:	e002      	b.n	8001ecc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	3b01      	subs	r3, #1
 8001eca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ecc:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ece:	695b      	ldr	r3, [r3, #20]
 8001ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ed4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ed8:	d102      	bne.n	8001ee0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1f2      	bne.n	8001ec6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ee8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001eec:	d110      	bne.n	8001f10 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e00f      	b.n	8001f12 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ef2:	4b0b      	ldr	r3, [pc, #44]	; (8001f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001efa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001efe:	d007      	beq.n	8001f10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f00:	4b07      	ldr	r3, [pc, #28]	; (8001f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f08:	4a05      	ldr	r2, [pc, #20]	; (8001f20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f0e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3714      	adds	r7, #20
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40007000 	.word	0x40007000
 8001f24:	20000000 	.word	0x20000000
 8001f28:	431bde83 	.word	0x431bde83

08001f2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b088      	sub	sp, #32
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d102      	bne.n	8001f40 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	f000 bc02 	b.w	8002744 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f40:	4b96      	ldr	r3, [pc, #600]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	f003 030c 	and.w	r3, r3, #12
 8001f48:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f4a:	4b94      	ldr	r3, [pc, #592]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001f4c:	68db      	ldr	r3, [r3, #12]
 8001f4e:	f003 0303 	and.w	r3, r3, #3
 8001f52:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0310 	and.w	r3, r3, #16
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f000 80e4 	beq.w	800212a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f62:	69bb      	ldr	r3, [r7, #24]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d007      	beq.n	8001f78 <HAL_RCC_OscConfig+0x4c>
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	2b0c      	cmp	r3, #12
 8001f6c:	f040 808b 	bne.w	8002086 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	f040 8087 	bne.w	8002086 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f78:	4b88      	ldr	r3, [pc, #544]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d005      	beq.n	8001f90 <HAL_RCC_OscConfig+0x64>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	699b      	ldr	r3, [r3, #24]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d101      	bne.n	8001f90 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e3d9      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a1a      	ldr	r2, [r3, #32]
 8001f94:	4b81      	ldr	r3, [pc, #516]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0308 	and.w	r3, r3, #8
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d004      	beq.n	8001faa <HAL_RCC_OscConfig+0x7e>
 8001fa0:	4b7e      	ldr	r3, [pc, #504]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fa8:	e005      	b.n	8001fb6 <HAL_RCC_OscConfig+0x8a>
 8001faa:	4b7c      	ldr	r3, [pc, #496]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fb0:	091b      	lsrs	r3, r3, #4
 8001fb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d223      	bcs.n	8002002 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a1b      	ldr	r3, [r3, #32]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 fdbe 	bl	8002b40 <RCC_SetFlashLatencyFromMSIRange>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e3ba      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fce:	4b73      	ldr	r3, [pc, #460]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a72      	ldr	r2, [pc, #456]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001fd4:	f043 0308 	orr.w	r3, r3, #8
 8001fd8:	6013      	str	r3, [r2, #0]
 8001fda:	4b70      	ldr	r3, [pc, #448]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a1b      	ldr	r3, [r3, #32]
 8001fe6:	496d      	ldr	r1, [pc, #436]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fec:	4b6b      	ldr	r3, [pc, #428]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	69db      	ldr	r3, [r3, #28]
 8001ff8:	021b      	lsls	r3, r3, #8
 8001ffa:	4968      	ldr	r1, [pc, #416]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	604b      	str	r3, [r1, #4]
 8002000:	e025      	b.n	800204e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002002:	4b66      	ldr	r3, [pc, #408]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a65      	ldr	r2, [pc, #404]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002008:	f043 0308 	orr.w	r3, r3, #8
 800200c:	6013      	str	r3, [r2, #0]
 800200e:	4b63      	ldr	r3, [pc, #396]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a1b      	ldr	r3, [r3, #32]
 800201a:	4960      	ldr	r1, [pc, #384]	; (800219c <HAL_RCC_OscConfig+0x270>)
 800201c:	4313      	orrs	r3, r2
 800201e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002020:	4b5e      	ldr	r3, [pc, #376]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	69db      	ldr	r3, [r3, #28]
 800202c:	021b      	lsls	r3, r3, #8
 800202e:	495b      	ldr	r1, [pc, #364]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002030:	4313      	orrs	r3, r2
 8002032:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d109      	bne.n	800204e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	4618      	mov	r0, r3
 8002040:	f000 fd7e 	bl	8002b40 <RCC_SetFlashLatencyFromMSIRange>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e37a      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800204e:	f000 fc81 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 8002052:	4602      	mov	r2, r0
 8002054:	4b51      	ldr	r3, [pc, #324]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	091b      	lsrs	r3, r3, #4
 800205a:	f003 030f 	and.w	r3, r3, #15
 800205e:	4950      	ldr	r1, [pc, #320]	; (80021a0 <HAL_RCC_OscConfig+0x274>)
 8002060:	5ccb      	ldrb	r3, [r1, r3]
 8002062:	f003 031f 	and.w	r3, r3, #31
 8002066:	fa22 f303 	lsr.w	r3, r2, r3
 800206a:	4a4e      	ldr	r2, [pc, #312]	; (80021a4 <HAL_RCC_OscConfig+0x278>)
 800206c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800206e:	4b4e      	ldr	r3, [pc, #312]	; (80021a8 <HAL_RCC_OscConfig+0x27c>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff f8b2 	bl	80011dc <HAL_InitTick>
 8002078:	4603      	mov	r3, r0
 800207a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800207c:	7bfb      	ldrb	r3, [r7, #15]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d052      	beq.n	8002128 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002082:	7bfb      	ldrb	r3, [r7, #15]
 8002084:	e35e      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	699b      	ldr	r3, [r3, #24]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d032      	beq.n	80020f4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800208e:	4b43      	ldr	r3, [pc, #268]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a42      	ldr	r2, [pc, #264]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002094:	f043 0301 	orr.w	r3, r3, #1
 8002098:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800209a:	f7ff fbc9 	bl	8001830 <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020a0:	e008      	b.n	80020b4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020a2:	f7ff fbc5 	bl	8001830 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d901      	bls.n	80020b4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e347      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020b4:	4b39      	ldr	r3, [pc, #228]	; (800219c <HAL_RCC_OscConfig+0x270>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d0f0      	beq.n	80020a2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020c0:	4b36      	ldr	r3, [pc, #216]	; (800219c <HAL_RCC_OscConfig+0x270>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a35      	ldr	r2, [pc, #212]	; (800219c <HAL_RCC_OscConfig+0x270>)
 80020c6:	f043 0308 	orr.w	r3, r3, #8
 80020ca:	6013      	str	r3, [r2, #0]
 80020cc:	4b33      	ldr	r3, [pc, #204]	; (800219c <HAL_RCC_OscConfig+0x270>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6a1b      	ldr	r3, [r3, #32]
 80020d8:	4930      	ldr	r1, [pc, #192]	; (800219c <HAL_RCC_OscConfig+0x270>)
 80020da:	4313      	orrs	r3, r2
 80020dc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020de:	4b2f      	ldr	r3, [pc, #188]	; (800219c <HAL_RCC_OscConfig+0x270>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	021b      	lsls	r3, r3, #8
 80020ec:	492b      	ldr	r1, [pc, #172]	; (800219c <HAL_RCC_OscConfig+0x270>)
 80020ee:	4313      	orrs	r3, r2
 80020f0:	604b      	str	r3, [r1, #4]
 80020f2:	e01a      	b.n	800212a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80020f4:	4b29      	ldr	r3, [pc, #164]	; (800219c <HAL_RCC_OscConfig+0x270>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a28      	ldr	r2, [pc, #160]	; (800219c <HAL_RCC_OscConfig+0x270>)
 80020fa:	f023 0301 	bic.w	r3, r3, #1
 80020fe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002100:	f7ff fb96 	bl	8001830 <HAL_GetTick>
 8002104:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002106:	e008      	b.n	800211a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002108:	f7ff fb92 	bl	8001830 <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e314      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800211a:	4b20      	ldr	r3, [pc, #128]	; (800219c <HAL_RCC_OscConfig+0x270>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1f0      	bne.n	8002108 <HAL_RCC_OscConfig+0x1dc>
 8002126:	e000      	b.n	800212a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002128:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	2b00      	cmp	r3, #0
 8002134:	d073      	beq.n	800221e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	2b08      	cmp	r3, #8
 800213a:	d005      	beq.n	8002148 <HAL_RCC_OscConfig+0x21c>
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	2b0c      	cmp	r3, #12
 8002140:	d10e      	bne.n	8002160 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	2b03      	cmp	r3, #3
 8002146:	d10b      	bne.n	8002160 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002148:	4b14      	ldr	r3, [pc, #80]	; (800219c <HAL_RCC_OscConfig+0x270>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d063      	beq.n	800221c <HAL_RCC_OscConfig+0x2f0>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d15f      	bne.n	800221c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e2f1      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002168:	d106      	bne.n	8002178 <HAL_RCC_OscConfig+0x24c>
 800216a:	4b0c      	ldr	r3, [pc, #48]	; (800219c <HAL_RCC_OscConfig+0x270>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a0b      	ldr	r2, [pc, #44]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002174:	6013      	str	r3, [r2, #0]
 8002176:	e025      	b.n	80021c4 <HAL_RCC_OscConfig+0x298>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002180:	d114      	bne.n	80021ac <HAL_RCC_OscConfig+0x280>
 8002182:	4b06      	ldr	r3, [pc, #24]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a05      	ldr	r2, [pc, #20]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002188:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800218c:	6013      	str	r3, [r2, #0]
 800218e:	4b03      	ldr	r3, [pc, #12]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a02      	ldr	r2, [pc, #8]	; (800219c <HAL_RCC_OscConfig+0x270>)
 8002194:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	e013      	b.n	80021c4 <HAL_RCC_OscConfig+0x298>
 800219c:	40021000 	.word	0x40021000
 80021a0:	0800b1c4 	.word	0x0800b1c4
 80021a4:	20000000 	.word	0x20000000
 80021a8:	20000004 	.word	0x20000004
 80021ac:	4ba0      	ldr	r3, [pc, #640]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a9f      	ldr	r2, [pc, #636]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80021b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021b6:	6013      	str	r3, [r2, #0]
 80021b8:	4b9d      	ldr	r3, [pc, #628]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a9c      	ldr	r2, [pc, #624]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80021be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d013      	beq.n	80021f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021cc:	f7ff fb30 	bl	8001830 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021d4:	f7ff fb2c 	bl	8001830 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b64      	cmp	r3, #100	; 0x64
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e2ae      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021e6:	4b92      	ldr	r3, [pc, #584]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d0f0      	beq.n	80021d4 <HAL_RCC_OscConfig+0x2a8>
 80021f2:	e014      	b.n	800221e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f4:	f7ff fb1c 	bl	8001830 <HAL_GetTick>
 80021f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021fa:	e008      	b.n	800220e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021fc:	f7ff fb18 	bl	8001830 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	2b64      	cmp	r3, #100	; 0x64
 8002208:	d901      	bls.n	800220e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800220a:	2303      	movs	r3, #3
 800220c:	e29a      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800220e:	4b88      	ldr	r3, [pc, #544]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1f0      	bne.n	80021fc <HAL_RCC_OscConfig+0x2d0>
 800221a:	e000      	b.n	800221e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800221c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 0302 	and.w	r3, r3, #2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d060      	beq.n	80022ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	2b04      	cmp	r3, #4
 800222e:	d005      	beq.n	800223c <HAL_RCC_OscConfig+0x310>
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	2b0c      	cmp	r3, #12
 8002234:	d119      	bne.n	800226a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	2b02      	cmp	r3, #2
 800223a:	d116      	bne.n	800226a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800223c:	4b7c      	ldr	r3, [pc, #496]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002244:	2b00      	cmp	r3, #0
 8002246:	d005      	beq.n	8002254 <HAL_RCC_OscConfig+0x328>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e277      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002254:	4b76      	ldr	r3, [pc, #472]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	691b      	ldr	r3, [r3, #16]
 8002260:	061b      	lsls	r3, r3, #24
 8002262:	4973      	ldr	r1, [pc, #460]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002264:	4313      	orrs	r3, r2
 8002266:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002268:	e040      	b.n	80022ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	68db      	ldr	r3, [r3, #12]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d023      	beq.n	80022ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002272:	4b6f      	ldr	r3, [pc, #444]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a6e      	ldr	r2, [pc, #440]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800227c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800227e:	f7ff fad7 	bl	8001830 <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002284:	e008      	b.n	8002298 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002286:	f7ff fad3 	bl	8001830 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e255      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002298:	4b65      	ldr	r3, [pc, #404]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0f0      	beq.n	8002286 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022a4:	4b62      	ldr	r3, [pc, #392]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	691b      	ldr	r3, [r3, #16]
 80022b0:	061b      	lsls	r3, r3, #24
 80022b2:	495f      	ldr	r1, [pc, #380]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80022b4:	4313      	orrs	r3, r2
 80022b6:	604b      	str	r3, [r1, #4]
 80022b8:	e018      	b.n	80022ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022ba:	4b5d      	ldr	r3, [pc, #372]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a5c      	ldr	r2, [pc, #368]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80022c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c6:	f7ff fab3 	bl	8001830 <HAL_GetTick>
 80022ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022cc:	e008      	b.n	80022e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022ce:	f7ff faaf 	bl	8001830 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d901      	bls.n	80022e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e231      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80022e0:	4b53      	ldr	r3, [pc, #332]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1f0      	bne.n	80022ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0308 	and.w	r3, r3, #8
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d03c      	beq.n	8002372 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	695b      	ldr	r3, [r3, #20]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d01c      	beq.n	800233a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002300:	4b4b      	ldr	r3, [pc, #300]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002302:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002306:	4a4a      	ldr	r2, [pc, #296]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002308:	f043 0301 	orr.w	r3, r3, #1
 800230c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002310:	f7ff fa8e 	bl	8001830 <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002316:	e008      	b.n	800232a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002318:	f7ff fa8a 	bl	8001830 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e20c      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800232a:	4b41      	ldr	r3, [pc, #260]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 800232c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002330:	f003 0302 	and.w	r3, r3, #2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d0ef      	beq.n	8002318 <HAL_RCC_OscConfig+0x3ec>
 8002338:	e01b      	b.n	8002372 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800233a:	4b3d      	ldr	r3, [pc, #244]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 800233c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002340:	4a3b      	ldr	r2, [pc, #236]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002342:	f023 0301 	bic.w	r3, r3, #1
 8002346:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800234a:	f7ff fa71 	bl	8001830 <HAL_GetTick>
 800234e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002350:	e008      	b.n	8002364 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002352:	f7ff fa6d 	bl	8001830 <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d901      	bls.n	8002364 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002360:	2303      	movs	r3, #3
 8002362:	e1ef      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002364:	4b32      	ldr	r3, [pc, #200]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002366:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800236a:	f003 0302 	and.w	r3, r3, #2
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1ef      	bne.n	8002352 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0304 	and.w	r3, r3, #4
 800237a:	2b00      	cmp	r3, #0
 800237c:	f000 80a6 	beq.w	80024cc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002380:	2300      	movs	r3, #0
 8002382:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002384:	4b2a      	ldr	r3, [pc, #168]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d10d      	bne.n	80023ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002390:	4b27      	ldr	r3, [pc, #156]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002394:	4a26      	ldr	r2, [pc, #152]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002396:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800239a:	6593      	str	r3, [r2, #88]	; 0x58
 800239c:	4b24      	ldr	r3, [pc, #144]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 800239e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023a8:	2301      	movs	r3, #1
 80023aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023ac:	4b21      	ldr	r3, [pc, #132]	; (8002434 <HAL_RCC_OscConfig+0x508>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d118      	bne.n	80023ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023b8:	4b1e      	ldr	r3, [pc, #120]	; (8002434 <HAL_RCC_OscConfig+0x508>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a1d      	ldr	r2, [pc, #116]	; (8002434 <HAL_RCC_OscConfig+0x508>)
 80023be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023c4:	f7ff fa34 	bl	8001830 <HAL_GetTick>
 80023c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023cc:	f7ff fa30 	bl	8001830 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e1b2      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80023de:	4b15      	ldr	r3, [pc, #84]	; (8002434 <HAL_RCC_OscConfig+0x508>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d0f0      	beq.n	80023cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d108      	bne.n	8002404 <HAL_RCC_OscConfig+0x4d8>
 80023f2:	4b0f      	ldr	r3, [pc, #60]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80023f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023f8:	4a0d      	ldr	r2, [pc, #52]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 80023fa:	f043 0301 	orr.w	r3, r3, #1
 80023fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002402:	e029      	b.n	8002458 <HAL_RCC_OscConfig+0x52c>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b05      	cmp	r3, #5
 800240a:	d115      	bne.n	8002438 <HAL_RCC_OscConfig+0x50c>
 800240c:	4b08      	ldr	r3, [pc, #32]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 800240e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002412:	4a07      	ldr	r2, [pc, #28]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002414:	f043 0304 	orr.w	r3, r3, #4
 8002418:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800241c:	4b04      	ldr	r3, [pc, #16]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 800241e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002422:	4a03      	ldr	r2, [pc, #12]	; (8002430 <HAL_RCC_OscConfig+0x504>)
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800242c:	e014      	b.n	8002458 <HAL_RCC_OscConfig+0x52c>
 800242e:	bf00      	nop
 8002430:	40021000 	.word	0x40021000
 8002434:	40007000 	.word	0x40007000
 8002438:	4b9a      	ldr	r3, [pc, #616]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 800243a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800243e:	4a99      	ldr	r2, [pc, #612]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 8002440:	f023 0301 	bic.w	r3, r3, #1
 8002444:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002448:	4b96      	ldr	r3, [pc, #600]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 800244a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800244e:	4a95      	ldr	r2, [pc, #596]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 8002450:	f023 0304 	bic.w	r3, r3, #4
 8002454:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d016      	beq.n	800248e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002460:	f7ff f9e6 	bl	8001830 <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002466:	e00a      	b.n	800247e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002468:	f7ff f9e2 	bl	8001830 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	f241 3288 	movw	r2, #5000	; 0x1388
 8002476:	4293      	cmp	r3, r2
 8002478:	d901      	bls.n	800247e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800247a:	2303      	movs	r3, #3
 800247c:	e162      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800247e:	4b89      	ldr	r3, [pc, #548]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 8002480:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002484:	f003 0302 	and.w	r3, r3, #2
 8002488:	2b00      	cmp	r3, #0
 800248a:	d0ed      	beq.n	8002468 <HAL_RCC_OscConfig+0x53c>
 800248c:	e015      	b.n	80024ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800248e:	f7ff f9cf 	bl	8001830 <HAL_GetTick>
 8002492:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002494:	e00a      	b.n	80024ac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002496:	f7ff f9cb 	bl	8001830 <HAL_GetTick>
 800249a:	4602      	mov	r2, r0
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	1ad3      	subs	r3, r2, r3
 80024a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d901      	bls.n	80024ac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e14b      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024ac:	4b7d      	ldr	r3, [pc, #500]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 80024ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1ed      	bne.n	8002496 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024ba:	7ffb      	ldrb	r3, [r7, #31]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d105      	bne.n	80024cc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024c0:	4b78      	ldr	r3, [pc, #480]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 80024c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c4:	4a77      	ldr	r2, [pc, #476]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 80024c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024ca:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0320 	and.w	r3, r3, #32
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d03c      	beq.n	8002552 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d01c      	beq.n	800251a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80024e0:	4b70      	ldr	r3, [pc, #448]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 80024e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024e6:	4a6f      	ldr	r2, [pc, #444]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024f0:	f7ff f99e 	bl	8001830 <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024f8:	f7ff f99a 	bl	8001830 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b02      	cmp	r3, #2
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e11c      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800250a:	4b66      	ldr	r3, [pc, #408]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 800250c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0ef      	beq.n	80024f8 <HAL_RCC_OscConfig+0x5cc>
 8002518:	e01b      	b.n	8002552 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800251a:	4b62      	ldr	r3, [pc, #392]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 800251c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002520:	4a60      	ldr	r2, [pc, #384]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 8002522:	f023 0301 	bic.w	r3, r3, #1
 8002526:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800252a:	f7ff f981 	bl	8001830 <HAL_GetTick>
 800252e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002530:	e008      	b.n	8002544 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002532:	f7ff f97d 	bl	8001830 <HAL_GetTick>
 8002536:	4602      	mov	r2, r0
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	2b02      	cmp	r3, #2
 800253e:	d901      	bls.n	8002544 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002540:	2303      	movs	r3, #3
 8002542:	e0ff      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002544:	4b57      	ldr	r3, [pc, #348]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 8002546:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1ef      	bne.n	8002532 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002556:	2b00      	cmp	r3, #0
 8002558:	f000 80f3 	beq.w	8002742 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002560:	2b02      	cmp	r3, #2
 8002562:	f040 80c9 	bne.w	80026f8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002566:	4b4f      	ldr	r3, [pc, #316]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	f003 0203 	and.w	r2, r3, #3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002576:	429a      	cmp	r2, r3
 8002578:	d12c      	bne.n	80025d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002584:	3b01      	subs	r3, #1
 8002586:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002588:	429a      	cmp	r2, r3
 800258a:	d123      	bne.n	80025d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002596:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002598:	429a      	cmp	r2, r3
 800259a:	d11b      	bne.n	80025d4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025a6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d113      	bne.n	80025d4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025b6:	085b      	lsrs	r3, r3, #1
 80025b8:	3b01      	subs	r3, #1
 80025ba:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80025bc:	429a      	cmp	r2, r3
 80025be:	d109      	bne.n	80025d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ca:	085b      	lsrs	r3, r3, #1
 80025cc:	3b01      	subs	r3, #1
 80025ce:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d06b      	beq.n	80026ac <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	2b0c      	cmp	r3, #12
 80025d8:	d062      	beq.n	80026a0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80025da:	4b32      	ldr	r3, [pc, #200]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d001      	beq.n	80025ea <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e0ac      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80025ea:	4b2e      	ldr	r3, [pc, #184]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a2d      	ldr	r2, [pc, #180]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 80025f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025f4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025f6:	f7ff f91b 	bl	8001830 <HAL_GetTick>
 80025fa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025fc:	e008      	b.n	8002610 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025fe:	f7ff f917 	bl	8001830 <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	2b02      	cmp	r3, #2
 800260a:	d901      	bls.n	8002610 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e099      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002610:	4b24      	ldr	r3, [pc, #144]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1f0      	bne.n	80025fe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800261c:	4b21      	ldr	r3, [pc, #132]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 800261e:	68da      	ldr	r2, [r3, #12]
 8002620:	4b21      	ldr	r3, [pc, #132]	; (80026a8 <HAL_RCC_OscConfig+0x77c>)
 8002622:	4013      	ands	r3, r2
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800262c:	3a01      	subs	r2, #1
 800262e:	0112      	lsls	r2, r2, #4
 8002630:	4311      	orrs	r1, r2
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002636:	0212      	lsls	r2, r2, #8
 8002638:	4311      	orrs	r1, r2
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800263e:	0852      	lsrs	r2, r2, #1
 8002640:	3a01      	subs	r2, #1
 8002642:	0552      	lsls	r2, r2, #21
 8002644:	4311      	orrs	r1, r2
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800264a:	0852      	lsrs	r2, r2, #1
 800264c:	3a01      	subs	r2, #1
 800264e:	0652      	lsls	r2, r2, #25
 8002650:	4311      	orrs	r1, r2
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002656:	06d2      	lsls	r2, r2, #27
 8002658:	430a      	orrs	r2, r1
 800265a:	4912      	ldr	r1, [pc, #72]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 800265c:	4313      	orrs	r3, r2
 800265e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002660:	4b10      	ldr	r3, [pc, #64]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a0f      	ldr	r2, [pc, #60]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 8002666:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800266a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800266c:	4b0d      	ldr	r3, [pc, #52]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	4a0c      	ldr	r2, [pc, #48]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 8002672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002676:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002678:	f7ff f8da 	bl	8001830 <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002680:	f7ff f8d6 	bl	8001830 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e058      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002692:	4b04      	ldr	r3, [pc, #16]	; (80026a4 <HAL_RCC_OscConfig+0x778>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800269a:	2b00      	cmp	r3, #0
 800269c:	d0f0      	beq.n	8002680 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800269e:	e050      	b.n	8002742 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e04f      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
 80026a4:	40021000 	.word	0x40021000
 80026a8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ac:	4b27      	ldr	r3, [pc, #156]	; (800274c <HAL_RCC_OscConfig+0x820>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d144      	bne.n	8002742 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80026b8:	4b24      	ldr	r3, [pc, #144]	; (800274c <HAL_RCC_OscConfig+0x820>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a23      	ldr	r2, [pc, #140]	; (800274c <HAL_RCC_OscConfig+0x820>)
 80026be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026c2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026c4:	4b21      	ldr	r3, [pc, #132]	; (800274c <HAL_RCC_OscConfig+0x820>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	4a20      	ldr	r2, [pc, #128]	; (800274c <HAL_RCC_OscConfig+0x820>)
 80026ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80026d0:	f7ff f8ae 	bl	8001830 <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026d8:	f7ff f8aa 	bl	8001830 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e02c      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ea:	4b18      	ldr	r3, [pc, #96]	; (800274c <HAL_RCC_OscConfig+0x820>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d0f0      	beq.n	80026d8 <HAL_RCC_OscConfig+0x7ac>
 80026f6:	e024      	b.n	8002742 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	2b0c      	cmp	r3, #12
 80026fc:	d01f      	beq.n	800273e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026fe:	4b13      	ldr	r3, [pc, #76]	; (800274c <HAL_RCC_OscConfig+0x820>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a12      	ldr	r2, [pc, #72]	; (800274c <HAL_RCC_OscConfig+0x820>)
 8002704:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002708:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800270a:	f7ff f891 	bl	8001830 <HAL_GetTick>
 800270e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002710:	e008      	b.n	8002724 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002712:	f7ff f88d 	bl	8001830 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	2b02      	cmp	r3, #2
 800271e:	d901      	bls.n	8002724 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e00f      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002724:	4b09      	ldr	r3, [pc, #36]	; (800274c <HAL_RCC_OscConfig+0x820>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d1f0      	bne.n	8002712 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002730:	4b06      	ldr	r3, [pc, #24]	; (800274c <HAL_RCC_OscConfig+0x820>)
 8002732:	68da      	ldr	r2, [r3, #12]
 8002734:	4905      	ldr	r1, [pc, #20]	; (800274c <HAL_RCC_OscConfig+0x820>)
 8002736:	4b06      	ldr	r3, [pc, #24]	; (8002750 <HAL_RCC_OscConfig+0x824>)
 8002738:	4013      	ands	r3, r2
 800273a:	60cb      	str	r3, [r1, #12]
 800273c:	e001      	b.n	8002742 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3720      	adds	r7, #32
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40021000 	.word	0x40021000
 8002750:	feeefffc 	.word	0xfeeefffc

08002754 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d101      	bne.n	8002768 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e0e7      	b.n	8002938 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002768:	4b75      	ldr	r3, [pc, #468]	; (8002940 <HAL_RCC_ClockConfig+0x1ec>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	683a      	ldr	r2, [r7, #0]
 8002772:	429a      	cmp	r2, r3
 8002774:	d910      	bls.n	8002798 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002776:	4b72      	ldr	r3, [pc, #456]	; (8002940 <HAL_RCC_ClockConfig+0x1ec>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f023 0207 	bic.w	r2, r3, #7
 800277e:	4970      	ldr	r1, [pc, #448]	; (8002940 <HAL_RCC_ClockConfig+0x1ec>)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	4313      	orrs	r3, r2
 8002784:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002786:	4b6e      	ldr	r3, [pc, #440]	; (8002940 <HAL_RCC_ClockConfig+0x1ec>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0307 	and.w	r3, r3, #7
 800278e:	683a      	ldr	r2, [r7, #0]
 8002790:	429a      	cmp	r2, r3
 8002792:	d001      	beq.n	8002798 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0cf      	b.n	8002938 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0302 	and.w	r3, r3, #2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d010      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	4b66      	ldr	r3, [pc, #408]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d908      	bls.n	80027c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b4:	4b63      	ldr	r3, [pc, #396]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	4960      	ldr	r1, [pc, #384]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d04c      	beq.n	800286c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	2b03      	cmp	r3, #3
 80027d8:	d107      	bne.n	80027ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027da:	4b5a      	ldr	r3, [pc, #360]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d121      	bne.n	800282a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e0a6      	b.n	8002938 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	2b02      	cmp	r3, #2
 80027f0:	d107      	bne.n	8002802 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027f2:	4b54      	ldr	r3, [pc, #336]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d115      	bne.n	800282a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e09a      	b.n	8002938 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d107      	bne.n	800281a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800280a:	4b4e      	ldr	r3, [pc, #312]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d109      	bne.n	800282a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e08e      	b.n	8002938 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800281a:	4b4a      	ldr	r3, [pc, #296]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e086      	b.n	8002938 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800282a:	4b46      	ldr	r3, [pc, #280]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f023 0203 	bic.w	r2, r3, #3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	4943      	ldr	r1, [pc, #268]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 8002838:	4313      	orrs	r3, r2
 800283a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800283c:	f7fe fff8 	bl	8001830 <HAL_GetTick>
 8002840:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002842:	e00a      	b.n	800285a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002844:	f7fe fff4 	bl	8001830 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002852:	4293      	cmp	r3, r2
 8002854:	d901      	bls.n	800285a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e06e      	b.n	8002938 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800285a:	4b3a      	ldr	r3, [pc, #232]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 020c 	and.w	r2, r3, #12
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	429a      	cmp	r2, r3
 800286a:	d1eb      	bne.n	8002844 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d010      	beq.n	800289a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	4b31      	ldr	r3, [pc, #196]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002884:	429a      	cmp	r2, r3
 8002886:	d208      	bcs.n	800289a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002888:	4b2e      	ldr	r3, [pc, #184]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	492b      	ldr	r1, [pc, #172]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 8002896:	4313      	orrs	r3, r2
 8002898:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800289a:	4b29      	ldr	r3, [pc, #164]	; (8002940 <HAL_RCC_ClockConfig+0x1ec>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	683a      	ldr	r2, [r7, #0]
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d210      	bcs.n	80028ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a8:	4b25      	ldr	r3, [pc, #148]	; (8002940 <HAL_RCC_ClockConfig+0x1ec>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f023 0207 	bic.w	r2, r3, #7
 80028b0:	4923      	ldr	r1, [pc, #140]	; (8002940 <HAL_RCC_ClockConfig+0x1ec>)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b8:	4b21      	ldr	r3, [pc, #132]	; (8002940 <HAL_RCC_ClockConfig+0x1ec>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0307 	and.w	r3, r3, #7
 80028c0:	683a      	ldr	r2, [r7, #0]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d001      	beq.n	80028ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e036      	b.n	8002938 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0304 	and.w	r3, r3, #4
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d008      	beq.n	80028e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028d6:	4b1b      	ldr	r3, [pc, #108]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	4918      	ldr	r1, [pc, #96]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0308 	and.w	r3, r3, #8
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d009      	beq.n	8002908 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028f4:	4b13      	ldr	r3, [pc, #76]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	4910      	ldr	r1, [pc, #64]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 8002904:	4313      	orrs	r3, r2
 8002906:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002908:	f000 f824 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 800290c:	4602      	mov	r2, r0
 800290e:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <HAL_RCC_ClockConfig+0x1f0>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	091b      	lsrs	r3, r3, #4
 8002914:	f003 030f 	and.w	r3, r3, #15
 8002918:	490b      	ldr	r1, [pc, #44]	; (8002948 <HAL_RCC_ClockConfig+0x1f4>)
 800291a:	5ccb      	ldrb	r3, [r1, r3]
 800291c:	f003 031f 	and.w	r3, r3, #31
 8002920:	fa22 f303 	lsr.w	r3, r2, r3
 8002924:	4a09      	ldr	r2, [pc, #36]	; (800294c <HAL_RCC_ClockConfig+0x1f8>)
 8002926:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002928:	4b09      	ldr	r3, [pc, #36]	; (8002950 <HAL_RCC_ClockConfig+0x1fc>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4618      	mov	r0, r3
 800292e:	f7fe fc55 	bl	80011dc <HAL_InitTick>
 8002932:	4603      	mov	r3, r0
 8002934:	72fb      	strb	r3, [r7, #11]

  return status;
 8002936:	7afb      	ldrb	r3, [r7, #11]
}
 8002938:	4618      	mov	r0, r3
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	40022000 	.word	0x40022000
 8002944:	40021000 	.word	0x40021000
 8002948:	0800b1c4 	.word	0x0800b1c4
 800294c:	20000000 	.word	0x20000000
 8002950:	20000004 	.word	0x20000004

08002954 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002954:	b480      	push	{r7}
 8002956:	b089      	sub	sp, #36	; 0x24
 8002958:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800295a:	2300      	movs	r3, #0
 800295c:	61fb      	str	r3, [r7, #28]
 800295e:	2300      	movs	r3, #0
 8002960:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002962:	4b3e      	ldr	r3, [pc, #248]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f003 030c 	and.w	r3, r3, #12
 800296a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800296c:	4b3b      	ldr	r3, [pc, #236]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x108>)
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	f003 0303 	and.w	r3, r3, #3
 8002974:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d005      	beq.n	8002988 <HAL_RCC_GetSysClockFreq+0x34>
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	2b0c      	cmp	r3, #12
 8002980:	d121      	bne.n	80029c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d11e      	bne.n	80029c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002988:	4b34      	ldr	r3, [pc, #208]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x108>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b00      	cmp	r3, #0
 8002992:	d107      	bne.n	80029a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002994:	4b31      	ldr	r3, [pc, #196]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002996:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800299a:	0a1b      	lsrs	r3, r3, #8
 800299c:	f003 030f 	and.w	r3, r3, #15
 80029a0:	61fb      	str	r3, [r7, #28]
 80029a2:	e005      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80029a4:	4b2d      	ldr	r3, [pc, #180]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x108>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	091b      	lsrs	r3, r3, #4
 80029aa:	f003 030f 	and.w	r3, r3, #15
 80029ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80029b0:	4a2b      	ldr	r2, [pc, #172]	; (8002a60 <HAL_RCC_GetSysClockFreq+0x10c>)
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d10d      	bne.n	80029dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029c4:	e00a      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	2b04      	cmp	r3, #4
 80029ca:	d102      	bne.n	80029d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029cc:	4b25      	ldr	r3, [pc, #148]	; (8002a64 <HAL_RCC_GetSysClockFreq+0x110>)
 80029ce:	61bb      	str	r3, [r7, #24]
 80029d0:	e004      	b.n	80029dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	2b08      	cmp	r3, #8
 80029d6:	d101      	bne.n	80029dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80029d8:	4b23      	ldr	r3, [pc, #140]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x114>)
 80029da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	2b0c      	cmp	r3, #12
 80029e0:	d134      	bne.n	8002a4c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80029e2:	4b1e      	ldr	r3, [pc, #120]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x108>)
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	f003 0303 	and.w	r3, r3, #3
 80029ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d003      	beq.n	80029fa <HAL_RCC_GetSysClockFreq+0xa6>
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	2b03      	cmp	r3, #3
 80029f6:	d003      	beq.n	8002a00 <HAL_RCC_GetSysClockFreq+0xac>
 80029f8:	e005      	b.n	8002a06 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80029fa:	4b1a      	ldr	r3, [pc, #104]	; (8002a64 <HAL_RCC_GetSysClockFreq+0x110>)
 80029fc:	617b      	str	r3, [r7, #20]
      break;
 80029fe:	e005      	b.n	8002a0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002a00:	4b19      	ldr	r3, [pc, #100]	; (8002a68 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a02:	617b      	str	r3, [r7, #20]
      break;
 8002a04:	e002      	b.n	8002a0c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	617b      	str	r3, [r7, #20]
      break;
 8002a0a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a0c:	4b13      	ldr	r3, [pc, #76]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	091b      	lsrs	r3, r3, #4
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	3301      	adds	r3, #1
 8002a18:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002a1a:	4b10      	ldr	r3, [pc, #64]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	0a1b      	lsrs	r3, r3, #8
 8002a20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002a24:	697a      	ldr	r2, [r7, #20]
 8002a26:	fb03 f202 	mul.w	r2, r3, r2
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a30:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a32:	4b0a      	ldr	r3, [pc, #40]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	0e5b      	lsrs	r3, r3, #25
 8002a38:	f003 0303 	and.w	r3, r3, #3
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a42:	697a      	ldr	r2, [r7, #20]
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a4a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a4c:	69bb      	ldr	r3, [r7, #24]
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3724      	adds	r7, #36	; 0x24
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr
 8002a5a:	bf00      	nop
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	0800b1dc 	.word	0x0800b1dc
 8002a64:	00f42400 	.word	0x00f42400
 8002a68:	007a1200 	.word	0x007a1200

08002a6c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a70:	4b03      	ldr	r3, [pc, #12]	; (8002a80 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a72:	681b      	ldr	r3, [r3, #0]
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	20000000 	.word	0x20000000

08002a84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a88:	f7ff fff0 	bl	8002a6c <HAL_RCC_GetHCLKFreq>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	4b06      	ldr	r3, [pc, #24]	; (8002aa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	0a1b      	lsrs	r3, r3, #8
 8002a94:	f003 0307 	and.w	r3, r3, #7
 8002a98:	4904      	ldr	r1, [pc, #16]	; (8002aac <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a9a:	5ccb      	ldrb	r3, [r1, r3]
 8002a9c:	f003 031f 	and.w	r3, r3, #31
 8002aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	0800b1d4 	.word	0x0800b1d4

08002ab0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002ab4:	f7ff ffda 	bl	8002a6c <HAL_RCC_GetHCLKFreq>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	4b06      	ldr	r3, [pc, #24]	; (8002ad4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	0adb      	lsrs	r3, r3, #11
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	4904      	ldr	r1, [pc, #16]	; (8002ad8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ac6:	5ccb      	ldrb	r3, [r1, r3]
 8002ac8:	f003 031f 	and.w	r3, r3, #31
 8002acc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	0800b1d4 	.word	0x0800b1d4

08002adc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	220f      	movs	r2, #15
 8002aea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002aec:	4b12      	ldr	r3, [pc, #72]	; (8002b38 <HAL_RCC_GetClockConfig+0x5c>)
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f003 0203 	and.w	r2, r3, #3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002af8:	4b0f      	ldr	r3, [pc, #60]	; (8002b38 <HAL_RCC_GetClockConfig+0x5c>)
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002b04:	4b0c      	ldr	r3, [pc, #48]	; (8002b38 <HAL_RCC_GetClockConfig+0x5c>)
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002b10:	4b09      	ldr	r3, [pc, #36]	; (8002b38 <HAL_RCC_GetClockConfig+0x5c>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	08db      	lsrs	r3, r3, #3
 8002b16:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002b1e:	4b07      	ldr	r3, [pc, #28]	; (8002b3c <HAL_RCC_GetClockConfig+0x60>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0207 	and.w	r2, r3, #7
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	601a      	str	r2, [r3, #0]
}
 8002b2a:	bf00      	nop
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	40022000 	.word	0x40022000

08002b40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b086      	sub	sp, #24
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002b48:	2300      	movs	r3, #0
 8002b4a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b4c:	4b2a      	ldr	r3, [pc, #168]	; (8002bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002b58:	f7ff f984 	bl	8001e64 <HAL_PWREx_GetVoltageRange>
 8002b5c:	6178      	str	r0, [r7, #20]
 8002b5e:	e014      	b.n	8002b8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b60:	4b25      	ldr	r3, [pc, #148]	; (8002bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b64:	4a24      	ldr	r2, [pc, #144]	; (8002bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b6a:	6593      	str	r3, [r2, #88]	; 0x58
 8002b6c:	4b22      	ldr	r3, [pc, #136]	; (8002bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002b78:	f7ff f974 	bl	8001e64 <HAL_PWREx_GetVoltageRange>
 8002b7c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002b7e:	4b1e      	ldr	r3, [pc, #120]	; (8002bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b82:	4a1d      	ldr	r2, [pc, #116]	; (8002bf8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b88:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b90:	d10b      	bne.n	8002baa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b80      	cmp	r3, #128	; 0x80
 8002b96:	d919      	bls.n	8002bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2ba0      	cmp	r3, #160	; 0xa0
 8002b9c:	d902      	bls.n	8002ba4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	613b      	str	r3, [r7, #16]
 8002ba2:	e013      	b.n	8002bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	613b      	str	r3, [r7, #16]
 8002ba8:	e010      	b.n	8002bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b80      	cmp	r3, #128	; 0x80
 8002bae:	d902      	bls.n	8002bb6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	613b      	str	r3, [r7, #16]
 8002bb4:	e00a      	b.n	8002bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2b80      	cmp	r3, #128	; 0x80
 8002bba:	d102      	bne.n	8002bc2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	613b      	str	r3, [r7, #16]
 8002bc0:	e004      	b.n	8002bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2b70      	cmp	r3, #112	; 0x70
 8002bc6:	d101      	bne.n	8002bcc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002bc8:	2301      	movs	r3, #1
 8002bca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002bcc:	4b0b      	ldr	r3, [pc, #44]	; (8002bfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f023 0207 	bic.w	r2, r3, #7
 8002bd4:	4909      	ldr	r1, [pc, #36]	; (8002bfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002bdc:	4b07      	ldr	r3, [pc, #28]	; (8002bfc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	693a      	ldr	r2, [r7, #16]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d001      	beq.n	8002bee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e000      	b.n	8002bf0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002bee:	2300      	movs	r3, #0
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3718      	adds	r7, #24
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	40022000 	.word	0x40022000

08002c00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b086      	sub	sp, #24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c08:	2300      	movs	r3, #0
 8002c0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d031      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c20:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002c24:	d01a      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002c26:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002c2a:	d814      	bhi.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d009      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002c30:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002c34:	d10f      	bne.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002c36:	4b5d      	ldr	r3, [pc, #372]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	4a5c      	ldr	r2, [pc, #368]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c40:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c42:	e00c      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3304      	adds	r3, #4
 8002c48:	2100      	movs	r1, #0
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f000 f9de 	bl	800300c <RCCEx_PLLSAI1_Config>
 8002c50:	4603      	mov	r3, r0
 8002c52:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c54:	e003      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	74fb      	strb	r3, [r7, #19]
      break;
 8002c5a:	e000      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002c5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c5e:	7cfb      	ldrb	r3, [r7, #19]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10b      	bne.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c64:	4b51      	ldr	r3, [pc, #324]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c6a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c72:	494e      	ldr	r1, [pc, #312]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002c7a:	e001      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c7c:	7cfb      	ldrb	r3, [r7, #19]
 8002c7e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f000 809e 	beq.w	8002dca <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c92:	4b46      	ldr	r3, [pc, #280]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e000      	b.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00d      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ca8:	4b40      	ldr	r3, [pc, #256]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cac:	4a3f      	ldr	r2, [pc, #252]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002cae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cb2:	6593      	str	r3, [r2, #88]	; 0x58
 8002cb4:	4b3d      	ldr	r3, [pc, #244]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cc4:	4b3a      	ldr	r3, [pc, #232]	; (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a39      	ldr	r2, [pc, #228]	; (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002cca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cd0:	f7fe fdae 	bl	8001830 <HAL_GetTick>
 8002cd4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cd6:	e009      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cd8:	f7fe fdaa 	bl	8001830 <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d902      	bls.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	74fb      	strb	r3, [r7, #19]
        break;
 8002cea:	e005      	b.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cec:	4b30      	ldr	r3, [pc, #192]	; (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d0ef      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002cf8:	7cfb      	ldrb	r3, [r7, #19]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d15a      	bne.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002cfe:	4b2b      	ldr	r3, [pc, #172]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d08:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d01e      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d019      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002d1a:	4b24      	ldr	r3, [pc, #144]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d24:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d26:	4b21      	ldr	r3, [pc, #132]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d2c:	4a1f      	ldr	r2, [pc, #124]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d36:	4b1d      	ldr	r3, [pc, #116]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d3c:	4a1b      	ldr	r2, [pc, #108]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d46:	4a19      	ldr	r2, [pc, #100]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d016      	beq.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d58:	f7fe fd6a 	bl	8001830 <HAL_GetTick>
 8002d5c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d5e:	e00b      	b.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d60:	f7fe fd66 	bl	8001830 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d902      	bls.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	74fb      	strb	r3, [r7, #19]
            break;
 8002d76:	e006      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d78:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d7e:	f003 0302 	and.w	r3, r3, #2
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d0ec      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002d86:	7cfb      	ldrb	r3, [r7, #19]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d10b      	bne.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d8c:	4b07      	ldr	r3, [pc, #28]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d92:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d9a:	4904      	ldr	r1, [pc, #16]	; (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002da2:	e009      	b.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002da4:	7cfb      	ldrb	r3, [r7, #19]
 8002da6:	74bb      	strb	r3, [r7, #18]
 8002da8:	e006      	b.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002daa:	bf00      	nop
 8002dac:	40021000 	.word	0x40021000
 8002db0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002db4:	7cfb      	ldrb	r3, [r7, #19]
 8002db6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002db8:	7c7b      	ldrb	r3, [r7, #17]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d105      	bne.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dbe:	4b8a      	ldr	r3, [pc, #552]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dc2:	4a89      	ldr	r2, [pc, #548]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dc8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00a      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dd6:	4b84      	ldr	r3, [pc, #528]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ddc:	f023 0203 	bic.w	r2, r3, #3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	4980      	ldr	r1, [pc, #512]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002de6:	4313      	orrs	r3, r2
 8002de8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00a      	beq.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002df8:	4b7b      	ldr	r3, [pc, #492]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dfe:	f023 020c 	bic.w	r2, r3, #12
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e06:	4978      	ldr	r1, [pc, #480]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0320 	and.w	r3, r3, #32
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d00a      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e1a:	4b73      	ldr	r3, [pc, #460]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e20:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e28:	496f      	ldr	r1, [pc, #444]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d00a      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e3c:	4b6a      	ldr	r3, [pc, #424]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e42:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e4a:	4967      	ldr	r1, [pc, #412]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d00a      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002e5e:	4b62      	ldr	r3, [pc, #392]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e64:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6c:	495e      	ldr	r1, [pc, #376]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d00a      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e80:	4b59      	ldr	r3, [pc, #356]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e86:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e8e:	4956      	ldr	r1, [pc, #344]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00a      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ea2:	4b51      	ldr	r3, [pc, #324]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb0:	494d      	ldr	r1, [pc, #308]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d028      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ec4:	4b48      	ldr	r3, [pc, #288]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed2:	4945      	ldr	r1, [pc, #276]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ede:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ee2:	d106      	bne.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ee4:	4b40      	ldr	r3, [pc, #256]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	4a3f      	ldr	r2, [pc, #252]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002eea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002eee:	60d3      	str	r3, [r2, #12]
 8002ef0:	e011      	b.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002efa:	d10c      	bne.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	3304      	adds	r3, #4
 8002f00:	2101      	movs	r1, #1
 8002f02:	4618      	mov	r0, r3
 8002f04:	f000 f882 	bl	800300c <RCCEx_PLLSAI1_Config>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002f0c:	7cfb      	ldrb	r3, [r7, #19]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8002f12:	7cfb      	ldrb	r3, [r7, #19]
 8002f14:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d028      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002f22:	4b31      	ldr	r3, [pc, #196]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f28:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f30:	492d      	ldr	r1, [pc, #180]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f3c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f40:	d106      	bne.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f42:	4b29      	ldr	r3, [pc, #164]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	4a28      	ldr	r2, [pc, #160]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f4c:	60d3      	str	r3, [r2, #12]
 8002f4e:	e011      	b.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f54:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f58:	d10c      	bne.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	3304      	adds	r3, #4
 8002f5e:	2101      	movs	r1, #1
 8002f60:	4618      	mov	r0, r3
 8002f62:	f000 f853 	bl	800300c <RCCEx_PLLSAI1_Config>
 8002f66:	4603      	mov	r3, r0
 8002f68:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f6a:	7cfb      	ldrb	r3, [r7, #19]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8002f70:	7cfb      	ldrb	r3, [r7, #19]
 8002f72:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d01c      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f80:	4b19      	ldr	r3, [pc, #100]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f86:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f8e:	4916      	ldr	r1, [pc, #88]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f9a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002f9e:	d10c      	bne.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	3304      	adds	r3, #4
 8002fa4:	2102      	movs	r1, #2
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f000 f830 	bl	800300c <RCCEx_PLLSAI1_Config>
 8002fac:	4603      	mov	r3, r0
 8002fae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002fb0:	7cfb      	ldrb	r3, [r7, #19]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8002fb6:	7cfb      	ldrb	r3, [r7, #19]
 8002fb8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00a      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002fc6:	4b08      	ldr	r3, [pc, #32]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fcc:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fd4:	4904      	ldr	r1, [pc, #16]	; (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002fdc:	7cbb      	ldrb	r3, [r7, #18]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3718      	adds	r7, #24
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	40021000 	.word	0x40021000

08002fec <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002ff0:	4b05      	ldr	r3, [pc, #20]	; (8003008 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a04      	ldr	r2, [pc, #16]	; (8003008 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002ff6:	f043 0304 	orr.w	r3, r3, #4
 8002ffa:	6013      	str	r3, [r2, #0]
}
 8002ffc:	bf00      	nop
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	40021000 	.word	0x40021000

0800300c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003016:	2300      	movs	r3, #0
 8003018:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800301a:	4b74      	ldr	r3, [pc, #464]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	f003 0303 	and.w	r3, r3, #3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d018      	beq.n	8003058 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003026:	4b71      	ldr	r3, [pc, #452]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f003 0203 	and.w	r2, r3, #3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	429a      	cmp	r2, r3
 8003034:	d10d      	bne.n	8003052 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
       ||
 800303a:	2b00      	cmp	r3, #0
 800303c:	d009      	beq.n	8003052 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800303e:	4b6b      	ldr	r3, [pc, #428]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	091b      	lsrs	r3, r3, #4
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	1c5a      	adds	r2, r3, #1
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
       ||
 800304e:	429a      	cmp	r2, r3
 8003050:	d047      	beq.n	80030e2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	73fb      	strb	r3, [r7, #15]
 8003056:	e044      	b.n	80030e2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b03      	cmp	r3, #3
 800305e:	d018      	beq.n	8003092 <RCCEx_PLLSAI1_Config+0x86>
 8003060:	2b03      	cmp	r3, #3
 8003062:	d825      	bhi.n	80030b0 <RCCEx_PLLSAI1_Config+0xa4>
 8003064:	2b01      	cmp	r3, #1
 8003066:	d002      	beq.n	800306e <RCCEx_PLLSAI1_Config+0x62>
 8003068:	2b02      	cmp	r3, #2
 800306a:	d009      	beq.n	8003080 <RCCEx_PLLSAI1_Config+0x74>
 800306c:	e020      	b.n	80030b0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800306e:	4b5f      	ldr	r3, [pc, #380]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d11d      	bne.n	80030b6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800307e:	e01a      	b.n	80030b6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003080:	4b5a      	ldr	r3, [pc, #360]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003088:	2b00      	cmp	r3, #0
 800308a:	d116      	bne.n	80030ba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003090:	e013      	b.n	80030ba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003092:	4b56      	ldr	r3, [pc, #344]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d10f      	bne.n	80030be <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800309e:	4b53      	ldr	r3, [pc, #332]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d109      	bne.n	80030be <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80030ae:	e006      	b.n	80030be <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	73fb      	strb	r3, [r7, #15]
      break;
 80030b4:	e004      	b.n	80030c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80030b6:	bf00      	nop
 80030b8:	e002      	b.n	80030c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80030ba:	bf00      	nop
 80030bc:	e000      	b.n	80030c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80030be:	bf00      	nop
    }

    if(status == HAL_OK)
 80030c0:	7bfb      	ldrb	r3, [r7, #15]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10d      	bne.n	80030e2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80030c6:	4b49      	ldr	r3, [pc, #292]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6819      	ldr	r1, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	3b01      	subs	r3, #1
 80030d8:	011b      	lsls	r3, r3, #4
 80030da:	430b      	orrs	r3, r1
 80030dc:	4943      	ldr	r1, [pc, #268]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80030e2:	7bfb      	ldrb	r3, [r7, #15]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d17c      	bne.n	80031e2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80030e8:	4b40      	ldr	r3, [pc, #256]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a3f      	ldr	r2, [pc, #252]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80030ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80030f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030f4:	f7fe fb9c 	bl	8001830 <HAL_GetTick>
 80030f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80030fa:	e009      	b.n	8003110 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030fc:	f7fe fb98 	bl	8001830 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b02      	cmp	r3, #2
 8003108:	d902      	bls.n	8003110 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	73fb      	strb	r3, [r7, #15]
        break;
 800310e:	e005      	b.n	800311c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003110:	4b36      	ldr	r3, [pc, #216]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1ef      	bne.n	80030fc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800311c:	7bfb      	ldrb	r3, [r7, #15]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d15f      	bne.n	80031e2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d110      	bne.n	800314a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003128:	4b30      	ldr	r3, [pc, #192]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003130:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	6892      	ldr	r2, [r2, #8]
 8003138:	0211      	lsls	r1, r2, #8
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	68d2      	ldr	r2, [r2, #12]
 800313e:	06d2      	lsls	r2, r2, #27
 8003140:	430a      	orrs	r2, r1
 8003142:	492a      	ldr	r1, [pc, #168]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003144:	4313      	orrs	r3, r2
 8003146:	610b      	str	r3, [r1, #16]
 8003148:	e027      	b.n	800319a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d112      	bne.n	8003176 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003150:	4b26      	ldr	r3, [pc, #152]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003152:	691b      	ldr	r3, [r3, #16]
 8003154:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003158:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	6892      	ldr	r2, [r2, #8]
 8003160:	0211      	lsls	r1, r2, #8
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	6912      	ldr	r2, [r2, #16]
 8003166:	0852      	lsrs	r2, r2, #1
 8003168:	3a01      	subs	r2, #1
 800316a:	0552      	lsls	r2, r2, #21
 800316c:	430a      	orrs	r2, r1
 800316e:	491f      	ldr	r1, [pc, #124]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003170:	4313      	orrs	r3, r2
 8003172:	610b      	str	r3, [r1, #16]
 8003174:	e011      	b.n	800319a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003176:	4b1d      	ldr	r3, [pc, #116]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800317e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6892      	ldr	r2, [r2, #8]
 8003186:	0211      	lsls	r1, r2, #8
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	6952      	ldr	r2, [r2, #20]
 800318c:	0852      	lsrs	r2, r2, #1
 800318e:	3a01      	subs	r2, #1
 8003190:	0652      	lsls	r2, r2, #25
 8003192:	430a      	orrs	r2, r1
 8003194:	4915      	ldr	r1, [pc, #84]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003196:	4313      	orrs	r3, r2
 8003198:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800319a:	4b14      	ldr	r3, [pc, #80]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a13      	ldr	r2, [pc, #76]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80031a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031a4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a6:	f7fe fb43 	bl	8001830 <HAL_GetTick>
 80031aa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031ac:	e009      	b.n	80031c2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031ae:	f7fe fb3f 	bl	8001830 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d902      	bls.n	80031c2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	73fb      	strb	r3, [r7, #15]
          break;
 80031c0:	e005      	b.n	80031ce <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031c2:	4b0a      	ldr	r3, [pc, #40]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d0ef      	beq.n	80031ae <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80031ce:	7bfb      	ldrb	r3, [r7, #15]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d106      	bne.n	80031e2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80031d4:	4b05      	ldr	r3, [pc, #20]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80031d6:	691a      	ldr	r2, [r3, #16]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	4903      	ldr	r1, [pc, #12]	; (80031ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80031de:	4313      	orrs	r3, r2
 80031e0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80031e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	40021000 	.word	0x40021000

080031f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d101      	bne.n	8003202 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e049      	b.n	8003296 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d106      	bne.n	800321c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 f841 	bl	800329e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2202      	movs	r2, #2
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	3304      	adds	r3, #4
 800322c:	4619      	mov	r1, r3
 800322e:	4610      	mov	r0, r2
 8003230:	f000 f9dc 	bl	80035ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2201      	movs	r2, #1
 8003260:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003294:	2300      	movs	r3, #0
}
 8003296:	4618      	mov	r0, r3
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800329e:	b480      	push	{r7}
 80032a0:	b083      	sub	sp, #12
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80032a6:	bf00      	nop
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
	...

080032b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d001      	beq.n	80032cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e03b      	b.n	8003344 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2202      	movs	r2, #2
 80032d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	68da      	ldr	r2, [r3, #12]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f042 0201 	orr.w	r2, r2, #1
 80032e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a19      	ldr	r2, [pc, #100]	; (8003350 <HAL_TIM_Base_Start_IT+0x9c>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d009      	beq.n	8003302 <HAL_TIM_Base_Start_IT+0x4e>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032f6:	d004      	beq.n	8003302 <HAL_TIM_Base_Start_IT+0x4e>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a15      	ldr	r2, [pc, #84]	; (8003354 <HAL_TIM_Base_Start_IT+0xa0>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d115      	bne.n	800332e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	4b13      	ldr	r3, [pc, #76]	; (8003358 <HAL_TIM_Base_Start_IT+0xa4>)
 800330a:	4013      	ands	r3, r2
 800330c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2b06      	cmp	r3, #6
 8003312:	d015      	beq.n	8003340 <HAL_TIM_Base_Start_IT+0x8c>
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800331a:	d011      	beq.n	8003340 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f042 0201 	orr.w	r2, r2, #1
 800332a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800332c:	e008      	b.n	8003340 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f042 0201 	orr.w	r2, r2, #1
 800333c:	601a      	str	r2, [r3, #0]
 800333e:	e000      	b.n	8003342 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003340:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr
 8003350:	40012c00 	.word	0x40012c00
 8003354:	40014000 	.word	0x40014000
 8003358:	00010007 	.word	0x00010007

0800335c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b02      	cmp	r3, #2
 8003370:	d122      	bne.n	80033b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	f003 0302 	and.w	r3, r3, #2
 800337c:	2b02      	cmp	r3, #2
 800337e:	d11b      	bne.n	80033b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f06f 0202 	mvn.w	r2, #2
 8003388:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2201      	movs	r2, #1
 800338e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	699b      	ldr	r3, [r3, #24]
 8003396:	f003 0303 	and.w	r3, r3, #3
 800339a:	2b00      	cmp	r3, #0
 800339c:	d003      	beq.n	80033a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800339e:	6878      	ldr	r0, [r7, #4]
 80033a0:	f000 f905 	bl	80035ae <HAL_TIM_IC_CaptureCallback>
 80033a4:	e005      	b.n	80033b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 f8f7 	bl	800359a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f000 f908 	bl	80035c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	f003 0304 	and.w	r3, r3, #4
 80033c2:	2b04      	cmp	r3, #4
 80033c4:	d122      	bne.n	800340c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d11b      	bne.n	800340c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f06f 0204 	mvn.w	r2, #4
 80033dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2202      	movs	r2, #2
 80033e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d003      	beq.n	80033fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f000 f8db 	bl	80035ae <HAL_TIM_IC_CaptureCallback>
 80033f8:	e005      	b.n	8003406 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 f8cd 	bl	800359a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f000 f8de 	bl	80035c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	f003 0308 	and.w	r3, r3, #8
 8003416:	2b08      	cmp	r3, #8
 8003418:	d122      	bne.n	8003460 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	f003 0308 	and.w	r3, r3, #8
 8003424:	2b08      	cmp	r3, #8
 8003426:	d11b      	bne.n	8003460 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f06f 0208 	mvn.w	r2, #8
 8003430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2204      	movs	r2, #4
 8003436:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	69db      	ldr	r3, [r3, #28]
 800343e:	f003 0303 	and.w	r3, r3, #3
 8003442:	2b00      	cmp	r3, #0
 8003444:	d003      	beq.n	800344e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f8b1 	bl	80035ae <HAL_TIM_IC_CaptureCallback>
 800344c:	e005      	b.n	800345a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 f8a3 	bl	800359a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f000 f8b4 	bl	80035c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	f003 0310 	and.w	r3, r3, #16
 800346a:	2b10      	cmp	r3, #16
 800346c:	d122      	bne.n	80034b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	f003 0310 	and.w	r3, r3, #16
 8003478:	2b10      	cmp	r3, #16
 800347a:	d11b      	bne.n	80034b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f06f 0210 	mvn.w	r2, #16
 8003484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2208      	movs	r2, #8
 800348a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003496:	2b00      	cmp	r3, #0
 8003498:	d003      	beq.n	80034a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 f887 	bl	80035ae <HAL_TIM_IC_CaptureCallback>
 80034a0:	e005      	b.n	80034ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 f879 	bl	800359a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f000 f88a 	bl	80035c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d10e      	bne.n	80034e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d107      	bne.n	80034e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f06f 0201 	mvn.w	r2, #1
 80034d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7fd fe3e 	bl	800115c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ea:	2b80      	cmp	r3, #128	; 0x80
 80034ec:	d10e      	bne.n	800350c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034f8:	2b80      	cmp	r3, #128	; 0x80
 80034fa:	d107      	bne.n	800350c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f8de 	bl	80036c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	691b      	ldr	r3, [r3, #16]
 8003512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003516:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800351a:	d10e      	bne.n	800353a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003526:	2b80      	cmp	r3, #128	; 0x80
 8003528:	d107      	bne.n	800353a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003532:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f000 f8d1 	bl	80036dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	691b      	ldr	r3, [r3, #16]
 8003540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003544:	2b40      	cmp	r3, #64	; 0x40
 8003546:	d10e      	bne.n	8003566 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003552:	2b40      	cmp	r3, #64	; 0x40
 8003554:	d107      	bne.n	8003566 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800355e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f838 	bl	80035d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	f003 0320 	and.w	r3, r3, #32
 8003570:	2b20      	cmp	r3, #32
 8003572:	d10e      	bne.n	8003592 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	f003 0320 	and.w	r3, r3, #32
 800357e:	2b20      	cmp	r3, #32
 8003580:	d107      	bne.n	8003592 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f06f 0220 	mvn.w	r2, #32
 800358a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f000 f891 	bl	80036b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003592:	bf00      	nop
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800359a:	b480      	push	{r7}
 800359c:	b083      	sub	sp, #12
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr

080035ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80035ae:	b480      	push	{r7}
 80035b0:	b083      	sub	sp, #12
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80035b6:	bf00      	nop
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80035c2:	b480      	push	{r7}
 80035c4:	b083      	sub	sp, #12
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80035ca:	bf00      	nop
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr

080035d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b083      	sub	sp, #12
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
	...

080035ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a2a      	ldr	r2, [pc, #168]	; (80036a8 <TIM_Base_SetConfig+0xbc>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d003      	beq.n	800360c <TIM_Base_SetConfig+0x20>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800360a:	d108      	bne.n	800361e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003612:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	68fa      	ldr	r2, [r7, #12]
 800361a:	4313      	orrs	r3, r2
 800361c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a21      	ldr	r2, [pc, #132]	; (80036a8 <TIM_Base_SetConfig+0xbc>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d00b      	beq.n	800363e <TIM_Base_SetConfig+0x52>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800362c:	d007      	beq.n	800363e <TIM_Base_SetConfig+0x52>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a1e      	ldr	r2, [pc, #120]	; (80036ac <TIM_Base_SetConfig+0xc0>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d003      	beq.n	800363e <TIM_Base_SetConfig+0x52>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a1d      	ldr	r2, [pc, #116]	; (80036b0 <TIM_Base_SetConfig+0xc4>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d108      	bne.n	8003650 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	4313      	orrs	r3, r2
 800364e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	4313      	orrs	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68fa      	ldr	r2, [r7, #12]
 8003662:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	689a      	ldr	r2, [r3, #8]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4a0c      	ldr	r2, [pc, #48]	; (80036a8 <TIM_Base_SetConfig+0xbc>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d007      	beq.n	800368c <TIM_Base_SetConfig+0xa0>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a0b      	ldr	r2, [pc, #44]	; (80036ac <TIM_Base_SetConfig+0xc0>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d003      	beq.n	800368c <TIM_Base_SetConfig+0xa0>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a0a      	ldr	r2, [pc, #40]	; (80036b0 <TIM_Base_SetConfig+0xc4>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d103      	bne.n	8003694 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	691a      	ldr	r2, [r3, #16]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	615a      	str	r2, [r3, #20]
}
 800369a:	bf00      	nop
 800369c:	3714      	adds	r7, #20
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	40012c00 	.word	0x40012c00
 80036ac:	40014000 	.word	0x40014000
 80036b0:	40014400 	.word	0x40014400

080036b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036bc:	bf00      	nop
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80036d0:	bf00      	nop
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr

080036f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e040      	b.n	8003784 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003706:	2b00      	cmp	r3, #0
 8003708:	d106      	bne.n	8003718 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7fd ff6c 	bl	80015f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2224      	movs	r2, #36	; 0x24
 800371c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 0201 	bic.w	r2, r2, #1
 800372c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 fc18 	bl	8003f64 <UART_SetConfig>
 8003734:	4603      	mov	r3, r0
 8003736:	2b01      	cmp	r3, #1
 8003738:	d101      	bne.n	800373e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e022      	b.n	8003784 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003742:	2b00      	cmp	r3, #0
 8003744:	d002      	beq.n	800374c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f000 fe38 	bl	80043bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	685a      	ldr	r2, [r3, #4]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800375a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	689a      	ldr	r2, [r3, #8]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800376a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f042 0201 	orr.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f000 febf 	bl	8004500 <UART_CheckIdleState>
 8003782:	4603      	mov	r3, r0
}
 8003784:	4618      	mov	r0, r3
 8003786:	3708      	adds	r7, #8
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}

0800378c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b08a      	sub	sp, #40	; 0x28
 8003790:	af02      	add	r7, sp, #8
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	603b      	str	r3, [r7, #0]
 8003798:	4613      	mov	r3, r2
 800379a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037a0:	2b20      	cmp	r3, #32
 80037a2:	f040 8082 	bne.w	80038aa <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d002      	beq.n	80037b2 <HAL_UART_Transmit+0x26>
 80037ac:	88fb      	ldrh	r3, [r7, #6]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e07a      	b.n	80038ac <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d101      	bne.n	80037c4 <HAL_UART_Transmit+0x38>
 80037c0:	2302      	movs	r3, #2
 80037c2:	e073      	b.n	80038ac <HAL_UART_Transmit+0x120>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2221      	movs	r2, #33	; 0x21
 80037d8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037da:	f7fe f829 	bl	8001830 <HAL_GetTick>
 80037de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	88fa      	ldrh	r2, [r7, #6]
 80037e4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	88fa      	ldrh	r2, [r7, #6]
 80037ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037f8:	d108      	bne.n	800380c <HAL_UART_Transmit+0x80>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d104      	bne.n	800380c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003802:	2300      	movs	r3, #0
 8003804:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	61bb      	str	r3, [r7, #24]
 800380a:	e003      	b.n	8003814 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003810:	2300      	movs	r3, #0
 8003812:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2200      	movs	r2, #0
 8003818:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800381c:	e02d      	b.n	800387a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	9300      	str	r3, [sp, #0]
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	2200      	movs	r2, #0
 8003826:	2180      	movs	r1, #128	; 0x80
 8003828:	68f8      	ldr	r0, [r7, #12]
 800382a:	f000 feb2 	bl	8004592 <UART_WaitOnFlagUntilTimeout>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003834:	2303      	movs	r3, #3
 8003836:	e039      	b.n	80038ac <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d10b      	bne.n	8003856 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	881a      	ldrh	r2, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800384a:	b292      	uxth	r2, r2
 800384c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	3302      	adds	r3, #2
 8003852:	61bb      	str	r3, [r7, #24]
 8003854:	e008      	b.n	8003868 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	781a      	ldrb	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	b292      	uxth	r2, r2
 8003860:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	3301      	adds	r3, #1
 8003866:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b01      	subs	r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003880:	b29b      	uxth	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d1cb      	bne.n	800381e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	9300      	str	r3, [sp, #0]
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	2200      	movs	r2, #0
 800388e:	2140      	movs	r1, #64	; 0x40
 8003890:	68f8      	ldr	r0, [r7, #12]
 8003892:	f000 fe7e 	bl	8004592 <UART_WaitOnFlagUntilTimeout>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d001      	beq.n	80038a0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e005      	b.n	80038ac <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2220      	movs	r2, #32
 80038a4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80038a6:	2300      	movs	r3, #0
 80038a8:	e000      	b.n	80038ac <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80038aa:	2302      	movs	r3, #2
  }
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3720      	adds	r7, #32
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b08a      	sub	sp, #40	; 0x28
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	4613      	mov	r3, r2
 80038c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038c6:	2b20      	cmp	r3, #32
 80038c8:	d142      	bne.n	8003950 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d002      	beq.n	80038d6 <HAL_UART_Receive_IT+0x22>
 80038d0:	88fb      	ldrh	r3, [r7, #6]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e03b      	b.n	8003952 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d101      	bne.n	80038e8 <HAL_UART_Receive_IT+0x34>
 80038e4:	2302      	movs	r3, #2
 80038e6:	e034      	b.n	8003952 <HAL_UART_Receive_IT+0x9e>
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a18      	ldr	r2, [pc, #96]	; (800395c <HAL_UART_Receive_IT+0xa8>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d01f      	beq.n	8003940 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d018      	beq.n	8003940 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	e853 3f00 	ldrex	r3, [r3]
 800391a:	613b      	str	r3, [r7, #16]
   return(result);
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003922:	627b      	str	r3, [r7, #36]	; 0x24
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	461a      	mov	r2, r3
 800392a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392c:	623b      	str	r3, [r7, #32]
 800392e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003930:	69f9      	ldr	r1, [r7, #28]
 8003932:	6a3a      	ldr	r2, [r7, #32]
 8003934:	e841 2300 	strex	r3, r2, [r1]
 8003938:	61bb      	str	r3, [r7, #24]
   return(result);
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d1e6      	bne.n	800390e <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003940:	88fb      	ldrh	r3, [r7, #6]
 8003942:	461a      	mov	r2, r3
 8003944:	68b9      	ldr	r1, [r7, #8]
 8003946:	68f8      	ldr	r0, [r7, #12]
 8003948:	f000 fee8 	bl	800471c <UART_Start_Receive_IT>
 800394c:	4603      	mov	r3, r0
 800394e:	e000      	b.n	8003952 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003950:	2302      	movs	r3, #2
  }
}
 8003952:	4618      	mov	r0, r3
 8003954:	3728      	adds	r7, #40	; 0x28
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	40008000 	.word	0x40008000

08003960 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b0ba      	sub	sp, #232	; 0xe8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003986:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800398a:	f640 030f 	movw	r3, #2063	; 0x80f
 800398e:	4013      	ands	r3, r2
 8003990:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003994:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003998:	2b00      	cmp	r3, #0
 800399a:	d115      	bne.n	80039c8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800399c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039a0:	f003 0320 	and.w	r3, r3, #32
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d00f      	beq.n	80039c8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80039a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039ac:	f003 0320 	and.w	r3, r3, #32
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d009      	beq.n	80039c8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 82a6 	beq.w	8003f0a <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	4798      	blx	r3
      }
      return;
 80039c6:	e2a0      	b.n	8003f0a <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80039c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	f000 8117 	beq.w	8003c00 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80039d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d106      	bne.n	80039ec <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80039de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80039e2:	4b85      	ldr	r3, [pc, #532]	; (8003bf8 <HAL_UART_IRQHandler+0x298>)
 80039e4:	4013      	ands	r3, r2
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f000 810a 	beq.w	8003c00 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80039ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d011      	beq.n	8003a1c <HAL_UART_IRQHandler+0xbc>
 80039f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00b      	beq.n	8003a1c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a12:	f043 0201 	orr.w	r2, r3, #1
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a20:	f003 0302 	and.w	r3, r3, #2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d011      	beq.n	8003a4c <HAL_UART_IRQHandler+0xec>
 8003a28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00b      	beq.n	8003a4c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2202      	movs	r2, #2
 8003a3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a42:	f043 0204 	orr.w	r2, r3, #4
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a50:	f003 0304 	and.w	r3, r3, #4
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d011      	beq.n	8003a7c <HAL_UART_IRQHandler+0x11c>
 8003a58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d00b      	beq.n	8003a7c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2204      	movs	r2, #4
 8003a6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a72:	f043 0202 	orr.w	r2, r3, #2
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003a7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a80:	f003 0308 	and.w	r3, r3, #8
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d017      	beq.n	8003ab8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a8c:	f003 0320 	and.w	r3, r3, #32
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d105      	bne.n	8003aa0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003a94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a98:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00b      	beq.n	8003ab8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2208      	movs	r2, #8
 8003aa6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003aae:	f043 0208 	orr.w	r2, r3, #8
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003abc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d012      	beq.n	8003aea <HAL_UART_IRQHandler+0x18a>
 8003ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ac8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00c      	beq.n	8003aea <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ad8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ae0:	f043 0220 	orr.w	r2, r3, #32
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f000 820c 	beq.w	8003f0e <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003afa:	f003 0320 	and.w	r3, r3, #32
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d00d      	beq.n	8003b1e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003b02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b06:	f003 0320 	and.w	r3, r3, #32
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d007      	beq.n	8003b1e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d003      	beq.n	8003b1e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b24:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b32:	2b40      	cmp	r3, #64	; 0x40
 8003b34:	d005      	beq.n	8003b42 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003b36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003b3a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d04f      	beq.n	8003be2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 feb4 	bl	80048b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b52:	2b40      	cmp	r3, #64	; 0x40
 8003b54:	d141      	bne.n	8003bda <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	3308      	adds	r3, #8
 8003b5c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b60:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003b64:	e853 3f00 	ldrex	r3, [r3]
 8003b68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003b6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003b70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	3308      	adds	r3, #8
 8003b7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003b82:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003b86:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003b8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003b92:	e841 2300 	strex	r3, r2, [r1]
 8003b96:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003b9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1d9      	bne.n	8003b56 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d013      	beq.n	8003bd2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bae:	4a13      	ldr	r2, [pc, #76]	; (8003bfc <HAL_UART_IRQHandler+0x29c>)
 8003bb0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fd ff66 	bl	8001a88 <HAL_DMA_Abort_IT>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d017      	beq.n	8003bf2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003bcc:	4610      	mov	r0, r2
 8003bce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bd0:	e00f      	b.n	8003bf2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 f9b0 	bl	8003f38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bd8:	e00b      	b.n	8003bf2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 f9ac 	bl	8003f38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003be0:	e007      	b.n	8003bf2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 f9a8 	bl	8003f38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003bf0:	e18d      	b.n	8003f0e <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bf2:	bf00      	nop
    return;
 8003bf4:	e18b      	b.n	8003f0e <HAL_UART_IRQHandler+0x5ae>
 8003bf6:	bf00      	nop
 8003bf8:	04000120 	.word	0x04000120
 8003bfc:	08004977 	.word	0x08004977

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	f040 8146 	bne.w	8003e96 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c0e:	f003 0310 	and.w	r3, r3, #16
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	f000 813f 	beq.w	8003e96 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 8138 	beq.w	8003e96 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2210      	movs	r2, #16
 8003c2c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c38:	2b40      	cmp	r3, #64	; 0x40
 8003c3a:	f040 80b4 	bne.w	8003da6 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003c4a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	f000 815f 	beq.w	8003f12 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003c5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	f080 8157 	bcs.w	8003f12 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003c6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0320 	and.w	r3, r3, #32
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f040 8085 	bne.w	8003d8a <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c88:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003c8c:	e853 3f00 	ldrex	r3, [r3]
 8003c90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003c94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003c98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003caa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003cae:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003cb6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003cba:	e841 2300 	strex	r3, r2, [r1]
 8003cbe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003cc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1da      	bne.n	8003c80 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	3308      	adds	r3, #8
 8003cd0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cd4:	e853 3f00 	ldrex	r3, [r3]
 8003cd8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003cda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003cdc:	f023 0301 	bic.w	r3, r3, #1
 8003ce0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	3308      	adds	r3, #8
 8003cea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003cee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003cf2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003cf6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003cfa:	e841 2300 	strex	r3, r2, [r1]
 8003cfe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003d00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1e1      	bne.n	8003cca <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	3308      	adds	r3, #8
 8003d0c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d10:	e853 3f00 	ldrex	r3, [r3]
 8003d14:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003d16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	3308      	adds	r3, #8
 8003d26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003d2a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003d2c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d2e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003d30:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003d32:	e841 2300 	strex	r3, r2, [r1]
 8003d36:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003d38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1e3      	bne.n	8003d06 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2220      	movs	r2, #32
 8003d42:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d52:	e853 3f00 	ldrex	r3, [r3]
 8003d56:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003d58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d5a:	f023 0310 	bic.w	r3, r3, #16
 8003d5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	461a      	mov	r2, r3
 8003d68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d6c:	65bb      	str	r3, [r7, #88]	; 0x58
 8003d6e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d70:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003d72:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003d74:	e841 2300 	strex	r3, r2, [r1]
 8003d78:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003d7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d1e4      	bne.n	8003d4a <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7fd fe41 	bl	8001a0c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	4619      	mov	r1, r3
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f8d4 	bl	8003f4c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003da4:	e0b5      	b.n	8003f12 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f000 80a7 	beq.w	8003f16 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8003dc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 80a2 	beq.w	8003f16 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dda:	e853 3f00 	ldrex	r3, [r3]
 8003dde:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003de0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003de2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003de6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	461a      	mov	r2, r3
 8003df0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003df4:	647b      	str	r3, [r7, #68]	; 0x44
 8003df6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003dfa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003dfc:	e841 2300 	strex	r3, r2, [r1]
 8003e00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1e4      	bne.n	8003dd2 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	3308      	adds	r3, #8
 8003e0e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e12:	e853 3f00 	ldrex	r3, [r3]
 8003e16:	623b      	str	r3, [r7, #32]
   return(result);
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	f023 0301 	bic.w	r3, r3, #1
 8003e1e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	3308      	adds	r3, #8
 8003e28:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003e2c:	633a      	str	r2, [r7, #48]	; 0x30
 8003e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003e32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e34:	e841 2300 	strex	r3, r2, [r1]
 8003e38:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1e3      	bne.n	8003e08 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2220      	movs	r2, #32
 8003e44:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	e853 3f00 	ldrex	r3, [r3]
 8003e5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f023 0310 	bic.w	r3, r3, #16
 8003e66:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003e74:	61fb      	str	r3, [r7, #28]
 8003e76:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e78:	69b9      	ldr	r1, [r7, #24]
 8003e7a:	69fa      	ldr	r2, [r7, #28]
 8003e7c:	e841 2300 	strex	r3, r2, [r1]
 8003e80:	617b      	str	r3, [r7, #20]
   return(result);
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1e4      	bne.n	8003e52 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003e88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f000 f85c 	bl	8003f4c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e94:	e03f      	b.n	8003f16 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00e      	beq.n	8003ec0 <HAL_UART_IRQHandler+0x560>
 8003ea2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ea6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d008      	beq.n	8003ec0 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003eb6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 fefc 	bl	8004cb6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003ebe:	e02d      	b.n	8003f1c <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ec4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d00e      	beq.n	8003eea <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003ecc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ed0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d008      	beq.n	8003eea <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d01c      	beq.n	8003f1a <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	4798      	blx	r3
    }
    return;
 8003ee8:	e017      	b.n	8003f1a <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003eee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d012      	beq.n	8003f1c <HAL_UART_IRQHandler+0x5bc>
 8003ef6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00c      	beq.n	8003f1c <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 fd4d 	bl	80049a2 <UART_EndTransmit_IT>
    return;
 8003f08:	e008      	b.n	8003f1c <HAL_UART_IRQHandler+0x5bc>
      return;
 8003f0a:	bf00      	nop
 8003f0c:	e006      	b.n	8003f1c <HAL_UART_IRQHandler+0x5bc>
    return;
 8003f0e:	bf00      	nop
 8003f10:	e004      	b.n	8003f1c <HAL_UART_IRQHandler+0x5bc>
      return;
 8003f12:	bf00      	nop
 8003f14:	e002      	b.n	8003f1c <HAL_UART_IRQHandler+0x5bc>
      return;
 8003f16:	bf00      	nop
 8003f18:	e000      	b.n	8003f1c <HAL_UART_IRQHandler+0x5bc>
    return;
 8003f1a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003f1c:	37e8      	adds	r7, #232	; 0xe8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop

08003f24 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003f2c:	bf00      	nop
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	460b      	mov	r3, r1
 8003f56:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f58:	bf00      	nop
 8003f5a:	370c      	adds	r7, #12
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f68:	b08a      	sub	sp, #40	; 0x28
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	689a      	ldr	r2, [r3, #8]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	431a      	orrs	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	431a      	orrs	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	69db      	ldr	r3, [r3, #28]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	4bb4      	ldr	r3, [pc, #720]	; (8004264 <UART_SetConfig+0x300>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	68fa      	ldr	r2, [r7, #12]
 8003f98:	6812      	ldr	r2, [r2, #0]
 8003f9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003f9c:	430b      	orrs	r3, r1
 8003f9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	68da      	ldr	r2, [r3, #12]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	430a      	orrs	r2, r1
 8003fb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4aa9      	ldr	r2, [pc, #676]	; (8004268 <UART_SetConfig+0x304>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d004      	beq.n	8003fd0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4aa0      	ldr	r2, [pc, #640]	; (800426c <UART_SetConfig+0x308>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d126      	bne.n	800403c <UART_SetConfig+0xd8>
 8003fee:	4ba0      	ldr	r3, [pc, #640]	; (8004270 <UART_SetConfig+0x30c>)
 8003ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ff4:	f003 0303 	and.w	r3, r3, #3
 8003ff8:	2b03      	cmp	r3, #3
 8003ffa:	d81b      	bhi.n	8004034 <UART_SetConfig+0xd0>
 8003ffc:	a201      	add	r2, pc, #4	; (adr r2, 8004004 <UART_SetConfig+0xa0>)
 8003ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004002:	bf00      	nop
 8004004:	08004015 	.word	0x08004015
 8004008:	08004025 	.word	0x08004025
 800400c:	0800401d 	.word	0x0800401d
 8004010:	0800402d 	.word	0x0800402d
 8004014:	2301      	movs	r3, #1
 8004016:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800401a:	e080      	b.n	800411e <UART_SetConfig+0x1ba>
 800401c:	2302      	movs	r3, #2
 800401e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004022:	e07c      	b.n	800411e <UART_SetConfig+0x1ba>
 8004024:	2304      	movs	r3, #4
 8004026:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800402a:	e078      	b.n	800411e <UART_SetConfig+0x1ba>
 800402c:	2308      	movs	r3, #8
 800402e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004032:	e074      	b.n	800411e <UART_SetConfig+0x1ba>
 8004034:	2310      	movs	r3, #16
 8004036:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800403a:	e070      	b.n	800411e <UART_SetConfig+0x1ba>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a8c      	ldr	r2, [pc, #560]	; (8004274 <UART_SetConfig+0x310>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d138      	bne.n	80040b8 <UART_SetConfig+0x154>
 8004046:	4b8a      	ldr	r3, [pc, #552]	; (8004270 <UART_SetConfig+0x30c>)
 8004048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800404c:	f003 030c 	and.w	r3, r3, #12
 8004050:	2b0c      	cmp	r3, #12
 8004052:	d82d      	bhi.n	80040b0 <UART_SetConfig+0x14c>
 8004054:	a201      	add	r2, pc, #4	; (adr r2, 800405c <UART_SetConfig+0xf8>)
 8004056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800405a:	bf00      	nop
 800405c:	08004091 	.word	0x08004091
 8004060:	080040b1 	.word	0x080040b1
 8004064:	080040b1 	.word	0x080040b1
 8004068:	080040b1 	.word	0x080040b1
 800406c:	080040a1 	.word	0x080040a1
 8004070:	080040b1 	.word	0x080040b1
 8004074:	080040b1 	.word	0x080040b1
 8004078:	080040b1 	.word	0x080040b1
 800407c:	08004099 	.word	0x08004099
 8004080:	080040b1 	.word	0x080040b1
 8004084:	080040b1 	.word	0x080040b1
 8004088:	080040b1 	.word	0x080040b1
 800408c:	080040a9 	.word	0x080040a9
 8004090:	2300      	movs	r3, #0
 8004092:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004096:	e042      	b.n	800411e <UART_SetConfig+0x1ba>
 8004098:	2302      	movs	r3, #2
 800409a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800409e:	e03e      	b.n	800411e <UART_SetConfig+0x1ba>
 80040a0:	2304      	movs	r3, #4
 80040a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040a6:	e03a      	b.n	800411e <UART_SetConfig+0x1ba>
 80040a8:	2308      	movs	r3, #8
 80040aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ae:	e036      	b.n	800411e <UART_SetConfig+0x1ba>
 80040b0:	2310      	movs	r3, #16
 80040b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040b6:	e032      	b.n	800411e <UART_SetConfig+0x1ba>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a6a      	ldr	r2, [pc, #424]	; (8004268 <UART_SetConfig+0x304>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d12a      	bne.n	8004118 <UART_SetConfig+0x1b4>
 80040c2:	4b6b      	ldr	r3, [pc, #428]	; (8004270 <UART_SetConfig+0x30c>)
 80040c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80040cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040d0:	d01a      	beq.n	8004108 <UART_SetConfig+0x1a4>
 80040d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80040d6:	d81b      	bhi.n	8004110 <UART_SetConfig+0x1ac>
 80040d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040dc:	d00c      	beq.n	80040f8 <UART_SetConfig+0x194>
 80040de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040e2:	d815      	bhi.n	8004110 <UART_SetConfig+0x1ac>
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d003      	beq.n	80040f0 <UART_SetConfig+0x18c>
 80040e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040ec:	d008      	beq.n	8004100 <UART_SetConfig+0x19c>
 80040ee:	e00f      	b.n	8004110 <UART_SetConfig+0x1ac>
 80040f0:	2300      	movs	r3, #0
 80040f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040f6:	e012      	b.n	800411e <UART_SetConfig+0x1ba>
 80040f8:	2302      	movs	r3, #2
 80040fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040fe:	e00e      	b.n	800411e <UART_SetConfig+0x1ba>
 8004100:	2304      	movs	r3, #4
 8004102:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004106:	e00a      	b.n	800411e <UART_SetConfig+0x1ba>
 8004108:	2308      	movs	r3, #8
 800410a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800410e:	e006      	b.n	800411e <UART_SetConfig+0x1ba>
 8004110:	2310      	movs	r3, #16
 8004112:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004116:	e002      	b.n	800411e <UART_SetConfig+0x1ba>
 8004118:	2310      	movs	r3, #16
 800411a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a51      	ldr	r2, [pc, #324]	; (8004268 <UART_SetConfig+0x304>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d17a      	bne.n	800421e <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004128:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800412c:	2b08      	cmp	r3, #8
 800412e:	d824      	bhi.n	800417a <UART_SetConfig+0x216>
 8004130:	a201      	add	r2, pc, #4	; (adr r2, 8004138 <UART_SetConfig+0x1d4>)
 8004132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004136:	bf00      	nop
 8004138:	0800415d 	.word	0x0800415d
 800413c:	0800417b 	.word	0x0800417b
 8004140:	08004165 	.word	0x08004165
 8004144:	0800417b 	.word	0x0800417b
 8004148:	0800416b 	.word	0x0800416b
 800414c:	0800417b 	.word	0x0800417b
 8004150:	0800417b 	.word	0x0800417b
 8004154:	0800417b 	.word	0x0800417b
 8004158:	08004173 	.word	0x08004173
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800415c:	f7fe fc92 	bl	8002a84 <HAL_RCC_GetPCLK1Freq>
 8004160:	61f8      	str	r0, [r7, #28]
        break;
 8004162:	e010      	b.n	8004186 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004164:	4b44      	ldr	r3, [pc, #272]	; (8004278 <UART_SetConfig+0x314>)
 8004166:	61fb      	str	r3, [r7, #28]
        break;
 8004168:	e00d      	b.n	8004186 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800416a:	f7fe fbf3 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 800416e:	61f8      	str	r0, [r7, #28]
        break;
 8004170:	e009      	b.n	8004186 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004172:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004176:	61fb      	str	r3, [r7, #28]
        break;
 8004178:	e005      	b.n	8004186 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800417a:	2300      	movs	r3, #0
 800417c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004184:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 8107 	beq.w	800439c <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	685a      	ldr	r2, [r3, #4]
 8004192:	4613      	mov	r3, r2
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	4413      	add	r3, r2
 8004198:	69fa      	ldr	r2, [r7, #28]
 800419a:	429a      	cmp	r2, r3
 800419c:	d305      	bcc.n	80041aa <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80041a4:	69fa      	ldr	r2, [r7, #28]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d903      	bls.n	80041b2 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80041b0:	e0f4      	b.n	800439c <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	2200      	movs	r2, #0
 80041b6:	461c      	mov	r4, r3
 80041b8:	4615      	mov	r5, r2
 80041ba:	f04f 0200 	mov.w	r2, #0
 80041be:	f04f 0300 	mov.w	r3, #0
 80041c2:	022b      	lsls	r3, r5, #8
 80041c4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80041c8:	0222      	lsls	r2, r4, #8
 80041ca:	68f9      	ldr	r1, [r7, #12]
 80041cc:	6849      	ldr	r1, [r1, #4]
 80041ce:	0849      	lsrs	r1, r1, #1
 80041d0:	2000      	movs	r0, #0
 80041d2:	4688      	mov	r8, r1
 80041d4:	4681      	mov	r9, r0
 80041d6:	eb12 0a08 	adds.w	sl, r2, r8
 80041da:	eb43 0b09 	adc.w	fp, r3, r9
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	603b      	str	r3, [r7, #0]
 80041e6:	607a      	str	r2, [r7, #4]
 80041e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041ec:	4650      	mov	r0, sl
 80041ee:	4659      	mov	r1, fp
 80041f0:	f7fc fcda 	bl	8000ba8 <__aeabi_uldivmod>
 80041f4:	4602      	mov	r2, r0
 80041f6:	460b      	mov	r3, r1
 80041f8:	4613      	mov	r3, r2
 80041fa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004202:	d308      	bcc.n	8004216 <UART_SetConfig+0x2b2>
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800420a:	d204      	bcs.n	8004216 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	60da      	str	r2, [r3, #12]
 8004214:	e0c2      	b.n	800439c <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800421c:	e0be      	b.n	800439c <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	69db      	ldr	r3, [r3, #28]
 8004222:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004226:	d16a      	bne.n	80042fe <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8004228:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800422c:	2b08      	cmp	r3, #8
 800422e:	d834      	bhi.n	800429a <UART_SetConfig+0x336>
 8004230:	a201      	add	r2, pc, #4	; (adr r2, 8004238 <UART_SetConfig+0x2d4>)
 8004232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004236:	bf00      	nop
 8004238:	0800425d 	.word	0x0800425d
 800423c:	0800427d 	.word	0x0800427d
 8004240:	08004285 	.word	0x08004285
 8004244:	0800429b 	.word	0x0800429b
 8004248:	0800428b 	.word	0x0800428b
 800424c:	0800429b 	.word	0x0800429b
 8004250:	0800429b 	.word	0x0800429b
 8004254:	0800429b 	.word	0x0800429b
 8004258:	08004293 	.word	0x08004293
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800425c:	f7fe fc12 	bl	8002a84 <HAL_RCC_GetPCLK1Freq>
 8004260:	61f8      	str	r0, [r7, #28]
        break;
 8004262:	e020      	b.n	80042a6 <UART_SetConfig+0x342>
 8004264:	efff69f3 	.word	0xefff69f3
 8004268:	40008000 	.word	0x40008000
 800426c:	40013800 	.word	0x40013800
 8004270:	40021000 	.word	0x40021000
 8004274:	40004400 	.word	0x40004400
 8004278:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800427c:	f7fe fc18 	bl	8002ab0 <HAL_RCC_GetPCLK2Freq>
 8004280:	61f8      	str	r0, [r7, #28]
        break;
 8004282:	e010      	b.n	80042a6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004284:	4b4c      	ldr	r3, [pc, #304]	; (80043b8 <UART_SetConfig+0x454>)
 8004286:	61fb      	str	r3, [r7, #28]
        break;
 8004288:	e00d      	b.n	80042a6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800428a:	f7fe fb63 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 800428e:	61f8      	str	r0, [r7, #28]
        break;
 8004290:	e009      	b.n	80042a6 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004292:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004296:	61fb      	str	r3, [r7, #28]
        break;
 8004298:	e005      	b.n	80042a6 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800429a:	2300      	movs	r3, #0
 800429c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80042a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80042a6:	69fb      	ldr	r3, [r7, #28]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d077      	beq.n	800439c <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	005a      	lsls	r2, r3, #1
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	085b      	lsrs	r3, r3, #1
 80042b6:	441a      	add	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	2b0f      	cmp	r3, #15
 80042c6:	d916      	bls.n	80042f6 <UART_SetConfig+0x392>
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ce:	d212      	bcs.n	80042f6 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	f023 030f 	bic.w	r3, r3, #15
 80042d8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	085b      	lsrs	r3, r3, #1
 80042de:	b29b      	uxth	r3, r3
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	8afb      	ldrh	r3, [r7, #22]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	8afa      	ldrh	r2, [r7, #22]
 80042f2:	60da      	str	r2, [r3, #12]
 80042f4:	e052      	b.n	800439c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80042fc:	e04e      	b.n	800439c <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80042fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004302:	2b08      	cmp	r3, #8
 8004304:	d827      	bhi.n	8004356 <UART_SetConfig+0x3f2>
 8004306:	a201      	add	r2, pc, #4	; (adr r2, 800430c <UART_SetConfig+0x3a8>)
 8004308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430c:	08004331 	.word	0x08004331
 8004310:	08004339 	.word	0x08004339
 8004314:	08004341 	.word	0x08004341
 8004318:	08004357 	.word	0x08004357
 800431c:	08004347 	.word	0x08004347
 8004320:	08004357 	.word	0x08004357
 8004324:	08004357 	.word	0x08004357
 8004328:	08004357 	.word	0x08004357
 800432c:	0800434f 	.word	0x0800434f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004330:	f7fe fba8 	bl	8002a84 <HAL_RCC_GetPCLK1Freq>
 8004334:	61f8      	str	r0, [r7, #28]
        break;
 8004336:	e014      	b.n	8004362 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004338:	f7fe fbba 	bl	8002ab0 <HAL_RCC_GetPCLK2Freq>
 800433c:	61f8      	str	r0, [r7, #28]
        break;
 800433e:	e010      	b.n	8004362 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004340:	4b1d      	ldr	r3, [pc, #116]	; (80043b8 <UART_SetConfig+0x454>)
 8004342:	61fb      	str	r3, [r7, #28]
        break;
 8004344:	e00d      	b.n	8004362 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004346:	f7fe fb05 	bl	8002954 <HAL_RCC_GetSysClockFreq>
 800434a:	61f8      	str	r0, [r7, #28]
        break;
 800434c:	e009      	b.n	8004362 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800434e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004352:	61fb      	str	r3, [r7, #28]
        break;
 8004354:	e005      	b.n	8004362 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8004356:	2300      	movs	r3, #0
 8004358:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004360:	bf00      	nop
    }

    if (pclk != 0U)
 8004362:	69fb      	ldr	r3, [r7, #28]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d019      	beq.n	800439c <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	085a      	lsrs	r2, r3, #1
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	441a      	add	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	fbb2 f3f3 	udiv	r3, r2, r3
 800437a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	2b0f      	cmp	r3, #15
 8004380:	d909      	bls.n	8004396 <UART_SetConfig+0x432>
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004388:	d205      	bcs.n	8004396 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800438a:	69bb      	ldr	r3, [r7, #24]
 800438c:	b29a      	uxth	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	60da      	str	r2, [r3, #12]
 8004394:	e002      	b.n	800439c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2200      	movs	r2, #0
 80043a0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80043a8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3728      	adds	r7, #40	; 0x28
 80043b0:	46bd      	mov	sp, r7
 80043b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043b6:	bf00      	nop
 80043b8:	00f42400 	.word	0x00f42400

080043bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00a      	beq.n	80043e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	430a      	orrs	r2, r1
 80043e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00a      	beq.n	8004408 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	430a      	orrs	r2, r1
 8004406:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800440c:	f003 0304 	and.w	r3, r3, #4
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00a      	beq.n	800442a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	430a      	orrs	r2, r1
 8004428:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442e:	f003 0308 	and.w	r3, r3, #8
 8004432:	2b00      	cmp	r3, #0
 8004434:	d00a      	beq.n	800444c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004450:	f003 0310 	and.w	r3, r3, #16
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00a      	beq.n	800446e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	430a      	orrs	r2, r1
 800446c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004472:	f003 0320 	and.w	r3, r3, #32
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00a      	beq.n	8004490 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	430a      	orrs	r2, r1
 800448e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004498:	2b00      	cmp	r3, #0
 800449a:	d01a      	beq.n	80044d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	430a      	orrs	r2, r1
 80044b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044ba:	d10a      	bne.n	80044d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00a      	beq.n	80044f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	430a      	orrs	r2, r1
 80044f2:	605a      	str	r2, [r3, #4]
  }
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af02      	add	r7, sp, #8
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2200      	movs	r2, #0
 800450c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004510:	f7fd f98e 	bl	8001830 <HAL_GetTick>
 8004514:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0308 	and.w	r3, r3, #8
 8004520:	2b08      	cmp	r3, #8
 8004522:	d10e      	bne.n	8004542 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004524:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004528:	9300      	str	r3, [sp, #0]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2200      	movs	r2, #0
 800452e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f82d 	bl	8004592 <UART_WaitOnFlagUntilTimeout>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e023      	b.n	800458a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0304 	and.w	r3, r3, #4
 800454c:	2b04      	cmp	r3, #4
 800454e:	d10e      	bne.n	800456e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004550:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004554:	9300      	str	r3, [sp, #0]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2200      	movs	r2, #0
 800455a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 f817 	bl	8004592 <UART_WaitOnFlagUntilTimeout>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e00d      	b.n	800458a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2220      	movs	r2, #32
 8004572:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2220      	movs	r2, #32
 8004578:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004592:	b580      	push	{r7, lr}
 8004594:	b09c      	sub	sp, #112	; 0x70
 8004596:	af00      	add	r7, sp, #0
 8004598:	60f8      	str	r0, [r7, #12]
 800459a:	60b9      	str	r1, [r7, #8]
 800459c:	603b      	str	r3, [r7, #0]
 800459e:	4613      	mov	r3, r2
 80045a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045a2:	e0a5      	b.n	80046f0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80045a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045aa:	f000 80a1 	beq.w	80046f0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045ae:	f7fd f93f 	bl	8001830 <HAL_GetTick>
 80045b2:	4602      	mov	r2, r0
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d302      	bcc.n	80045c4 <UART_WaitOnFlagUntilTimeout+0x32>
 80045be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d13e      	bne.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045cc:	e853 3f00 	ldrex	r3, [r3]
 80045d0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80045d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80045d8:	667b      	str	r3, [r7, #100]	; 0x64
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	461a      	mov	r2, r3
 80045e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80045e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045e4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80045e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80045ea:	e841 2300 	strex	r3, r2, [r1]
 80045ee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80045f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1e6      	bne.n	80045c4 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	3308      	adds	r3, #8
 80045fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004600:	e853 3f00 	ldrex	r3, [r3]
 8004604:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004608:	f023 0301 	bic.w	r3, r3, #1
 800460c:	663b      	str	r3, [r7, #96]	; 0x60
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	3308      	adds	r3, #8
 8004614:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004616:	64ba      	str	r2, [r7, #72]	; 0x48
 8004618:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800461a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800461c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800461e:	e841 2300 	strex	r3, r2, [r1]
 8004622:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004624:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004626:	2b00      	cmp	r3, #0
 8004628:	d1e5      	bne.n	80045f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2220      	movs	r2, #32
 800462e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2220      	movs	r2, #32
 8004634:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e067      	b.n	8004712 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0304 	and.w	r3, r3, #4
 800464c:	2b00      	cmp	r3, #0
 800464e:	d04f      	beq.n	80046f0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	69db      	ldr	r3, [r3, #28]
 8004656:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800465a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800465e:	d147      	bne.n	80046f0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004668:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004672:	e853 3f00 	ldrex	r3, [r3]
 8004676:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800467a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800467e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	461a      	mov	r2, r3
 8004686:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004688:	637b      	str	r3, [r7, #52]	; 0x34
 800468a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800468c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800468e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004690:	e841 2300 	strex	r3, r2, [r1]
 8004694:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1e6      	bne.n	800466a <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	3308      	adds	r3, #8
 80046a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	e853 3f00 	ldrex	r3, [r3]
 80046aa:	613b      	str	r3, [r7, #16]
   return(result);
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	f023 0301 	bic.w	r3, r3, #1
 80046b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	3308      	adds	r3, #8
 80046ba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80046bc:	623a      	str	r2, [r7, #32]
 80046be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c0:	69f9      	ldr	r1, [r7, #28]
 80046c2:	6a3a      	ldr	r2, [r7, #32]
 80046c4:	e841 2300 	strex	r3, r2, [r1]
 80046c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1e5      	bne.n	800469c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2220      	movs	r2, #32
 80046d4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2220      	movs	r2, #32
 80046da:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2220      	movs	r2, #32
 80046e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e010      	b.n	8004712 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	69da      	ldr	r2, [r3, #28]
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	4013      	ands	r3, r2
 80046fa:	68ba      	ldr	r2, [r7, #8]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	bf0c      	ite	eq
 8004700:	2301      	moveq	r3, #1
 8004702:	2300      	movne	r3, #0
 8004704:	b2db      	uxtb	r3, r3
 8004706:	461a      	mov	r2, r3
 8004708:	79fb      	ldrb	r3, [r7, #7]
 800470a:	429a      	cmp	r2, r3
 800470c:	f43f af4a 	beq.w	80045a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3770      	adds	r7, #112	; 0x70
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
	...

0800471c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800471c:	b480      	push	{r7}
 800471e:	b097      	sub	sp, #92	; 0x5c
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	4613      	mov	r3, r2
 8004728:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	68ba      	ldr	r2, [r7, #8]
 800472e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	88fa      	ldrh	r2, [r7, #6]
 8004734:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	88fa      	ldrh	r2, [r7, #6]
 800473c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800474e:	d10e      	bne.n	800476e <UART_Start_Receive_IT+0x52>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d105      	bne.n	8004764 <UART_Start_Receive_IT+0x48>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800475e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004762:	e02d      	b.n	80047c0 <UART_Start_Receive_IT+0xa4>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	22ff      	movs	r2, #255	; 0xff
 8004768:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800476c:	e028      	b.n	80047c0 <UART_Start_Receive_IT+0xa4>
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10d      	bne.n	8004792 <UART_Start_Receive_IT+0x76>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d104      	bne.n	8004788 <UART_Start_Receive_IT+0x6c>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	22ff      	movs	r2, #255	; 0xff
 8004782:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004786:	e01b      	b.n	80047c0 <UART_Start_Receive_IT+0xa4>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	227f      	movs	r2, #127	; 0x7f
 800478c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004790:	e016      	b.n	80047c0 <UART_Start_Receive_IT+0xa4>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800479a:	d10d      	bne.n	80047b8 <UART_Start_Receive_IT+0x9c>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	691b      	ldr	r3, [r3, #16]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d104      	bne.n	80047ae <UART_Start_Receive_IT+0x92>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	227f      	movs	r2, #127	; 0x7f
 80047a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80047ac:	e008      	b.n	80047c0 <UART_Start_Receive_IT+0xa4>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	223f      	movs	r2, #63	; 0x3f
 80047b2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80047b6:	e003      	b.n	80047c0 <UART_Start_Receive_IT+0xa4>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2222      	movs	r2, #34	; 0x22
 80047cc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	3308      	adds	r3, #8
 80047d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047d8:	e853 3f00 	ldrex	r3, [r3]
 80047dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80047de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047e0:	f043 0301 	orr.w	r3, r3, #1
 80047e4:	657b      	str	r3, [r7, #84]	; 0x54
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	3308      	adds	r3, #8
 80047ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80047ee:	64ba      	str	r2, [r7, #72]	; 0x48
 80047f0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80047f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047f6:	e841 2300 	strex	r3, r2, [r1]
 80047fa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80047fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1e5      	bne.n	80047ce <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800480a:	d107      	bne.n	800481c <UART_Start_Receive_IT+0x100>
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	691b      	ldr	r3, [r3, #16]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d103      	bne.n	800481c <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	4a24      	ldr	r2, [pc, #144]	; (80048a8 <UART_Start_Receive_IT+0x18c>)
 8004818:	665a      	str	r2, [r3, #100]	; 0x64
 800481a:	e002      	b.n	8004822 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	4a23      	ldr	r2, [pc, #140]	; (80048ac <UART_Start_Receive_IT+0x190>)
 8004820:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d019      	beq.n	8004866 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483a:	e853 3f00 	ldrex	r3, [r3]
 800483e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8004846:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	461a      	mov	r2, r3
 800484e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004850:	637b      	str	r3, [r7, #52]	; 0x34
 8004852:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004854:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004856:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004858:	e841 2300 	strex	r3, r2, [r1]
 800485c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800485e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1e6      	bne.n	8004832 <UART_Start_Receive_IT+0x116>
 8004864:	e018      	b.n	8004898 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	e853 3f00 	ldrex	r3, [r3]
 8004872:	613b      	str	r3, [r7, #16]
   return(result);
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	f043 0320 	orr.w	r3, r3, #32
 800487a:	653b      	str	r3, [r7, #80]	; 0x50
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	461a      	mov	r2, r3
 8004882:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004884:	623b      	str	r3, [r7, #32]
 8004886:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004888:	69f9      	ldr	r1, [r7, #28]
 800488a:	6a3a      	ldr	r2, [r7, #32]
 800488c:	e841 2300 	strex	r3, r2, [r1]
 8004890:	61bb      	str	r3, [r7, #24]
   return(result);
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d1e6      	bne.n	8004866 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	375c      	adds	r7, #92	; 0x5c
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	08004b57 	.word	0x08004b57
 80048ac:	080049f7 	.word	0x080049f7

080048b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b095      	sub	sp, #84	; 0x54
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048c0:	e853 3f00 	ldrex	r3, [r3]
 80048c4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80048c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80048cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	461a      	mov	r2, r3
 80048d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048d6:	643b      	str	r3, [r7, #64]	; 0x40
 80048d8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80048dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048de:	e841 2300 	strex	r3, r2, [r1]
 80048e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80048e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1e6      	bne.n	80048b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	3308      	adds	r3, #8
 80048f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f2:	6a3b      	ldr	r3, [r7, #32]
 80048f4:	e853 3f00 	ldrex	r3, [r3]
 80048f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	f023 0301 	bic.w	r3, r3, #1
 8004900:	64bb      	str	r3, [r7, #72]	; 0x48
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	3308      	adds	r3, #8
 8004908:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800490a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800490c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800490e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004910:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004912:	e841 2300 	strex	r3, r2, [r1]
 8004916:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491a:	2b00      	cmp	r3, #0
 800491c:	d1e5      	bne.n	80048ea <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004922:	2b01      	cmp	r3, #1
 8004924:	d118      	bne.n	8004958 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	e853 3f00 	ldrex	r3, [r3]
 8004932:	60bb      	str	r3, [r7, #8]
   return(result);
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	f023 0310 	bic.w	r3, r3, #16
 800493a:	647b      	str	r3, [r7, #68]	; 0x44
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	461a      	mov	r2, r3
 8004942:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004944:	61bb      	str	r3, [r7, #24]
 8004946:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004948:	6979      	ldr	r1, [r7, #20]
 800494a:	69ba      	ldr	r2, [r7, #24]
 800494c:	e841 2300 	strex	r3, r2, [r1]
 8004950:	613b      	str	r3, [r7, #16]
   return(result);
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1e6      	bne.n	8004926 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2220      	movs	r2, #32
 800495c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	665a      	str	r2, [r3, #100]	; 0x64
}
 800496a:	bf00      	nop
 800496c:	3754      	adds	r7, #84	; 0x54
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr

08004976 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004976:	b580      	push	{r7, lr}
 8004978:	b084      	sub	sp, #16
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004982:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2200      	movs	r2, #0
 8004988:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	f7ff facf 	bl	8003f38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800499a:	bf00      	nop
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}

080049a2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80049a2:	b580      	push	{r7, lr}
 80049a4:	b088      	sub	sp, #32
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	e853 3f00 	ldrex	r3, [r3]
 80049b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049be:	61fb      	str	r3, [r7, #28]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	461a      	mov	r2, r3
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	61bb      	str	r3, [r7, #24]
 80049ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049cc:	6979      	ldr	r1, [r7, #20]
 80049ce:	69ba      	ldr	r2, [r7, #24]
 80049d0:	e841 2300 	strex	r3, r2, [r1]
 80049d4:	613b      	str	r3, [r7, #16]
   return(result);
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1e6      	bne.n	80049aa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2220      	movs	r2, #32
 80049e0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f7ff fa9b 	bl	8003f24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049ee:	bf00      	nop
 80049f0:	3720      	adds	r7, #32
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b096      	sub	sp, #88	; 0x58
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004a04:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a0c:	2b22      	cmp	r3, #34	; 0x22
 8004a0e:	f040 8094 	bne.w	8004b3a <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004a18:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004a1c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8004a20:	b2d9      	uxtb	r1, r3
 8004a22:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a2c:	400a      	ands	r2, r1
 8004a2e:	b2d2      	uxtb	r2, r2
 8004a30:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a36:	1c5a      	adds	r2, r3, #1
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004a42:	b29b      	uxth	r3, r3
 8004a44:	3b01      	subs	r3, #1
 8004a46:	b29a      	uxth	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d179      	bne.n	8004b4e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a62:	e853 3f00 	ldrex	r3, [r3]
 8004a66:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004a68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a6a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a6e:	653b      	str	r3, [r7, #80]	; 0x50
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	461a      	mov	r2, r3
 8004a76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a78:	647b      	str	r3, [r7, #68]	; 0x44
 8004a7a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004a7e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a80:	e841 2300 	strex	r3, r2, [r1]
 8004a84:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004a86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1e6      	bne.n	8004a5a <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	3308      	adds	r3, #8
 8004a92:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a96:	e853 3f00 	ldrex	r3, [r3]
 8004a9a:	623b      	str	r3, [r7, #32]
   return(result);
 8004a9c:	6a3b      	ldr	r3, [r7, #32]
 8004a9e:	f023 0301 	bic.w	r3, r3, #1
 8004aa2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	3308      	adds	r3, #8
 8004aaa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004aac:	633a      	str	r2, [r7, #48]	; 0x30
 8004aae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ab0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ab2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ab4:	e841 2300 	strex	r3, r2, [r1]
 8004ab8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d1e5      	bne.n	8004a8c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d12e      	bne.n	8004b32 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	e853 3f00 	ldrex	r3, [r3]
 8004ae6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f023 0310 	bic.w	r3, r3, #16
 8004aee:	64bb      	str	r3, [r7, #72]	; 0x48
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	461a      	mov	r2, r3
 8004af6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004af8:	61fb      	str	r3, [r7, #28]
 8004afa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004afc:	69b9      	ldr	r1, [r7, #24]
 8004afe:	69fa      	ldr	r2, [r7, #28]
 8004b00:	e841 2300 	strex	r3, r2, [r1]
 8004b04:	617b      	str	r3, [r7, #20]
   return(result);
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1e6      	bne.n	8004ada <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	69db      	ldr	r3, [r3, #28]
 8004b12:	f003 0310 	and.w	r3, r3, #16
 8004b16:	2b10      	cmp	r3, #16
 8004b18:	d103      	bne.n	8004b22 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2210      	movs	r2, #16
 8004b20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004b28:	4619      	mov	r1, r3
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f7ff fa0e 	bl	8003f4c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004b30:	e00d      	b.n	8004b4e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f7fc fe16 	bl	8001764 <HAL_UART_RxCpltCallback>
}
 8004b38:	e009      	b.n	8004b4e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	8b1b      	ldrh	r3, [r3, #24]
 8004b40:	b29a      	uxth	r2, r3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f042 0208 	orr.w	r2, r2, #8
 8004b4a:	b292      	uxth	r2, r2
 8004b4c:	831a      	strh	r2, [r3, #24]
}
 8004b4e:	bf00      	nop
 8004b50:	3758      	adds	r7, #88	; 0x58
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}

08004b56 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004b56:	b580      	push	{r7, lr}
 8004b58:	b096      	sub	sp, #88	; 0x58
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004b64:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b6c:	2b22      	cmp	r3, #34	; 0x22
 8004b6e:	f040 8094 	bne.w	8004c9a <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004b78:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b80:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8004b82:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8004b86:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b90:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b96:	1c9a      	adds	r2, r3, #2
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	b29a      	uxth	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d179      	bne.n	8004cae <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bc2:	e853 3f00 	ldrex	r3, [r3]
 8004bc6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004bce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bd8:	643b      	str	r3, [r7, #64]	; 0x40
 8004bda:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bdc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004bde:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004be0:	e841 2300 	strex	r3, r2, [r1]
 8004be4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1e6      	bne.n	8004bba <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	3308      	adds	r3, #8
 8004bf2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf4:	6a3b      	ldr	r3, [r7, #32]
 8004bf6:	e853 3f00 	ldrex	r3, [r3]
 8004bfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	f023 0301 	bic.w	r3, r3, #1
 8004c02:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	3308      	adds	r3, #8
 8004c0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c14:	e841 2300 	strex	r3, r2, [r1]
 8004c18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1e5      	bne.n	8004bec <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2220      	movs	r2, #32
 8004c24:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d12e      	bne.n	8004c92 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	e853 3f00 	ldrex	r3, [r3]
 8004c46:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	f023 0310 	bic.w	r3, r3, #16
 8004c4e:	647b      	str	r3, [r7, #68]	; 0x44
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	461a      	mov	r2, r3
 8004c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c58:	61bb      	str	r3, [r7, #24]
 8004c5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5c:	6979      	ldr	r1, [r7, #20]
 8004c5e:	69ba      	ldr	r2, [r7, #24]
 8004c60:	e841 2300 	strex	r3, r2, [r1]
 8004c64:	613b      	str	r3, [r7, #16]
   return(result);
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1e6      	bne.n	8004c3a <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	69db      	ldr	r3, [r3, #28]
 8004c72:	f003 0310 	and.w	r3, r3, #16
 8004c76:	2b10      	cmp	r3, #16
 8004c78:	d103      	bne.n	8004c82 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2210      	movs	r2, #16
 8004c80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004c88:	4619      	mov	r1, r3
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f7ff f95e 	bl	8003f4c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004c90:	e00d      	b.n	8004cae <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f7fc fd66 	bl	8001764 <HAL_UART_RxCpltCallback>
}
 8004c98:	e009      	b.n	8004cae <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	8b1b      	ldrh	r3, [r3, #24]
 8004ca0:	b29a      	uxth	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f042 0208 	orr.w	r2, r2, #8
 8004caa:	b292      	uxth	r2, r2
 8004cac:	831a      	strh	r2, [r3, #24]
}
 8004cae:	bf00      	nop
 8004cb0:	3758      	adds	r7, #88	; 0x58
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	b083      	sub	sp, #12
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004cbe:	bf00      	nop
 8004cc0:	370c      	adds	r7, #12
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr

08004cca <FifoNext>:

#include "fifo.h"
#include "frame.h"

static uint16_t FifoNext( Fifo_t *fifo, uint16_t index )
{
 8004cca:	b480      	push	{r7}
 8004ccc:	b083      	sub	sp, #12
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	807b      	strh	r3, [r7, #2]
    return ( index + 1 ) % fifo->fifoSize;
 8004cd6:	887b      	ldrh	r3, [r7, #2]
 8004cd8:	3301      	adds	r3, #1
 8004cda:	461a      	mov	r2, r3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	fbb2 f1f3 	udiv	r1, r2, r3
 8004ce4:	fb01 f303 	mul.w	r3, r1, r3
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	b29b      	uxth	r3, r3
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <FifoInit>:
 * \param [IN] fifo   	 Pointer to the FIFO handler
 * \param [IN] dataSize  Size of each element stored
 * \param [IN] fifoSize  Number of element to store in fifo
 */
void FifoInit( Fifo_t *fifo, const size_t dataSize, const size_t fifoSize )
{
 8004cf8:	b590      	push	{r4, r7, lr}
 8004cfa:	b087      	sub	sp, #28
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
	//Allocate memory
	fifo->dataArray = (void**) malloc(fifoSize * sizeof(void*));
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f003 facb 	bl	80082a4 <malloc>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	461a      	mov	r2, r3
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	605a      	str	r2, [r3, #4]
	for(uint8_t i=0 ; i<fifoSize ; i++)
 8004d16:	2300      	movs	r3, #0
 8004d18:	75fb      	strb	r3, [r7, #23]
 8004d1a:	e00c      	b.n	8004d36 <FifoInit+0x3e>
		fifo->dataArray[i] = (void*) malloc(dataSize);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	685a      	ldr	r2, [r3, #4]
 8004d20:	7dfb      	ldrb	r3, [r7, #23]
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	18d4      	adds	r4, r2, r3
 8004d26:	68b8      	ldr	r0, [r7, #8]
 8004d28:	f003 fabc 	bl	80082a4 <malloc>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	6023      	str	r3, [r4, #0]
	for(uint8_t i=0 ; i<fifoSize ; i++)
 8004d30:	7dfb      	ldrb	r3, [r7, #23]
 8004d32:	3301      	adds	r3, #1
 8004d34:	75fb      	strb	r3, [r7, #23]
 8004d36:	7dfb      	ldrb	r3, [r7, #23]
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d8ee      	bhi.n	8004d1c <FifoInit+0x24>

    fifo->head = 0;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	801a      	strh	r2, [r3, #0]
    fifo->tail = 0;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	805a      	strh	r2, [r3, #2]
    fifo->dataSize = dataSize;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	68ba      	ldr	r2, [r7, #8]
 8004d4e:	609a      	str	r2, [r3, #8]
    fifo->fifoSize = fifoSize;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	60da      	str	r2, [r3, #12]
}
 8004d56:	bf00      	nop
 8004d58:	371c      	adds	r7, #28
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd90      	pop	{r4, r7, pc}

08004d5e <FifoPush>:
 *
 * \param [IN] fifo Pointer to the FIFO object
 * \param [IN] data Data to be pushed into the FIFO
 */
void FifoPush( Fifo_t *fifo, const void *in )
{
 8004d5e:	b580      	push	{r7, lr}
 8004d60:	b082      	sub	sp, #8
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
 8004d66:	6039      	str	r1, [r7, #0]
    fifo->tail = FifoNext( fifo, fifo->tail );
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	885b      	ldrh	r3, [r3, #2]
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7ff ffab 	bl	8004cca <FifoNext>
 8004d74:	4603      	mov	r3, r0
 8004d76:	461a      	mov	r2, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	805a      	strh	r2, [r3, #2]
    memcpy(fifo->dataArray[fifo->tail], in, fifo->dataSize);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685a      	ldr	r2, [r3, #4]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	885b      	ldrh	r3, [r3, #2]
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	4413      	add	r3, r2
 8004d88:	6818      	ldr	r0, [r3, #0]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	461a      	mov	r2, r3
 8004d90:	6839      	ldr	r1, [r7, #0]
 8004d92:	f003 faa7 	bl	80082e4 <memcpy>
}
 8004d96:	bf00      	nop
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}

08004d9e <FifoPop>:
 *
 * \param [IN] fifo Pointer to the FIFO object
 * \retval data     Data popped from the FIFO
 */
void FifoPop( Fifo_t *fifo, void *out )
{
 8004d9e:	b590      	push	{r4, r7, lr}
 8004da0:	b083      	sub	sp, #12
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
 8004da6:	6039      	str	r1, [r7, #0]
    memcpy(out, fifo->dataArray[FifoNext( fifo, fifo->head )], fifo->dataSize);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685c      	ldr	r4, [r3, #4]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	881b      	ldrh	r3, [r3, #0]
 8004db0:	4619      	mov	r1, r3
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f7ff ff89 	bl	8004cca <FifoNext>
 8004db8:	4603      	mov	r3, r0
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	4423      	add	r3, r4
 8004dbe:	6819      	ldr	r1, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	6838      	ldr	r0, [r7, #0]
 8004dc8:	f003 fa8c 	bl	80082e4 <memcpy>
    fifo->head = FifoNext( fifo, fifo->head );
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	881b      	ldrh	r3, [r3, #0]
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f7ff ff79 	bl	8004cca <FifoNext>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	461a      	mov	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	801a      	strh	r2, [r3, #0]
}
 8004de0:	bf00      	nop
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd90      	pop	{r4, r7, pc}

08004de8 <IsFifoEmpty>:
 *
 * \param [IN] fifo   Pointer to the FIFO object
 * \retval isEmpty    true: FIFO is empty, false FIFO is not empty
 */
bool IsFifoEmpty( Fifo_t *fifo )
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
    return ( fifo->head == fifo->tail );
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	881a      	ldrh	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	885b      	ldrh	r3, [r3, #2]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	bf0c      	ite	eq
 8004dfc:	2301      	moveq	r3, #1
 8004dfe:	2300      	movne	r3, #0
 8004e00:	b2db      	uxtb	r3, r3
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
	...

08004e10 <StartXbeeTask>:
 * @brief FreeRTOS Task
 * Setup : config xbee module and start receiving
 * Loop : Process incoming messages
 */
void StartXbeeTask(void const * argument)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
	PRINT("XBee Start Task\n");
 8004e18:	480c      	ldr	r0, [pc, #48]	; (8004e4c <StartXbeeTask+0x3c>)
 8004e1a:	f7fc fb65 	bl	80014e8 <PRINT>

	if(xbee_init(&huart1) != 0)
 8004e1e:	480c      	ldr	r0, [pc, #48]	; (8004e50 <StartXbeeTask+0x40>)
 8004e20:	f000 f81c 	bl	8004e5c <xbee_init>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d004      	beq.n	8004e34 <StartXbeeTask+0x24>
		vTaskDelete(xbeeTaskHandle);
 8004e2a:	4b0a      	ldr	r3, [pc, #40]	; (8004e54 <StartXbeeTask+0x44>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f001 fde2 	bl	80069f8 <vTaskDelete>

	FifoInit(&frameFifo, sizeof(genericFrame_t), 100);
 8004e34:	2264      	movs	r2, #100	; 0x64
 8004e36:	2107      	movs	r1, #7
 8004e38:	4807      	ldr	r0, [pc, #28]	; (8004e58 <StartXbeeTask+0x48>)
 8004e3a:	f7ff ff5d 	bl	8004cf8 <FifoInit>

//Loop
	for(;;)
	{
		xbee_process();
 8004e3e:	f000 f86f 	bl	8004f20 <xbee_process>
		osDelay(10);
 8004e42:	200a      	movs	r0, #10
 8004e44:	f000 fd04 	bl	8005850 <osDelay>
		xbee_process();
 8004e48:	e7f9      	b.n	8004e3e <StartXbeeTask+0x2e>
 8004e4a:	bf00      	nop
 8004e4c:	0800b018 	.word	0x0800b018
 8004e50:	20000cc0 	.word	0x20000cc0
 8004e54:	200004b4 	.word	0x200004b4
 8004e58:	20000e38 	.word	0x20000e38

08004e5c <xbee_init>:

// Initialiser l'interface de communication avec le module XBee
// Return 0 if ok,
//		  1 if else
uint8_t xbee_init(UART_HandleTypeDef* uartHandle)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8004e64:	2300      	movs	r3, #0
 8004e66:	73fb      	strb	r3, [r7, #15]

	PRINT("Init xbeeSerial...");
 8004e68:	4825      	ldr	r0, [pc, #148]	; (8004f00 <xbee_init+0xa4>)
 8004e6a:	f7fc fb3d 	bl	80014e8 <PRINT>
	xbeeSerial_Init(uartHandle);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 fac8 	bl	8005404 <xbeeSerial_Init>

	enteringCmdMode = 0;
 8004e74:	4b23      	ldr	r3, [pc, #140]	; (8004f04 <xbee_init+0xa8>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	701a      	strb	r2, [r3, #0]
	_resetFrame();
 8004e7a:	f000 fa79 	bl	8005370 <_resetFrame>

	_EnterCmdMode();
 8004e7e:	f000 fa11 	bl	80052a4 <_EnterCmdMode>

	if(ret != 0)
 8004e82:	7bfb      	ldrb	r3, [r7, #15]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d001      	beq.n	8004e8c <xbee_init+0x30>
		return ret;
 8004e88:	7bfb      	ldrb	r3, [r7, #15]
 8004e8a:	e035      	b.n	8004ef8 <xbee_init+0x9c>

	// Configuration PAN ID
	xbee_send_at_command("ID", "30");
 8004e8c:	491e      	ldr	r1, [pc, #120]	; (8004f08 <xbee_init+0xac>)
 8004e8e:	481f      	ldr	r0, [pc, #124]	; (8004f0c <xbee_init+0xb0>)
 8004e90:	f000 f8c8 	bl	8005024 <xbee_send_at_command>
	ret = xbee_wait_for_AT_response();
 8004e94:	f000 f940 	bl	8005118 <xbee_wait_for_AT_response>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	73fb      	strb	r3, [r7, #15]
	_processStatus(ret);
 8004e9c:	7bfb      	ldrb	r3, [r7, #15]
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 fa8e 	bl	80053c0 <_processStatus>
	if(ret != 0)
 8004ea4:	7bfb      	ldrb	r3, [r7, #15]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d001      	beq.n	8004eae <xbee_init+0x52>
		return ret;
 8004eaa:	7bfb      	ldrb	r3, [r7, #15]
 8004eac:	e024      	b.n	8004ef8 <xbee_init+0x9c>

	// Configuration adresse de destination du second module XBee
	xbee_send_at_command("DH", "13A200");
 8004eae:	4918      	ldr	r1, [pc, #96]	; (8004f10 <xbee_init+0xb4>)
 8004eb0:	4818      	ldr	r0, [pc, #96]	; (8004f14 <xbee_init+0xb8>)
 8004eb2:	f000 f8b7 	bl	8005024 <xbee_send_at_command>
	ret = xbee_wait_for_AT_response();
 8004eb6:	f000 f92f 	bl	8005118 <xbee_wait_for_AT_response>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	73fb      	strb	r3, [r7, #15]
	_processStatus(ret);
 8004ebe:	7bfb      	ldrb	r3, [r7, #15]
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	f000 fa7d 	bl	80053c0 <_processStatus>
	if(ret != 0)
 8004ec6:	7bfb      	ldrb	r3, [r7, #15]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d001      	beq.n	8004ed0 <xbee_init+0x74>
		return ret;
 8004ecc:	7bfb      	ldrb	r3, [r7, #15]
 8004ece:	e013      	b.n	8004ef8 <xbee_init+0x9c>

	xbee_send_at_command("DL", "420D3B79");
 8004ed0:	4911      	ldr	r1, [pc, #68]	; (8004f18 <xbee_init+0xbc>)
 8004ed2:	4812      	ldr	r0, [pc, #72]	; (8004f1c <xbee_init+0xc0>)
 8004ed4:	f000 f8a6 	bl	8005024 <xbee_send_at_command>
	ret = xbee_wait_for_AT_response();
 8004ed8:	f000 f91e 	bl	8005118 <xbee_wait_for_AT_response>
 8004edc:	4603      	mov	r3, r0
 8004ede:	73fb      	strb	r3, [r7, #15]
	_processStatus(ret);
 8004ee0:	7bfb      	ldrb	r3, [r7, #15]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f000 fa6c 	bl	80053c0 <_processStatus>
	if(ret != 0)
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <xbee_init+0x96>
		return ret;
 8004eee:	7bfb      	ldrb	r3, [r7, #15]
 8004ef0:	e002      	b.n	8004ef8 <xbee_init+0x9c>

	_ExitCmdMode();
 8004ef2:	f000 fa11 	bl	8005318 <_ExitCmdMode>

	return ret;
 8004ef6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3710      	adds	r7, #16
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	0800b02c 	.word	0x0800b02c
 8004f04:	20000dcd 	.word	0x20000dcd
 8004f08:	0800b040 	.word	0x0800b040
 8004f0c:	0800b044 	.word	0x0800b044
 8004f10:	0800b048 	.word	0x0800b048
 8004f14:	0800b050 	.word	0x0800b050
 8004f18:	0800b054 	.word	0x0800b054
 8004f1c:	0800b060 	.word	0x0800b060

08004f20 <xbee_process>:

//Main process du module xbee
//Devrait tre appel toutes les 100ms
void xbee_process(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b0c4      	sub	sp, #272	; 0x110
 8004f24:	af00      	add	r7, sp, #0
    if(IsFifoEmpty(&frameFifo)){
 8004f26:	4837      	ldr	r0, [pc, #220]	; (8005004 <xbee_process+0xe4>)
 8004f28:	f7ff ff5e 	bl	8004de8 <IsFifoEmpty>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d162      	bne.n	8004ff8 <xbee_process+0xd8>
    	return;
    }
	genericFrame_t frame;
	uint8_t buffer[256];
	uint32_t bufferSize = 0;
 8004f32:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8004f36:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	601a      	str	r2, [r3, #0]
	memset(buffer, 0x0, 256);
 8004f3e:	1d3b      	adds	r3, r7, #4
 8004f40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f44:	2100      	movs	r1, #0
 8004f46:	4618      	mov	r0, r3
 8004f48:	f003 f9da 	bl	8008300 <memset>

	FifoPop(&frameFifo, &frame);
 8004f4c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8004f50:	4619      	mov	r1, r3
 8004f52:	482c      	ldr	r0, [pc, #176]	; (8005004 <xbee_process+0xe4>)
 8004f54:	f7ff ff23 	bl	8004d9e <FifoPop>
	serialize(frame, buffer, &bufferSize);
 8004f58:	463b      	mov	r3, r7
 8004f5a:	1d3a      	adds	r2, r7, #4
 8004f5c:	f507 7182 	add.w	r1, r7, #260	; 0x104
 8004f60:	c903      	ldmia	r1, {r0, r1}
 8004f62:	f000 fb92 	bl	800568a <serialize>

	PRINT("[Xbee] Sending frame: \n\r");
 8004f66:	4828      	ldr	r0, [pc, #160]	; (8005008 <xbee_process+0xe8>)
 8004f68:	f7fc fabe 	bl	80014e8 <PRINT>
	PRINT(" >func:     0x%02X\n\r", frame.codeFunc);
 8004f6c:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 8004f70:	4619      	mov	r1, r3
 8004f72:	4826      	ldr	r0, [pc, #152]	; (800500c <xbee_process+0xec>)
 8004f74:	f7fc fab8 	bl	80014e8 <PRINT>
	PRINT(" >mode:     0x%02X\n\r", frame.mode);
 8004f78:	f897 3105 	ldrb.w	r3, [r7, #261]	; 0x105
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	4824      	ldr	r0, [pc, #144]	; (8005010 <xbee_process+0xf0>)
 8004f80:	f7fc fab2 	bl	80014e8 <PRINT>
	PRINT(" >dataSize: 0x%02X\n\r", frame.dataSize);
 8004f84:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 8004f88:	4619      	mov	r1, r3
 8004f8a:	4822      	ldr	r0, [pc, #136]	; (8005014 <xbee_process+0xf4>)
 8004f8c:	f7fc faac 	bl	80014e8 <PRINT>
	PRINT(" >data:     ");
 8004f90:	4821      	ldr	r0, [pc, #132]	; (8005018 <xbee_process+0xf8>)
 8004f92:	f7fc faa9 	bl	80014e8 <PRINT>
	for (int i = 0; i < bufferSize; i++)
 8004f96:	2300      	movs	r3, #0
 8004f98:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8004f9c:	e010      	b.n	8004fc0 <xbee_process+0xa0>
	    PRINT("0x%02X ", buffer[i]);
 8004f9e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8004fa2:	f5a3 7286 	sub.w	r2, r3, #268	; 0x10c
 8004fa6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004faa:	4413      	add	r3, r2
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	4619      	mov	r1, r3
 8004fb0:	481a      	ldr	r0, [pc, #104]	; (800501c <xbee_process+0xfc>)
 8004fb2:	f7fc fa99 	bl	80014e8 <PRINT>
	for (int i = 0; i < bufferSize; i++)
 8004fb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004fba:	3301      	adds	r3, #1
 8004fbc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8004fc0:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8004fc4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8004fc8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d3e5      	bcc.n	8004f9e <xbee_process+0x7e>
	PRINT("\n\r\n\r");
 8004fd2:	4813      	ldr	r0, [pc, #76]	; (8005020 <xbee_process+0x100>)
 8004fd4:	f7fc fa88 	bl	80014e8 <PRINT>

//	taskENTER_CRITICAL();
	xbeeSerial_Transmit(buffer, bufferSize);
 8004fd8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8004fdc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	1d3b      	adds	r3, r7, #4
 8004fe4:	4611      	mov	r1, r2
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f000 fa96 	bl	8005518 <xbeeSerial_Transmit>
//    taskEXIT_CRITICAL();

	frameDelete(&frame); //Free Memory
 8004fec:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f000 fb3c 	bl	800566e <frameDelete>
 8004ff6:	e000      	b.n	8004ffa <xbee_process+0xda>
    	return;
 8004ff8:	bf00      	nop
}
 8004ffa:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	20000e38 	.word	0x20000e38
 8005008:	0800b064 	.word	0x0800b064
 800500c:	0800b080 	.word	0x0800b080
 8005010:	0800b098 	.word	0x0800b098
 8005014:	0800b0b0 	.word	0x0800b0b0
 8005018:	0800b0c8 	.word	0x0800b0c8
 800501c:	0800b0d8 	.word	0x0800b0d8
 8005020:	0800b0e0 	.word	0x0800b0e0

08005024 <xbee_send_at_command>:
// Copy command to frame buffer
// User must execute 'xbee_wait_for_AT_response' to send the issued AT request
// Return 0 if ok
//		  1 if buffer overflow
uint8_t xbee_send_at_command(const char *command, const char* param)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
	if(!isCmdMode)
 800502e:	4b35      	ldr	r3, [pc, #212]	; (8005104 <xbee_send_at_command+0xe0>)
 8005030:	781b      	ldrb	r3, [r3, #0]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d101      	bne.n	800503a <xbee_send_at_command+0x16>
		_EnterCmdMode();
 8005036:	f000 f935 	bl	80052a4 <_EnterCmdMode>

	// add comma if daisy chained commands
	if(_size != 0)
 800503a:	4b33      	ldr	r3, [pc, #204]	; (8005108 <xbee_send_at_command+0xe4>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00f      	beq.n	8005062 <xbee_send_at_command+0x3e>
	{
		if(_allocateFrame(1))
 8005042:	2001      	movs	r0, #1
 8005044:	f000 f9a4 	bl	8005390 <_allocateFrame>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d001      	beq.n	8005052 <xbee_send_at_command+0x2e>
			return 1;
 800504e:	2301      	movs	r3, #1
 8005050:	e053      	b.n	80050fa <xbee_send_at_command+0xd6>
		_frame[_size++] = ',';
 8005052:	4b2d      	ldr	r3, [pc, #180]	; (8005108 <xbee_send_at_command+0xe4>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	1c5a      	adds	r2, r3, #1
 8005058:	492b      	ldr	r1, [pc, #172]	; (8005108 <xbee_send_at_command+0xe4>)
 800505a:	600a      	str	r2, [r1, #0]
 800505c:	4a2b      	ldr	r2, [pc, #172]	; (800510c <xbee_send_at_command+0xe8>)
 800505e:	212c      	movs	r1, #44	; 0x2c
 8005060:	54d1      	strb	r1, [r2, r3]
	}

	if(_allocateFrame(4))
 8005062:	2004      	movs	r0, #4
 8005064:	f000 f994 	bl	8005390 <_allocateFrame>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <xbee_send_at_command+0x4e>
		return 1;
 800506e:	2301      	movs	r3, #1
 8005070:	e043      	b.n	80050fa <xbee_send_at_command+0xd6>

	memcpy(&_frame[_size], "AT", 2);
 8005072:	4b25      	ldr	r3, [pc, #148]	; (8005108 <xbee_send_at_command+0xe4>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a25      	ldr	r2, [pc, #148]	; (800510c <xbee_send_at_command+0xe8>)
 8005078:	4413      	add	r3, r2
 800507a:	2202      	movs	r2, #2
 800507c:	4924      	ldr	r1, [pc, #144]	; (8005110 <xbee_send_at_command+0xec>)
 800507e:	4618      	mov	r0, r3
 8005080:	f003 f930 	bl	80082e4 <memcpy>
	_size += 2;
 8005084:	4b20      	ldr	r3, [pc, #128]	; (8005108 <xbee_send_at_command+0xe4>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	3302      	adds	r3, #2
 800508a:	4a1f      	ldr	r2, [pc, #124]	; (8005108 <xbee_send_at_command+0xe4>)
 800508c:	6013      	str	r3, [r2, #0]
	memcpy(&_frame[_size], command, 2);
 800508e:	4b1e      	ldr	r3, [pc, #120]	; (8005108 <xbee_send_at_command+0xe4>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a1e      	ldr	r2, [pc, #120]	; (800510c <xbee_send_at_command+0xe8>)
 8005094:	4413      	add	r3, r2
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	8812      	ldrh	r2, [r2, #0]
 800509a:	b292      	uxth	r2, r2
 800509c:	801a      	strh	r2, [r3, #0]
	_size += 2;
 800509e:	4b1a      	ldr	r3, [pc, #104]	; (8005108 <xbee_send_at_command+0xe4>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	3302      	adds	r3, #2
 80050a4:	4a18      	ldr	r2, [pc, #96]	; (8005108 <xbee_send_at_command+0xe4>)
 80050a6:	6013      	str	r3, [r2, #0]

	uint8_t i = 0;
 80050a8:	2300      	movs	r3, #0
 80050aa:	73fb      	strb	r3, [r7, #15]
	uint8_t currByte = param[i];
 80050ac:	7bfb      	ldrb	r3, [r7, #15]
 80050ae:	683a      	ldr	r2, [r7, #0]
 80050b0:	4413      	add	r3, r2
 80050b2:	781b      	ldrb	r3, [r3, #0]
 80050b4:	73bb      	strb	r3, [r7, #14]
	while(currByte != '\0')
 80050b6:	e017      	b.n	80050e8 <xbee_send_at_command+0xc4>
	{
		if(_allocateFrame(1))
 80050b8:	2001      	movs	r0, #1
 80050ba:	f000 f969 	bl	8005390 <_allocateFrame>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d001      	beq.n	80050c8 <xbee_send_at_command+0xa4>
			return 1;
 80050c4:	2301      	movs	r3, #1
 80050c6:	e018      	b.n	80050fa <xbee_send_at_command+0xd6>

		_frame[_size++] = currByte;
 80050c8:	4b0f      	ldr	r3, [pc, #60]	; (8005108 <xbee_send_at_command+0xe4>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	1c5a      	adds	r2, r3, #1
 80050ce:	490e      	ldr	r1, [pc, #56]	; (8005108 <xbee_send_at_command+0xe4>)
 80050d0:	600a      	str	r2, [r1, #0]
 80050d2:	490e      	ldr	r1, [pc, #56]	; (800510c <xbee_send_at_command+0xe8>)
 80050d4:	7bba      	ldrb	r2, [r7, #14]
 80050d6:	54ca      	strb	r2, [r1, r3]
		currByte =  param[++i];
 80050d8:	7bfb      	ldrb	r3, [r7, #15]
 80050da:	3301      	adds	r3, #1
 80050dc:	73fb      	strb	r3, [r7, #15]
 80050de:	7bfb      	ldrb	r3, [r7, #15]
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	4413      	add	r3, r2
 80050e4:	781b      	ldrb	r3, [r3, #0]
 80050e6:	73bb      	strb	r3, [r7, #14]
	while(currByte != '\0')
 80050e8:	7bbb      	ldrb	r3, [r7, #14]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1e4      	bne.n	80050b8 <xbee_send_at_command+0x94>
	}

	PRINT("Command issued : AT %s %s\n", command, param); //Log
 80050ee:	683a      	ldr	r2, [r7, #0]
 80050f0:	6879      	ldr	r1, [r7, #4]
 80050f2:	4808      	ldr	r0, [pc, #32]	; (8005114 <xbee_send_at_command+0xf0>)
 80050f4:	f7fc f9f8 	bl	80014e8 <PRINT>

	return 0;
 80050f8:	2300      	movs	r3, #0
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	20000dcc 	.word	0x20000dcc
 8005108:	20000e34 	.word	0x20000e34
 800510c:	20000dd0 	.word	0x20000dd0
 8005110:	0800b0e8 	.word	0x0800b0e8
 8005114:	0800b0ec 	.word	0x0800b0ec

08005118 <xbee_wait_for_AT_response>:
// Wait for 'OK\r' response
// Return   0 if ok
//		    1 if timeout
//		    2 if response incorrect
uint8_t xbee_wait_for_AT_response(void)
{
 8005118:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800511c:	b087      	sub	sp, #28
 800511e:	af00      	add	r7, sp, #0
	uint32_t startTime, currTime;

	if(!isCmdMode)
 8005120:	4b44      	ldr	r3, [pc, #272]	; (8005234 <xbee_wait_for_AT_response+0x11c>)
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d101      	bne.n	800512c <xbee_wait_for_AT_response+0x14>
		return 0;
 8005128:	2300      	movs	r3, #0
 800512a:	e07e      	b.n	800522a <xbee_wait_for_AT_response+0x112>

	//If in command mode
	if(!enteringCmdMode)
 800512c:	4b42      	ldr	r3, [pc, #264]	; (8005238 <xbee_wait_for_AT_response+0x120>)
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d11f      	bne.n	8005174 <xbee_wait_for_AT_response+0x5c>
	{
		if(_allocateFrame(1))
 8005134:	2001      	movs	r0, #1
 8005136:	f000 f92b 	bl	8005390 <_allocateFrame>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d001      	beq.n	8005144 <xbee_wait_for_AT_response+0x2c>
			return 1;
 8005140:	2301      	movs	r3, #1
 8005142:	e072      	b.n	800522a <xbee_wait_for_AT_response+0x112>

		PRINT("Sending frame  : %.*s\n", _size, _frame); //log _frame. '\r' is not printed
 8005144:	4b3d      	ldr	r3, [pc, #244]	; (800523c <xbee_wait_for_AT_response+0x124>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a3d      	ldr	r2, [pc, #244]	; (8005240 <xbee_wait_for_AT_response+0x128>)
 800514a:	4619      	mov	r1, r3
 800514c:	483d      	ldr	r0, [pc, #244]	; (8005244 <xbee_wait_for_AT_response+0x12c>)
 800514e:	f7fc f9cb 	bl	80014e8 <PRINT>
		PRINT("...");
 8005152:	483d      	ldr	r0, [pc, #244]	; (8005248 <xbee_wait_for_AT_response+0x130>)
 8005154:	f7fc f9c8 	bl	80014e8 <PRINT>
		_frame[_size++] = '\r';  //wrap up _frame
 8005158:	4b38      	ldr	r3, [pc, #224]	; (800523c <xbee_wait_for_AT_response+0x124>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	1c5a      	adds	r2, r3, #1
 800515e:	4937      	ldr	r1, [pc, #220]	; (800523c <xbee_wait_for_AT_response+0x124>)
 8005160:	600a      	str	r2, [r1, #0]
 8005162:	4a37      	ldr	r2, [pc, #220]	; (8005240 <xbee_wait_for_AT_response+0x128>)
 8005164:	210d      	movs	r1, #13
 8005166:	54d1      	strb	r1, [r2, r3]

		xbeeSerial_Transmit(_frame, _size);  //Send _frame
 8005168:	4b34      	ldr	r3, [pc, #208]	; (800523c <xbee_wait_for_AT_response+0x124>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4619      	mov	r1, r3
 800516e:	4834      	ldr	r0, [pc, #208]	; (8005240 <xbee_wait_for_AT_response+0x128>)
 8005170:	f000 f9d2 	bl	8005518 <xbeeSerial_Transmit>
	}

	//Check timeout
	startTime = HAL_GetTick();
 8005174:	f7fc fb5c 	bl	8001830 <HAL_GetTick>
 8005178:	6178      	str	r0, [r7, #20]
	while(!xbeeSerial_isMessageReceived())
 800517a:	e00c      	b.n	8005196 <xbee_wait_for_AT_response+0x7e>
	{
		currTime = HAL_GetTick();
 800517c:	f7fc fb58 	bl	8001830 <HAL_GetTick>
 8005180:	6078      	str	r0, [r7, #4]
		//wait time over 1 second
		if((currTime - startTime) > 2000)
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800518c:	d903      	bls.n	8005196 <xbee_wait_for_AT_response+0x7e>
		{
			//Timeout, module failed to respond
			_resetFrame();
 800518e:	f000 f8ef 	bl	8005370 <_resetFrame>
			return 1;
 8005192:	2301      	movs	r3, #1
 8005194:	e049      	b.n	800522a <xbee_wait_for_AT_response+0x112>
	while(!xbeeSerial_isMessageReceived())
 8005196:	f000 f9d3 	bl	8005540 <xbeeSerial_isMessageReceived>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d0ed      	beq.n	800517c <xbee_wait_for_AT_response+0x64>
		}
	}

	//Get response
	uint8_t correctBuffer[3] = "OK\r";
 80051a0:	4a2a      	ldr	r2, [pc, #168]	; (800524c <xbee_wait_for_AT_response+0x134>)
 80051a2:	463b      	mov	r3, r7
 80051a4:	6812      	ldr	r2, [r2, #0]
 80051a6:	4611      	mov	r1, r2
 80051a8:	8019      	strh	r1, [r3, #0]
 80051aa:	3302      	adds	r3, #2
 80051ac:	0c12      	lsrs	r2, r2, #16
 80051ae:	701a      	strb	r2, [r3, #0]
	uint32_t rxBufferSize = xbeeSerial_getBufferSize();
 80051b0:	f000 f990 	bl	80054d4 <xbeeSerial_getBufferSize>
 80051b4:	6138      	str	r0, [r7, #16]
	uint8_t rxBuffer[rxBufferSize];
 80051b6:	6939      	ldr	r1, [r7, #16]
 80051b8:	466b      	mov	r3, sp
 80051ba:	461e      	mov	r6, r3
 80051bc:	460b      	mov	r3, r1
 80051be:	3b01      	subs	r3, #1
 80051c0:	60fb      	str	r3, [r7, #12]
 80051c2:	2300      	movs	r3, #0
 80051c4:	4688      	mov	r8, r1
 80051c6:	4699      	mov	r9, r3
 80051c8:	f04f 0200 	mov.w	r2, #0
 80051cc:	f04f 0300 	mov.w	r3, #0
 80051d0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051d4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051d8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051dc:	2300      	movs	r3, #0
 80051de:	460c      	mov	r4, r1
 80051e0:	461d      	mov	r5, r3
 80051e2:	f04f 0200 	mov.w	r2, #0
 80051e6:	f04f 0300 	mov.w	r3, #0
 80051ea:	00eb      	lsls	r3, r5, #3
 80051ec:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051f0:	00e2      	lsls	r2, r4, #3
 80051f2:	1dcb      	adds	r3, r1, #7
 80051f4:	08db      	lsrs	r3, r3, #3
 80051f6:	00db      	lsls	r3, r3, #3
 80051f8:	ebad 0d03 	sub.w	sp, sp, r3
 80051fc:	466b      	mov	r3, sp
 80051fe:	3300      	adds	r3, #0
 8005200:	60bb      	str	r3, [r7, #8]

	xbeeSerial_getBuffer(rxBuffer);
 8005202:	68b8      	ldr	r0, [r7, #8]
 8005204:	f000 f91e 	bl	8005444 <xbeeSerial_getBuffer>
	if(memcmp(rxBuffer, correctBuffer, 3) != 0)
 8005208:	463b      	mov	r3, r7
 800520a:	2203      	movs	r2, #3
 800520c:	4619      	mov	r1, r3
 800520e:	68b8      	ldr	r0, [r7, #8]
 8005210:	f003 f858 	bl	80082c4 <memcmp>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d003      	beq.n	8005222 <xbee_wait_for_AT_response+0x10a>
	{
		//Response is incorrect
		_resetFrame();
 800521a:	f000 f8a9 	bl	8005370 <_resetFrame>
		return 2;
 800521e:	2302      	movs	r3, #2
 8005220:	e002      	b.n	8005228 <xbee_wait_for_AT_response+0x110>
	}

	_resetFrame();
 8005222:	f000 f8a5 	bl	8005370 <_resetFrame>
	return 0;
 8005226:	2300      	movs	r3, #0
 8005228:	46b5      	mov	sp, r6
}
 800522a:	4618      	mov	r0, r3
 800522c:	371c      	adds	r7, #28
 800522e:	46bd      	mov	sp, r7
 8005230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005234:	20000dcc 	.word	0x20000dcc
 8005238:	20000dcd 	.word	0x20000dcd
 800523c:	20000e34 	.word	0x20000e34
 8005240:	20000dd0 	.word	0x20000dd0
 8005244:	0800b108 	.word	0x0800b108
 8005248:	0800b120 	.word	0x0800b120
 800524c:	0800b124 	.word	0x0800b124

08005250 <xbee_byteRcvCallback>:

//Byte receive callback in transparent mode
//User should implement this
__weak void xbee_byteRcvCallback(const uint8_t byte)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	4603      	mov	r3, r0
 8005258:	71fb      	strb	r3, [r7, #7]
	PRINT("%c", byte);
 800525a:	79fb      	ldrb	r3, [r7, #7]
 800525c:	4619      	mov	r1, r3
 800525e:	4806      	ldr	r0, [pc, #24]	; (8005278 <xbee_byteRcvCallback+0x28>)
 8005260:	f7fc f942 	bl	80014e8 <PRINT>
	if(byte == '\r')
 8005264:	79fb      	ldrb	r3, [r7, #7]
 8005266:	2b0d      	cmp	r3, #13
 8005268:	d102      	bne.n	8005270 <xbee_byteRcvCallback+0x20>
		PRINT("\n");
 800526a:	4804      	ldr	r0, [pc, #16]	; (800527c <xbee_byteRcvCallback+0x2c>)
 800526c:	f7fc f93c 	bl	80014e8 <PRINT>
}
 8005270:	bf00      	nop
 8005272:	3708      	adds	r7, #8
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}
 8005278:	0800b128 	.word	0x0800b128
 800527c:	0800b12c 	.word	0x0800b12c

08005280 <xbee_sendFrame>:

void xbee_sendFrame(const genericFrame_t frame)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	463b      	mov	r3, r7
 8005288:	e883 0003 	stmia.w	r3, {r0, r1}
	FifoPush(&frameFifo, &frame);
 800528c:	463b      	mov	r3, r7
 800528e:	4619      	mov	r1, r3
 8005290:	4803      	ldr	r0, [pc, #12]	; (80052a0 <xbee_sendFrame+0x20>)
 8005292:	f7ff fd64 	bl	8004d5e <FifoPush>
}
 8005296:	bf00      	nop
 8005298:	3708      	adds	r7, #8
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	20000e38 	.word	0x20000e38

080052a4 <_EnterCmdMode>:


//Enter command mode function.
//Return 0 if OK, 1 else
uint8_t _EnterCmdMode(void)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b082      	sub	sp, #8
 80052a8:	af00      	add	r7, sp, #0
	uint8_t ret = 1;
 80052aa:	2301      	movs	r3, #1
 80052ac:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd[3] = "+++";
 80052ae:	4a16      	ldr	r2, [pc, #88]	; (8005308 <_EnterCmdMode+0x64>)
 80052b0:	1d3b      	adds	r3, r7, #4
 80052b2:	6812      	ldr	r2, [r2, #0]
 80052b4:	4611      	mov	r1, r2
 80052b6:	8019      	strh	r1, [r3, #0]
 80052b8:	3302      	adds	r3, #2
 80052ba:	0c12      	lsrs	r2, r2, #16
 80052bc:	701a      	strb	r2, [r3, #0]

	//We need to set CmdMode in order for callback to work
	//Variable is reset later if fail
	isCmdMode = 1;
 80052be:	4b13      	ldr	r3, [pc, #76]	; (800530c <_EnterCmdMode+0x68>)
 80052c0:	2201      	movs	r2, #1
 80052c2:	701a      	strb	r2, [r3, #0]
	enteringCmdMode = 1;
 80052c4:	4b12      	ldr	r3, [pc, #72]	; (8005310 <_EnterCmdMode+0x6c>)
 80052c6:	2201      	movs	r2, #1
 80052c8:	701a      	strb	r2, [r3, #0]

	xbeeSerial_Transmit(cmd, 3);
 80052ca:	1d3b      	adds	r3, r7, #4
 80052cc:	2103      	movs	r1, #3
 80052ce:	4618      	mov	r0, r3
 80052d0:	f000 f922 	bl	8005518 <xbeeSerial_Transmit>
	ret = xbee_wait_for_AT_response();
 80052d4:	f7ff ff20 	bl	8005118 <xbee_wait_for_AT_response>
 80052d8:	4603      	mov	r3, r0
 80052da:	71fb      	strb	r3, [r7, #7]
	_processStatus(ret);
 80052dc:	79fb      	ldrb	r3, [r7, #7]
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 f86e 	bl	80053c0 <_processStatus>
	if(ret != 0)
 80052e4:	79fb      	ldrb	r3, [r7, #7]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <_EnterCmdMode+0x4e>
		isCmdMode = 0;
 80052ea:	4b08      	ldr	r3, [pc, #32]	; (800530c <_EnterCmdMode+0x68>)
 80052ec:	2200      	movs	r2, #0
 80052ee:	701a      	strb	r2, [r3, #0]
 80052f0:	e002      	b.n	80052f8 <_EnterCmdMode+0x54>
	else
		PRINT("  - CMD MODE\n");
 80052f2:	4808      	ldr	r0, [pc, #32]	; (8005314 <_EnterCmdMode+0x70>)
 80052f4:	f7fc f8f8 	bl	80014e8 <PRINT>

	enteringCmdMode = 0;
 80052f8:	4b05      	ldr	r3, [pc, #20]	; (8005310 <_EnterCmdMode+0x6c>)
 80052fa:	2200      	movs	r2, #0
 80052fc:	701a      	strb	r2, [r3, #0]

	return ret;
 80052fe:	79fb      	ldrb	r3, [r7, #7]
}
 8005300:	4618      	mov	r0, r3
 8005302:	3708      	adds	r7, #8
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	0800b140 	.word	0x0800b140
 800530c:	20000dcc 	.word	0x20000dcc
 8005310:	20000dcd 	.word	0x20000dcd
 8005314:	0800b130 	.word	0x0800b130

08005318 <_ExitCmdMode>:

uint8_t _ExitCmdMode(void)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0
	uint8_t ret = 1;
 800531e:	2301      	movs	r3, #1
 8005320:	71fb      	strb	r3, [r7, #7]
	
	isCmdMode = 1;
 8005322:	4b0f      	ldr	r3, [pc, #60]	; (8005360 <_ExitCmdMode+0x48>)
 8005324:	2201      	movs	r2, #1
 8005326:	701a      	strb	r2, [r3, #0]

	xbee_send_at_command("CN", "");
 8005328:	490e      	ldr	r1, [pc, #56]	; (8005364 <_ExitCmdMode+0x4c>)
 800532a:	480f      	ldr	r0, [pc, #60]	; (8005368 <_ExitCmdMode+0x50>)
 800532c:	f7ff fe7a 	bl	8005024 <xbee_send_at_command>
	ret = xbee_wait_for_AT_response();
 8005330:	f7ff fef2 	bl	8005118 <xbee_wait_for_AT_response>
 8005334:	4603      	mov	r3, r0
 8005336:	71fb      	strb	r3, [r7, #7]
	_processStatus(ret);
 8005338:	79fb      	ldrb	r3, [r7, #7]
 800533a:	4618      	mov	r0, r3
 800533c:	f000 f840 	bl	80053c0 <_processStatus>
	if(ret == 0)
 8005340:	79fb      	ldrb	r3, [r7, #7]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d107      	bne.n	8005356 <_ExitCmdMode+0x3e>
	{
		ret = 0;
 8005346:	2300      	movs	r3, #0
 8005348:	71fb      	strb	r3, [r7, #7]
		isCmdMode = 0;
 800534a:	4b05      	ldr	r3, [pc, #20]	; (8005360 <_ExitCmdMode+0x48>)
 800534c:	2200      	movs	r2, #0
 800534e:	701a      	strb	r2, [r3, #0]
		PRINT("  - TRANSPARENT MODE\n");
 8005350:	4806      	ldr	r0, [pc, #24]	; (800536c <_ExitCmdMode+0x54>)
 8005352:	f7fc f8c9 	bl	80014e8 <PRINT>
	}

	return ret;
 8005356:	79fb      	ldrb	r3, [r7, #7]
}
 8005358:	4618      	mov	r0, r3
 800535a:	3708      	adds	r7, #8
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	20000dcc 	.word	0x20000dcc
 8005364:	0800b144 	.word	0x0800b144
 8005368:	0800b148 	.word	0x0800b148
 800536c:	0800b14c 	.word	0x0800b14c

08005370 <_resetFrame>:

void _resetFrame(void)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	af00      	add	r7, sp, #0
	memset(_frame, 0, TX_FRAME_SIZE);
 8005374:	2264      	movs	r2, #100	; 0x64
 8005376:	2100      	movs	r1, #0
 8005378:	4803      	ldr	r0, [pc, #12]	; (8005388 <_resetFrame+0x18>)
 800537a:	f002 ffc1 	bl	8008300 <memset>
	_size = 0;
 800537e:	4b03      	ldr	r3, [pc, #12]	; (800538c <_resetFrame+0x1c>)
 8005380:	2200      	movs	r2, #0
 8005382:	601a      	str	r2, [r3, #0]
}
 8005384:	bf00      	nop
 8005386:	bd80      	pop	{r7, pc}
 8005388:	20000dd0 	.word	0x20000dd0
 800538c:	20000e34 	.word	0x20000e34

08005390 <_allocateFrame>:
//Comme on rempli le buffer de donnes variable,
//permet de checker que le buffer n'overflow pas.
//Return 1 if _frame overflow
//		 0 else
uint8_t _allocateFrame(uint32_t nbBytes)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8005398:	2300      	movs	r3, #0
 800539a:	73fb      	strb	r3, [r7, #15]
	if((_size+nbBytes) > TX_FRAME_SIZE) //check size
 800539c:	4b07      	ldr	r3, [pc, #28]	; (80053bc <_allocateFrame+0x2c>)
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	4413      	add	r3, r2
 80053a4:	2b64      	cmp	r3, #100	; 0x64
 80053a6:	d903      	bls.n	80053b0 <_allocateFrame+0x20>
	{
		//buffer overflow, erase _frame and return
		_resetFrame();
 80053a8:	f7ff ffe2 	bl	8005370 <_resetFrame>
		ret = 1;
 80053ac:	2301      	movs	r3, #1
 80053ae:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 80053b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	20000e34 	.word	0x20000e34

080053c0 <_processStatus>:

void _processStatus(uint8_t status)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b082      	sub	sp, #8
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	4603      	mov	r3, r0
 80053c8:	71fb      	strb	r3, [r7, #7]
	switch(status)
 80053ca:	79fb      	ldrb	r3, [r7, #7]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d002      	beq.n	80053d6 <_processStatus+0x16>
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d008      	beq.n	80053e6 <_processStatus+0x26>
 80053d4:	e003      	b.n	80053de <_processStatus+0x1e>
	{
	case 0:
		PRINT("done\n\n");
 80053d6:	4808      	ldr	r0, [pc, #32]	; (80053f8 <_processStatus+0x38>)
 80053d8:	f7fc f886 	bl	80014e8 <PRINT>
		break;
 80053dc:	e007      	b.n	80053ee <_processStatus+0x2e>

	default:
	case 1:
		PRINT("/!\\ Timeout, communication failed!\n");
 80053de:	4807      	ldr	r0, [pc, #28]	; (80053fc <_processStatus+0x3c>)
 80053e0:	f7fc f882 	bl	80014e8 <PRINT>
		break;
 80053e4:	e003      	b.n	80053ee <_processStatus+0x2e>

	case 2:
		PRINT("/!\\ Bad response, communication failed!\n");
 80053e6:	4806      	ldr	r0, [pc, #24]	; (8005400 <_processStatus+0x40>)
 80053e8:	f7fc f87e 	bl	80014e8 <PRINT>
		break;
 80053ec:	bf00      	nop
	}
}
 80053ee:	bf00      	nop
 80053f0:	3708      	adds	r7, #8
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	0800b164 	.word	0x0800b164
 80053fc:	0800b16c 	.word	0x0800b16c
 8005400:	0800b190 	.word	0x0800b190

08005404 <xbeeSerial_Init>:

extern uint8_t isCmdMode;	//Boolean, is command mode active. Global variable
extern uint8_t enteringCmdMode;

void xbeeSerial_Init(UART_HandleTypeDef* huart)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b082      	sub	sp, #8
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
	uart = huart;
 800540c:	4a09      	ldr	r2, [pc, #36]	; (8005434 <xbeeSerial_Init+0x30>)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6013      	str	r3, [r2, #0]
	head = tail = rxByte = 0;
 8005412:	4b09      	ldr	r3, [pc, #36]	; (8005438 <xbeeSerial_Init+0x34>)
 8005414:	2200      	movs	r2, #0
 8005416:	701a      	strb	r2, [r3, #0]
 8005418:	4b08      	ldr	r3, [pc, #32]	; (800543c <xbeeSerial_Init+0x38>)
 800541a:	2200      	movs	r2, #0
 800541c:	601a      	str	r2, [r3, #0]
 800541e:	4b07      	ldr	r3, [pc, #28]	; (800543c <xbeeSerial_Init+0x38>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a07      	ldr	r2, [pc, #28]	; (8005440 <xbeeSerial_Init+0x3c>)
 8005424:	6013      	str	r3, [r2, #0]

	_ReceiveStart();
 8005426:	f000 f897 	bl	8005558 <_ReceiveStart>
}
 800542a:	bf00      	nop
 800542c:	3708      	adds	r7, #8
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	20000e48 	.word	0x20000e48
 8005438:	20000e4c 	.word	0x20000e4c
 800543c:	20000eb8 	.word	0x20000eb8
 8005440:	20000eb4 	.word	0x20000eb4

08005444 <xbeeSerial_getBuffer>:

/*
 * Copy received buffer to destination
 */
void xbeeSerial_getBuffer(uint8_t* destination)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
	int32_t msgSize;
	if(head < tail)
 800544c:	4b1e      	ldr	r3, [pc, #120]	; (80054c8 <xbeeSerial_getBuffer+0x84>)
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	4b1e      	ldr	r3, [pc, #120]	; (80054cc <xbeeSerial_getBuffer+0x88>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	429a      	cmp	r2, r3
 8005456:	d21f      	bcs.n	8005498 <xbeeSerial_getBuffer+0x54>
	{
		//message is splitted in buffer, copy in two time
		msgSize = RING_BUFFER_SIZE - tail + head;
 8005458:	4b1b      	ldr	r3, [pc, #108]	; (80054c8 <xbeeSerial_getBuffer+0x84>)
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	4b1b      	ldr	r3, [pc, #108]	; (80054cc <xbeeSerial_getBuffer+0x88>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	3364      	adds	r3, #100	; 0x64
 8005464:	60fb      	str	r3, [r7, #12]
		uint8_t halfSize = RING_BUFFER_SIZE - tail;
 8005466:	4b19      	ldr	r3, [pc, #100]	; (80054cc <xbeeSerial_getBuffer+0x88>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	b2db      	uxtb	r3, r3
 800546c:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8005470:	72fb      	strb	r3, [r7, #11]
		memcpy(destination, &ringBuffer[tail], halfSize);
 8005472:	4b16      	ldr	r3, [pc, #88]	; (80054cc <xbeeSerial_getBuffer+0x88>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a16      	ldr	r2, [pc, #88]	; (80054d0 <xbeeSerial_getBuffer+0x8c>)
 8005478:	4413      	add	r3, r2
 800547a:	7afa      	ldrb	r2, [r7, #11]
 800547c:	4619      	mov	r1, r3
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f002 ff30 	bl	80082e4 <memcpy>
		memcpy(&destination[halfSize], ringBuffer, head);
 8005484:	7afb      	ldrb	r3, [r7, #11]
 8005486:	687a      	ldr	r2, [r7, #4]
 8005488:	4413      	add	r3, r2
 800548a:	4a0f      	ldr	r2, [pc, #60]	; (80054c8 <xbeeSerial_getBuffer+0x84>)
 800548c:	6812      	ldr	r2, [r2, #0]
 800548e:	4910      	ldr	r1, [pc, #64]	; (80054d0 <xbeeSerial_getBuffer+0x8c>)
 8005490:	4618      	mov	r0, r3
 8005492:	f002 ff27 	bl	80082e4 <memcpy>
 8005496:	e00e      	b.n	80054b6 <xbeeSerial_getBuffer+0x72>
	}
	else
	{
		//Message is not splitted, regular copy
		msgSize = head - tail;
 8005498:	4b0b      	ldr	r3, [pc, #44]	; (80054c8 <xbeeSerial_getBuffer+0x84>)
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	4b0b      	ldr	r3, [pc, #44]	; (80054cc <xbeeSerial_getBuffer+0x88>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	60fb      	str	r3, [r7, #12]
		memcpy(destination, &ringBuffer[tail], msgSize);
 80054a4:	4b09      	ldr	r3, [pc, #36]	; (80054cc <xbeeSerial_getBuffer+0x88>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a09      	ldr	r2, [pc, #36]	; (80054d0 <xbeeSerial_getBuffer+0x8c>)
 80054aa:	4413      	add	r3, r2
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	4619      	mov	r1, r3
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f002 ff17 	bl	80082e4 <memcpy>
	}

	//Update index
	tail = head;
 80054b6:	4b04      	ldr	r3, [pc, #16]	; (80054c8 <xbeeSerial_getBuffer+0x84>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a04      	ldr	r2, [pc, #16]	; (80054cc <xbeeSerial_getBuffer+0x88>)
 80054bc:	6013      	str	r3, [r2, #0]
}
 80054be:	bf00      	nop
 80054c0:	3710      	adds	r7, #16
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	20000eb4 	.word	0x20000eb4
 80054cc:	20000eb8 	.word	0x20000eb8
 80054d0:	20000e50 	.word	0x20000e50

080054d4 <xbeeSerial_getBufferSize>:

/*
 * get amount of received bytes
 */
uint32_t xbeeSerial_getBufferSize(void)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
	uint32_t size;
	if(head < tail)
 80054da:	4b0d      	ldr	r3, [pc, #52]	; (8005510 <xbeeSerial_getBufferSize+0x3c>)
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	4b0d      	ldr	r3, [pc, #52]	; (8005514 <xbeeSerial_getBufferSize+0x40>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d207      	bcs.n	80054f6 <xbeeSerial_getBufferSize+0x22>
		size = RING_BUFFER_SIZE - tail + head;
 80054e6:	4b0a      	ldr	r3, [pc, #40]	; (8005510 <xbeeSerial_getBufferSize+0x3c>)
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	4b0a      	ldr	r3, [pc, #40]	; (8005514 <xbeeSerial_getBufferSize+0x40>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	3364      	adds	r3, #100	; 0x64
 80054f2:	607b      	str	r3, [r7, #4]
 80054f4:	e005      	b.n	8005502 <xbeeSerial_getBufferSize+0x2e>
	else
		size = head - tail;
 80054f6:	4b06      	ldr	r3, [pc, #24]	; (8005510 <xbeeSerial_getBufferSize+0x3c>)
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	4b06      	ldr	r3, [pc, #24]	; (8005514 <xbeeSerial_getBufferSize+0x40>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	607b      	str	r3, [r7, #4]
	return size;
 8005502:	687b      	ldr	r3, [r7, #4]
}
 8005504:	4618      	mov	r0, r3
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr
 8005510:	20000eb4 	.word	0x20000eb4
 8005514:	20000eb8 	.word	0x20000eb8

08005518 <xbeeSerial_Transmit>:

/*
 * UART transmit blocking mode
 */
void xbeeSerial_Transmit(const uint8_t* txBuffer, const uint32_t size)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(uart, txBuffer, size, 1000);
 8005522:	4b06      	ldr	r3, [pc, #24]	; (800553c <xbeeSerial_Transmit+0x24>)
 8005524:	6818      	ldr	r0, [r3, #0]
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	b29a      	uxth	r2, r3
 800552a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800552e:	6879      	ldr	r1, [r7, #4]
 8005530:	f7fe f92c 	bl	800378c <HAL_UART_Transmit>
}
 8005534:	bf00      	nop
 8005536:	3708      	adds	r7, #8
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}
 800553c:	20000e48 	.word	0x20000e48

08005540 <xbeeSerial_isMessageReceived>:

uint8_t xbeeSerial_isMessageReceived(void)
{
 8005540:	b480      	push	{r7}
 8005542:	af00      	add	r7, sp, #0
	return msgReceived;
 8005544:	4b03      	ldr	r3, [pc, #12]	; (8005554 <xbeeSerial_isMessageReceived+0x14>)
 8005546:	781b      	ldrb	r3, [r3, #0]
}
 8005548:	4618      	mov	r0, r3
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	20000ebc 	.word	0x20000ebc

08005558 <_ReceiveStart>:

/*** Private functions ***/
void _ReceiveStart(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
	head = 0;
 800555c:	4b0b      	ldr	r3, [pc, #44]	; (800558c <_ReceiveStart+0x34>)
 800555e:	2200      	movs	r2, #0
 8005560:	601a      	str	r2, [r3, #0]
	tail = 0;
 8005562:	4b0b      	ldr	r3, [pc, #44]	; (8005590 <_ReceiveStart+0x38>)
 8005564:	2200      	movs	r2, #0
 8005566:	601a      	str	r2, [r3, #0]
	msgReceived = 0;
 8005568:	4b0a      	ldr	r3, [pc, #40]	; (8005594 <_ReceiveStart+0x3c>)
 800556a:	2200      	movs	r2, #0
 800556c:	701a      	strb	r2, [r3, #0]

	memset(ringBuffer, 0, RING_BUFFER_SIZE);
 800556e:	2264      	movs	r2, #100	; 0x64
 8005570:	2100      	movs	r1, #0
 8005572:	4809      	ldr	r0, [pc, #36]	; (8005598 <_ReceiveStart+0x40>)
 8005574:	f002 fec4 	bl	8008300 <memset>

	HAL_UART_Receive_IT(uart, &rxByte, 1);
 8005578:	4b08      	ldr	r3, [pc, #32]	; (800559c <_ReceiveStart+0x44>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2201      	movs	r2, #1
 800557e:	4908      	ldr	r1, [pc, #32]	; (80055a0 <_ReceiveStart+0x48>)
 8005580:	4618      	mov	r0, r3
 8005582:	f7fe f997 	bl	80038b4 <HAL_UART_Receive_IT>
}
 8005586:	bf00      	nop
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	20000eb4 	.word	0x20000eb4
 8005590:	20000eb8 	.word	0x20000eb8
 8005594:	20000ebc 	.word	0x20000ebc
 8005598:	20000e50 	.word	0x20000e50
 800559c:	20000e48 	.word	0x20000e48
 80055a0:	20000e4c 	.word	0x20000e4c

080055a4 <xbeeSerial_rxCallback>:


/*** Interrupt routines ***/

void xbeeSerial_rxCallback(void)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	af00      	add	r7, sp, #0
	if(isCmdMode | enteringCmdMode)
 80055a8:	4b18      	ldr	r3, [pc, #96]	; (800560c <xbeeSerial_rxCallback+0x68>)
 80055aa:	781a      	ldrb	r2, [r3, #0]
 80055ac:	4b18      	ldr	r3, [pc, #96]	; (8005610 <xbeeSerial_rxCallback+0x6c>)
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d01a      	beq.n	80055ee <xbeeSerial_rxCallback+0x4a>
	{
		if(rxByte == 0xD) // rxByte == '\r'
 80055b8:	4b16      	ldr	r3, [pc, #88]	; (8005614 <xbeeSerial_rxCallback+0x70>)
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	2b0d      	cmp	r3, #13
 80055be:	d102      	bne.n	80055c6 <xbeeSerial_rxCallback+0x22>
			msgReceived = 1;
 80055c0:	4b15      	ldr	r3, [pc, #84]	; (8005618 <xbeeSerial_rxCallback+0x74>)
 80055c2:	2201      	movs	r2, #1
 80055c4:	701a      	strb	r2, [r3, #0]

		ringBuffer[head] = rxByte;
 80055c6:	4b15      	ldr	r3, [pc, #84]	; (800561c <xbeeSerial_rxCallback+0x78>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4a12      	ldr	r2, [pc, #72]	; (8005614 <xbeeSerial_rxCallback+0x70>)
 80055cc:	7811      	ldrb	r1, [r2, #0]
 80055ce:	4a14      	ldr	r2, [pc, #80]	; (8005620 <xbeeSerial_rxCallback+0x7c>)
 80055d0:	54d1      	strb	r1, [r2, r3]
		head = (head+1) % RING_BUFFER_SIZE; //update index
 80055d2:	4b12      	ldr	r3, [pc, #72]	; (800561c <xbeeSerial_rxCallback+0x78>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	1c5a      	adds	r2, r3, #1
 80055d8:	4b12      	ldr	r3, [pc, #72]	; (8005624 <xbeeSerial_rxCallback+0x80>)
 80055da:	fba3 1302 	umull	r1, r3, r3, r2
 80055de:	095b      	lsrs	r3, r3, #5
 80055e0:	2164      	movs	r1, #100	; 0x64
 80055e2:	fb01 f303 	mul.w	r3, r1, r3
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	4a0c      	ldr	r2, [pc, #48]	; (800561c <xbeeSerial_rxCallback+0x78>)
 80055ea:	6013      	str	r3, [r2, #0]
 80055ec:	e004      	b.n	80055f8 <xbeeSerial_rxCallback+0x54>
	}
	else
		xbee_byteRcvCallback(rxByte);
 80055ee:	4b09      	ldr	r3, [pc, #36]	; (8005614 <xbeeSerial_rxCallback+0x70>)
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7ff fe2c 	bl	8005250 <xbee_byteRcvCallback>

	HAL_UART_Receive_IT(uart, &rxByte, 1);
 80055f8:	4b0b      	ldr	r3, [pc, #44]	; (8005628 <xbeeSerial_rxCallback+0x84>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2201      	movs	r2, #1
 80055fe:	4905      	ldr	r1, [pc, #20]	; (8005614 <xbeeSerial_rxCallback+0x70>)
 8005600:	4618      	mov	r0, r3
 8005602:	f7fe f957 	bl	80038b4 <HAL_UART_Receive_IT>
}
 8005606:	bf00      	nop
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	20000dcc 	.word	0x20000dcc
 8005610:	20000dcd 	.word	0x20000dcd
 8005614:	20000e4c 	.word	0x20000e4c
 8005618:	20000ebc 	.word	0x20000ebc
 800561c:	20000eb4 	.word	0x20000eb4
 8005620:	20000e50 	.word	0x20000e50
 8005624:	51eb851f 	.word	0x51eb851f
 8005628:	20000e48 	.word	0x20000e48

0800562c <frameCreate>:
#include "frame.h"
#include "main.h"


void frameCreate(genericFrame_t* frame)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b082      	sub	sp, #8
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
	frame->codeFunc = 0;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	701a      	strb	r2, [r3, #0]
	frame->mode = 0;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	705a      	strb	r2, [r3, #1]
	frame->dataSize = 0;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2200      	movs	r2, #0
 8005644:	709a      	strb	r2, [r3, #2]
	frame->data = malloc(MAX_DATA_SIZE);
 8005646:	20fd      	movs	r0, #253	; 0xfd
 8005648:	f002 fe2c 	bl	80082a4 <malloc>
 800564c:	4603      	mov	r3, r0
 800564e:	461a      	mov	r2, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f8c3 2003 	str.w	r2, [r3, #3]
	memset(frame->data, 0x0, MAX_DATA_SIZE);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f8d3 3003 	ldr.w	r3, [r3, #3]
 800565c:	22fd      	movs	r2, #253	; 0xfd
 800565e:	2100      	movs	r1, #0
 8005660:	4618      	mov	r0, r3
 8005662:	f002 fe4d 	bl	8008300 <memset>
}
 8005666:	bf00      	nop
 8005668:	3708      	adds	r7, #8
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}

0800566e <frameDelete>:

void frameDelete(genericFrame_t* frame)
{
 800566e:	b580      	push	{r7, lr}
 8005670:	b082      	sub	sp, #8
 8005672:	af00      	add	r7, sp, #0
 8005674:	6078      	str	r0, [r7, #4]
	free(frame->data);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f8d3 3003 	ldr.w	r3, [r3, #3]
 800567c:	4618      	mov	r0, r3
 800567e:	f002 fe19 	bl	80082b4 <free>
}
 8005682:	bf00      	nop
 8005684:	3708      	adds	r7, #8
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}

0800568a <serialize>:
{
	memcpy(rawBuffer, (uint8_t*) &frame, rawBuffer[3] + 3);
}

void serialize(const genericFrame_t frame, uint8_t* rawBuffer, uint32_t* rawBufferSize)
{
 800568a:	b590      	push	{r4, r7, lr}
 800568c:	b085      	sub	sp, #20
 800568e:	af00      	add	r7, sp, #0
 8005690:	f107 0408 	add.w	r4, r7, #8
 8005694:	e884 0003 	stmia.w	r4, {r0, r1}
 8005698:	607a      	str	r2, [r7, #4]
 800569a:	603b      	str	r3, [r7, #0]
	rawBuffer[0] = frame.codeFunc;
 800569c:	7a3a      	ldrb	r2, [r7, #8]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	701a      	strb	r2, [r3, #0]
	rawBuffer[1] = frame.mode;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	3301      	adds	r3, #1
 80056a6:	7a7a      	ldrb	r2, [r7, #9]
 80056a8:	701a      	strb	r2, [r3, #0]
	rawBuffer[2] = frame.dataSize;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	3302      	adds	r3, #2
 80056ae:	7aba      	ldrb	r2, [r7, #10]
 80056b0:	701a      	strb	r2, [r3, #0]
	memcpy(&rawBuffer[3], (uint8_t*) frame.data, frame.dataSize);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	3303      	adds	r3, #3
 80056b6:	f8d7 100b 	ldr.w	r1, [r7, #11]
 80056ba:	7aba      	ldrb	r2, [r7, #10]
 80056bc:	4618      	mov	r0, r3
 80056be:	f002 fe11 	bl	80082e4 <memcpy>
	*rawBufferSize = 3 + frame.dataSize;
 80056c2:	7abb      	ldrb	r3, [r7, #10]
 80056c4:	3303      	adds	r3, #3
 80056c6:	461a      	mov	r2, r3
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	601a      	str	r2, [r3, #0]
}
 80056cc:	bf00      	nop
 80056ce:	3714      	adds	r7, #20
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd90      	pop	{r4, r7, pc}

080056d4 <LOG_ROLL>:

void LOG_GIROUETTE(float val){
	LOG_SENSOR(CODE_FUNC_GIROUETTE, val, 4);
}

void LOG_ROLL(float val){
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	ed87 0a01 	vstr	s0, [r7, #4]
	LOG_SENSOR(CODE_FUNC_ROLL, val, 4);
 80056de:	2104      	movs	r1, #4
 80056e0:	ed97 0a01 	vldr	s0, [r7, #4]
 80056e4:	2004      	movs	r0, #4
 80056e6:	f000 f804 	bl	80056f2 <LOG_SENSOR>
}
 80056ea:	bf00      	nop
 80056ec:	3708      	adds	r7, #8
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}

080056f2 <LOG_SENSOR>:

void LOG_VOILE(float val){
	LOG_SENSOR(CODE_FUNC_PWM_VOILE, val, 4);
}

void LOG_SENSOR(uint8_t codeFunc, float val, uint8_t size){
 80056f2:	b580      	push	{r7, lr}
 80056f4:	b084      	sub	sp, #16
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	4603      	mov	r3, r0
 80056fa:	ed87 0a00 	vstr	s0, [r7]
 80056fe:	460a      	mov	r2, r1
 8005700:	71fb      	strb	r3, [r7, #7]
 8005702:	4613      	mov	r3, r2
 8005704:	71bb      	strb	r3, [r7, #6]
	genericFrame_t frame;
	frameCreate(&frame); //Allocate Memory
 8005706:	f107 0308 	add.w	r3, r7, #8
 800570a:	4618      	mov	r0, r3
 800570c:	f7ff ff8e 	bl	800562c <frameCreate>

	frame.codeFunc = codeFunc;
 8005710:	79fb      	ldrb	r3, [r7, #7]
 8005712:	723b      	strb	r3, [r7, #8]
	frame.mode = 1;
 8005714:	2301      	movs	r3, #1
 8005716:	727b      	strb	r3, [r7, #9]
	frame.dataSize = size;
 8005718:	79bb      	ldrb	r3, [r7, #6]
 800571a:	72bb      	strb	r3, [r7, #10]
	memcpy(frame.data, (uint8_t*)&val, sizeof(float));
 800571c:	f8d7 300b 	ldr.w	r3, [r7, #11]
 8005720:	683a      	ldr	r2, [r7, #0]
 8005722:	601a      	str	r2, [r3, #0]
	LOG(frame);
 8005724:	f107 0308 	add.w	r3, r7, #8
 8005728:	e893 0003 	ldmia.w	r3, {r0, r1}
 800572c:	f000 f804 	bl	8005738 <LOG>
}
 8005730:	bf00      	nop
 8005732:	3710      	adds	r7, #16
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <LOG>:
void LOG_TEXT(uint8_t codeFunc, float val, uint8_t size){

}

void LOG(const genericFrame_t frame)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
 800573e:	463b      	mov	r3, r7
 8005740:	e883 0003 	stmia.w	r3, {r0, r1}
	xbee_sendFrame(frame);
 8005744:	463b      	mov	r3, r7
 8005746:	e893 0003 	ldmia.w	r3, {r0, r1}
 800574a:	f7ff fd99 	bl	8005280 <xbee_sendFrame>
}
 800574e:	bf00      	nop
 8005750:	3708      	adds	r7, #8
 8005752:	46bd      	mov	sp, r7
 8005754:	bd80      	pop	{r7, pc}

08005756 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005756:	b480      	push	{r7}
 8005758:	b085      	sub	sp, #20
 800575a:	af00      	add	r7, sp, #0
 800575c:	4603      	mov	r3, r0
 800575e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005760:	2300      	movs	r3, #0
 8005762:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005764:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005768:	2b84      	cmp	r3, #132	; 0x84
 800576a:	d005      	beq.n	8005778 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800576c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	4413      	add	r3, r2
 8005774:	3303      	adds	r3, #3
 8005776:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005778:	68fb      	ldr	r3, [r7, #12]
}
 800577a:	4618      	mov	r0, r3
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005786:	b480      	push	{r7}
 8005788:	b083      	sub	sp, #12
 800578a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800578c:	f3ef 8305 	mrs	r3, IPSR
 8005790:	607b      	str	r3, [r7, #4]
  return(result);
 8005792:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005794:	2b00      	cmp	r3, #0
 8005796:	bf14      	ite	ne
 8005798:	2301      	movne	r3, #1
 800579a:	2300      	moveq	r3, #0
 800579c:	b2db      	uxtb	r3, r3
}
 800579e:	4618      	mov	r0, r3
 80057a0:	370c      	adds	r7, #12
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr

080057aa <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80057aa:	b580      	push	{r7, lr}
 80057ac:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80057ae:	f001 f9e7 	bl	8006b80 <vTaskStartScheduler>
  
  return osOK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80057b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ba:	b089      	sub	sp, #36	; 0x24
 80057bc:	af04      	add	r7, sp, #16
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	695b      	ldr	r3, [r3, #20]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d020      	beq.n	800580c <osThreadCreate+0x54>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	699b      	ldr	r3, [r3, #24]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d01c      	beq.n	800580c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685c      	ldr	r4, [r3, #4]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681d      	ldr	r5, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	691e      	ldr	r6, [r3, #16]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80057e4:	4618      	mov	r0, r3
 80057e6:	f7ff ffb6 	bl	8005756 <makeFreeRtosPriority>
 80057ea:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80057f4:	9202      	str	r2, [sp, #8]
 80057f6:	9301      	str	r3, [sp, #4]
 80057f8:	9100      	str	r1, [sp, #0]
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	4632      	mov	r2, r6
 80057fe:	4629      	mov	r1, r5
 8005800:	4620      	mov	r0, r4
 8005802:	f000 ff4f 	bl	80066a4 <xTaskCreateStatic>
 8005806:	4603      	mov	r3, r0
 8005808:	60fb      	str	r3, [r7, #12]
 800580a:	e01c      	b.n	8005846 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	685c      	ldr	r4, [r3, #4]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005818:	b29e      	uxth	r6, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005820:	4618      	mov	r0, r3
 8005822:	f7ff ff98 	bl	8005756 <makeFreeRtosPriority>
 8005826:	4602      	mov	r2, r0
 8005828:	f107 030c 	add.w	r3, r7, #12
 800582c:	9301      	str	r3, [sp, #4]
 800582e:	9200      	str	r2, [sp, #0]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	4632      	mov	r2, r6
 8005834:	4629      	mov	r1, r5
 8005836:	4620      	mov	r0, r4
 8005838:	f000 ff91 	bl	800675e <xTaskCreate>
 800583c:	4603      	mov	r3, r0
 800583e:	2b01      	cmp	r3, #1
 8005840:	d001      	beq.n	8005846 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005842:	2300      	movs	r3, #0
 8005844:	e000      	b.n	8005848 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005846:	68fb      	ldr	r3, [r7, #12]
}
 8005848:	4618      	mov	r0, r3
 800584a:	3714      	adds	r7, #20
 800584c:	46bd      	mov	sp, r7
 800584e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005850 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d001      	beq.n	8005866 <osDelay+0x16>
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	e000      	b.n	8005868 <osDelay+0x18>
 8005866:	2301      	movs	r3, #1
 8005868:	4618      	mov	r0, r3
 800586a:	f001 f955 	bl	8006b18 <vTaskDelay>
  
  return osOK;
 800586e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005870:	4618      	mov	r0, r3
 8005872:	3710      	adds	r7, #16
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b082      	sub	sp, #8
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d007      	beq.n	8005898 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	4619      	mov	r1, r3
 800588e:	2001      	movs	r0, #1
 8005890:	f000 faad 	bl	8005dee <xQueueCreateMutexStatic>
 8005894:	4603      	mov	r3, r0
 8005896:	e003      	b.n	80058a0 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8005898:	2001      	movs	r0, #1
 800589a:	f000 fa90 	bl	8005dbe <xQueueCreateMutex>
 800589e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3708      	adds	r7, #8
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
 80058b0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80058b2:	2300      	movs	r3, #0
 80058b4:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d101      	bne.n	80058c0 <osMutexWait+0x18>
    return osErrorParameter;
 80058bc:	2380      	movs	r3, #128	; 0x80
 80058be:	e03a      	b.n	8005936 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 80058c0:	2300      	movs	r3, #0
 80058c2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ca:	d103      	bne.n	80058d4 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 80058cc:	f04f 33ff 	mov.w	r3, #4294967295
 80058d0:	60fb      	str	r3, [r7, #12]
 80058d2:	e009      	b.n	80058e8 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d006      	beq.n	80058e8 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d101      	bne.n	80058e8 <osMutexWait+0x40>
      ticks = 1;
 80058e4:	2301      	movs	r3, #1
 80058e6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80058e8:	f7ff ff4d 	bl	8005786 <inHandlerMode>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d017      	beq.n	8005922 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80058f2:	f107 0308 	add.w	r3, r7, #8
 80058f6:	461a      	mov	r2, r3
 80058f8:	2100      	movs	r1, #0
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 fd2a 	bl	8006354 <xQueueReceiveFromISR>
 8005900:	4603      	mov	r3, r0
 8005902:	2b01      	cmp	r3, #1
 8005904:	d001      	beq.n	800590a <osMutexWait+0x62>
      return osErrorOS;
 8005906:	23ff      	movs	r3, #255	; 0xff
 8005908:	e015      	b.n	8005936 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d011      	beq.n	8005934 <osMutexWait+0x8c>
 8005910:	4b0b      	ldr	r3, [pc, #44]	; (8005940 <osMutexWait+0x98>)
 8005912:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005916:	601a      	str	r2, [r3, #0]
 8005918:	f3bf 8f4f 	dsb	sy
 800591c:	f3bf 8f6f 	isb	sy
 8005920:	e008      	b.n	8005934 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8005922:	68f9      	ldr	r1, [r7, #12]
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 fc09 	bl	800613c <xQueueSemaphoreTake>
 800592a:	4603      	mov	r3, r0
 800592c:	2b01      	cmp	r3, #1
 800592e:	d001      	beq.n	8005934 <osMutexWait+0x8c>
    return osErrorOS;
 8005930:	23ff      	movs	r3, #255	; 0xff
 8005932:	e000      	b.n	8005936 <osMutexWait+0x8e>
  }
  
  return osOK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3710      	adds	r7, #16
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	e000ed04 	.word	0xe000ed04

08005944 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800594c:	2300      	movs	r3, #0
 800594e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005950:	2300      	movs	r3, #0
 8005952:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8005954:	f7ff ff17 	bl	8005786 <inHandlerMode>
 8005958:	4603      	mov	r3, r0
 800595a:	2b00      	cmp	r3, #0
 800595c:	d016      	beq.n	800598c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800595e:	f107 0308 	add.w	r3, r7, #8
 8005962:	4619      	mov	r1, r3
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f000 fb5b 	bl	8006020 <xQueueGiveFromISR>
 800596a:	4603      	mov	r3, r0
 800596c:	2b01      	cmp	r3, #1
 800596e:	d001      	beq.n	8005974 <osMutexRelease+0x30>
      return osErrorOS;
 8005970:	23ff      	movs	r3, #255	; 0xff
 8005972:	e017      	b.n	80059a4 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d013      	beq.n	80059a2 <osMutexRelease+0x5e>
 800597a:	4b0c      	ldr	r3, [pc, #48]	; (80059ac <osMutexRelease+0x68>)
 800597c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005980:	601a      	str	r2, [r3, #0]
 8005982:	f3bf 8f4f 	dsb	sy
 8005986:	f3bf 8f6f 	isb	sy
 800598a:	e00a      	b.n	80059a2 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800598c:	2300      	movs	r3, #0
 800598e:	2200      	movs	r2, #0
 8005990:	2100      	movs	r1, #0
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 fa46 	bl	8005e24 <xQueueGenericSend>
 8005998:	4603      	mov	r3, r0
 800599a:	2b01      	cmp	r3, #1
 800599c:	d001      	beq.n	80059a2 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800599e:	23ff      	movs	r3, #255	; 0xff
 80059a0:	60fb      	str	r3, [r7, #12]
  }
  return result;
 80059a2:	68fb      	ldr	r3, [r7, #12]
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	e000ed04 	.word	0xe000ed04

080059b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80059b0:	b480      	push	{r7}
 80059b2:	b083      	sub	sp, #12
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f103 0208 	add.w	r2, r3, #8
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f04f 32ff 	mov.w	r2, #4294967295
 80059c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	f103 0208 	add.w	r2, r3, #8
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f103 0208 	add.w	r2, r3, #8
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr

08005a0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b085      	sub	sp, #20
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
 8005a12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	68fa      	ldr	r2, [r7, #12]
 8005a1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	689a      	ldr	r2, [r3, #8]
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	683a      	ldr	r2, [r7, #0]
 8005a2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	683a      	ldr	r2, [r7, #0]
 8005a34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	1c5a      	adds	r2, r3, #1
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	601a      	str	r2, [r3, #0]
}
 8005a46:	bf00      	nop
 8005a48:	3714      	adds	r7, #20
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr

08005a52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a52:	b480      	push	{r7}
 8005a54:	b085      	sub	sp, #20
 8005a56:	af00      	add	r7, sp, #0
 8005a58:	6078      	str	r0, [r7, #4]
 8005a5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a68:	d103      	bne.n	8005a72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	691b      	ldr	r3, [r3, #16]
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	e00c      	b.n	8005a8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	3308      	adds	r3, #8
 8005a76:	60fb      	str	r3, [r7, #12]
 8005a78:	e002      	b.n	8005a80 <vListInsert+0x2e>
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	60fb      	str	r3, [r7, #12]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d2f6      	bcs.n	8005a7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	685a      	ldr	r2, [r3, #4]
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	683a      	ldr	r2, [r7, #0]
 8005a9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	683a      	ldr	r2, [r7, #0]
 8005aa6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	1c5a      	adds	r2, r3, #1
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	601a      	str	r2, [r3, #0]
}
 8005ab8:	bf00      	nop
 8005aba:	3714      	adds	r7, #20
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	6892      	ldr	r2, [r2, #8]
 8005ada:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	6852      	ldr	r2, [r2, #4]
 8005ae4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d103      	bne.n	8005af8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689a      	ldr	r2, [r3, #8]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	1e5a      	subs	r2, r3, #1
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3714      	adds	r7, #20
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d10a      	bne.n	8005b42 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b30:	f383 8811 	msr	BASEPRI, r3
 8005b34:	f3bf 8f6f 	isb	sy
 8005b38:	f3bf 8f4f 	dsb	sy
 8005b3c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005b3e:	bf00      	nop
 8005b40:	e7fe      	b.n	8005b40 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005b42:	f001 ff7f 	bl	8007a44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b4e:	68f9      	ldr	r1, [r7, #12]
 8005b50:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005b52:	fb01 f303 	mul.w	r3, r1, r3
 8005b56:	441a      	add	r2, r3
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b72:	3b01      	subs	r3, #1
 8005b74:	68f9      	ldr	r1, [r7, #12]
 8005b76:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005b78:	fb01 f303 	mul.w	r3, r1, r3
 8005b7c:	441a      	add	r2, r3
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	22ff      	movs	r2, #255	; 0xff
 8005b86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	22ff      	movs	r2, #255	; 0xff
 8005b8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d114      	bne.n	8005bc2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d01a      	beq.n	8005bd6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	3310      	adds	r3, #16
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f001 fa3d 	bl	8007024 <xTaskRemoveFromEventList>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d012      	beq.n	8005bd6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005bb0:	4b0c      	ldr	r3, [pc, #48]	; (8005be4 <xQueueGenericReset+0xcc>)
 8005bb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bb6:	601a      	str	r2, [r3, #0]
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	f3bf 8f6f 	isb	sy
 8005bc0:	e009      	b.n	8005bd6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	3310      	adds	r3, #16
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f7ff fef2 	bl	80059b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	3324      	adds	r3, #36	; 0x24
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f7ff feed 	bl	80059b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005bd6:	f001 ff65 	bl	8007aa4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005bda:	2301      	movs	r3, #1
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3710      	adds	r7, #16
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}
 8005be4:	e000ed04 	.word	0xe000ed04

08005be8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b08e      	sub	sp, #56	; 0x38
 8005bec:	af02      	add	r7, sp, #8
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
 8005bf4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d10a      	bne.n	8005c12 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c00:	f383 8811 	msr	BASEPRI, r3
 8005c04:	f3bf 8f6f 	isb	sy
 8005c08:	f3bf 8f4f 	dsb	sy
 8005c0c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005c0e:	bf00      	nop
 8005c10:	e7fe      	b.n	8005c10 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10a      	bne.n	8005c2e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c1c:	f383 8811 	msr	BASEPRI, r3
 8005c20:	f3bf 8f6f 	isb	sy
 8005c24:	f3bf 8f4f 	dsb	sy
 8005c28:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005c2a:	bf00      	nop
 8005c2c:	e7fe      	b.n	8005c2c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d002      	beq.n	8005c3a <xQueueGenericCreateStatic+0x52>
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d001      	beq.n	8005c3e <xQueueGenericCreateStatic+0x56>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e000      	b.n	8005c40 <xQueueGenericCreateStatic+0x58>
 8005c3e:	2300      	movs	r3, #0
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d10a      	bne.n	8005c5a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c48:	f383 8811 	msr	BASEPRI, r3
 8005c4c:	f3bf 8f6f 	isb	sy
 8005c50:	f3bf 8f4f 	dsb	sy
 8005c54:	623b      	str	r3, [r7, #32]
}
 8005c56:	bf00      	nop
 8005c58:	e7fe      	b.n	8005c58 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d102      	bne.n	8005c66 <xQueueGenericCreateStatic+0x7e>
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d101      	bne.n	8005c6a <xQueueGenericCreateStatic+0x82>
 8005c66:	2301      	movs	r3, #1
 8005c68:	e000      	b.n	8005c6c <xQueueGenericCreateStatic+0x84>
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d10a      	bne.n	8005c86 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c74:	f383 8811 	msr	BASEPRI, r3
 8005c78:	f3bf 8f6f 	isb	sy
 8005c7c:	f3bf 8f4f 	dsb	sy
 8005c80:	61fb      	str	r3, [r7, #28]
}
 8005c82:	bf00      	nop
 8005c84:	e7fe      	b.n	8005c84 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005c86:	2348      	movs	r3, #72	; 0x48
 8005c88:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	2b48      	cmp	r3, #72	; 0x48
 8005c8e:	d00a      	beq.n	8005ca6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c94:	f383 8811 	msr	BASEPRI, r3
 8005c98:	f3bf 8f6f 	isb	sy
 8005c9c:	f3bf 8f4f 	dsb	sy
 8005ca0:	61bb      	str	r3, [r7, #24]
}
 8005ca2:	bf00      	nop
 8005ca4:	e7fe      	b.n	8005ca4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005ca6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d00d      	beq.n	8005cce <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005cba:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cc0:	9300      	str	r3, [sp, #0]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	68b9      	ldr	r1, [r7, #8]
 8005cc8:	68f8      	ldr	r0, [r7, #12]
 8005cca:	f000 f83f 	bl	8005d4c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3730      	adds	r7, #48	; 0x30
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b08a      	sub	sp, #40	; 0x28
 8005cdc:	af02      	add	r7, sp, #8
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d10a      	bne.n	8005d02 <xQueueGenericCreate+0x2a>
	__asm volatile
 8005cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf0:	f383 8811 	msr	BASEPRI, r3
 8005cf4:	f3bf 8f6f 	isb	sy
 8005cf8:	f3bf 8f4f 	dsb	sy
 8005cfc:	613b      	str	r3, [r7, #16]
}
 8005cfe:	bf00      	nop
 8005d00:	e7fe      	b.n	8005d00 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	68ba      	ldr	r2, [r7, #8]
 8005d06:	fb02 f303 	mul.w	r3, r2, r3
 8005d0a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	3348      	adds	r3, #72	; 0x48
 8005d10:	4618      	mov	r0, r3
 8005d12:	f001 ffb9 	bl	8007c88 <pvPortMalloc>
 8005d16:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d011      	beq.n	8005d42 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	3348      	adds	r3, #72	; 0x48
 8005d26:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005d30:	79fa      	ldrb	r2, [r7, #7]
 8005d32:	69bb      	ldr	r3, [r7, #24]
 8005d34:	9300      	str	r3, [sp, #0]
 8005d36:	4613      	mov	r3, r2
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	68b9      	ldr	r1, [r7, #8]
 8005d3c:	68f8      	ldr	r0, [r7, #12]
 8005d3e:	f000 f805 	bl	8005d4c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005d42:	69bb      	ldr	r3, [r7, #24]
	}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3720      	adds	r7, #32
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bd80      	pop	{r7, pc}

08005d4c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	60b9      	str	r1, [r7, #8]
 8005d56:	607a      	str	r2, [r7, #4]
 8005d58:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d103      	bne.n	8005d68 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	69ba      	ldr	r2, [r7, #24]
 8005d64:	601a      	str	r2, [r3, #0]
 8005d66:	e002      	b.n	8005d6e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	687a      	ldr	r2, [r7, #4]
 8005d6c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	68ba      	ldr	r2, [r7, #8]
 8005d78:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005d7a:	2101      	movs	r1, #1
 8005d7c:	69b8      	ldr	r0, [r7, #24]
 8005d7e:	f7ff fecb 	bl	8005b18 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005d82:	bf00      	nop
 8005d84:	3710      	adds	r7, #16
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b082      	sub	sp, #8
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d00e      	beq.n	8005db6 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005daa:	2300      	movs	r3, #0
 8005dac:	2200      	movs	r2, #0
 8005dae:	2100      	movs	r1, #0
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 f837 	bl	8005e24 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005db6:	bf00      	nop
 8005db8:	3708      	adds	r7, #8
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}

08005dbe <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005dbe:	b580      	push	{r7, lr}
 8005dc0:	b086      	sub	sp, #24
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	617b      	str	r3, [r7, #20]
 8005dcc:	2300      	movs	r3, #0
 8005dce:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005dd0:	79fb      	ldrb	r3, [r7, #7]
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	6939      	ldr	r1, [r7, #16]
 8005dd6:	6978      	ldr	r0, [r7, #20]
 8005dd8:	f7ff ff7e 	bl	8005cd8 <xQueueGenericCreate>
 8005ddc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005dde:	68f8      	ldr	r0, [r7, #12]
 8005de0:	f7ff ffd3 	bl	8005d8a <prvInitialiseMutex>

		return xNewQueue;
 8005de4:	68fb      	ldr	r3, [r7, #12]
	}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3718      	adds	r7, #24
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}

08005dee <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005dee:	b580      	push	{r7, lr}
 8005df0:	b088      	sub	sp, #32
 8005df2:	af02      	add	r7, sp, #8
 8005df4:	4603      	mov	r3, r0
 8005df6:	6039      	str	r1, [r7, #0]
 8005df8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	617b      	str	r3, [r7, #20]
 8005dfe:	2300      	movs	r3, #0
 8005e00:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005e02:	79fb      	ldrb	r3, [r7, #7]
 8005e04:	9300      	str	r3, [sp, #0]
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	6939      	ldr	r1, [r7, #16]
 8005e0c:	6978      	ldr	r0, [r7, #20]
 8005e0e:	f7ff feeb 	bl	8005be8 <xQueueGenericCreateStatic>
 8005e12:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005e14:	68f8      	ldr	r0, [r7, #12]
 8005e16:	f7ff ffb8 	bl	8005d8a <prvInitialiseMutex>

		return xNewQueue;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
	}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3718      	adds	r7, #24
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b08e      	sub	sp, #56	; 0x38
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	60f8      	str	r0, [r7, #12]
 8005e2c:	60b9      	str	r1, [r7, #8]
 8005e2e:	607a      	str	r2, [r7, #4]
 8005e30:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005e32:	2300      	movs	r3, #0
 8005e34:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d10a      	bne.n	8005e56 <xQueueGenericSend+0x32>
	__asm volatile
 8005e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e44:	f383 8811 	msr	BASEPRI, r3
 8005e48:	f3bf 8f6f 	isb	sy
 8005e4c:	f3bf 8f4f 	dsb	sy
 8005e50:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005e52:	bf00      	nop
 8005e54:	e7fe      	b.n	8005e54 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d103      	bne.n	8005e64 <xQueueGenericSend+0x40>
 8005e5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d101      	bne.n	8005e68 <xQueueGenericSend+0x44>
 8005e64:	2301      	movs	r3, #1
 8005e66:	e000      	b.n	8005e6a <xQueueGenericSend+0x46>
 8005e68:	2300      	movs	r3, #0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10a      	bne.n	8005e84 <xQueueGenericSend+0x60>
	__asm volatile
 8005e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e72:	f383 8811 	msr	BASEPRI, r3
 8005e76:	f3bf 8f6f 	isb	sy
 8005e7a:	f3bf 8f4f 	dsb	sy
 8005e7e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005e80:	bf00      	nop
 8005e82:	e7fe      	b.n	8005e82 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d103      	bne.n	8005e92 <xQueueGenericSend+0x6e>
 8005e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d101      	bne.n	8005e96 <xQueueGenericSend+0x72>
 8005e92:	2301      	movs	r3, #1
 8005e94:	e000      	b.n	8005e98 <xQueueGenericSend+0x74>
 8005e96:	2300      	movs	r3, #0
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d10a      	bne.n	8005eb2 <xQueueGenericSend+0x8e>
	__asm volatile
 8005e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea0:	f383 8811 	msr	BASEPRI, r3
 8005ea4:	f3bf 8f6f 	isb	sy
 8005ea8:	f3bf 8f4f 	dsb	sy
 8005eac:	623b      	str	r3, [r7, #32]
}
 8005eae:	bf00      	nop
 8005eb0:	e7fe      	b.n	8005eb0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005eb2:	f001 fa77 	bl	80073a4 <xTaskGetSchedulerState>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d102      	bne.n	8005ec2 <xQueueGenericSend+0x9e>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d101      	bne.n	8005ec6 <xQueueGenericSend+0xa2>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e000      	b.n	8005ec8 <xQueueGenericSend+0xa4>
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d10a      	bne.n	8005ee2 <xQueueGenericSend+0xbe>
	__asm volatile
 8005ecc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ed0:	f383 8811 	msr	BASEPRI, r3
 8005ed4:	f3bf 8f6f 	isb	sy
 8005ed8:	f3bf 8f4f 	dsb	sy
 8005edc:	61fb      	str	r3, [r7, #28]
}
 8005ede:	bf00      	nop
 8005ee0:	e7fe      	b.n	8005ee0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ee2:	f001 fdaf 	bl	8007a44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d302      	bcc.n	8005ef8 <xQueueGenericSend+0xd4>
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d129      	bne.n	8005f4c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ef8:	683a      	ldr	r2, [r7, #0]
 8005efa:	68b9      	ldr	r1, [r7, #8]
 8005efc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005efe:	f000 fac1 	bl	8006484 <prvCopyDataToQueue>
 8005f02:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d010      	beq.n	8005f2e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f0e:	3324      	adds	r3, #36	; 0x24
 8005f10:	4618      	mov	r0, r3
 8005f12:	f001 f887 	bl	8007024 <xTaskRemoveFromEventList>
 8005f16:	4603      	mov	r3, r0
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d013      	beq.n	8005f44 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005f1c:	4b3f      	ldr	r3, [pc, #252]	; (800601c <xQueueGenericSend+0x1f8>)
 8005f1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f22:	601a      	str	r2, [r3, #0]
 8005f24:	f3bf 8f4f 	dsb	sy
 8005f28:	f3bf 8f6f 	isb	sy
 8005f2c:	e00a      	b.n	8005f44 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d007      	beq.n	8005f44 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005f34:	4b39      	ldr	r3, [pc, #228]	; (800601c <xQueueGenericSend+0x1f8>)
 8005f36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f3a:	601a      	str	r2, [r3, #0]
 8005f3c:	f3bf 8f4f 	dsb	sy
 8005f40:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005f44:	f001 fdae 	bl	8007aa4 <vPortExitCritical>
				return pdPASS;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e063      	b.n	8006014 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d103      	bne.n	8005f5a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005f52:	f001 fda7 	bl	8007aa4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005f56:	2300      	movs	r3, #0
 8005f58:	e05c      	b.n	8006014 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d106      	bne.n	8005f6e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005f60:	f107 0314 	add.w	r3, r7, #20
 8005f64:	4618      	mov	r0, r3
 8005f66:	f001 f8bf 	bl	80070e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f6e:	f001 fd99 	bl	8007aa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f72:	f000 fe6f 	bl	8006c54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f76:	f001 fd65 	bl	8007a44 <vPortEnterCritical>
 8005f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005f80:	b25b      	sxtb	r3, r3
 8005f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f86:	d103      	bne.n	8005f90 <xQueueGenericSend+0x16c>
 8005f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f96:	b25b      	sxtb	r3, r3
 8005f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f9c:	d103      	bne.n	8005fa6 <xQueueGenericSend+0x182>
 8005f9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005fa6:	f001 fd7d 	bl	8007aa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005faa:	1d3a      	adds	r2, r7, #4
 8005fac:	f107 0314 	add.w	r3, r7, #20
 8005fb0:	4611      	mov	r1, r2
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f001 f8ae 	bl	8007114 <xTaskCheckForTimeOut>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d124      	bne.n	8006008 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005fbe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fc0:	f000 fb58 	bl	8006674 <prvIsQueueFull>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d018      	beq.n	8005ffc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fcc:	3310      	adds	r3, #16
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	4611      	mov	r1, r2
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f001 f802 	bl	8006fdc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005fd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fda:	f000 fae3 	bl	80065a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005fde:	f000 fe47 	bl	8006c70 <xTaskResumeAll>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f47f af7c 	bne.w	8005ee2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005fea:	4b0c      	ldr	r3, [pc, #48]	; (800601c <xQueueGenericSend+0x1f8>)
 8005fec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ff0:	601a      	str	r2, [r3, #0]
 8005ff2:	f3bf 8f4f 	dsb	sy
 8005ff6:	f3bf 8f6f 	isb	sy
 8005ffa:	e772      	b.n	8005ee2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005ffc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005ffe:	f000 fad1 	bl	80065a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006002:	f000 fe35 	bl	8006c70 <xTaskResumeAll>
 8006006:	e76c      	b.n	8005ee2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006008:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800600a:	f000 facb 	bl	80065a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800600e:	f000 fe2f 	bl	8006c70 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006012:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006014:	4618      	mov	r0, r3
 8006016:	3738      	adds	r7, #56	; 0x38
 8006018:	46bd      	mov	sp, r7
 800601a:	bd80      	pop	{r7, pc}
 800601c:	e000ed04 	.word	0xe000ed04

08006020 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b08e      	sub	sp, #56	; 0x38
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800602e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006030:	2b00      	cmp	r3, #0
 8006032:	d10a      	bne.n	800604a <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006038:	f383 8811 	msr	BASEPRI, r3
 800603c:	f3bf 8f6f 	isb	sy
 8006040:	f3bf 8f4f 	dsb	sy
 8006044:	623b      	str	r3, [r7, #32]
}
 8006046:	bf00      	nop
 8006048:	e7fe      	b.n	8006048 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800604a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800604c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00a      	beq.n	8006068 <xQueueGiveFromISR+0x48>
	__asm volatile
 8006052:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006056:	f383 8811 	msr	BASEPRI, r3
 800605a:	f3bf 8f6f 	isb	sy
 800605e:	f3bf 8f4f 	dsb	sy
 8006062:	61fb      	str	r3, [r7, #28]
}
 8006064:	bf00      	nop
 8006066:	e7fe      	b.n	8006066 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d103      	bne.n	8006078 <xQueueGiveFromISR+0x58>
 8006070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d101      	bne.n	800607c <xQueueGiveFromISR+0x5c>
 8006078:	2301      	movs	r3, #1
 800607a:	e000      	b.n	800607e <xQueueGiveFromISR+0x5e>
 800607c:	2300      	movs	r3, #0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d10a      	bne.n	8006098 <xQueueGiveFromISR+0x78>
	__asm volatile
 8006082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006086:	f383 8811 	msr	BASEPRI, r3
 800608a:	f3bf 8f6f 	isb	sy
 800608e:	f3bf 8f4f 	dsb	sy
 8006092:	61bb      	str	r3, [r7, #24]
}
 8006094:	bf00      	nop
 8006096:	e7fe      	b.n	8006096 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006098:	f001 fdb6 	bl	8007c08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800609c:	f3ef 8211 	mrs	r2, BASEPRI
 80060a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060a4:	f383 8811 	msr	BASEPRI, r3
 80060a8:	f3bf 8f6f 	isb	sy
 80060ac:	f3bf 8f4f 	dsb	sy
 80060b0:	617a      	str	r2, [r7, #20]
 80060b2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80060b4:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80060b6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80060b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060bc:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80060be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d22b      	bcs.n	8006120 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80060c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80060d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060d4:	1c5a      	adds	r2, r3, #1
 80060d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060d8:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80060da:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80060de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060e2:	d112      	bne.n	800610a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d016      	beq.n	800611a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ee:	3324      	adds	r3, #36	; 0x24
 80060f0:	4618      	mov	r0, r3
 80060f2:	f000 ff97 	bl	8007024 <xTaskRemoveFromEventList>
 80060f6:	4603      	mov	r3, r0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d00e      	beq.n	800611a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d00b      	beq.n	800611a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	2201      	movs	r2, #1
 8006106:	601a      	str	r2, [r3, #0]
 8006108:	e007      	b.n	800611a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800610a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800610e:	3301      	adds	r3, #1
 8006110:	b2db      	uxtb	r3, r3
 8006112:	b25a      	sxtb	r2, r3
 8006114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006116:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800611a:	2301      	movs	r3, #1
 800611c:	637b      	str	r3, [r7, #52]	; 0x34
 800611e:	e001      	b.n	8006124 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006120:	2300      	movs	r3, #0
 8006122:	637b      	str	r3, [r7, #52]	; 0x34
 8006124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006126:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800612e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006132:	4618      	mov	r0, r3
 8006134:	3738      	adds	r7, #56	; 0x38
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
	...

0800613c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b08e      	sub	sp, #56	; 0x38
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006146:	2300      	movs	r3, #0
 8006148:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800614e:	2300      	movs	r3, #0
 8006150:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10a      	bne.n	800616e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615c:	f383 8811 	msr	BASEPRI, r3
 8006160:	f3bf 8f6f 	isb	sy
 8006164:	f3bf 8f4f 	dsb	sy
 8006168:	623b      	str	r3, [r7, #32]
}
 800616a:	bf00      	nop
 800616c:	e7fe      	b.n	800616c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800616e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006172:	2b00      	cmp	r3, #0
 8006174:	d00a      	beq.n	800618c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800617a:	f383 8811 	msr	BASEPRI, r3
 800617e:	f3bf 8f6f 	isb	sy
 8006182:	f3bf 8f4f 	dsb	sy
 8006186:	61fb      	str	r3, [r7, #28]
}
 8006188:	bf00      	nop
 800618a:	e7fe      	b.n	800618a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800618c:	f001 f90a 	bl	80073a4 <xTaskGetSchedulerState>
 8006190:	4603      	mov	r3, r0
 8006192:	2b00      	cmp	r3, #0
 8006194:	d102      	bne.n	800619c <xQueueSemaphoreTake+0x60>
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <xQueueSemaphoreTake+0x64>
 800619c:	2301      	movs	r3, #1
 800619e:	e000      	b.n	80061a2 <xQueueSemaphoreTake+0x66>
 80061a0:	2300      	movs	r3, #0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d10a      	bne.n	80061bc <xQueueSemaphoreTake+0x80>
	__asm volatile
 80061a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061aa:	f383 8811 	msr	BASEPRI, r3
 80061ae:	f3bf 8f6f 	isb	sy
 80061b2:	f3bf 8f4f 	dsb	sy
 80061b6:	61bb      	str	r3, [r7, #24]
}
 80061b8:	bf00      	nop
 80061ba:	e7fe      	b.n	80061ba <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061bc:	f001 fc42 	bl	8007a44 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80061c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c4:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80061c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d024      	beq.n	8006216 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80061cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ce:	1e5a      	subs	r2, r3, #1
 80061d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061d2:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80061d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d104      	bne.n	80061e6 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80061dc:	f001 fa8a 	bl	80076f4 <pvTaskIncrementMutexHeldCount>
 80061e0:	4602      	mov	r2, r0
 80061e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e4:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00f      	beq.n	800620e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061f0:	3310      	adds	r3, #16
 80061f2:	4618      	mov	r0, r3
 80061f4:	f000 ff16 	bl	8007024 <xTaskRemoveFromEventList>
 80061f8:	4603      	mov	r3, r0
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d007      	beq.n	800620e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80061fe:	4b54      	ldr	r3, [pc, #336]	; (8006350 <xQueueSemaphoreTake+0x214>)
 8006200:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006204:	601a      	str	r2, [r3, #0]
 8006206:	f3bf 8f4f 	dsb	sy
 800620a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800620e:	f001 fc49 	bl	8007aa4 <vPortExitCritical>
				return pdPASS;
 8006212:	2301      	movs	r3, #1
 8006214:	e097      	b.n	8006346 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d111      	bne.n	8006240 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800621c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800621e:	2b00      	cmp	r3, #0
 8006220:	d00a      	beq.n	8006238 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006226:	f383 8811 	msr	BASEPRI, r3
 800622a:	f3bf 8f6f 	isb	sy
 800622e:	f3bf 8f4f 	dsb	sy
 8006232:	617b      	str	r3, [r7, #20]
}
 8006234:	bf00      	nop
 8006236:	e7fe      	b.n	8006236 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006238:	f001 fc34 	bl	8007aa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800623c:	2300      	movs	r3, #0
 800623e:	e082      	b.n	8006346 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006242:	2b00      	cmp	r3, #0
 8006244:	d106      	bne.n	8006254 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006246:	f107 030c 	add.w	r3, r7, #12
 800624a:	4618      	mov	r0, r3
 800624c:	f000 ff4c 	bl	80070e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006250:	2301      	movs	r3, #1
 8006252:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006254:	f001 fc26 	bl	8007aa4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006258:	f000 fcfc 	bl	8006c54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800625c:	f001 fbf2 	bl	8007a44 <vPortEnterCritical>
 8006260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006262:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006266:	b25b      	sxtb	r3, r3
 8006268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800626c:	d103      	bne.n	8006276 <xQueueSemaphoreTake+0x13a>
 800626e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006270:	2200      	movs	r2, #0
 8006272:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006278:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800627c:	b25b      	sxtb	r3, r3
 800627e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006282:	d103      	bne.n	800628c <xQueueSemaphoreTake+0x150>
 8006284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006286:	2200      	movs	r2, #0
 8006288:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800628c:	f001 fc0a 	bl	8007aa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006290:	463a      	mov	r2, r7
 8006292:	f107 030c 	add.w	r3, r7, #12
 8006296:	4611      	mov	r1, r2
 8006298:	4618      	mov	r0, r3
 800629a:	f000 ff3b 	bl	8007114 <xTaskCheckForTimeOut>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d132      	bne.n	800630a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80062a6:	f000 f9cf 	bl	8006648 <prvIsQueueEmpty>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d026      	beq.n	80062fe <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80062b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d109      	bne.n	80062cc <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80062b8:	f001 fbc4 	bl	8007a44 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80062bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	4618      	mov	r0, r3
 80062c2:	f001 f88d 	bl	80073e0 <xTaskPriorityInherit>
 80062c6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80062c8:	f001 fbec 	bl	8007aa4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80062cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ce:	3324      	adds	r3, #36	; 0x24
 80062d0:	683a      	ldr	r2, [r7, #0]
 80062d2:	4611      	mov	r1, r2
 80062d4:	4618      	mov	r0, r3
 80062d6:	f000 fe81 	bl	8006fdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80062da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80062dc:	f000 f962 	bl	80065a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80062e0:	f000 fcc6 	bl	8006c70 <xTaskResumeAll>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f47f af68 	bne.w	80061bc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80062ec:	4b18      	ldr	r3, [pc, #96]	; (8006350 <xQueueSemaphoreTake+0x214>)
 80062ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062f2:	601a      	str	r2, [r3, #0]
 80062f4:	f3bf 8f4f 	dsb	sy
 80062f8:	f3bf 8f6f 	isb	sy
 80062fc:	e75e      	b.n	80061bc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80062fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006300:	f000 f950 	bl	80065a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006304:	f000 fcb4 	bl	8006c70 <xTaskResumeAll>
 8006308:	e758      	b.n	80061bc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800630a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800630c:	f000 f94a 	bl	80065a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006310:	f000 fcae 	bl	8006c70 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006314:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006316:	f000 f997 	bl	8006648 <prvIsQueueEmpty>
 800631a:	4603      	mov	r3, r0
 800631c:	2b00      	cmp	r3, #0
 800631e:	f43f af4d 	beq.w	80061bc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006324:	2b00      	cmp	r3, #0
 8006326:	d00d      	beq.n	8006344 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006328:	f001 fb8c 	bl	8007a44 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800632c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800632e:	f000 f891 	bl	8006454 <prvGetDisinheritPriorityAfterTimeout>
 8006332:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800633a:	4618      	mov	r0, r3
 800633c:	f001 f94c 	bl	80075d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006340:	f001 fbb0 	bl	8007aa4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006344:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006346:	4618      	mov	r0, r3
 8006348:	3738      	adds	r7, #56	; 0x38
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	e000ed04 	.word	0xe000ed04

08006354 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b08e      	sub	sp, #56	; 0x38
 8006358:	af00      	add	r7, sp, #0
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	60b9      	str	r1, [r7, #8]
 800635e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006366:	2b00      	cmp	r3, #0
 8006368:	d10a      	bne.n	8006380 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800636a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800636e:	f383 8811 	msr	BASEPRI, r3
 8006372:	f3bf 8f6f 	isb	sy
 8006376:	f3bf 8f4f 	dsb	sy
 800637a:	623b      	str	r3, [r7, #32]
}
 800637c:	bf00      	nop
 800637e:	e7fe      	b.n	800637e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d103      	bne.n	800638e <xQueueReceiveFromISR+0x3a>
 8006386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638a:	2b00      	cmp	r3, #0
 800638c:	d101      	bne.n	8006392 <xQueueReceiveFromISR+0x3e>
 800638e:	2301      	movs	r3, #1
 8006390:	e000      	b.n	8006394 <xQueueReceiveFromISR+0x40>
 8006392:	2300      	movs	r3, #0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d10a      	bne.n	80063ae <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800639c:	f383 8811 	msr	BASEPRI, r3
 80063a0:	f3bf 8f6f 	isb	sy
 80063a4:	f3bf 8f4f 	dsb	sy
 80063a8:	61fb      	str	r3, [r7, #28]
}
 80063aa:	bf00      	nop
 80063ac:	e7fe      	b.n	80063ac <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80063ae:	f001 fc2b 	bl	8007c08 <vPortValidateInterruptPriority>
	__asm volatile
 80063b2:	f3ef 8211 	mrs	r2, BASEPRI
 80063b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ba:	f383 8811 	msr	BASEPRI, r3
 80063be:	f3bf 8f6f 	isb	sy
 80063c2:	f3bf 8f4f 	dsb	sy
 80063c6:	61ba      	str	r2, [r7, #24]
 80063c8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80063ca:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80063cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063d2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80063d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d02f      	beq.n	800643a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80063da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80063e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80063e4:	68b9      	ldr	r1, [r7, #8]
 80063e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80063e8:	f000 f8b6 	bl	8006558 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80063ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ee:	1e5a      	subs	r2, r3, #1
 80063f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063f2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80063f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80063f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063fc:	d112      	bne.n	8006424 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d016      	beq.n	8006434 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006408:	3310      	adds	r3, #16
 800640a:	4618      	mov	r0, r3
 800640c:	f000 fe0a 	bl	8007024 <xTaskRemoveFromEventList>
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00e      	beq.n	8006434 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00b      	beq.n	8006434 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	601a      	str	r2, [r3, #0]
 8006422:	e007      	b.n	8006434 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006424:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006428:	3301      	adds	r3, #1
 800642a:	b2db      	uxtb	r3, r3
 800642c:	b25a      	sxtb	r2, r3
 800642e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006434:	2301      	movs	r3, #1
 8006436:	637b      	str	r3, [r7, #52]	; 0x34
 8006438:	e001      	b.n	800643e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800643a:	2300      	movs	r3, #0
 800643c:	637b      	str	r3, [r7, #52]	; 0x34
 800643e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006440:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	f383 8811 	msr	BASEPRI, r3
}
 8006448:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800644a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800644c:	4618      	mov	r0, r3
 800644e:	3738      	adds	r7, #56	; 0x38
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006460:	2b00      	cmp	r3, #0
 8006462:	d006      	beq.n	8006472 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f1c3 0307 	rsb	r3, r3, #7
 800646e:	60fb      	str	r3, [r7, #12]
 8006470:	e001      	b.n	8006476 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006472:	2300      	movs	r3, #0
 8006474:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006476:	68fb      	ldr	r3, [r7, #12]
	}
 8006478:	4618      	mov	r0, r3
 800647a:	3714      	adds	r7, #20
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b086      	sub	sp, #24
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006490:	2300      	movs	r3, #0
 8006492:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006498:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d10d      	bne.n	80064be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d14d      	bne.n	8006546 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	4618      	mov	r0, r3
 80064b0:	f001 f80c 	bl	80074cc <xTaskPriorityDisinherit>
 80064b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	2200      	movs	r2, #0
 80064ba:	609a      	str	r2, [r3, #8]
 80064bc:	e043      	b.n	8006546 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d119      	bne.n	80064f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6858      	ldr	r0, [r3, #4]
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064cc:	461a      	mov	r2, r3
 80064ce:	68b9      	ldr	r1, [r7, #8]
 80064d0:	f001 ff08 	bl	80082e4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	685a      	ldr	r2, [r3, #4]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064dc:	441a      	add	r2, r3
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	685a      	ldr	r2, [r3, #4]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d32b      	bcc.n	8006546 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	605a      	str	r2, [r3, #4]
 80064f6:	e026      	b.n	8006546 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	68d8      	ldr	r0, [r3, #12]
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006500:	461a      	mov	r2, r3
 8006502:	68b9      	ldr	r1, [r7, #8]
 8006504:	f001 feee 	bl	80082e4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	68da      	ldr	r2, [r3, #12]
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006510:	425b      	negs	r3, r3
 8006512:	441a      	add	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	68da      	ldr	r2, [r3, #12]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	429a      	cmp	r2, r3
 8006522:	d207      	bcs.n	8006534 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	689a      	ldr	r2, [r3, #8]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800652c:	425b      	negs	r3, r3
 800652e:	441a      	add	r2, r3
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b02      	cmp	r3, #2
 8006538:	d105      	bne.n	8006546 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d002      	beq.n	8006546 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	3b01      	subs	r3, #1
 8006544:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	1c5a      	adds	r2, r3, #1
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800654e:	697b      	ldr	r3, [r7, #20]
}
 8006550:	4618      	mov	r0, r3
 8006552:	3718      	adds	r7, #24
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}

08006558 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006566:	2b00      	cmp	r3, #0
 8006568:	d018      	beq.n	800659c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	68da      	ldr	r2, [r3, #12]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006572:	441a      	add	r2, r3
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	68da      	ldr	r2, [r3, #12]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	429a      	cmp	r2, r3
 8006582:	d303      	bcc.n	800658c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	68d9      	ldr	r1, [r3, #12]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006594:	461a      	mov	r2, r3
 8006596:	6838      	ldr	r0, [r7, #0]
 8006598:	f001 fea4 	bl	80082e4 <memcpy>
	}
}
 800659c:	bf00      	nop
 800659e:	3708      	adds	r7, #8
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80065ac:	f001 fa4a 	bl	8007a44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80065b8:	e011      	b.n	80065de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d012      	beq.n	80065e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	3324      	adds	r3, #36	; 0x24
 80065c6:	4618      	mov	r0, r3
 80065c8:	f000 fd2c 	bl	8007024 <xTaskRemoveFromEventList>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d001      	beq.n	80065d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80065d2:	f000 fe01 	bl	80071d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80065d6:	7bfb      	ldrb	r3, [r7, #15]
 80065d8:	3b01      	subs	r3, #1
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80065de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	dce9      	bgt.n	80065ba <prvUnlockQueue+0x16>
 80065e6:	e000      	b.n	80065ea <prvUnlockQueue+0x46>
					break;
 80065e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	22ff      	movs	r2, #255	; 0xff
 80065ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80065f2:	f001 fa57 	bl	8007aa4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80065f6:	f001 fa25 	bl	8007a44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006600:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006602:	e011      	b.n	8006628 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d012      	beq.n	8006632 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	3310      	adds	r3, #16
 8006610:	4618      	mov	r0, r3
 8006612:	f000 fd07 	bl	8007024 <xTaskRemoveFromEventList>
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d001      	beq.n	8006620 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800661c:	f000 fddc 	bl	80071d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006620:	7bbb      	ldrb	r3, [r7, #14]
 8006622:	3b01      	subs	r3, #1
 8006624:	b2db      	uxtb	r3, r3
 8006626:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006628:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800662c:	2b00      	cmp	r3, #0
 800662e:	dce9      	bgt.n	8006604 <prvUnlockQueue+0x60>
 8006630:	e000      	b.n	8006634 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006632:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	22ff      	movs	r2, #255	; 0xff
 8006638:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800663c:	f001 fa32 	bl	8007aa4 <vPortExitCritical>
}
 8006640:	bf00      	nop
 8006642:	3710      	adds	r7, #16
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006650:	f001 f9f8 	bl	8007a44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006658:	2b00      	cmp	r3, #0
 800665a:	d102      	bne.n	8006662 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800665c:	2301      	movs	r3, #1
 800665e:	60fb      	str	r3, [r7, #12]
 8006660:	e001      	b.n	8006666 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006662:	2300      	movs	r3, #0
 8006664:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006666:	f001 fa1d 	bl	8007aa4 <vPortExitCritical>

	return xReturn;
 800666a:	68fb      	ldr	r3, [r7, #12]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3710      	adds	r7, #16
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}

08006674 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b084      	sub	sp, #16
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800667c:	f001 f9e2 	bl	8007a44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006688:	429a      	cmp	r2, r3
 800668a:	d102      	bne.n	8006692 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800668c:	2301      	movs	r3, #1
 800668e:	60fb      	str	r3, [r7, #12]
 8006690:	e001      	b.n	8006696 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006692:	2300      	movs	r3, #0
 8006694:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006696:	f001 fa05 	bl	8007aa4 <vPortExitCritical>

	return xReturn;
 800669a:	68fb      	ldr	r3, [r7, #12]
}
 800669c:	4618      	mov	r0, r3
 800669e:	3710      	adds	r7, #16
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b08e      	sub	sp, #56	; 0x38
 80066a8:	af04      	add	r7, sp, #16
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	607a      	str	r2, [r7, #4]
 80066b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80066b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d10a      	bne.n	80066ce <xTaskCreateStatic+0x2a>
	__asm volatile
 80066b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066bc:	f383 8811 	msr	BASEPRI, r3
 80066c0:	f3bf 8f6f 	isb	sy
 80066c4:	f3bf 8f4f 	dsb	sy
 80066c8:	623b      	str	r3, [r7, #32]
}
 80066ca:	bf00      	nop
 80066cc:	e7fe      	b.n	80066cc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80066ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d10a      	bne.n	80066ea <xTaskCreateStatic+0x46>
	__asm volatile
 80066d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066d8:	f383 8811 	msr	BASEPRI, r3
 80066dc:	f3bf 8f6f 	isb	sy
 80066e0:	f3bf 8f4f 	dsb	sy
 80066e4:	61fb      	str	r3, [r7, #28]
}
 80066e6:	bf00      	nop
 80066e8:	e7fe      	b.n	80066e8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80066ea:	23b4      	movs	r3, #180	; 0xb4
 80066ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80066ee:	693b      	ldr	r3, [r7, #16]
 80066f0:	2bb4      	cmp	r3, #180	; 0xb4
 80066f2:	d00a      	beq.n	800670a <xTaskCreateStatic+0x66>
	__asm volatile
 80066f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f8:	f383 8811 	msr	BASEPRI, r3
 80066fc:	f3bf 8f6f 	isb	sy
 8006700:	f3bf 8f4f 	dsb	sy
 8006704:	61bb      	str	r3, [r7, #24]
}
 8006706:	bf00      	nop
 8006708:	e7fe      	b.n	8006708 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800670a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800670c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800670e:	2b00      	cmp	r3, #0
 8006710:	d01e      	beq.n	8006750 <xTaskCreateStatic+0xac>
 8006712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006714:	2b00      	cmp	r3, #0
 8006716:	d01b      	beq.n	8006750 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800671a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800671c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800671e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006720:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006724:	2202      	movs	r2, #2
 8006726:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800672a:	2300      	movs	r3, #0
 800672c:	9303      	str	r3, [sp, #12]
 800672e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006730:	9302      	str	r3, [sp, #8]
 8006732:	f107 0314 	add.w	r3, r7, #20
 8006736:	9301      	str	r3, [sp, #4]
 8006738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673a:	9300      	str	r3, [sp, #0]
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	68b9      	ldr	r1, [r7, #8]
 8006742:	68f8      	ldr	r0, [r7, #12]
 8006744:	f000 f850 	bl	80067e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006748:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800674a:	f000 f8eb 	bl	8006924 <prvAddNewTaskToReadyList>
 800674e:	e001      	b.n	8006754 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006750:	2300      	movs	r3, #0
 8006752:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006754:	697b      	ldr	r3, [r7, #20]
	}
 8006756:	4618      	mov	r0, r3
 8006758:	3728      	adds	r7, #40	; 0x28
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}

0800675e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800675e:	b580      	push	{r7, lr}
 8006760:	b08c      	sub	sp, #48	; 0x30
 8006762:	af04      	add	r7, sp, #16
 8006764:	60f8      	str	r0, [r7, #12]
 8006766:	60b9      	str	r1, [r7, #8]
 8006768:	603b      	str	r3, [r7, #0]
 800676a:	4613      	mov	r3, r2
 800676c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800676e:	88fb      	ldrh	r3, [r7, #6]
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	4618      	mov	r0, r3
 8006774:	f001 fa88 	bl	8007c88 <pvPortMalloc>
 8006778:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d00e      	beq.n	800679e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006780:	20b4      	movs	r0, #180	; 0xb4
 8006782:	f001 fa81 	bl	8007c88 <pvPortMalloc>
 8006786:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006788:	69fb      	ldr	r3, [r7, #28]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d003      	beq.n	8006796 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800678e:	69fb      	ldr	r3, [r7, #28]
 8006790:	697a      	ldr	r2, [r7, #20]
 8006792:	631a      	str	r2, [r3, #48]	; 0x30
 8006794:	e005      	b.n	80067a2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006796:	6978      	ldr	r0, [r7, #20]
 8006798:	f001 fb42 	bl	8007e20 <vPortFree>
 800679c:	e001      	b.n	80067a2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800679e:	2300      	movs	r3, #0
 80067a0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d017      	beq.n	80067d8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80067b0:	88fa      	ldrh	r2, [r7, #6]
 80067b2:	2300      	movs	r3, #0
 80067b4:	9303      	str	r3, [sp, #12]
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	9302      	str	r3, [sp, #8]
 80067ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067bc:	9301      	str	r3, [sp, #4]
 80067be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c0:	9300      	str	r3, [sp, #0]
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	68b9      	ldr	r1, [r7, #8]
 80067c6:	68f8      	ldr	r0, [r7, #12]
 80067c8:	f000 f80e 	bl	80067e8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80067cc:	69f8      	ldr	r0, [r7, #28]
 80067ce:	f000 f8a9 	bl	8006924 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80067d2:	2301      	movs	r3, #1
 80067d4:	61bb      	str	r3, [r7, #24]
 80067d6:	e002      	b.n	80067de <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80067d8:	f04f 33ff 	mov.w	r3, #4294967295
 80067dc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80067de:	69bb      	ldr	r3, [r7, #24]
	}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3720      	adds	r7, #32
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b088      	sub	sp, #32
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	60b9      	str	r1, [r7, #8]
 80067f2:	607a      	str	r2, [r7, #4]
 80067f4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80067f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006800:	3b01      	subs	r3, #1
 8006802:	009b      	lsls	r3, r3, #2
 8006804:	4413      	add	r3, r2
 8006806:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	f023 0307 	bic.w	r3, r3, #7
 800680e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006810:	69bb      	ldr	r3, [r7, #24]
 8006812:	f003 0307 	and.w	r3, r3, #7
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00a      	beq.n	8006830 <prvInitialiseNewTask+0x48>
	__asm volatile
 800681a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800681e:	f383 8811 	msr	BASEPRI, r3
 8006822:	f3bf 8f6f 	isb	sy
 8006826:	f3bf 8f4f 	dsb	sy
 800682a:	617b      	str	r3, [r7, #20]
}
 800682c:	bf00      	nop
 800682e:	e7fe      	b.n	800682e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d01f      	beq.n	8006876 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006836:	2300      	movs	r3, #0
 8006838:	61fb      	str	r3, [r7, #28]
 800683a:	e012      	b.n	8006862 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800683c:	68ba      	ldr	r2, [r7, #8]
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	4413      	add	r3, r2
 8006842:	7819      	ldrb	r1, [r3, #0]
 8006844:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006846:	69fb      	ldr	r3, [r7, #28]
 8006848:	4413      	add	r3, r2
 800684a:	3334      	adds	r3, #52	; 0x34
 800684c:	460a      	mov	r2, r1
 800684e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	4413      	add	r3, r2
 8006856:	781b      	ldrb	r3, [r3, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d006      	beq.n	800686a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	3301      	adds	r3, #1
 8006860:	61fb      	str	r3, [r7, #28]
 8006862:	69fb      	ldr	r3, [r7, #28]
 8006864:	2b0f      	cmp	r3, #15
 8006866:	d9e9      	bls.n	800683c <prvInitialiseNewTask+0x54>
 8006868:	e000      	b.n	800686c <prvInitialiseNewTask+0x84>
			{
				break;
 800686a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800686c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800686e:	2200      	movs	r2, #0
 8006870:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006874:	e003      	b.n	800687e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006878:	2200      	movs	r2, #0
 800687a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800687e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006880:	2b06      	cmp	r3, #6
 8006882:	d901      	bls.n	8006888 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006884:	2306      	movs	r3, #6
 8006886:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006888:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800688a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800688c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800688e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006890:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006892:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006896:	2200      	movs	r2, #0
 8006898:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800689a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800689c:	3304      	adds	r3, #4
 800689e:	4618      	mov	r0, r3
 80068a0:	f7ff f8a6 	bl	80059f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80068a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068a6:	3318      	adds	r3, #24
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7ff f8a1 	bl	80059f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80068ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068b2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068b6:	f1c3 0207 	rsb	r2, r3, #7
 80068ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068bc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80068be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068c2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80068c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068c6:	2200      	movs	r2, #0
 80068c8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80068cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80068d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d6:	334c      	adds	r3, #76	; 0x4c
 80068d8:	2260      	movs	r2, #96	; 0x60
 80068da:	2100      	movs	r1, #0
 80068dc:	4618      	mov	r0, r3
 80068de:	f001 fd0f 	bl	8008300 <memset>
 80068e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068e4:	4a0c      	ldr	r2, [pc, #48]	; (8006918 <prvInitialiseNewTask+0x130>)
 80068e6:	651a      	str	r2, [r3, #80]	; 0x50
 80068e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ea:	4a0c      	ldr	r2, [pc, #48]	; (800691c <prvInitialiseNewTask+0x134>)
 80068ec:	655a      	str	r2, [r3, #84]	; 0x54
 80068ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068f0:	4a0b      	ldr	r2, [pc, #44]	; (8006920 <prvInitialiseNewTask+0x138>)
 80068f2:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80068f4:	683a      	ldr	r2, [r7, #0]
 80068f6:	68f9      	ldr	r1, [r7, #12]
 80068f8:	69b8      	ldr	r0, [r7, #24]
 80068fa:	f000 ff75 	bl	80077e8 <pxPortInitialiseStack>
 80068fe:	4602      	mov	r2, r0
 8006900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006902:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006906:	2b00      	cmp	r3, #0
 8006908:	d002      	beq.n	8006910 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800690a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800690c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800690e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006910:	bf00      	nop
 8006912:	3720      	adds	r7, #32
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}
 8006918:	0800b22c 	.word	0x0800b22c
 800691c:	0800b24c 	.word	0x0800b24c
 8006920:	0800b20c 	.word	0x0800b20c

08006924 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b082      	sub	sp, #8
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800692c:	f001 f88a 	bl	8007a44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006930:	4b2a      	ldr	r3, [pc, #168]	; (80069dc <prvAddNewTaskToReadyList+0xb8>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	3301      	adds	r3, #1
 8006936:	4a29      	ldr	r2, [pc, #164]	; (80069dc <prvAddNewTaskToReadyList+0xb8>)
 8006938:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800693a:	4b29      	ldr	r3, [pc, #164]	; (80069e0 <prvAddNewTaskToReadyList+0xbc>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d109      	bne.n	8006956 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006942:	4a27      	ldr	r2, [pc, #156]	; (80069e0 <prvAddNewTaskToReadyList+0xbc>)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006948:	4b24      	ldr	r3, [pc, #144]	; (80069dc <prvAddNewTaskToReadyList+0xb8>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2b01      	cmp	r3, #1
 800694e:	d110      	bne.n	8006972 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006950:	f000 fc66 	bl	8007220 <prvInitialiseTaskLists>
 8006954:	e00d      	b.n	8006972 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006956:	4b23      	ldr	r3, [pc, #140]	; (80069e4 <prvAddNewTaskToReadyList+0xc0>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d109      	bne.n	8006972 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800695e:	4b20      	ldr	r3, [pc, #128]	; (80069e0 <prvAddNewTaskToReadyList+0xbc>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006968:	429a      	cmp	r2, r3
 800696a:	d802      	bhi.n	8006972 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800696c:	4a1c      	ldr	r2, [pc, #112]	; (80069e0 <prvAddNewTaskToReadyList+0xbc>)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006972:	4b1d      	ldr	r3, [pc, #116]	; (80069e8 <prvAddNewTaskToReadyList+0xc4>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	3301      	adds	r3, #1
 8006978:	4a1b      	ldr	r2, [pc, #108]	; (80069e8 <prvAddNewTaskToReadyList+0xc4>)
 800697a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006980:	2201      	movs	r2, #1
 8006982:	409a      	lsls	r2, r3
 8006984:	4b19      	ldr	r3, [pc, #100]	; (80069ec <prvAddNewTaskToReadyList+0xc8>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4313      	orrs	r3, r2
 800698a:	4a18      	ldr	r2, [pc, #96]	; (80069ec <prvAddNewTaskToReadyList+0xc8>)
 800698c:	6013      	str	r3, [r2, #0]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006992:	4613      	mov	r3, r2
 8006994:	009b      	lsls	r3, r3, #2
 8006996:	4413      	add	r3, r2
 8006998:	009b      	lsls	r3, r3, #2
 800699a:	4a15      	ldr	r2, [pc, #84]	; (80069f0 <prvAddNewTaskToReadyList+0xcc>)
 800699c:	441a      	add	r2, r3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	3304      	adds	r3, #4
 80069a2:	4619      	mov	r1, r3
 80069a4:	4610      	mov	r0, r2
 80069a6:	f7ff f830 	bl	8005a0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80069aa:	f001 f87b 	bl	8007aa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80069ae:	4b0d      	ldr	r3, [pc, #52]	; (80069e4 <prvAddNewTaskToReadyList+0xc0>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d00e      	beq.n	80069d4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80069b6:	4b0a      	ldr	r3, [pc, #40]	; (80069e0 <prvAddNewTaskToReadyList+0xbc>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d207      	bcs.n	80069d4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80069c4:	4b0b      	ldr	r3, [pc, #44]	; (80069f4 <prvAddNewTaskToReadyList+0xd0>)
 80069c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069ca:	601a      	str	r2, [r3, #0]
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80069d4:	bf00      	nop
 80069d6:	3708      	adds	r7, #8
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}
 80069dc:	20000fc0 	.word	0x20000fc0
 80069e0:	20000ec0 	.word	0x20000ec0
 80069e4:	20000fcc 	.word	0x20000fcc
 80069e8:	20000fdc 	.word	0x20000fdc
 80069ec:	20000fc8 	.word	0x20000fc8
 80069f0:	20000ec4 	.word	0x20000ec4
 80069f4:	e000ed04 	.word	0xe000ed04

080069f8 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006a00:	f001 f820 	bl	8007a44 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d102      	bne.n	8006a10 <vTaskDelete+0x18>
 8006a0a:	4b39      	ldr	r3, [pc, #228]	; (8006af0 <vTaskDelete+0xf8>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	e000      	b.n	8006a12 <vTaskDelete+0x1a>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	3304      	adds	r3, #4
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f7ff f853 	bl	8005ac4 <uxListRemove>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d115      	bne.n	8006a50 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a28:	4932      	ldr	r1, [pc, #200]	; (8006af4 <vTaskDelete+0xfc>)
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	009b      	lsls	r3, r3, #2
 8006a2e:	4413      	add	r3, r2
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	440b      	add	r3, r1
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d10a      	bne.n	8006a50 <vTaskDelete+0x58>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a3e:	2201      	movs	r2, #1
 8006a40:	fa02 f303 	lsl.w	r3, r2, r3
 8006a44:	43da      	mvns	r2, r3
 8006a46:	4b2c      	ldr	r3, [pc, #176]	; (8006af8 <vTaskDelete+0x100>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4013      	ands	r3, r2
 8006a4c:	4a2a      	ldr	r2, [pc, #168]	; (8006af8 <vTaskDelete+0x100>)
 8006a4e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d004      	beq.n	8006a62 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	3318      	adds	r3, #24
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f7ff f831 	bl	8005ac4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8006a62:	4b26      	ldr	r3, [pc, #152]	; (8006afc <vTaskDelete+0x104>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	3301      	adds	r3, #1
 8006a68:	4a24      	ldr	r2, [pc, #144]	; (8006afc <vTaskDelete+0x104>)
 8006a6a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8006a6c:	4b20      	ldr	r3, [pc, #128]	; (8006af0 <vTaskDelete+0xf8>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d10b      	bne.n	8006a8e <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	3304      	adds	r3, #4
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	4820      	ldr	r0, [pc, #128]	; (8006b00 <vTaskDelete+0x108>)
 8006a7e:	f7fe ffc4 	bl	8005a0a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8006a82:	4b20      	ldr	r3, [pc, #128]	; (8006b04 <vTaskDelete+0x10c>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	3301      	adds	r3, #1
 8006a88:	4a1e      	ldr	r2, [pc, #120]	; (8006b04 <vTaskDelete+0x10c>)
 8006a8a:	6013      	str	r3, [r2, #0]
 8006a8c:	e009      	b.n	8006aa2 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8006a8e:	4b1e      	ldr	r3, [pc, #120]	; (8006b08 <vTaskDelete+0x110>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	3b01      	subs	r3, #1
 8006a94:	4a1c      	ldr	r2, [pc, #112]	; (8006b08 <vTaskDelete+0x110>)
 8006a96:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8006a98:	68f8      	ldr	r0, [r7, #12]
 8006a9a:	f000 fc2f 	bl	80072fc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8006a9e:	f000 fc61 	bl	8007364 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8006aa2:	f000 ffff 	bl	8007aa4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8006aa6:	4b19      	ldr	r3, [pc, #100]	; (8006b0c <vTaskDelete+0x114>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d01b      	beq.n	8006ae6 <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 8006aae:	4b10      	ldr	r3, [pc, #64]	; (8006af0 <vTaskDelete+0xf8>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d116      	bne.n	8006ae6 <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8006ab8:	4b15      	ldr	r3, [pc, #84]	; (8006b10 <vTaskDelete+0x118>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d00a      	beq.n	8006ad6 <vTaskDelete+0xde>
	__asm volatile
 8006ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ac4:	f383 8811 	msr	BASEPRI, r3
 8006ac8:	f3bf 8f6f 	isb	sy
 8006acc:	f3bf 8f4f 	dsb	sy
 8006ad0:	60bb      	str	r3, [r7, #8]
}
 8006ad2:	bf00      	nop
 8006ad4:	e7fe      	b.n	8006ad4 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8006ad6:	4b0f      	ldr	r3, [pc, #60]	; (8006b14 <vTaskDelete+0x11c>)
 8006ad8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006adc:	601a      	str	r2, [r3, #0]
 8006ade:	f3bf 8f4f 	dsb	sy
 8006ae2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006ae6:	bf00      	nop
 8006ae8:	3710      	adds	r7, #16
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}
 8006aee:	bf00      	nop
 8006af0:	20000ec0 	.word	0x20000ec0
 8006af4:	20000ec4 	.word	0x20000ec4
 8006af8:	20000fc8 	.word	0x20000fc8
 8006afc:	20000fdc 	.word	0x20000fdc
 8006b00:	20000f94 	.word	0x20000f94
 8006b04:	20000fa8 	.word	0x20000fa8
 8006b08:	20000fc0 	.word	0x20000fc0
 8006b0c:	20000fcc 	.word	0x20000fcc
 8006b10:	20000fe8 	.word	0x20000fe8
 8006b14:	e000ed04 	.word	0xe000ed04

08006b18 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006b20:	2300      	movs	r3, #0
 8006b22:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d017      	beq.n	8006b5a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006b2a:	4b13      	ldr	r3, [pc, #76]	; (8006b78 <vTaskDelay+0x60>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00a      	beq.n	8006b48 <vTaskDelay+0x30>
	__asm volatile
 8006b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b36:	f383 8811 	msr	BASEPRI, r3
 8006b3a:	f3bf 8f6f 	isb	sy
 8006b3e:	f3bf 8f4f 	dsb	sy
 8006b42:	60bb      	str	r3, [r7, #8]
}
 8006b44:	bf00      	nop
 8006b46:	e7fe      	b.n	8006b46 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006b48:	f000 f884 	bl	8006c54 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b4c:	2100      	movs	r1, #0
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f000 fde4 	bl	800771c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b54:	f000 f88c 	bl	8006c70 <xTaskResumeAll>
 8006b58:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d107      	bne.n	8006b70 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006b60:	4b06      	ldr	r3, [pc, #24]	; (8006b7c <vTaskDelay+0x64>)
 8006b62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b66:	601a      	str	r2, [r3, #0]
 8006b68:	f3bf 8f4f 	dsb	sy
 8006b6c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b70:	bf00      	nop
 8006b72:	3710      	adds	r7, #16
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}
 8006b78:	20000fe8 	.word	0x20000fe8
 8006b7c:	e000ed04 	.word	0xe000ed04

08006b80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b08a      	sub	sp, #40	; 0x28
 8006b84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006b86:	2300      	movs	r3, #0
 8006b88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006b8e:	463a      	mov	r2, r7
 8006b90:	1d39      	adds	r1, r7, #4
 8006b92:	f107 0308 	add.w	r3, r7, #8
 8006b96:	4618      	mov	r0, r3
 8006b98:	f7fa f988 	bl	8000eac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006b9c:	6839      	ldr	r1, [r7, #0]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	68ba      	ldr	r2, [r7, #8]
 8006ba2:	9202      	str	r2, [sp, #8]
 8006ba4:	9301      	str	r3, [sp, #4]
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	9300      	str	r3, [sp, #0]
 8006baa:	2300      	movs	r3, #0
 8006bac:	460a      	mov	r2, r1
 8006bae:	4921      	ldr	r1, [pc, #132]	; (8006c34 <vTaskStartScheduler+0xb4>)
 8006bb0:	4821      	ldr	r0, [pc, #132]	; (8006c38 <vTaskStartScheduler+0xb8>)
 8006bb2:	f7ff fd77 	bl	80066a4 <xTaskCreateStatic>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	4a20      	ldr	r2, [pc, #128]	; (8006c3c <vTaskStartScheduler+0xbc>)
 8006bba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006bbc:	4b1f      	ldr	r3, [pc, #124]	; (8006c3c <vTaskStartScheduler+0xbc>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d002      	beq.n	8006bca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	617b      	str	r3, [r7, #20]
 8006bc8:	e001      	b.n	8006bce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d11b      	bne.n	8006c0c <vTaskStartScheduler+0x8c>
	__asm volatile
 8006bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd8:	f383 8811 	msr	BASEPRI, r3
 8006bdc:	f3bf 8f6f 	isb	sy
 8006be0:	f3bf 8f4f 	dsb	sy
 8006be4:	613b      	str	r3, [r7, #16]
}
 8006be6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006be8:	4b15      	ldr	r3, [pc, #84]	; (8006c40 <vTaskStartScheduler+0xc0>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	334c      	adds	r3, #76	; 0x4c
 8006bee:	4a15      	ldr	r2, [pc, #84]	; (8006c44 <vTaskStartScheduler+0xc4>)
 8006bf0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006bf2:	4b15      	ldr	r3, [pc, #84]	; (8006c48 <vTaskStartScheduler+0xc8>)
 8006bf4:	f04f 32ff 	mov.w	r2, #4294967295
 8006bf8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006bfa:	4b14      	ldr	r3, [pc, #80]	; (8006c4c <vTaskStartScheduler+0xcc>)
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c00:	4b13      	ldr	r3, [pc, #76]	; (8006c50 <vTaskStartScheduler+0xd0>)
 8006c02:	2200      	movs	r2, #0
 8006c04:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006c06:	f000 fe7b 	bl	8007900 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006c0a:	e00e      	b.n	8006c2a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c12:	d10a      	bne.n	8006c2a <vTaskStartScheduler+0xaa>
	__asm volatile
 8006c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c18:	f383 8811 	msr	BASEPRI, r3
 8006c1c:	f3bf 8f6f 	isb	sy
 8006c20:	f3bf 8f4f 	dsb	sy
 8006c24:	60fb      	str	r3, [r7, #12]
}
 8006c26:	bf00      	nop
 8006c28:	e7fe      	b.n	8006c28 <vTaskStartScheduler+0xa8>
}
 8006c2a:	bf00      	nop
 8006c2c:	3718      	adds	r7, #24
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	0800b1bc 	.word	0x0800b1bc
 8006c38:	080071f1 	.word	0x080071f1
 8006c3c:	20000fe4 	.word	0x20000fe4
 8006c40:	20000ec0 	.word	0x20000ec0
 8006c44:	20000010 	.word	0x20000010
 8006c48:	20000fe0 	.word	0x20000fe0
 8006c4c:	20000fcc 	.word	0x20000fcc
 8006c50:	20000fc4 	.word	0x20000fc4

08006c54 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006c54:	b480      	push	{r7}
 8006c56:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006c58:	4b04      	ldr	r3, [pc, #16]	; (8006c6c <vTaskSuspendAll+0x18>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	3301      	adds	r3, #1
 8006c5e:	4a03      	ldr	r2, [pc, #12]	; (8006c6c <vTaskSuspendAll+0x18>)
 8006c60:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006c62:	bf00      	nop
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr
 8006c6c:	20000fe8 	.word	0x20000fe8

08006c70 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006c76:	2300      	movs	r3, #0
 8006c78:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006c7e:	4b41      	ldr	r3, [pc, #260]	; (8006d84 <xTaskResumeAll+0x114>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d10a      	bne.n	8006c9c <xTaskResumeAll+0x2c>
	__asm volatile
 8006c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c8a:	f383 8811 	msr	BASEPRI, r3
 8006c8e:	f3bf 8f6f 	isb	sy
 8006c92:	f3bf 8f4f 	dsb	sy
 8006c96:	603b      	str	r3, [r7, #0]
}
 8006c98:	bf00      	nop
 8006c9a:	e7fe      	b.n	8006c9a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006c9c:	f000 fed2 	bl	8007a44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006ca0:	4b38      	ldr	r3, [pc, #224]	; (8006d84 <xTaskResumeAll+0x114>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	3b01      	subs	r3, #1
 8006ca6:	4a37      	ldr	r2, [pc, #220]	; (8006d84 <xTaskResumeAll+0x114>)
 8006ca8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006caa:	4b36      	ldr	r3, [pc, #216]	; (8006d84 <xTaskResumeAll+0x114>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d161      	bne.n	8006d76 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006cb2:	4b35      	ldr	r3, [pc, #212]	; (8006d88 <xTaskResumeAll+0x118>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d05d      	beq.n	8006d76 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006cba:	e02e      	b.n	8006d1a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cbc:	4b33      	ldr	r3, [pc, #204]	; (8006d8c <xTaskResumeAll+0x11c>)
 8006cbe:	68db      	ldr	r3, [r3, #12]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	3318      	adds	r3, #24
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f7fe fefb 	bl	8005ac4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	3304      	adds	r3, #4
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f7fe fef6 	bl	8005ac4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cdc:	2201      	movs	r2, #1
 8006cde:	409a      	lsls	r2, r3
 8006ce0:	4b2b      	ldr	r3, [pc, #172]	; (8006d90 <xTaskResumeAll+0x120>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4313      	orrs	r3, r2
 8006ce6:	4a2a      	ldr	r2, [pc, #168]	; (8006d90 <xTaskResumeAll+0x120>)
 8006ce8:	6013      	str	r3, [r2, #0]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006cee:	4613      	mov	r3, r2
 8006cf0:	009b      	lsls	r3, r3, #2
 8006cf2:	4413      	add	r3, r2
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	4a27      	ldr	r2, [pc, #156]	; (8006d94 <xTaskResumeAll+0x124>)
 8006cf8:	441a      	add	r2, r3
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	3304      	adds	r3, #4
 8006cfe:	4619      	mov	r1, r3
 8006d00:	4610      	mov	r0, r2
 8006d02:	f7fe fe82 	bl	8005a0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d0a:	4b23      	ldr	r3, [pc, #140]	; (8006d98 <xTaskResumeAll+0x128>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d302      	bcc.n	8006d1a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006d14:	4b21      	ldr	r3, [pc, #132]	; (8006d9c <xTaskResumeAll+0x12c>)
 8006d16:	2201      	movs	r2, #1
 8006d18:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d1a:	4b1c      	ldr	r3, [pc, #112]	; (8006d8c <xTaskResumeAll+0x11c>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d1cc      	bne.n	8006cbc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d001      	beq.n	8006d2c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006d28:	f000 fb1c 	bl	8007364 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006d2c:	4b1c      	ldr	r3, [pc, #112]	; (8006da0 <xTaskResumeAll+0x130>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d010      	beq.n	8006d5a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006d38:	f000 f836 	bl	8006da8 <xTaskIncrementTick>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d002      	beq.n	8006d48 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006d42:	4b16      	ldr	r3, [pc, #88]	; (8006d9c <xTaskResumeAll+0x12c>)
 8006d44:	2201      	movs	r2, #1
 8006d46:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d1f1      	bne.n	8006d38 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006d54:	4b12      	ldr	r3, [pc, #72]	; (8006da0 <xTaskResumeAll+0x130>)
 8006d56:	2200      	movs	r2, #0
 8006d58:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006d5a:	4b10      	ldr	r3, [pc, #64]	; (8006d9c <xTaskResumeAll+0x12c>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d009      	beq.n	8006d76 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006d62:	2301      	movs	r3, #1
 8006d64:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006d66:	4b0f      	ldr	r3, [pc, #60]	; (8006da4 <xTaskResumeAll+0x134>)
 8006d68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d6c:	601a      	str	r2, [r3, #0]
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d76:	f000 fe95 	bl	8007aa4 <vPortExitCritical>

	return xAlreadyYielded;
 8006d7a:	68bb      	ldr	r3, [r7, #8]
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3710      	adds	r7, #16
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	20000fe8 	.word	0x20000fe8
 8006d88:	20000fc0 	.word	0x20000fc0
 8006d8c:	20000f80 	.word	0x20000f80
 8006d90:	20000fc8 	.word	0x20000fc8
 8006d94:	20000ec4 	.word	0x20000ec4
 8006d98:	20000ec0 	.word	0x20000ec0
 8006d9c:	20000fd4 	.word	0x20000fd4
 8006da0:	20000fd0 	.word	0x20000fd0
 8006da4:	e000ed04 	.word	0xe000ed04

08006da8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b086      	sub	sp, #24
 8006dac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006dae:	2300      	movs	r3, #0
 8006db0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006db2:	4b4e      	ldr	r3, [pc, #312]	; (8006eec <xTaskIncrementTick+0x144>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f040 808e 	bne.w	8006ed8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006dbc:	4b4c      	ldr	r3, [pc, #304]	; (8006ef0 <xTaskIncrementTick+0x148>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006dc4:	4a4a      	ldr	r2, [pc, #296]	; (8006ef0 <xTaskIncrementTick+0x148>)
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d120      	bne.n	8006e12 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006dd0:	4b48      	ldr	r3, [pc, #288]	; (8006ef4 <xTaskIncrementTick+0x14c>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d00a      	beq.n	8006df0 <xTaskIncrementTick+0x48>
	__asm volatile
 8006dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dde:	f383 8811 	msr	BASEPRI, r3
 8006de2:	f3bf 8f6f 	isb	sy
 8006de6:	f3bf 8f4f 	dsb	sy
 8006dea:	603b      	str	r3, [r7, #0]
}
 8006dec:	bf00      	nop
 8006dee:	e7fe      	b.n	8006dee <xTaskIncrementTick+0x46>
 8006df0:	4b40      	ldr	r3, [pc, #256]	; (8006ef4 <xTaskIncrementTick+0x14c>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	60fb      	str	r3, [r7, #12]
 8006df6:	4b40      	ldr	r3, [pc, #256]	; (8006ef8 <xTaskIncrementTick+0x150>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a3e      	ldr	r2, [pc, #248]	; (8006ef4 <xTaskIncrementTick+0x14c>)
 8006dfc:	6013      	str	r3, [r2, #0]
 8006dfe:	4a3e      	ldr	r2, [pc, #248]	; (8006ef8 <xTaskIncrementTick+0x150>)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	6013      	str	r3, [r2, #0]
 8006e04:	4b3d      	ldr	r3, [pc, #244]	; (8006efc <xTaskIncrementTick+0x154>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	3301      	adds	r3, #1
 8006e0a:	4a3c      	ldr	r2, [pc, #240]	; (8006efc <xTaskIncrementTick+0x154>)
 8006e0c:	6013      	str	r3, [r2, #0]
 8006e0e:	f000 faa9 	bl	8007364 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006e12:	4b3b      	ldr	r3, [pc, #236]	; (8006f00 <xTaskIncrementTick+0x158>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	693a      	ldr	r2, [r7, #16]
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d348      	bcc.n	8006eae <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e1c:	4b35      	ldr	r3, [pc, #212]	; (8006ef4 <xTaskIncrementTick+0x14c>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d104      	bne.n	8006e30 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e26:	4b36      	ldr	r3, [pc, #216]	; (8006f00 <xTaskIncrementTick+0x158>)
 8006e28:	f04f 32ff 	mov.w	r2, #4294967295
 8006e2c:	601a      	str	r2, [r3, #0]
					break;
 8006e2e:	e03e      	b.n	8006eae <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e30:	4b30      	ldr	r3, [pc, #192]	; (8006ef4 <xTaskIncrementTick+0x14c>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	68db      	ldr	r3, [r3, #12]
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006e40:	693a      	ldr	r2, [r7, #16]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d203      	bcs.n	8006e50 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006e48:	4a2d      	ldr	r2, [pc, #180]	; (8006f00 <xTaskIncrementTick+0x158>)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006e4e:	e02e      	b.n	8006eae <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	3304      	adds	r3, #4
 8006e54:	4618      	mov	r0, r3
 8006e56:	f7fe fe35 	bl	8005ac4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d004      	beq.n	8006e6c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	3318      	adds	r3, #24
 8006e66:	4618      	mov	r0, r3
 8006e68:	f7fe fe2c 	bl	8005ac4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e70:	2201      	movs	r2, #1
 8006e72:	409a      	lsls	r2, r3
 8006e74:	4b23      	ldr	r3, [pc, #140]	; (8006f04 <xTaskIncrementTick+0x15c>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	4a22      	ldr	r2, [pc, #136]	; (8006f04 <xTaskIncrementTick+0x15c>)
 8006e7c:	6013      	str	r3, [r2, #0]
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e82:	4613      	mov	r3, r2
 8006e84:	009b      	lsls	r3, r3, #2
 8006e86:	4413      	add	r3, r2
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	4a1f      	ldr	r2, [pc, #124]	; (8006f08 <xTaskIncrementTick+0x160>)
 8006e8c:	441a      	add	r2, r3
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	3304      	adds	r3, #4
 8006e92:	4619      	mov	r1, r3
 8006e94:	4610      	mov	r0, r2
 8006e96:	f7fe fdb8 	bl	8005a0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e9e:	4b1b      	ldr	r3, [pc, #108]	; (8006f0c <xTaskIncrementTick+0x164>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea4:	429a      	cmp	r2, r3
 8006ea6:	d3b9      	bcc.n	8006e1c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006eac:	e7b6      	b.n	8006e1c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006eae:	4b17      	ldr	r3, [pc, #92]	; (8006f0c <xTaskIncrementTick+0x164>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eb4:	4914      	ldr	r1, [pc, #80]	; (8006f08 <xTaskIncrementTick+0x160>)
 8006eb6:	4613      	mov	r3, r2
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	4413      	add	r3, r2
 8006ebc:	009b      	lsls	r3, r3, #2
 8006ebe:	440b      	add	r3, r1
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d901      	bls.n	8006eca <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006eca:	4b11      	ldr	r3, [pc, #68]	; (8006f10 <xTaskIncrementTick+0x168>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d007      	beq.n	8006ee2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	617b      	str	r3, [r7, #20]
 8006ed6:	e004      	b.n	8006ee2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006ed8:	4b0e      	ldr	r3, [pc, #56]	; (8006f14 <xTaskIncrementTick+0x16c>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	3301      	adds	r3, #1
 8006ede:	4a0d      	ldr	r2, [pc, #52]	; (8006f14 <xTaskIncrementTick+0x16c>)
 8006ee0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006ee2:	697b      	ldr	r3, [r7, #20]
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3718      	adds	r7, #24
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	20000fe8 	.word	0x20000fe8
 8006ef0:	20000fc4 	.word	0x20000fc4
 8006ef4:	20000f78 	.word	0x20000f78
 8006ef8:	20000f7c 	.word	0x20000f7c
 8006efc:	20000fd8 	.word	0x20000fd8
 8006f00:	20000fe0 	.word	0x20000fe0
 8006f04:	20000fc8 	.word	0x20000fc8
 8006f08:	20000ec4 	.word	0x20000ec4
 8006f0c:	20000ec0 	.word	0x20000ec0
 8006f10:	20000fd4 	.word	0x20000fd4
 8006f14:	20000fd0 	.word	0x20000fd0

08006f18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b087      	sub	sp, #28
 8006f1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006f1e:	4b29      	ldr	r3, [pc, #164]	; (8006fc4 <vTaskSwitchContext+0xac>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d003      	beq.n	8006f2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006f26:	4b28      	ldr	r3, [pc, #160]	; (8006fc8 <vTaskSwitchContext+0xb0>)
 8006f28:	2201      	movs	r2, #1
 8006f2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006f2c:	e044      	b.n	8006fb8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8006f2e:	4b26      	ldr	r3, [pc, #152]	; (8006fc8 <vTaskSwitchContext+0xb0>)
 8006f30:	2200      	movs	r2, #0
 8006f32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f34:	4b25      	ldr	r3, [pc, #148]	; (8006fcc <vTaskSwitchContext+0xb4>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	fab3 f383 	clz	r3, r3
 8006f40:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006f42:	7afb      	ldrb	r3, [r7, #11]
 8006f44:	f1c3 031f 	rsb	r3, r3, #31
 8006f48:	617b      	str	r3, [r7, #20]
 8006f4a:	4921      	ldr	r1, [pc, #132]	; (8006fd0 <vTaskSwitchContext+0xb8>)
 8006f4c:	697a      	ldr	r2, [r7, #20]
 8006f4e:	4613      	mov	r3, r2
 8006f50:	009b      	lsls	r3, r3, #2
 8006f52:	4413      	add	r3, r2
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	440b      	add	r3, r1
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d10a      	bne.n	8006f74 <vTaskSwitchContext+0x5c>
	__asm volatile
 8006f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f62:	f383 8811 	msr	BASEPRI, r3
 8006f66:	f3bf 8f6f 	isb	sy
 8006f6a:	f3bf 8f4f 	dsb	sy
 8006f6e:	607b      	str	r3, [r7, #4]
}
 8006f70:	bf00      	nop
 8006f72:	e7fe      	b.n	8006f72 <vTaskSwitchContext+0x5a>
 8006f74:	697a      	ldr	r2, [r7, #20]
 8006f76:	4613      	mov	r3, r2
 8006f78:	009b      	lsls	r3, r3, #2
 8006f7a:	4413      	add	r3, r2
 8006f7c:	009b      	lsls	r3, r3, #2
 8006f7e:	4a14      	ldr	r2, [pc, #80]	; (8006fd0 <vTaskSwitchContext+0xb8>)
 8006f80:	4413      	add	r3, r2
 8006f82:	613b      	str	r3, [r7, #16]
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	685b      	ldr	r3, [r3, #4]
 8006f88:	685a      	ldr	r2, [r3, #4]
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	605a      	str	r2, [r3, #4]
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	685a      	ldr	r2, [r3, #4]
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	3308      	adds	r3, #8
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d104      	bne.n	8006fa4 <vTaskSwitchContext+0x8c>
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	685a      	ldr	r2, [r3, #4]
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	605a      	str	r2, [r3, #4]
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	4a0a      	ldr	r2, [pc, #40]	; (8006fd4 <vTaskSwitchContext+0xbc>)
 8006fac:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006fae:	4b09      	ldr	r3, [pc, #36]	; (8006fd4 <vTaskSwitchContext+0xbc>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	334c      	adds	r3, #76	; 0x4c
 8006fb4:	4a08      	ldr	r2, [pc, #32]	; (8006fd8 <vTaskSwitchContext+0xc0>)
 8006fb6:	6013      	str	r3, [r2, #0]
}
 8006fb8:	bf00      	nop
 8006fba:	371c      	adds	r7, #28
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr
 8006fc4:	20000fe8 	.word	0x20000fe8
 8006fc8:	20000fd4 	.word	0x20000fd4
 8006fcc:	20000fc8 	.word	0x20000fc8
 8006fd0:	20000ec4 	.word	0x20000ec4
 8006fd4:	20000ec0 	.word	0x20000ec0
 8006fd8:	20000010 	.word	0x20000010

08006fdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b084      	sub	sp, #16
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d10a      	bne.n	8007002 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ff0:	f383 8811 	msr	BASEPRI, r3
 8006ff4:	f3bf 8f6f 	isb	sy
 8006ff8:	f3bf 8f4f 	dsb	sy
 8006ffc:	60fb      	str	r3, [r7, #12]
}
 8006ffe:	bf00      	nop
 8007000:	e7fe      	b.n	8007000 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007002:	4b07      	ldr	r3, [pc, #28]	; (8007020 <vTaskPlaceOnEventList+0x44>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	3318      	adds	r3, #24
 8007008:	4619      	mov	r1, r3
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f7fe fd21 	bl	8005a52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007010:	2101      	movs	r1, #1
 8007012:	6838      	ldr	r0, [r7, #0]
 8007014:	f000 fb82 	bl	800771c <prvAddCurrentTaskToDelayedList>
}
 8007018:	bf00      	nop
 800701a:	3710      	adds	r7, #16
 800701c:	46bd      	mov	sp, r7
 800701e:	bd80      	pop	{r7, pc}
 8007020:	20000ec0 	.word	0x20000ec0

08007024 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b086      	sub	sp, #24
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d10a      	bne.n	8007050 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800703a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800703e:	f383 8811 	msr	BASEPRI, r3
 8007042:	f3bf 8f6f 	isb	sy
 8007046:	f3bf 8f4f 	dsb	sy
 800704a:	60fb      	str	r3, [r7, #12]
}
 800704c:	bf00      	nop
 800704e:	e7fe      	b.n	800704e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	3318      	adds	r3, #24
 8007054:	4618      	mov	r0, r3
 8007056:	f7fe fd35 	bl	8005ac4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800705a:	4b1d      	ldr	r3, [pc, #116]	; (80070d0 <xTaskRemoveFromEventList+0xac>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d11c      	bne.n	800709c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	3304      	adds	r3, #4
 8007066:	4618      	mov	r0, r3
 8007068:	f7fe fd2c 	bl	8005ac4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007070:	2201      	movs	r2, #1
 8007072:	409a      	lsls	r2, r3
 8007074:	4b17      	ldr	r3, [pc, #92]	; (80070d4 <xTaskRemoveFromEventList+0xb0>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4313      	orrs	r3, r2
 800707a:	4a16      	ldr	r2, [pc, #88]	; (80070d4 <xTaskRemoveFromEventList+0xb0>)
 800707c:	6013      	str	r3, [r2, #0]
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007082:	4613      	mov	r3, r2
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	4413      	add	r3, r2
 8007088:	009b      	lsls	r3, r3, #2
 800708a:	4a13      	ldr	r2, [pc, #76]	; (80070d8 <xTaskRemoveFromEventList+0xb4>)
 800708c:	441a      	add	r2, r3
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	3304      	adds	r3, #4
 8007092:	4619      	mov	r1, r3
 8007094:	4610      	mov	r0, r2
 8007096:	f7fe fcb8 	bl	8005a0a <vListInsertEnd>
 800709a:	e005      	b.n	80070a8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	3318      	adds	r3, #24
 80070a0:	4619      	mov	r1, r3
 80070a2:	480e      	ldr	r0, [pc, #56]	; (80070dc <xTaskRemoveFromEventList+0xb8>)
 80070a4:	f7fe fcb1 	bl	8005a0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80070a8:	693b      	ldr	r3, [r7, #16]
 80070aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070ac:	4b0c      	ldr	r3, [pc, #48]	; (80070e0 <xTaskRemoveFromEventList+0xbc>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d905      	bls.n	80070c2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80070b6:	2301      	movs	r3, #1
 80070b8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80070ba:	4b0a      	ldr	r3, [pc, #40]	; (80070e4 <xTaskRemoveFromEventList+0xc0>)
 80070bc:	2201      	movs	r2, #1
 80070be:	601a      	str	r2, [r3, #0]
 80070c0:	e001      	b.n	80070c6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80070c2:	2300      	movs	r3, #0
 80070c4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80070c6:	697b      	ldr	r3, [r7, #20]
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3718      	adds	r7, #24
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}
 80070d0:	20000fe8 	.word	0x20000fe8
 80070d4:	20000fc8 	.word	0x20000fc8
 80070d8:	20000ec4 	.word	0x20000ec4
 80070dc:	20000f80 	.word	0x20000f80
 80070e0:	20000ec0 	.word	0x20000ec0
 80070e4:	20000fd4 	.word	0x20000fd4

080070e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80070f0:	4b06      	ldr	r3, [pc, #24]	; (800710c <vTaskInternalSetTimeOutState+0x24>)
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80070f8:	4b05      	ldr	r3, [pc, #20]	; (8007110 <vTaskInternalSetTimeOutState+0x28>)
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	605a      	str	r2, [r3, #4]
}
 8007100:	bf00      	nop
 8007102:	370c      	adds	r7, #12
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr
 800710c:	20000fd8 	.word	0x20000fd8
 8007110:	20000fc4 	.word	0x20000fc4

08007114 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b088      	sub	sp, #32
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d10a      	bne.n	800713a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007128:	f383 8811 	msr	BASEPRI, r3
 800712c:	f3bf 8f6f 	isb	sy
 8007130:	f3bf 8f4f 	dsb	sy
 8007134:	613b      	str	r3, [r7, #16]
}
 8007136:	bf00      	nop
 8007138:	e7fe      	b.n	8007138 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d10a      	bne.n	8007156 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007144:	f383 8811 	msr	BASEPRI, r3
 8007148:	f3bf 8f6f 	isb	sy
 800714c:	f3bf 8f4f 	dsb	sy
 8007150:	60fb      	str	r3, [r7, #12]
}
 8007152:	bf00      	nop
 8007154:	e7fe      	b.n	8007154 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007156:	f000 fc75 	bl	8007a44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800715a:	4b1d      	ldr	r3, [pc, #116]	; (80071d0 <xTaskCheckForTimeOut+0xbc>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	69ba      	ldr	r2, [r7, #24]
 8007166:	1ad3      	subs	r3, r2, r3
 8007168:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007172:	d102      	bne.n	800717a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007174:	2300      	movs	r3, #0
 8007176:	61fb      	str	r3, [r7, #28]
 8007178:	e023      	b.n	80071c2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	4b15      	ldr	r3, [pc, #84]	; (80071d4 <xTaskCheckForTimeOut+0xc0>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	429a      	cmp	r2, r3
 8007184:	d007      	beq.n	8007196 <xTaskCheckForTimeOut+0x82>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	69ba      	ldr	r2, [r7, #24]
 800718c:	429a      	cmp	r2, r3
 800718e:	d302      	bcc.n	8007196 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007190:	2301      	movs	r3, #1
 8007192:	61fb      	str	r3, [r7, #28]
 8007194:	e015      	b.n	80071c2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	697a      	ldr	r2, [r7, #20]
 800719c:	429a      	cmp	r2, r3
 800719e:	d20b      	bcs.n	80071b8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	1ad2      	subs	r2, r2, r3
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f7ff ff9b 	bl	80070e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80071b2:	2300      	movs	r3, #0
 80071b4:	61fb      	str	r3, [r7, #28]
 80071b6:	e004      	b.n	80071c2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	2200      	movs	r2, #0
 80071bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80071be:	2301      	movs	r3, #1
 80071c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80071c2:	f000 fc6f 	bl	8007aa4 <vPortExitCritical>

	return xReturn;
 80071c6:	69fb      	ldr	r3, [r7, #28]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3720      	adds	r7, #32
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}
 80071d0:	20000fc4 	.word	0x20000fc4
 80071d4:	20000fd8 	.word	0x20000fd8

080071d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80071d8:	b480      	push	{r7}
 80071da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80071dc:	4b03      	ldr	r3, [pc, #12]	; (80071ec <vTaskMissedYield+0x14>)
 80071de:	2201      	movs	r2, #1
 80071e0:	601a      	str	r2, [r3, #0]
}
 80071e2:	bf00      	nop
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr
 80071ec:	20000fd4 	.word	0x20000fd4

080071f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b082      	sub	sp, #8
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80071f8:	f000 f852 	bl	80072a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80071fc:	4b06      	ldr	r3, [pc, #24]	; (8007218 <prvIdleTask+0x28>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2b01      	cmp	r3, #1
 8007202:	d9f9      	bls.n	80071f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007204:	4b05      	ldr	r3, [pc, #20]	; (800721c <prvIdleTask+0x2c>)
 8007206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800720a:	601a      	str	r2, [r3, #0]
 800720c:	f3bf 8f4f 	dsb	sy
 8007210:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007214:	e7f0      	b.n	80071f8 <prvIdleTask+0x8>
 8007216:	bf00      	nop
 8007218:	20000ec4 	.word	0x20000ec4
 800721c:	e000ed04 	.word	0xe000ed04

08007220 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b082      	sub	sp, #8
 8007224:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007226:	2300      	movs	r3, #0
 8007228:	607b      	str	r3, [r7, #4]
 800722a:	e00c      	b.n	8007246 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	4613      	mov	r3, r2
 8007230:	009b      	lsls	r3, r3, #2
 8007232:	4413      	add	r3, r2
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	4a12      	ldr	r2, [pc, #72]	; (8007280 <prvInitialiseTaskLists+0x60>)
 8007238:	4413      	add	r3, r2
 800723a:	4618      	mov	r0, r3
 800723c:	f7fe fbb8 	bl	80059b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	3301      	adds	r3, #1
 8007244:	607b      	str	r3, [r7, #4]
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2b06      	cmp	r3, #6
 800724a:	d9ef      	bls.n	800722c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800724c:	480d      	ldr	r0, [pc, #52]	; (8007284 <prvInitialiseTaskLists+0x64>)
 800724e:	f7fe fbaf 	bl	80059b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007252:	480d      	ldr	r0, [pc, #52]	; (8007288 <prvInitialiseTaskLists+0x68>)
 8007254:	f7fe fbac 	bl	80059b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007258:	480c      	ldr	r0, [pc, #48]	; (800728c <prvInitialiseTaskLists+0x6c>)
 800725a:	f7fe fba9 	bl	80059b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800725e:	480c      	ldr	r0, [pc, #48]	; (8007290 <prvInitialiseTaskLists+0x70>)
 8007260:	f7fe fba6 	bl	80059b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007264:	480b      	ldr	r0, [pc, #44]	; (8007294 <prvInitialiseTaskLists+0x74>)
 8007266:	f7fe fba3 	bl	80059b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800726a:	4b0b      	ldr	r3, [pc, #44]	; (8007298 <prvInitialiseTaskLists+0x78>)
 800726c:	4a05      	ldr	r2, [pc, #20]	; (8007284 <prvInitialiseTaskLists+0x64>)
 800726e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007270:	4b0a      	ldr	r3, [pc, #40]	; (800729c <prvInitialiseTaskLists+0x7c>)
 8007272:	4a05      	ldr	r2, [pc, #20]	; (8007288 <prvInitialiseTaskLists+0x68>)
 8007274:	601a      	str	r2, [r3, #0]
}
 8007276:	bf00      	nop
 8007278:	3708      	adds	r7, #8
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}
 800727e:	bf00      	nop
 8007280:	20000ec4 	.word	0x20000ec4
 8007284:	20000f50 	.word	0x20000f50
 8007288:	20000f64 	.word	0x20000f64
 800728c:	20000f80 	.word	0x20000f80
 8007290:	20000f94 	.word	0x20000f94
 8007294:	20000fac 	.word	0x20000fac
 8007298:	20000f78 	.word	0x20000f78
 800729c:	20000f7c 	.word	0x20000f7c

080072a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b082      	sub	sp, #8
 80072a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072a6:	e019      	b.n	80072dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80072a8:	f000 fbcc 	bl	8007a44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072ac:	4b10      	ldr	r3, [pc, #64]	; (80072f0 <prvCheckTasksWaitingTermination+0x50>)
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	3304      	adds	r3, #4
 80072b8:	4618      	mov	r0, r3
 80072ba:	f7fe fc03 	bl	8005ac4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80072be:	4b0d      	ldr	r3, [pc, #52]	; (80072f4 <prvCheckTasksWaitingTermination+0x54>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	3b01      	subs	r3, #1
 80072c4:	4a0b      	ldr	r2, [pc, #44]	; (80072f4 <prvCheckTasksWaitingTermination+0x54>)
 80072c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80072c8:	4b0b      	ldr	r3, [pc, #44]	; (80072f8 <prvCheckTasksWaitingTermination+0x58>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	3b01      	subs	r3, #1
 80072ce:	4a0a      	ldr	r2, [pc, #40]	; (80072f8 <prvCheckTasksWaitingTermination+0x58>)
 80072d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80072d2:	f000 fbe7 	bl	8007aa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f810 	bl	80072fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80072dc:	4b06      	ldr	r3, [pc, #24]	; (80072f8 <prvCheckTasksWaitingTermination+0x58>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d1e1      	bne.n	80072a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80072e4:	bf00      	nop
 80072e6:	bf00      	nop
 80072e8:	3708      	adds	r7, #8
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	20000f94 	.word	0x20000f94
 80072f4:	20000fc0 	.word	0x20000fc0
 80072f8:	20000fa8 	.word	0x20000fa8

080072fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b084      	sub	sp, #16
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	334c      	adds	r3, #76	; 0x4c
 8007308:	4618      	mov	r0, r3
 800730a:	f001 fd59 	bl	8008dc0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007314:	2b00      	cmp	r3, #0
 8007316:	d108      	bne.n	800732a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800731c:	4618      	mov	r0, r3
 800731e:	f000 fd7f 	bl	8007e20 <vPortFree>
				vPortFree( pxTCB );
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 fd7c 	bl	8007e20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007328:	e018      	b.n	800735c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007330:	2b01      	cmp	r3, #1
 8007332:	d103      	bne.n	800733c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 fd73 	bl	8007e20 <vPortFree>
	}
 800733a:	e00f      	b.n	800735c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007342:	2b02      	cmp	r3, #2
 8007344:	d00a      	beq.n	800735c <prvDeleteTCB+0x60>
	__asm volatile
 8007346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800734a:	f383 8811 	msr	BASEPRI, r3
 800734e:	f3bf 8f6f 	isb	sy
 8007352:	f3bf 8f4f 	dsb	sy
 8007356:	60fb      	str	r3, [r7, #12]
}
 8007358:	bf00      	nop
 800735a:	e7fe      	b.n	800735a <prvDeleteTCB+0x5e>
	}
 800735c:	bf00      	nop
 800735e:	3710      	adds	r7, #16
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}

08007364 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800736a:	4b0c      	ldr	r3, [pc, #48]	; (800739c <prvResetNextTaskUnblockTime+0x38>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d104      	bne.n	800737e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007374:	4b0a      	ldr	r3, [pc, #40]	; (80073a0 <prvResetNextTaskUnblockTime+0x3c>)
 8007376:	f04f 32ff 	mov.w	r2, #4294967295
 800737a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800737c:	e008      	b.n	8007390 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800737e:	4b07      	ldr	r3, [pc, #28]	; (800739c <prvResetNextTaskUnblockTime+0x38>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	4a04      	ldr	r2, [pc, #16]	; (80073a0 <prvResetNextTaskUnblockTime+0x3c>)
 800738e:	6013      	str	r3, [r2, #0]
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr
 800739c:	20000f78 	.word	0x20000f78
 80073a0:	20000fe0 	.word	0x20000fe0

080073a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80073aa:	4b0b      	ldr	r3, [pc, #44]	; (80073d8 <xTaskGetSchedulerState+0x34>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d102      	bne.n	80073b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80073b2:	2301      	movs	r3, #1
 80073b4:	607b      	str	r3, [r7, #4]
 80073b6:	e008      	b.n	80073ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073b8:	4b08      	ldr	r3, [pc, #32]	; (80073dc <xTaskGetSchedulerState+0x38>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d102      	bne.n	80073c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80073c0:	2302      	movs	r3, #2
 80073c2:	607b      	str	r3, [r7, #4]
 80073c4:	e001      	b.n	80073ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80073c6:	2300      	movs	r3, #0
 80073c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80073ca:	687b      	ldr	r3, [r7, #4]
	}
 80073cc:	4618      	mov	r0, r3
 80073ce:	370c      	adds	r7, #12
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr
 80073d8:	20000fcc 	.word	0x20000fcc
 80073dc:	20000fe8 	.word	0x20000fe8

080073e0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80073ec:	2300      	movs	r3, #0
 80073ee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d05e      	beq.n	80074b4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073fa:	4b31      	ldr	r3, [pc, #196]	; (80074c0 <xTaskPriorityInherit+0xe0>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007400:	429a      	cmp	r2, r3
 8007402:	d24e      	bcs.n	80074a2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	699b      	ldr	r3, [r3, #24]
 8007408:	2b00      	cmp	r3, #0
 800740a:	db06      	blt.n	800741a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800740c:	4b2c      	ldr	r3, [pc, #176]	; (80074c0 <xTaskPriorityInherit+0xe0>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007412:	f1c3 0207 	rsb	r2, r3, #7
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800741a:	68bb      	ldr	r3, [r7, #8]
 800741c:	6959      	ldr	r1, [r3, #20]
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007422:	4613      	mov	r3, r2
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	4413      	add	r3, r2
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	4a26      	ldr	r2, [pc, #152]	; (80074c4 <xTaskPriorityInherit+0xe4>)
 800742c:	4413      	add	r3, r2
 800742e:	4299      	cmp	r1, r3
 8007430:	d12f      	bne.n	8007492 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	3304      	adds	r3, #4
 8007436:	4618      	mov	r0, r3
 8007438:	f7fe fb44 	bl	8005ac4 <uxListRemove>
 800743c:	4603      	mov	r3, r0
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10a      	bne.n	8007458 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007446:	2201      	movs	r2, #1
 8007448:	fa02 f303 	lsl.w	r3, r2, r3
 800744c:	43da      	mvns	r2, r3
 800744e:	4b1e      	ldr	r3, [pc, #120]	; (80074c8 <xTaskPriorityInherit+0xe8>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4013      	ands	r3, r2
 8007454:	4a1c      	ldr	r2, [pc, #112]	; (80074c8 <xTaskPriorityInherit+0xe8>)
 8007456:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007458:	4b19      	ldr	r3, [pc, #100]	; (80074c0 <xTaskPriorityInherit+0xe0>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007466:	2201      	movs	r2, #1
 8007468:	409a      	lsls	r2, r3
 800746a:	4b17      	ldr	r3, [pc, #92]	; (80074c8 <xTaskPriorityInherit+0xe8>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4313      	orrs	r3, r2
 8007470:	4a15      	ldr	r2, [pc, #84]	; (80074c8 <xTaskPriorityInherit+0xe8>)
 8007472:	6013      	str	r3, [r2, #0]
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007478:	4613      	mov	r3, r2
 800747a:	009b      	lsls	r3, r3, #2
 800747c:	4413      	add	r3, r2
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	4a10      	ldr	r2, [pc, #64]	; (80074c4 <xTaskPriorityInherit+0xe4>)
 8007482:	441a      	add	r2, r3
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	3304      	adds	r3, #4
 8007488:	4619      	mov	r1, r3
 800748a:	4610      	mov	r0, r2
 800748c:	f7fe fabd 	bl	8005a0a <vListInsertEnd>
 8007490:	e004      	b.n	800749c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007492:	4b0b      	ldr	r3, [pc, #44]	; (80074c0 <xTaskPriorityInherit+0xe0>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800749c:	2301      	movs	r3, #1
 800749e:	60fb      	str	r3, [r7, #12]
 80074a0:	e008      	b.n	80074b4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074a6:	4b06      	ldr	r3, [pc, #24]	; (80074c0 <xTaskPriorityInherit+0xe0>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ac:	429a      	cmp	r2, r3
 80074ae:	d201      	bcs.n	80074b4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80074b0:	2301      	movs	r3, #1
 80074b2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80074b4:	68fb      	ldr	r3, [r7, #12]
	}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3710      	adds	r7, #16
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	20000ec0 	.word	0x20000ec0
 80074c4:	20000ec4 	.word	0x20000ec4
 80074c8:	20000fc8 	.word	0x20000fc8

080074cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b086      	sub	sp, #24
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80074d8:	2300      	movs	r3, #0
 80074da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d06e      	beq.n	80075c0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80074e2:	4b3a      	ldr	r3, [pc, #232]	; (80075cc <xTaskPriorityDisinherit+0x100>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	693a      	ldr	r2, [r7, #16]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d00a      	beq.n	8007502 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80074ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f0:	f383 8811 	msr	BASEPRI, r3
 80074f4:	f3bf 8f6f 	isb	sy
 80074f8:	f3bf 8f4f 	dsb	sy
 80074fc:	60fb      	str	r3, [r7, #12]
}
 80074fe:	bf00      	nop
 8007500:	e7fe      	b.n	8007500 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007502:	693b      	ldr	r3, [r7, #16]
 8007504:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007506:	2b00      	cmp	r3, #0
 8007508:	d10a      	bne.n	8007520 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800750a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800750e:	f383 8811 	msr	BASEPRI, r3
 8007512:	f3bf 8f6f 	isb	sy
 8007516:	f3bf 8f4f 	dsb	sy
 800751a:	60bb      	str	r3, [r7, #8]
}
 800751c:	bf00      	nop
 800751e:	e7fe      	b.n	800751e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007524:	1e5a      	subs	r2, r3, #1
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007532:	429a      	cmp	r2, r3
 8007534:	d044      	beq.n	80075c0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800753a:	2b00      	cmp	r3, #0
 800753c:	d140      	bne.n	80075c0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	3304      	adds	r3, #4
 8007542:	4618      	mov	r0, r3
 8007544:	f7fe fabe 	bl	8005ac4 <uxListRemove>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d115      	bne.n	800757a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800754e:	693b      	ldr	r3, [r7, #16]
 8007550:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007552:	491f      	ldr	r1, [pc, #124]	; (80075d0 <xTaskPriorityDisinherit+0x104>)
 8007554:	4613      	mov	r3, r2
 8007556:	009b      	lsls	r3, r3, #2
 8007558:	4413      	add	r3, r2
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	440b      	add	r3, r1
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d10a      	bne.n	800757a <xTaskPriorityDisinherit+0xae>
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007568:	2201      	movs	r2, #1
 800756a:	fa02 f303 	lsl.w	r3, r2, r3
 800756e:	43da      	mvns	r2, r3
 8007570:	4b18      	ldr	r3, [pc, #96]	; (80075d4 <xTaskPriorityDisinherit+0x108>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4013      	ands	r3, r2
 8007576:	4a17      	ldr	r2, [pc, #92]	; (80075d4 <xTaskPriorityDisinherit+0x108>)
 8007578:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007586:	f1c3 0207 	rsb	r2, r3, #7
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007592:	2201      	movs	r2, #1
 8007594:	409a      	lsls	r2, r3
 8007596:	4b0f      	ldr	r3, [pc, #60]	; (80075d4 <xTaskPriorityDisinherit+0x108>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4313      	orrs	r3, r2
 800759c:	4a0d      	ldr	r2, [pc, #52]	; (80075d4 <xTaskPriorityDisinherit+0x108>)
 800759e:	6013      	str	r3, [r2, #0]
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075a4:	4613      	mov	r3, r2
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	4413      	add	r3, r2
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	4a08      	ldr	r2, [pc, #32]	; (80075d0 <xTaskPriorityDisinherit+0x104>)
 80075ae:	441a      	add	r2, r3
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	3304      	adds	r3, #4
 80075b4:	4619      	mov	r1, r3
 80075b6:	4610      	mov	r0, r2
 80075b8:	f7fe fa27 	bl	8005a0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80075bc:	2301      	movs	r3, #1
 80075be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80075c0:	697b      	ldr	r3, [r7, #20]
	}
 80075c2:	4618      	mov	r0, r3
 80075c4:	3718      	adds	r7, #24
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	20000ec0 	.word	0x20000ec0
 80075d0:	20000ec4 	.word	0x20000ec4
 80075d4:	20000fc8 	.word	0x20000fc8

080075d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b088      	sub	sp, #32
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80075e6:	2301      	movs	r3, #1
 80075e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d077      	beq.n	80076e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d10a      	bne.n	800760e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80075f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075fc:	f383 8811 	msr	BASEPRI, r3
 8007600:	f3bf 8f6f 	isb	sy
 8007604:	f3bf 8f4f 	dsb	sy
 8007608:	60fb      	str	r3, [r7, #12]
}
 800760a:	bf00      	nop
 800760c:	e7fe      	b.n	800760c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	429a      	cmp	r2, r3
 8007616:	d902      	bls.n	800761e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	61fb      	str	r3, [r7, #28]
 800761c:	e002      	b.n	8007624 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800761e:	69bb      	ldr	r3, [r7, #24]
 8007620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007622:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007624:	69bb      	ldr	r3, [r7, #24]
 8007626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007628:	69fa      	ldr	r2, [r7, #28]
 800762a:	429a      	cmp	r2, r3
 800762c:	d058      	beq.n	80076e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800762e:	69bb      	ldr	r3, [r7, #24]
 8007630:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007632:	697a      	ldr	r2, [r7, #20]
 8007634:	429a      	cmp	r2, r3
 8007636:	d153      	bne.n	80076e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007638:	4b2b      	ldr	r3, [pc, #172]	; (80076e8 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	69ba      	ldr	r2, [r7, #24]
 800763e:	429a      	cmp	r2, r3
 8007640:	d10a      	bne.n	8007658 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007646:	f383 8811 	msr	BASEPRI, r3
 800764a:	f3bf 8f6f 	isb	sy
 800764e:	f3bf 8f4f 	dsb	sy
 8007652:	60bb      	str	r3, [r7, #8]
}
 8007654:	bf00      	nop
 8007656:	e7fe      	b.n	8007656 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007658:	69bb      	ldr	r3, [r7, #24]
 800765a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800765c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800765e:	69bb      	ldr	r3, [r7, #24]
 8007660:	69fa      	ldr	r2, [r7, #28]
 8007662:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	699b      	ldr	r3, [r3, #24]
 8007668:	2b00      	cmp	r3, #0
 800766a:	db04      	blt.n	8007676 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800766c:	69fb      	ldr	r3, [r7, #28]
 800766e:	f1c3 0207 	rsb	r2, r3, #7
 8007672:	69bb      	ldr	r3, [r7, #24]
 8007674:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007676:	69bb      	ldr	r3, [r7, #24]
 8007678:	6959      	ldr	r1, [r3, #20]
 800767a:	693a      	ldr	r2, [r7, #16]
 800767c:	4613      	mov	r3, r2
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	4413      	add	r3, r2
 8007682:	009b      	lsls	r3, r3, #2
 8007684:	4a19      	ldr	r2, [pc, #100]	; (80076ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007686:	4413      	add	r3, r2
 8007688:	4299      	cmp	r1, r3
 800768a:	d129      	bne.n	80076e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800768c:	69bb      	ldr	r3, [r7, #24]
 800768e:	3304      	adds	r3, #4
 8007690:	4618      	mov	r0, r3
 8007692:	f7fe fa17 	bl	8005ac4 <uxListRemove>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d10a      	bne.n	80076b2 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800769c:	69bb      	ldr	r3, [r7, #24]
 800769e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076a0:	2201      	movs	r2, #1
 80076a2:	fa02 f303 	lsl.w	r3, r2, r3
 80076a6:	43da      	mvns	r2, r3
 80076a8:	4b11      	ldr	r3, [pc, #68]	; (80076f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4013      	ands	r3, r2
 80076ae:	4a10      	ldr	r2, [pc, #64]	; (80076f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80076b0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076b6:	2201      	movs	r2, #1
 80076b8:	409a      	lsls	r2, r3
 80076ba:	4b0d      	ldr	r3, [pc, #52]	; (80076f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4313      	orrs	r3, r2
 80076c0:	4a0b      	ldr	r2, [pc, #44]	; (80076f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80076c2:	6013      	str	r3, [r2, #0]
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076c8:	4613      	mov	r3, r2
 80076ca:	009b      	lsls	r3, r3, #2
 80076cc:	4413      	add	r3, r2
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	4a06      	ldr	r2, [pc, #24]	; (80076ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80076d2:	441a      	add	r2, r3
 80076d4:	69bb      	ldr	r3, [r7, #24]
 80076d6:	3304      	adds	r3, #4
 80076d8:	4619      	mov	r1, r3
 80076da:	4610      	mov	r0, r2
 80076dc:	f7fe f995 	bl	8005a0a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80076e0:	bf00      	nop
 80076e2:	3720      	adds	r7, #32
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}
 80076e8:	20000ec0 	.word	0x20000ec0
 80076ec:	20000ec4 	.word	0x20000ec4
 80076f0:	20000fc8 	.word	0x20000fc8

080076f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80076f4:	b480      	push	{r7}
 80076f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80076f8:	4b07      	ldr	r3, [pc, #28]	; (8007718 <pvTaskIncrementMutexHeldCount+0x24>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d004      	beq.n	800770a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007700:	4b05      	ldr	r3, [pc, #20]	; (8007718 <pvTaskIncrementMutexHeldCount+0x24>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007706:	3201      	adds	r2, #1
 8007708:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800770a:	4b03      	ldr	r3, [pc, #12]	; (8007718 <pvTaskIncrementMutexHeldCount+0x24>)
 800770c:	681b      	ldr	r3, [r3, #0]
	}
 800770e:	4618      	mov	r0, r3
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr
 8007718:	20000ec0 	.word	0x20000ec0

0800771c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b084      	sub	sp, #16
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
 8007724:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007726:	4b29      	ldr	r3, [pc, #164]	; (80077cc <prvAddCurrentTaskToDelayedList+0xb0>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800772c:	4b28      	ldr	r3, [pc, #160]	; (80077d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3304      	adds	r3, #4
 8007732:	4618      	mov	r0, r3
 8007734:	f7fe f9c6 	bl	8005ac4 <uxListRemove>
 8007738:	4603      	mov	r3, r0
 800773a:	2b00      	cmp	r3, #0
 800773c:	d10b      	bne.n	8007756 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800773e:	4b24      	ldr	r3, [pc, #144]	; (80077d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007744:	2201      	movs	r2, #1
 8007746:	fa02 f303 	lsl.w	r3, r2, r3
 800774a:	43da      	mvns	r2, r3
 800774c:	4b21      	ldr	r3, [pc, #132]	; (80077d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4013      	ands	r3, r2
 8007752:	4a20      	ldr	r2, [pc, #128]	; (80077d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007754:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800775c:	d10a      	bne.n	8007774 <prvAddCurrentTaskToDelayedList+0x58>
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d007      	beq.n	8007774 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007764:	4b1a      	ldr	r3, [pc, #104]	; (80077d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	3304      	adds	r3, #4
 800776a:	4619      	mov	r1, r3
 800776c:	481a      	ldr	r0, [pc, #104]	; (80077d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800776e:	f7fe f94c 	bl	8005a0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007772:	e026      	b.n	80077c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007774:	68fa      	ldr	r2, [r7, #12]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	4413      	add	r3, r2
 800777a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800777c:	4b14      	ldr	r3, [pc, #80]	; (80077d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	68ba      	ldr	r2, [r7, #8]
 8007782:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	429a      	cmp	r2, r3
 800778a:	d209      	bcs.n	80077a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800778c:	4b13      	ldr	r3, [pc, #76]	; (80077dc <prvAddCurrentTaskToDelayedList+0xc0>)
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	4b0f      	ldr	r3, [pc, #60]	; (80077d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	3304      	adds	r3, #4
 8007796:	4619      	mov	r1, r3
 8007798:	4610      	mov	r0, r2
 800779a:	f7fe f95a 	bl	8005a52 <vListInsert>
}
 800779e:	e010      	b.n	80077c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80077a0:	4b0f      	ldr	r3, [pc, #60]	; (80077e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80077a2:	681a      	ldr	r2, [r3, #0]
 80077a4:	4b0a      	ldr	r3, [pc, #40]	; (80077d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	3304      	adds	r3, #4
 80077aa:	4619      	mov	r1, r3
 80077ac:	4610      	mov	r0, r2
 80077ae:	f7fe f950 	bl	8005a52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80077b2:	4b0c      	ldr	r3, [pc, #48]	; (80077e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	68ba      	ldr	r2, [r7, #8]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d202      	bcs.n	80077c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80077bc:	4a09      	ldr	r2, [pc, #36]	; (80077e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	6013      	str	r3, [r2, #0]
}
 80077c2:	bf00      	nop
 80077c4:	3710      	adds	r7, #16
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}
 80077ca:	bf00      	nop
 80077cc:	20000fc4 	.word	0x20000fc4
 80077d0:	20000ec0 	.word	0x20000ec0
 80077d4:	20000fc8 	.word	0x20000fc8
 80077d8:	20000fac 	.word	0x20000fac
 80077dc:	20000f7c 	.word	0x20000f7c
 80077e0:	20000f78 	.word	0x20000f78
 80077e4:	20000fe0 	.word	0x20000fe0

080077e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	60f8      	str	r0, [r7, #12]
 80077f0:	60b9      	str	r1, [r7, #8]
 80077f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	3b04      	subs	r3, #4
 80077f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007800:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	3b04      	subs	r3, #4
 8007806:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	f023 0201 	bic.w	r2, r3, #1
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	3b04      	subs	r3, #4
 8007816:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007818:	4a0c      	ldr	r2, [pc, #48]	; (800784c <pxPortInitialiseStack+0x64>)
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	3b14      	subs	r3, #20
 8007822:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007824:	687a      	ldr	r2, [r7, #4]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	3b04      	subs	r3, #4
 800782e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f06f 0202 	mvn.w	r2, #2
 8007836:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	3b20      	subs	r3, #32
 800783c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800783e:	68fb      	ldr	r3, [r7, #12]
}
 8007840:	4618      	mov	r0, r3
 8007842:	3714      	adds	r7, #20
 8007844:	46bd      	mov	sp, r7
 8007846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784a:	4770      	bx	lr
 800784c:	08007851 	.word	0x08007851

08007850 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007850:	b480      	push	{r7}
 8007852:	b085      	sub	sp, #20
 8007854:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007856:	2300      	movs	r3, #0
 8007858:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800785a:	4b12      	ldr	r3, [pc, #72]	; (80078a4 <prvTaskExitError+0x54>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007862:	d00a      	beq.n	800787a <prvTaskExitError+0x2a>
	__asm volatile
 8007864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007868:	f383 8811 	msr	BASEPRI, r3
 800786c:	f3bf 8f6f 	isb	sy
 8007870:	f3bf 8f4f 	dsb	sy
 8007874:	60fb      	str	r3, [r7, #12]
}
 8007876:	bf00      	nop
 8007878:	e7fe      	b.n	8007878 <prvTaskExitError+0x28>
	__asm volatile
 800787a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800787e:	f383 8811 	msr	BASEPRI, r3
 8007882:	f3bf 8f6f 	isb	sy
 8007886:	f3bf 8f4f 	dsb	sy
 800788a:	60bb      	str	r3, [r7, #8]
}
 800788c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800788e:	bf00      	nop
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d0fc      	beq.n	8007890 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007896:	bf00      	nop
 8007898:	bf00      	nop
 800789a:	3714      	adds	r7, #20
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr
 80078a4:	2000000c 	.word	0x2000000c
	...

080078b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80078b0:	4b07      	ldr	r3, [pc, #28]	; (80078d0 <pxCurrentTCBConst2>)
 80078b2:	6819      	ldr	r1, [r3, #0]
 80078b4:	6808      	ldr	r0, [r1, #0]
 80078b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ba:	f380 8809 	msr	PSP, r0
 80078be:	f3bf 8f6f 	isb	sy
 80078c2:	f04f 0000 	mov.w	r0, #0
 80078c6:	f380 8811 	msr	BASEPRI, r0
 80078ca:	4770      	bx	lr
 80078cc:	f3af 8000 	nop.w

080078d0 <pxCurrentTCBConst2>:
 80078d0:	20000ec0 	.word	0x20000ec0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80078d4:	bf00      	nop
 80078d6:	bf00      	nop

080078d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80078d8:	4808      	ldr	r0, [pc, #32]	; (80078fc <prvPortStartFirstTask+0x24>)
 80078da:	6800      	ldr	r0, [r0, #0]
 80078dc:	6800      	ldr	r0, [r0, #0]
 80078de:	f380 8808 	msr	MSP, r0
 80078e2:	f04f 0000 	mov.w	r0, #0
 80078e6:	f380 8814 	msr	CONTROL, r0
 80078ea:	b662      	cpsie	i
 80078ec:	b661      	cpsie	f
 80078ee:	f3bf 8f4f 	dsb	sy
 80078f2:	f3bf 8f6f 	isb	sy
 80078f6:	df00      	svc	0
 80078f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80078fa:	bf00      	nop
 80078fc:	e000ed08 	.word	0xe000ed08

08007900 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b086      	sub	sp, #24
 8007904:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007906:	4b46      	ldr	r3, [pc, #280]	; (8007a20 <xPortStartScheduler+0x120>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4a46      	ldr	r2, [pc, #280]	; (8007a24 <xPortStartScheduler+0x124>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d10a      	bne.n	8007926 <xPortStartScheduler+0x26>
	__asm volatile
 8007910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007914:	f383 8811 	msr	BASEPRI, r3
 8007918:	f3bf 8f6f 	isb	sy
 800791c:	f3bf 8f4f 	dsb	sy
 8007920:	613b      	str	r3, [r7, #16]
}
 8007922:	bf00      	nop
 8007924:	e7fe      	b.n	8007924 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007926:	4b3e      	ldr	r3, [pc, #248]	; (8007a20 <xPortStartScheduler+0x120>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a3f      	ldr	r2, [pc, #252]	; (8007a28 <xPortStartScheduler+0x128>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d10a      	bne.n	8007946 <xPortStartScheduler+0x46>
	__asm volatile
 8007930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007934:	f383 8811 	msr	BASEPRI, r3
 8007938:	f3bf 8f6f 	isb	sy
 800793c:	f3bf 8f4f 	dsb	sy
 8007940:	60fb      	str	r3, [r7, #12]
}
 8007942:	bf00      	nop
 8007944:	e7fe      	b.n	8007944 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007946:	4b39      	ldr	r3, [pc, #228]	; (8007a2c <xPortStartScheduler+0x12c>)
 8007948:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	b2db      	uxtb	r3, r3
 8007950:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	22ff      	movs	r2, #255	; 0xff
 8007956:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	781b      	ldrb	r3, [r3, #0]
 800795c:	b2db      	uxtb	r3, r3
 800795e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007960:	78fb      	ldrb	r3, [r7, #3]
 8007962:	b2db      	uxtb	r3, r3
 8007964:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007968:	b2da      	uxtb	r2, r3
 800796a:	4b31      	ldr	r3, [pc, #196]	; (8007a30 <xPortStartScheduler+0x130>)
 800796c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800796e:	4b31      	ldr	r3, [pc, #196]	; (8007a34 <xPortStartScheduler+0x134>)
 8007970:	2207      	movs	r2, #7
 8007972:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007974:	e009      	b.n	800798a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007976:	4b2f      	ldr	r3, [pc, #188]	; (8007a34 <xPortStartScheduler+0x134>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	3b01      	subs	r3, #1
 800797c:	4a2d      	ldr	r2, [pc, #180]	; (8007a34 <xPortStartScheduler+0x134>)
 800797e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007980:	78fb      	ldrb	r3, [r7, #3]
 8007982:	b2db      	uxtb	r3, r3
 8007984:	005b      	lsls	r3, r3, #1
 8007986:	b2db      	uxtb	r3, r3
 8007988:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800798a:	78fb      	ldrb	r3, [r7, #3]
 800798c:	b2db      	uxtb	r3, r3
 800798e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007992:	2b80      	cmp	r3, #128	; 0x80
 8007994:	d0ef      	beq.n	8007976 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007996:	4b27      	ldr	r3, [pc, #156]	; (8007a34 <xPortStartScheduler+0x134>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f1c3 0307 	rsb	r3, r3, #7
 800799e:	2b04      	cmp	r3, #4
 80079a0:	d00a      	beq.n	80079b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80079a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a6:	f383 8811 	msr	BASEPRI, r3
 80079aa:	f3bf 8f6f 	isb	sy
 80079ae:	f3bf 8f4f 	dsb	sy
 80079b2:	60bb      	str	r3, [r7, #8]
}
 80079b4:	bf00      	nop
 80079b6:	e7fe      	b.n	80079b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80079b8:	4b1e      	ldr	r3, [pc, #120]	; (8007a34 <xPortStartScheduler+0x134>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	021b      	lsls	r3, r3, #8
 80079be:	4a1d      	ldr	r2, [pc, #116]	; (8007a34 <xPortStartScheduler+0x134>)
 80079c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80079c2:	4b1c      	ldr	r3, [pc, #112]	; (8007a34 <xPortStartScheduler+0x134>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80079ca:	4a1a      	ldr	r2, [pc, #104]	; (8007a34 <xPortStartScheduler+0x134>)
 80079cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	b2da      	uxtb	r2, r3
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80079d6:	4b18      	ldr	r3, [pc, #96]	; (8007a38 <xPortStartScheduler+0x138>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a17      	ldr	r2, [pc, #92]	; (8007a38 <xPortStartScheduler+0x138>)
 80079dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80079e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80079e2:	4b15      	ldr	r3, [pc, #84]	; (8007a38 <xPortStartScheduler+0x138>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a14      	ldr	r2, [pc, #80]	; (8007a38 <xPortStartScheduler+0x138>)
 80079e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80079ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80079ee:	f000 f8dd 	bl	8007bac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80079f2:	4b12      	ldr	r3, [pc, #72]	; (8007a3c <xPortStartScheduler+0x13c>)
 80079f4:	2200      	movs	r2, #0
 80079f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80079f8:	f000 f8fc 	bl	8007bf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80079fc:	4b10      	ldr	r3, [pc, #64]	; (8007a40 <xPortStartScheduler+0x140>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a0f      	ldr	r2, [pc, #60]	; (8007a40 <xPortStartScheduler+0x140>)
 8007a02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007a06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007a08:	f7ff ff66 	bl	80078d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007a0c:	f7ff fa84 	bl	8006f18 <vTaskSwitchContext>
	prvTaskExitError();
 8007a10:	f7ff ff1e 	bl	8007850 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007a14:	2300      	movs	r3, #0
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3718      	adds	r7, #24
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	e000ed00 	.word	0xe000ed00
 8007a24:	410fc271 	.word	0x410fc271
 8007a28:	410fc270 	.word	0x410fc270
 8007a2c:	e000e400 	.word	0xe000e400
 8007a30:	20000fec 	.word	0x20000fec
 8007a34:	20000ff0 	.word	0x20000ff0
 8007a38:	e000ed20 	.word	0xe000ed20
 8007a3c:	2000000c 	.word	0x2000000c
 8007a40:	e000ef34 	.word	0xe000ef34

08007a44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007a44:	b480      	push	{r7}
 8007a46:	b083      	sub	sp, #12
 8007a48:	af00      	add	r7, sp, #0
	__asm volatile
 8007a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a4e:	f383 8811 	msr	BASEPRI, r3
 8007a52:	f3bf 8f6f 	isb	sy
 8007a56:	f3bf 8f4f 	dsb	sy
 8007a5a:	607b      	str	r3, [r7, #4]
}
 8007a5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007a5e:	4b0f      	ldr	r3, [pc, #60]	; (8007a9c <vPortEnterCritical+0x58>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	3301      	adds	r3, #1
 8007a64:	4a0d      	ldr	r2, [pc, #52]	; (8007a9c <vPortEnterCritical+0x58>)
 8007a66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007a68:	4b0c      	ldr	r3, [pc, #48]	; (8007a9c <vPortEnterCritical+0x58>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d10f      	bne.n	8007a90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007a70:	4b0b      	ldr	r3, [pc, #44]	; (8007aa0 <vPortEnterCritical+0x5c>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	b2db      	uxtb	r3, r3
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d00a      	beq.n	8007a90 <vPortEnterCritical+0x4c>
	__asm volatile
 8007a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a7e:	f383 8811 	msr	BASEPRI, r3
 8007a82:	f3bf 8f6f 	isb	sy
 8007a86:	f3bf 8f4f 	dsb	sy
 8007a8a:	603b      	str	r3, [r7, #0]
}
 8007a8c:	bf00      	nop
 8007a8e:	e7fe      	b.n	8007a8e <vPortEnterCritical+0x4a>
	}
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr
 8007a9c:	2000000c 	.word	0x2000000c
 8007aa0:	e000ed04 	.word	0xe000ed04

08007aa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007aaa:	4b12      	ldr	r3, [pc, #72]	; (8007af4 <vPortExitCritical+0x50>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d10a      	bne.n	8007ac8 <vPortExitCritical+0x24>
	__asm volatile
 8007ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ab6:	f383 8811 	msr	BASEPRI, r3
 8007aba:	f3bf 8f6f 	isb	sy
 8007abe:	f3bf 8f4f 	dsb	sy
 8007ac2:	607b      	str	r3, [r7, #4]
}
 8007ac4:	bf00      	nop
 8007ac6:	e7fe      	b.n	8007ac6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007ac8:	4b0a      	ldr	r3, [pc, #40]	; (8007af4 <vPortExitCritical+0x50>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	3b01      	subs	r3, #1
 8007ace:	4a09      	ldr	r2, [pc, #36]	; (8007af4 <vPortExitCritical+0x50>)
 8007ad0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007ad2:	4b08      	ldr	r3, [pc, #32]	; (8007af4 <vPortExitCritical+0x50>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d105      	bne.n	8007ae6 <vPortExitCritical+0x42>
 8007ada:	2300      	movs	r3, #0
 8007adc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	f383 8811 	msr	BASEPRI, r3
}
 8007ae4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007ae6:	bf00      	nop
 8007ae8:	370c      	adds	r7, #12
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr
 8007af2:	bf00      	nop
 8007af4:	2000000c 	.word	0x2000000c
	...

08007b00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007b00:	f3ef 8009 	mrs	r0, PSP
 8007b04:	f3bf 8f6f 	isb	sy
 8007b08:	4b15      	ldr	r3, [pc, #84]	; (8007b60 <pxCurrentTCBConst>)
 8007b0a:	681a      	ldr	r2, [r3, #0]
 8007b0c:	f01e 0f10 	tst.w	lr, #16
 8007b10:	bf08      	it	eq
 8007b12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007b16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b1a:	6010      	str	r0, [r2, #0]
 8007b1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007b20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007b24:	f380 8811 	msr	BASEPRI, r0
 8007b28:	f3bf 8f4f 	dsb	sy
 8007b2c:	f3bf 8f6f 	isb	sy
 8007b30:	f7ff f9f2 	bl	8006f18 <vTaskSwitchContext>
 8007b34:	f04f 0000 	mov.w	r0, #0
 8007b38:	f380 8811 	msr	BASEPRI, r0
 8007b3c:	bc09      	pop	{r0, r3}
 8007b3e:	6819      	ldr	r1, [r3, #0]
 8007b40:	6808      	ldr	r0, [r1, #0]
 8007b42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b46:	f01e 0f10 	tst.w	lr, #16
 8007b4a:	bf08      	it	eq
 8007b4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007b50:	f380 8809 	msr	PSP, r0
 8007b54:	f3bf 8f6f 	isb	sy
 8007b58:	4770      	bx	lr
 8007b5a:	bf00      	nop
 8007b5c:	f3af 8000 	nop.w

08007b60 <pxCurrentTCBConst>:
 8007b60:	20000ec0 	.word	0x20000ec0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007b64:	bf00      	nop
 8007b66:	bf00      	nop

08007b68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	af00      	add	r7, sp, #0
	__asm volatile
 8007b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b72:	f383 8811 	msr	BASEPRI, r3
 8007b76:	f3bf 8f6f 	isb	sy
 8007b7a:	f3bf 8f4f 	dsb	sy
 8007b7e:	607b      	str	r3, [r7, #4]
}
 8007b80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007b82:	f7ff f911 	bl	8006da8 <xTaskIncrementTick>
 8007b86:	4603      	mov	r3, r0
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d003      	beq.n	8007b94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007b8c:	4b06      	ldr	r3, [pc, #24]	; (8007ba8 <SysTick_Handler+0x40>)
 8007b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b92:	601a      	str	r2, [r3, #0]
 8007b94:	2300      	movs	r3, #0
 8007b96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	f383 8811 	msr	BASEPRI, r3
}
 8007b9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007ba0:	bf00      	nop
 8007ba2:	3708      	adds	r7, #8
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}
 8007ba8:	e000ed04 	.word	0xe000ed04

08007bac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007bac:	b480      	push	{r7}
 8007bae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007bb0:	4b0b      	ldr	r3, [pc, #44]	; (8007be0 <vPortSetupTimerInterrupt+0x34>)
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007bb6:	4b0b      	ldr	r3, [pc, #44]	; (8007be4 <vPortSetupTimerInterrupt+0x38>)
 8007bb8:	2200      	movs	r2, #0
 8007bba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007bbc:	4b0a      	ldr	r3, [pc, #40]	; (8007be8 <vPortSetupTimerInterrupt+0x3c>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a0a      	ldr	r2, [pc, #40]	; (8007bec <vPortSetupTimerInterrupt+0x40>)
 8007bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8007bc6:	099b      	lsrs	r3, r3, #6
 8007bc8:	4a09      	ldr	r2, [pc, #36]	; (8007bf0 <vPortSetupTimerInterrupt+0x44>)
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007bce:	4b04      	ldr	r3, [pc, #16]	; (8007be0 <vPortSetupTimerInterrupt+0x34>)
 8007bd0:	2207      	movs	r2, #7
 8007bd2:	601a      	str	r2, [r3, #0]
}
 8007bd4:	bf00      	nop
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr
 8007bde:	bf00      	nop
 8007be0:	e000e010 	.word	0xe000e010
 8007be4:	e000e018 	.word	0xe000e018
 8007be8:	20000000 	.word	0x20000000
 8007bec:	10624dd3 	.word	0x10624dd3
 8007bf0:	e000e014 	.word	0xe000e014

08007bf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007bf4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007c04 <vPortEnableVFP+0x10>
 8007bf8:	6801      	ldr	r1, [r0, #0]
 8007bfa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007bfe:	6001      	str	r1, [r0, #0]
 8007c00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007c02:	bf00      	nop
 8007c04:	e000ed88 	.word	0xe000ed88

08007c08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007c08:	b480      	push	{r7}
 8007c0a:	b085      	sub	sp, #20
 8007c0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007c0e:	f3ef 8305 	mrs	r3, IPSR
 8007c12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2b0f      	cmp	r3, #15
 8007c18:	d914      	bls.n	8007c44 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007c1a:	4a17      	ldr	r2, [pc, #92]	; (8007c78 <vPortValidateInterruptPriority+0x70>)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	4413      	add	r3, r2
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007c24:	4b15      	ldr	r3, [pc, #84]	; (8007c7c <vPortValidateInterruptPriority+0x74>)
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	7afa      	ldrb	r2, [r7, #11]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d20a      	bcs.n	8007c44 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c32:	f383 8811 	msr	BASEPRI, r3
 8007c36:	f3bf 8f6f 	isb	sy
 8007c3a:	f3bf 8f4f 	dsb	sy
 8007c3e:	607b      	str	r3, [r7, #4]
}
 8007c40:	bf00      	nop
 8007c42:	e7fe      	b.n	8007c42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007c44:	4b0e      	ldr	r3, [pc, #56]	; (8007c80 <vPortValidateInterruptPriority+0x78>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007c4c:	4b0d      	ldr	r3, [pc, #52]	; (8007c84 <vPortValidateInterruptPriority+0x7c>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	429a      	cmp	r2, r3
 8007c52:	d90a      	bls.n	8007c6a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c58:	f383 8811 	msr	BASEPRI, r3
 8007c5c:	f3bf 8f6f 	isb	sy
 8007c60:	f3bf 8f4f 	dsb	sy
 8007c64:	603b      	str	r3, [r7, #0]
}
 8007c66:	bf00      	nop
 8007c68:	e7fe      	b.n	8007c68 <vPortValidateInterruptPriority+0x60>
	}
 8007c6a:	bf00      	nop
 8007c6c:	3714      	adds	r7, #20
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr
 8007c76:	bf00      	nop
 8007c78:	e000e3f0 	.word	0xe000e3f0
 8007c7c:	20000fec 	.word	0x20000fec
 8007c80:	e000ed0c 	.word	0xe000ed0c
 8007c84:	20000ff0 	.word	0x20000ff0

08007c88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b08a      	sub	sp, #40	; 0x28
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007c90:	2300      	movs	r3, #0
 8007c92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007c94:	f7fe ffde 	bl	8006c54 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007c98:	4b5b      	ldr	r3, [pc, #364]	; (8007e08 <pvPortMalloc+0x180>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d101      	bne.n	8007ca4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007ca0:	f000 f920 	bl	8007ee4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007ca4:	4b59      	ldr	r3, [pc, #356]	; (8007e0c <pvPortMalloc+0x184>)
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	4013      	ands	r3, r2
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	f040 8093 	bne.w	8007dd8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d01d      	beq.n	8007cf4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007cb8:	2208      	movs	r2, #8
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4413      	add	r3, r2
 8007cbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f003 0307 	and.w	r3, r3, #7
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d014      	beq.n	8007cf4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f023 0307 	bic.w	r3, r3, #7
 8007cd0:	3308      	adds	r3, #8
 8007cd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f003 0307 	and.w	r3, r3, #7
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00a      	beq.n	8007cf4 <pvPortMalloc+0x6c>
	__asm volatile
 8007cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ce2:	f383 8811 	msr	BASEPRI, r3
 8007ce6:	f3bf 8f6f 	isb	sy
 8007cea:	f3bf 8f4f 	dsb	sy
 8007cee:	617b      	str	r3, [r7, #20]
}
 8007cf0:	bf00      	nop
 8007cf2:	e7fe      	b.n	8007cf2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d06e      	beq.n	8007dd8 <pvPortMalloc+0x150>
 8007cfa:	4b45      	ldr	r3, [pc, #276]	; (8007e10 <pvPortMalloc+0x188>)
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	429a      	cmp	r2, r3
 8007d02:	d869      	bhi.n	8007dd8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007d04:	4b43      	ldr	r3, [pc, #268]	; (8007e14 <pvPortMalloc+0x18c>)
 8007d06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007d08:	4b42      	ldr	r3, [pc, #264]	; (8007e14 <pvPortMalloc+0x18c>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d0e:	e004      	b.n	8007d1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	687a      	ldr	r2, [r7, #4]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d903      	bls.n	8007d2c <pvPortMalloc+0xa4>
 8007d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d1f1      	bne.n	8007d10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007d2c:	4b36      	ldr	r3, [pc, #216]	; (8007e08 <pvPortMalloc+0x180>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d050      	beq.n	8007dd8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007d36:	6a3b      	ldr	r3, [r7, #32]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2208      	movs	r2, #8
 8007d3c:	4413      	add	r3, r2
 8007d3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	6a3b      	ldr	r3, [r7, #32]
 8007d46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d4a:	685a      	ldr	r2, [r3, #4]
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	1ad2      	subs	r2, r2, r3
 8007d50:	2308      	movs	r3, #8
 8007d52:	005b      	lsls	r3, r3, #1
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d91f      	bls.n	8007d98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007d58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	4413      	add	r3, r2
 8007d5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d60:	69bb      	ldr	r3, [r7, #24]
 8007d62:	f003 0307 	and.w	r3, r3, #7
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d00a      	beq.n	8007d80 <pvPortMalloc+0xf8>
	__asm volatile
 8007d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d6e:	f383 8811 	msr	BASEPRI, r3
 8007d72:	f3bf 8f6f 	isb	sy
 8007d76:	f3bf 8f4f 	dsb	sy
 8007d7a:	613b      	str	r3, [r7, #16]
}
 8007d7c:	bf00      	nop
 8007d7e:	e7fe      	b.n	8007d7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d82:	685a      	ldr	r2, [r3, #4]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	1ad2      	subs	r2, r2, r3
 8007d88:	69bb      	ldr	r3, [r7, #24]
 8007d8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007d92:	69b8      	ldr	r0, [r7, #24]
 8007d94:	f000 f908 	bl	8007fa8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007d98:	4b1d      	ldr	r3, [pc, #116]	; (8007e10 <pvPortMalloc+0x188>)
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	4a1b      	ldr	r2, [pc, #108]	; (8007e10 <pvPortMalloc+0x188>)
 8007da4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007da6:	4b1a      	ldr	r3, [pc, #104]	; (8007e10 <pvPortMalloc+0x188>)
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	4b1b      	ldr	r3, [pc, #108]	; (8007e18 <pvPortMalloc+0x190>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	429a      	cmp	r2, r3
 8007db0:	d203      	bcs.n	8007dba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007db2:	4b17      	ldr	r3, [pc, #92]	; (8007e10 <pvPortMalloc+0x188>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a18      	ldr	r2, [pc, #96]	; (8007e18 <pvPortMalloc+0x190>)
 8007db8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dbc:	685a      	ldr	r2, [r3, #4]
 8007dbe:	4b13      	ldr	r3, [pc, #76]	; (8007e0c <pvPortMalloc+0x184>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	431a      	orrs	r2, r3
 8007dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dc6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dca:	2200      	movs	r2, #0
 8007dcc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007dce:	4b13      	ldr	r3, [pc, #76]	; (8007e1c <pvPortMalloc+0x194>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	4a11      	ldr	r2, [pc, #68]	; (8007e1c <pvPortMalloc+0x194>)
 8007dd6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007dd8:	f7fe ff4a 	bl	8006c70 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	f003 0307 	and.w	r3, r3, #7
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d00a      	beq.n	8007dfc <pvPortMalloc+0x174>
	__asm volatile
 8007de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dea:	f383 8811 	msr	BASEPRI, r3
 8007dee:	f3bf 8f6f 	isb	sy
 8007df2:	f3bf 8f4f 	dsb	sy
 8007df6:	60fb      	str	r3, [r7, #12]
}
 8007df8:	bf00      	nop
 8007dfa:	e7fe      	b.n	8007dfa <pvPortMalloc+0x172>
	return pvReturn;
 8007dfc:	69fb      	ldr	r3, [r7, #28]
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3728      	adds	r7, #40	; 0x28
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	20001bb4 	.word	0x20001bb4
 8007e0c:	20001bc8 	.word	0x20001bc8
 8007e10:	20001bb8 	.word	0x20001bb8
 8007e14:	20001bac 	.word	0x20001bac
 8007e18:	20001bbc 	.word	0x20001bbc
 8007e1c:	20001bc0 	.word	0x20001bc0

08007e20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b086      	sub	sp, #24
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d04d      	beq.n	8007ece <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007e32:	2308      	movs	r3, #8
 8007e34:	425b      	negs	r3, r3
 8007e36:	697a      	ldr	r2, [r7, #20]
 8007e38:	4413      	add	r3, r2
 8007e3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	685a      	ldr	r2, [r3, #4]
 8007e44:	4b24      	ldr	r3, [pc, #144]	; (8007ed8 <vPortFree+0xb8>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4013      	ands	r3, r2
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d10a      	bne.n	8007e64 <vPortFree+0x44>
	__asm volatile
 8007e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e52:	f383 8811 	msr	BASEPRI, r3
 8007e56:	f3bf 8f6f 	isb	sy
 8007e5a:	f3bf 8f4f 	dsb	sy
 8007e5e:	60fb      	str	r3, [r7, #12]
}
 8007e60:	bf00      	nop
 8007e62:	e7fe      	b.n	8007e62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d00a      	beq.n	8007e82 <vPortFree+0x62>
	__asm volatile
 8007e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e70:	f383 8811 	msr	BASEPRI, r3
 8007e74:	f3bf 8f6f 	isb	sy
 8007e78:	f3bf 8f4f 	dsb	sy
 8007e7c:	60bb      	str	r3, [r7, #8]
}
 8007e7e:	bf00      	nop
 8007e80:	e7fe      	b.n	8007e80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	685a      	ldr	r2, [r3, #4]
 8007e86:	4b14      	ldr	r3, [pc, #80]	; (8007ed8 <vPortFree+0xb8>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d01e      	beq.n	8007ece <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d11a      	bne.n	8007ece <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	685a      	ldr	r2, [r3, #4]
 8007e9c:	4b0e      	ldr	r3, [pc, #56]	; (8007ed8 <vPortFree+0xb8>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	43db      	mvns	r3, r3
 8007ea2:	401a      	ands	r2, r3
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007ea8:	f7fe fed4 	bl	8006c54 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	685a      	ldr	r2, [r3, #4]
 8007eb0:	4b0a      	ldr	r3, [pc, #40]	; (8007edc <vPortFree+0xbc>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	4a09      	ldr	r2, [pc, #36]	; (8007edc <vPortFree+0xbc>)
 8007eb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007eba:	6938      	ldr	r0, [r7, #16]
 8007ebc:	f000 f874 	bl	8007fa8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007ec0:	4b07      	ldr	r3, [pc, #28]	; (8007ee0 <vPortFree+0xc0>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	3301      	adds	r3, #1
 8007ec6:	4a06      	ldr	r2, [pc, #24]	; (8007ee0 <vPortFree+0xc0>)
 8007ec8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007eca:	f7fe fed1 	bl	8006c70 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007ece:	bf00      	nop
 8007ed0:	3718      	adds	r7, #24
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}
 8007ed6:	bf00      	nop
 8007ed8:	20001bc8 	.word	0x20001bc8
 8007edc:	20001bb8 	.word	0x20001bb8
 8007ee0:	20001bc4 	.word	0x20001bc4

08007ee4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b085      	sub	sp, #20
 8007ee8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007eea:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8007eee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007ef0:	4b27      	ldr	r3, [pc, #156]	; (8007f90 <prvHeapInit+0xac>)
 8007ef2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f003 0307 	and.w	r3, r3, #7
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00c      	beq.n	8007f18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	3307      	adds	r3, #7
 8007f02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	f023 0307 	bic.w	r3, r3, #7
 8007f0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007f0c:	68ba      	ldr	r2, [r7, #8]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	1ad3      	subs	r3, r2, r3
 8007f12:	4a1f      	ldr	r2, [pc, #124]	; (8007f90 <prvHeapInit+0xac>)
 8007f14:	4413      	add	r3, r2
 8007f16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007f1c:	4a1d      	ldr	r2, [pc, #116]	; (8007f94 <prvHeapInit+0xb0>)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007f22:	4b1c      	ldr	r3, [pc, #112]	; (8007f94 <prvHeapInit+0xb0>)
 8007f24:	2200      	movs	r2, #0
 8007f26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	68ba      	ldr	r2, [r7, #8]
 8007f2c:	4413      	add	r3, r2
 8007f2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007f30:	2208      	movs	r2, #8
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	1a9b      	subs	r3, r3, r2
 8007f36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f023 0307 	bic.w	r3, r3, #7
 8007f3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	4a15      	ldr	r2, [pc, #84]	; (8007f98 <prvHeapInit+0xb4>)
 8007f44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007f46:	4b14      	ldr	r3, [pc, #80]	; (8007f98 <prvHeapInit+0xb4>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007f4e:	4b12      	ldr	r3, [pc, #72]	; (8007f98 <prvHeapInit+0xb4>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2200      	movs	r2, #0
 8007f54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	1ad2      	subs	r2, r2, r3
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007f64:	4b0c      	ldr	r3, [pc, #48]	; (8007f98 <prvHeapInit+0xb4>)
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	4a0a      	ldr	r2, [pc, #40]	; (8007f9c <prvHeapInit+0xb8>)
 8007f72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	4a09      	ldr	r2, [pc, #36]	; (8007fa0 <prvHeapInit+0xbc>)
 8007f7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007f7c:	4b09      	ldr	r3, [pc, #36]	; (8007fa4 <prvHeapInit+0xc0>)
 8007f7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007f82:	601a      	str	r2, [r3, #0]
}
 8007f84:	bf00      	nop
 8007f86:	3714      	adds	r7, #20
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr
 8007f90:	20000ff4 	.word	0x20000ff4
 8007f94:	20001bac 	.word	0x20001bac
 8007f98:	20001bb4 	.word	0x20001bb4
 8007f9c:	20001bbc 	.word	0x20001bbc
 8007fa0:	20001bb8 	.word	0x20001bb8
 8007fa4:	20001bc8 	.word	0x20001bc8

08007fa8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b085      	sub	sp, #20
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007fb0:	4b28      	ldr	r3, [pc, #160]	; (8008054 <prvInsertBlockIntoFreeList+0xac>)
 8007fb2:	60fb      	str	r3, [r7, #12]
 8007fb4:	e002      	b.n	8007fbc <prvInsertBlockIntoFreeList+0x14>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	60fb      	str	r3, [r7, #12]
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d8f7      	bhi.n	8007fb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	68ba      	ldr	r2, [r7, #8]
 8007fd0:	4413      	add	r3, r2
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d108      	bne.n	8007fea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	685a      	ldr	r2, [r3, #4]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	441a      	add	r2, r3
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	68ba      	ldr	r2, [r7, #8]
 8007ff4:	441a      	add	r2, r3
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d118      	bne.n	8008030 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	4b15      	ldr	r3, [pc, #84]	; (8008058 <prvInsertBlockIntoFreeList+0xb0>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	429a      	cmp	r2, r3
 8008008:	d00d      	beq.n	8008026 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	685a      	ldr	r2, [r3, #4]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	441a      	add	r2, r3
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	681a      	ldr	r2, [r3, #0]
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	601a      	str	r2, [r3, #0]
 8008024:	e008      	b.n	8008038 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008026:	4b0c      	ldr	r3, [pc, #48]	; (8008058 <prvInsertBlockIntoFreeList+0xb0>)
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	601a      	str	r2, [r3, #0]
 800802e:	e003      	b.n	8008038 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681a      	ldr	r2, [r3, #0]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008038:	68fa      	ldr	r2, [r7, #12]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	429a      	cmp	r2, r3
 800803e:	d002      	beq.n	8008046 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	687a      	ldr	r2, [r7, #4]
 8008044:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008046:	bf00      	nop
 8008048:	3714      	adds	r7, #20
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	20001bac 	.word	0x20001bac
 8008058:	20001bb4 	.word	0x20001bb4

0800805c <__errno>:
 800805c:	4b01      	ldr	r3, [pc, #4]	; (8008064 <__errno+0x8>)
 800805e:	6818      	ldr	r0, [r3, #0]
 8008060:	4770      	bx	lr
 8008062:	bf00      	nop
 8008064:	20000010 	.word	0x20000010

08008068 <std>:
 8008068:	2300      	movs	r3, #0
 800806a:	b510      	push	{r4, lr}
 800806c:	4604      	mov	r4, r0
 800806e:	e9c0 3300 	strd	r3, r3, [r0]
 8008072:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008076:	6083      	str	r3, [r0, #8]
 8008078:	8181      	strh	r1, [r0, #12]
 800807a:	6643      	str	r3, [r0, #100]	; 0x64
 800807c:	81c2      	strh	r2, [r0, #14]
 800807e:	6183      	str	r3, [r0, #24]
 8008080:	4619      	mov	r1, r3
 8008082:	2208      	movs	r2, #8
 8008084:	305c      	adds	r0, #92	; 0x5c
 8008086:	f000 f93b 	bl	8008300 <memset>
 800808a:	4b05      	ldr	r3, [pc, #20]	; (80080a0 <std+0x38>)
 800808c:	6263      	str	r3, [r4, #36]	; 0x24
 800808e:	4b05      	ldr	r3, [pc, #20]	; (80080a4 <std+0x3c>)
 8008090:	62a3      	str	r3, [r4, #40]	; 0x28
 8008092:	4b05      	ldr	r3, [pc, #20]	; (80080a8 <std+0x40>)
 8008094:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008096:	4b05      	ldr	r3, [pc, #20]	; (80080ac <std+0x44>)
 8008098:	6224      	str	r4, [r4, #32]
 800809a:	6323      	str	r3, [r4, #48]	; 0x30
 800809c:	bd10      	pop	{r4, pc}
 800809e:	bf00      	nop
 80080a0:	08008e99 	.word	0x08008e99
 80080a4:	08008ebb 	.word	0x08008ebb
 80080a8:	08008ef3 	.word	0x08008ef3
 80080ac:	08008f17 	.word	0x08008f17

080080b0 <_cleanup_r>:
 80080b0:	4901      	ldr	r1, [pc, #4]	; (80080b8 <_cleanup_r+0x8>)
 80080b2:	f000 b8af 	b.w	8008214 <_fwalk_reent>
 80080b6:	bf00      	nop
 80080b8:	08009da9 	.word	0x08009da9

080080bc <__sfmoreglue>:
 80080bc:	b570      	push	{r4, r5, r6, lr}
 80080be:	2268      	movs	r2, #104	; 0x68
 80080c0:	1e4d      	subs	r5, r1, #1
 80080c2:	4355      	muls	r5, r2
 80080c4:	460e      	mov	r6, r1
 80080c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80080ca:	f000 f98d 	bl	80083e8 <_malloc_r>
 80080ce:	4604      	mov	r4, r0
 80080d0:	b140      	cbz	r0, 80080e4 <__sfmoreglue+0x28>
 80080d2:	2100      	movs	r1, #0
 80080d4:	e9c0 1600 	strd	r1, r6, [r0]
 80080d8:	300c      	adds	r0, #12
 80080da:	60a0      	str	r0, [r4, #8]
 80080dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80080e0:	f000 f90e 	bl	8008300 <memset>
 80080e4:	4620      	mov	r0, r4
 80080e6:	bd70      	pop	{r4, r5, r6, pc}

080080e8 <__sfp_lock_acquire>:
 80080e8:	4801      	ldr	r0, [pc, #4]	; (80080f0 <__sfp_lock_acquire+0x8>)
 80080ea:	f000 b8d8 	b.w	800829e <__retarget_lock_acquire_recursive>
 80080ee:	bf00      	nop
 80080f0:	20001bcd 	.word	0x20001bcd

080080f4 <__sfp_lock_release>:
 80080f4:	4801      	ldr	r0, [pc, #4]	; (80080fc <__sfp_lock_release+0x8>)
 80080f6:	f000 b8d3 	b.w	80082a0 <__retarget_lock_release_recursive>
 80080fa:	bf00      	nop
 80080fc:	20001bcd 	.word	0x20001bcd

08008100 <__sinit_lock_acquire>:
 8008100:	4801      	ldr	r0, [pc, #4]	; (8008108 <__sinit_lock_acquire+0x8>)
 8008102:	f000 b8cc 	b.w	800829e <__retarget_lock_acquire_recursive>
 8008106:	bf00      	nop
 8008108:	20001bce 	.word	0x20001bce

0800810c <__sinit_lock_release>:
 800810c:	4801      	ldr	r0, [pc, #4]	; (8008114 <__sinit_lock_release+0x8>)
 800810e:	f000 b8c7 	b.w	80082a0 <__retarget_lock_release_recursive>
 8008112:	bf00      	nop
 8008114:	20001bce 	.word	0x20001bce

08008118 <__sinit>:
 8008118:	b510      	push	{r4, lr}
 800811a:	4604      	mov	r4, r0
 800811c:	f7ff fff0 	bl	8008100 <__sinit_lock_acquire>
 8008120:	69a3      	ldr	r3, [r4, #24]
 8008122:	b11b      	cbz	r3, 800812c <__sinit+0x14>
 8008124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008128:	f7ff bff0 	b.w	800810c <__sinit_lock_release>
 800812c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008130:	6523      	str	r3, [r4, #80]	; 0x50
 8008132:	4b13      	ldr	r3, [pc, #76]	; (8008180 <__sinit+0x68>)
 8008134:	4a13      	ldr	r2, [pc, #76]	; (8008184 <__sinit+0x6c>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	62a2      	str	r2, [r4, #40]	; 0x28
 800813a:	42a3      	cmp	r3, r4
 800813c:	bf04      	itt	eq
 800813e:	2301      	moveq	r3, #1
 8008140:	61a3      	streq	r3, [r4, #24]
 8008142:	4620      	mov	r0, r4
 8008144:	f000 f820 	bl	8008188 <__sfp>
 8008148:	6060      	str	r0, [r4, #4]
 800814a:	4620      	mov	r0, r4
 800814c:	f000 f81c 	bl	8008188 <__sfp>
 8008150:	60a0      	str	r0, [r4, #8]
 8008152:	4620      	mov	r0, r4
 8008154:	f000 f818 	bl	8008188 <__sfp>
 8008158:	2200      	movs	r2, #0
 800815a:	60e0      	str	r0, [r4, #12]
 800815c:	2104      	movs	r1, #4
 800815e:	6860      	ldr	r0, [r4, #4]
 8008160:	f7ff ff82 	bl	8008068 <std>
 8008164:	68a0      	ldr	r0, [r4, #8]
 8008166:	2201      	movs	r2, #1
 8008168:	2109      	movs	r1, #9
 800816a:	f7ff ff7d 	bl	8008068 <std>
 800816e:	68e0      	ldr	r0, [r4, #12]
 8008170:	2202      	movs	r2, #2
 8008172:	2112      	movs	r1, #18
 8008174:	f7ff ff78 	bl	8008068 <std>
 8008178:	2301      	movs	r3, #1
 800817a:	61a3      	str	r3, [r4, #24]
 800817c:	e7d2      	b.n	8008124 <__sinit+0xc>
 800817e:	bf00      	nop
 8008180:	0800b26c 	.word	0x0800b26c
 8008184:	080080b1 	.word	0x080080b1

08008188 <__sfp>:
 8008188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800818a:	4607      	mov	r7, r0
 800818c:	f7ff ffac 	bl	80080e8 <__sfp_lock_acquire>
 8008190:	4b1e      	ldr	r3, [pc, #120]	; (800820c <__sfp+0x84>)
 8008192:	681e      	ldr	r6, [r3, #0]
 8008194:	69b3      	ldr	r3, [r6, #24]
 8008196:	b913      	cbnz	r3, 800819e <__sfp+0x16>
 8008198:	4630      	mov	r0, r6
 800819a:	f7ff ffbd 	bl	8008118 <__sinit>
 800819e:	3648      	adds	r6, #72	; 0x48
 80081a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80081a4:	3b01      	subs	r3, #1
 80081a6:	d503      	bpl.n	80081b0 <__sfp+0x28>
 80081a8:	6833      	ldr	r3, [r6, #0]
 80081aa:	b30b      	cbz	r3, 80081f0 <__sfp+0x68>
 80081ac:	6836      	ldr	r6, [r6, #0]
 80081ae:	e7f7      	b.n	80081a0 <__sfp+0x18>
 80081b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80081b4:	b9d5      	cbnz	r5, 80081ec <__sfp+0x64>
 80081b6:	4b16      	ldr	r3, [pc, #88]	; (8008210 <__sfp+0x88>)
 80081b8:	60e3      	str	r3, [r4, #12]
 80081ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80081be:	6665      	str	r5, [r4, #100]	; 0x64
 80081c0:	f000 f86c 	bl	800829c <__retarget_lock_init_recursive>
 80081c4:	f7ff ff96 	bl	80080f4 <__sfp_lock_release>
 80081c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80081cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80081d0:	6025      	str	r5, [r4, #0]
 80081d2:	61a5      	str	r5, [r4, #24]
 80081d4:	2208      	movs	r2, #8
 80081d6:	4629      	mov	r1, r5
 80081d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80081dc:	f000 f890 	bl	8008300 <memset>
 80081e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80081e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80081e8:	4620      	mov	r0, r4
 80081ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081ec:	3468      	adds	r4, #104	; 0x68
 80081ee:	e7d9      	b.n	80081a4 <__sfp+0x1c>
 80081f0:	2104      	movs	r1, #4
 80081f2:	4638      	mov	r0, r7
 80081f4:	f7ff ff62 	bl	80080bc <__sfmoreglue>
 80081f8:	4604      	mov	r4, r0
 80081fa:	6030      	str	r0, [r6, #0]
 80081fc:	2800      	cmp	r0, #0
 80081fe:	d1d5      	bne.n	80081ac <__sfp+0x24>
 8008200:	f7ff ff78 	bl	80080f4 <__sfp_lock_release>
 8008204:	230c      	movs	r3, #12
 8008206:	603b      	str	r3, [r7, #0]
 8008208:	e7ee      	b.n	80081e8 <__sfp+0x60>
 800820a:	bf00      	nop
 800820c:	0800b26c 	.word	0x0800b26c
 8008210:	ffff0001 	.word	0xffff0001

08008214 <_fwalk_reent>:
 8008214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008218:	4606      	mov	r6, r0
 800821a:	4688      	mov	r8, r1
 800821c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008220:	2700      	movs	r7, #0
 8008222:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008226:	f1b9 0901 	subs.w	r9, r9, #1
 800822a:	d505      	bpl.n	8008238 <_fwalk_reent+0x24>
 800822c:	6824      	ldr	r4, [r4, #0]
 800822e:	2c00      	cmp	r4, #0
 8008230:	d1f7      	bne.n	8008222 <_fwalk_reent+0xe>
 8008232:	4638      	mov	r0, r7
 8008234:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008238:	89ab      	ldrh	r3, [r5, #12]
 800823a:	2b01      	cmp	r3, #1
 800823c:	d907      	bls.n	800824e <_fwalk_reent+0x3a>
 800823e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008242:	3301      	adds	r3, #1
 8008244:	d003      	beq.n	800824e <_fwalk_reent+0x3a>
 8008246:	4629      	mov	r1, r5
 8008248:	4630      	mov	r0, r6
 800824a:	47c0      	blx	r8
 800824c:	4307      	orrs	r7, r0
 800824e:	3568      	adds	r5, #104	; 0x68
 8008250:	e7e9      	b.n	8008226 <_fwalk_reent+0x12>
	...

08008254 <__libc_init_array>:
 8008254:	b570      	push	{r4, r5, r6, lr}
 8008256:	4d0d      	ldr	r5, [pc, #52]	; (800828c <__libc_init_array+0x38>)
 8008258:	4c0d      	ldr	r4, [pc, #52]	; (8008290 <__libc_init_array+0x3c>)
 800825a:	1b64      	subs	r4, r4, r5
 800825c:	10a4      	asrs	r4, r4, #2
 800825e:	2600      	movs	r6, #0
 8008260:	42a6      	cmp	r6, r4
 8008262:	d109      	bne.n	8008278 <__libc_init_array+0x24>
 8008264:	4d0b      	ldr	r5, [pc, #44]	; (8008294 <__libc_init_array+0x40>)
 8008266:	4c0c      	ldr	r4, [pc, #48]	; (8008298 <__libc_init_array+0x44>)
 8008268:	f002 fe90 	bl	800af8c <_init>
 800826c:	1b64      	subs	r4, r4, r5
 800826e:	10a4      	asrs	r4, r4, #2
 8008270:	2600      	movs	r6, #0
 8008272:	42a6      	cmp	r6, r4
 8008274:	d105      	bne.n	8008282 <__libc_init_array+0x2e>
 8008276:	bd70      	pop	{r4, r5, r6, pc}
 8008278:	f855 3b04 	ldr.w	r3, [r5], #4
 800827c:	4798      	blx	r3
 800827e:	3601      	adds	r6, #1
 8008280:	e7ee      	b.n	8008260 <__libc_init_array+0xc>
 8008282:	f855 3b04 	ldr.w	r3, [r5], #4
 8008286:	4798      	blx	r3
 8008288:	3601      	adds	r6, #1
 800828a:	e7f2      	b.n	8008272 <__libc_init_array+0x1e>
 800828c:	0800b5ec 	.word	0x0800b5ec
 8008290:	0800b5ec 	.word	0x0800b5ec
 8008294:	0800b5ec 	.word	0x0800b5ec
 8008298:	0800b5f0 	.word	0x0800b5f0

0800829c <__retarget_lock_init_recursive>:
 800829c:	4770      	bx	lr

0800829e <__retarget_lock_acquire_recursive>:
 800829e:	4770      	bx	lr

080082a0 <__retarget_lock_release_recursive>:
 80082a0:	4770      	bx	lr
	...

080082a4 <malloc>:
 80082a4:	4b02      	ldr	r3, [pc, #8]	; (80082b0 <malloc+0xc>)
 80082a6:	4601      	mov	r1, r0
 80082a8:	6818      	ldr	r0, [r3, #0]
 80082aa:	f000 b89d 	b.w	80083e8 <_malloc_r>
 80082ae:	bf00      	nop
 80082b0:	20000010 	.word	0x20000010

080082b4 <free>:
 80082b4:	4b02      	ldr	r3, [pc, #8]	; (80082c0 <free+0xc>)
 80082b6:	4601      	mov	r1, r0
 80082b8:	6818      	ldr	r0, [r3, #0]
 80082ba:	f000 b829 	b.w	8008310 <_free_r>
 80082be:	bf00      	nop
 80082c0:	20000010 	.word	0x20000010

080082c4 <memcmp>:
 80082c4:	b510      	push	{r4, lr}
 80082c6:	3901      	subs	r1, #1
 80082c8:	4402      	add	r2, r0
 80082ca:	4290      	cmp	r0, r2
 80082cc:	d101      	bne.n	80082d2 <memcmp+0xe>
 80082ce:	2000      	movs	r0, #0
 80082d0:	e005      	b.n	80082de <memcmp+0x1a>
 80082d2:	7803      	ldrb	r3, [r0, #0]
 80082d4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80082d8:	42a3      	cmp	r3, r4
 80082da:	d001      	beq.n	80082e0 <memcmp+0x1c>
 80082dc:	1b18      	subs	r0, r3, r4
 80082de:	bd10      	pop	{r4, pc}
 80082e0:	3001      	adds	r0, #1
 80082e2:	e7f2      	b.n	80082ca <memcmp+0x6>

080082e4 <memcpy>:
 80082e4:	440a      	add	r2, r1
 80082e6:	4291      	cmp	r1, r2
 80082e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80082ec:	d100      	bne.n	80082f0 <memcpy+0xc>
 80082ee:	4770      	bx	lr
 80082f0:	b510      	push	{r4, lr}
 80082f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082fa:	4291      	cmp	r1, r2
 80082fc:	d1f9      	bne.n	80082f2 <memcpy+0xe>
 80082fe:	bd10      	pop	{r4, pc}

08008300 <memset>:
 8008300:	4402      	add	r2, r0
 8008302:	4603      	mov	r3, r0
 8008304:	4293      	cmp	r3, r2
 8008306:	d100      	bne.n	800830a <memset+0xa>
 8008308:	4770      	bx	lr
 800830a:	f803 1b01 	strb.w	r1, [r3], #1
 800830e:	e7f9      	b.n	8008304 <memset+0x4>

08008310 <_free_r>:
 8008310:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008312:	2900      	cmp	r1, #0
 8008314:	d044      	beq.n	80083a0 <_free_r+0x90>
 8008316:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800831a:	9001      	str	r0, [sp, #4]
 800831c:	2b00      	cmp	r3, #0
 800831e:	f1a1 0404 	sub.w	r4, r1, #4
 8008322:	bfb8      	it	lt
 8008324:	18e4      	addlt	r4, r4, r3
 8008326:	f001 fd91 	bl	8009e4c <__malloc_lock>
 800832a:	4a1e      	ldr	r2, [pc, #120]	; (80083a4 <_free_r+0x94>)
 800832c:	9801      	ldr	r0, [sp, #4]
 800832e:	6813      	ldr	r3, [r2, #0]
 8008330:	b933      	cbnz	r3, 8008340 <_free_r+0x30>
 8008332:	6063      	str	r3, [r4, #4]
 8008334:	6014      	str	r4, [r2, #0]
 8008336:	b003      	add	sp, #12
 8008338:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800833c:	f001 bd8c 	b.w	8009e58 <__malloc_unlock>
 8008340:	42a3      	cmp	r3, r4
 8008342:	d908      	bls.n	8008356 <_free_r+0x46>
 8008344:	6825      	ldr	r5, [r4, #0]
 8008346:	1961      	adds	r1, r4, r5
 8008348:	428b      	cmp	r3, r1
 800834a:	bf01      	itttt	eq
 800834c:	6819      	ldreq	r1, [r3, #0]
 800834e:	685b      	ldreq	r3, [r3, #4]
 8008350:	1949      	addeq	r1, r1, r5
 8008352:	6021      	streq	r1, [r4, #0]
 8008354:	e7ed      	b.n	8008332 <_free_r+0x22>
 8008356:	461a      	mov	r2, r3
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	b10b      	cbz	r3, 8008360 <_free_r+0x50>
 800835c:	42a3      	cmp	r3, r4
 800835e:	d9fa      	bls.n	8008356 <_free_r+0x46>
 8008360:	6811      	ldr	r1, [r2, #0]
 8008362:	1855      	adds	r5, r2, r1
 8008364:	42a5      	cmp	r5, r4
 8008366:	d10b      	bne.n	8008380 <_free_r+0x70>
 8008368:	6824      	ldr	r4, [r4, #0]
 800836a:	4421      	add	r1, r4
 800836c:	1854      	adds	r4, r2, r1
 800836e:	42a3      	cmp	r3, r4
 8008370:	6011      	str	r1, [r2, #0]
 8008372:	d1e0      	bne.n	8008336 <_free_r+0x26>
 8008374:	681c      	ldr	r4, [r3, #0]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	6053      	str	r3, [r2, #4]
 800837a:	4421      	add	r1, r4
 800837c:	6011      	str	r1, [r2, #0]
 800837e:	e7da      	b.n	8008336 <_free_r+0x26>
 8008380:	d902      	bls.n	8008388 <_free_r+0x78>
 8008382:	230c      	movs	r3, #12
 8008384:	6003      	str	r3, [r0, #0]
 8008386:	e7d6      	b.n	8008336 <_free_r+0x26>
 8008388:	6825      	ldr	r5, [r4, #0]
 800838a:	1961      	adds	r1, r4, r5
 800838c:	428b      	cmp	r3, r1
 800838e:	bf04      	itt	eq
 8008390:	6819      	ldreq	r1, [r3, #0]
 8008392:	685b      	ldreq	r3, [r3, #4]
 8008394:	6063      	str	r3, [r4, #4]
 8008396:	bf04      	itt	eq
 8008398:	1949      	addeq	r1, r1, r5
 800839a:	6021      	streq	r1, [r4, #0]
 800839c:	6054      	str	r4, [r2, #4]
 800839e:	e7ca      	b.n	8008336 <_free_r+0x26>
 80083a0:	b003      	add	sp, #12
 80083a2:	bd30      	pop	{r4, r5, pc}
 80083a4:	20001bd0 	.word	0x20001bd0

080083a8 <sbrk_aligned>:
 80083a8:	b570      	push	{r4, r5, r6, lr}
 80083aa:	4e0e      	ldr	r6, [pc, #56]	; (80083e4 <sbrk_aligned+0x3c>)
 80083ac:	460c      	mov	r4, r1
 80083ae:	6831      	ldr	r1, [r6, #0]
 80083b0:	4605      	mov	r5, r0
 80083b2:	b911      	cbnz	r1, 80083ba <sbrk_aligned+0x12>
 80083b4:	f000 fd60 	bl	8008e78 <_sbrk_r>
 80083b8:	6030      	str	r0, [r6, #0]
 80083ba:	4621      	mov	r1, r4
 80083bc:	4628      	mov	r0, r5
 80083be:	f000 fd5b 	bl	8008e78 <_sbrk_r>
 80083c2:	1c43      	adds	r3, r0, #1
 80083c4:	d00a      	beq.n	80083dc <sbrk_aligned+0x34>
 80083c6:	1cc4      	adds	r4, r0, #3
 80083c8:	f024 0403 	bic.w	r4, r4, #3
 80083cc:	42a0      	cmp	r0, r4
 80083ce:	d007      	beq.n	80083e0 <sbrk_aligned+0x38>
 80083d0:	1a21      	subs	r1, r4, r0
 80083d2:	4628      	mov	r0, r5
 80083d4:	f000 fd50 	bl	8008e78 <_sbrk_r>
 80083d8:	3001      	adds	r0, #1
 80083da:	d101      	bne.n	80083e0 <sbrk_aligned+0x38>
 80083dc:	f04f 34ff 	mov.w	r4, #4294967295
 80083e0:	4620      	mov	r0, r4
 80083e2:	bd70      	pop	{r4, r5, r6, pc}
 80083e4:	20001bd4 	.word	0x20001bd4

080083e8 <_malloc_r>:
 80083e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083ec:	1ccd      	adds	r5, r1, #3
 80083ee:	f025 0503 	bic.w	r5, r5, #3
 80083f2:	3508      	adds	r5, #8
 80083f4:	2d0c      	cmp	r5, #12
 80083f6:	bf38      	it	cc
 80083f8:	250c      	movcc	r5, #12
 80083fa:	2d00      	cmp	r5, #0
 80083fc:	4607      	mov	r7, r0
 80083fe:	db01      	blt.n	8008404 <_malloc_r+0x1c>
 8008400:	42a9      	cmp	r1, r5
 8008402:	d905      	bls.n	8008410 <_malloc_r+0x28>
 8008404:	230c      	movs	r3, #12
 8008406:	603b      	str	r3, [r7, #0]
 8008408:	2600      	movs	r6, #0
 800840a:	4630      	mov	r0, r6
 800840c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008410:	4e2e      	ldr	r6, [pc, #184]	; (80084cc <_malloc_r+0xe4>)
 8008412:	f001 fd1b 	bl	8009e4c <__malloc_lock>
 8008416:	6833      	ldr	r3, [r6, #0]
 8008418:	461c      	mov	r4, r3
 800841a:	bb34      	cbnz	r4, 800846a <_malloc_r+0x82>
 800841c:	4629      	mov	r1, r5
 800841e:	4638      	mov	r0, r7
 8008420:	f7ff ffc2 	bl	80083a8 <sbrk_aligned>
 8008424:	1c43      	adds	r3, r0, #1
 8008426:	4604      	mov	r4, r0
 8008428:	d14d      	bne.n	80084c6 <_malloc_r+0xde>
 800842a:	6834      	ldr	r4, [r6, #0]
 800842c:	4626      	mov	r6, r4
 800842e:	2e00      	cmp	r6, #0
 8008430:	d140      	bne.n	80084b4 <_malloc_r+0xcc>
 8008432:	6823      	ldr	r3, [r4, #0]
 8008434:	4631      	mov	r1, r6
 8008436:	4638      	mov	r0, r7
 8008438:	eb04 0803 	add.w	r8, r4, r3
 800843c:	f000 fd1c 	bl	8008e78 <_sbrk_r>
 8008440:	4580      	cmp	r8, r0
 8008442:	d13a      	bne.n	80084ba <_malloc_r+0xd2>
 8008444:	6821      	ldr	r1, [r4, #0]
 8008446:	3503      	adds	r5, #3
 8008448:	1a6d      	subs	r5, r5, r1
 800844a:	f025 0503 	bic.w	r5, r5, #3
 800844e:	3508      	adds	r5, #8
 8008450:	2d0c      	cmp	r5, #12
 8008452:	bf38      	it	cc
 8008454:	250c      	movcc	r5, #12
 8008456:	4629      	mov	r1, r5
 8008458:	4638      	mov	r0, r7
 800845a:	f7ff ffa5 	bl	80083a8 <sbrk_aligned>
 800845e:	3001      	adds	r0, #1
 8008460:	d02b      	beq.n	80084ba <_malloc_r+0xd2>
 8008462:	6823      	ldr	r3, [r4, #0]
 8008464:	442b      	add	r3, r5
 8008466:	6023      	str	r3, [r4, #0]
 8008468:	e00e      	b.n	8008488 <_malloc_r+0xa0>
 800846a:	6822      	ldr	r2, [r4, #0]
 800846c:	1b52      	subs	r2, r2, r5
 800846e:	d41e      	bmi.n	80084ae <_malloc_r+0xc6>
 8008470:	2a0b      	cmp	r2, #11
 8008472:	d916      	bls.n	80084a2 <_malloc_r+0xba>
 8008474:	1961      	adds	r1, r4, r5
 8008476:	42a3      	cmp	r3, r4
 8008478:	6025      	str	r5, [r4, #0]
 800847a:	bf18      	it	ne
 800847c:	6059      	strne	r1, [r3, #4]
 800847e:	6863      	ldr	r3, [r4, #4]
 8008480:	bf08      	it	eq
 8008482:	6031      	streq	r1, [r6, #0]
 8008484:	5162      	str	r2, [r4, r5]
 8008486:	604b      	str	r3, [r1, #4]
 8008488:	4638      	mov	r0, r7
 800848a:	f104 060b 	add.w	r6, r4, #11
 800848e:	f001 fce3 	bl	8009e58 <__malloc_unlock>
 8008492:	f026 0607 	bic.w	r6, r6, #7
 8008496:	1d23      	adds	r3, r4, #4
 8008498:	1af2      	subs	r2, r6, r3
 800849a:	d0b6      	beq.n	800840a <_malloc_r+0x22>
 800849c:	1b9b      	subs	r3, r3, r6
 800849e:	50a3      	str	r3, [r4, r2]
 80084a0:	e7b3      	b.n	800840a <_malloc_r+0x22>
 80084a2:	6862      	ldr	r2, [r4, #4]
 80084a4:	42a3      	cmp	r3, r4
 80084a6:	bf0c      	ite	eq
 80084a8:	6032      	streq	r2, [r6, #0]
 80084aa:	605a      	strne	r2, [r3, #4]
 80084ac:	e7ec      	b.n	8008488 <_malloc_r+0xa0>
 80084ae:	4623      	mov	r3, r4
 80084b0:	6864      	ldr	r4, [r4, #4]
 80084b2:	e7b2      	b.n	800841a <_malloc_r+0x32>
 80084b4:	4634      	mov	r4, r6
 80084b6:	6876      	ldr	r6, [r6, #4]
 80084b8:	e7b9      	b.n	800842e <_malloc_r+0x46>
 80084ba:	230c      	movs	r3, #12
 80084bc:	603b      	str	r3, [r7, #0]
 80084be:	4638      	mov	r0, r7
 80084c0:	f001 fcca 	bl	8009e58 <__malloc_unlock>
 80084c4:	e7a1      	b.n	800840a <_malloc_r+0x22>
 80084c6:	6025      	str	r5, [r4, #0]
 80084c8:	e7de      	b.n	8008488 <_malloc_r+0xa0>
 80084ca:	bf00      	nop
 80084cc:	20001bd0 	.word	0x20001bd0

080084d0 <__cvt>:
 80084d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80084d4:	ec55 4b10 	vmov	r4, r5, d0
 80084d8:	2d00      	cmp	r5, #0
 80084da:	460e      	mov	r6, r1
 80084dc:	4619      	mov	r1, r3
 80084de:	462b      	mov	r3, r5
 80084e0:	bfbb      	ittet	lt
 80084e2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80084e6:	461d      	movlt	r5, r3
 80084e8:	2300      	movge	r3, #0
 80084ea:	232d      	movlt	r3, #45	; 0x2d
 80084ec:	700b      	strb	r3, [r1, #0]
 80084ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80084f4:	4691      	mov	r9, r2
 80084f6:	f023 0820 	bic.w	r8, r3, #32
 80084fa:	bfbc      	itt	lt
 80084fc:	4622      	movlt	r2, r4
 80084fe:	4614      	movlt	r4, r2
 8008500:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008504:	d005      	beq.n	8008512 <__cvt+0x42>
 8008506:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800850a:	d100      	bne.n	800850e <__cvt+0x3e>
 800850c:	3601      	adds	r6, #1
 800850e:	2102      	movs	r1, #2
 8008510:	e000      	b.n	8008514 <__cvt+0x44>
 8008512:	2103      	movs	r1, #3
 8008514:	ab03      	add	r3, sp, #12
 8008516:	9301      	str	r3, [sp, #4]
 8008518:	ab02      	add	r3, sp, #8
 800851a:	9300      	str	r3, [sp, #0]
 800851c:	ec45 4b10 	vmov	d0, r4, r5
 8008520:	4653      	mov	r3, sl
 8008522:	4632      	mov	r2, r6
 8008524:	f000 fdcc 	bl	80090c0 <_dtoa_r>
 8008528:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800852c:	4607      	mov	r7, r0
 800852e:	d102      	bne.n	8008536 <__cvt+0x66>
 8008530:	f019 0f01 	tst.w	r9, #1
 8008534:	d022      	beq.n	800857c <__cvt+0xac>
 8008536:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800853a:	eb07 0906 	add.w	r9, r7, r6
 800853e:	d110      	bne.n	8008562 <__cvt+0x92>
 8008540:	783b      	ldrb	r3, [r7, #0]
 8008542:	2b30      	cmp	r3, #48	; 0x30
 8008544:	d10a      	bne.n	800855c <__cvt+0x8c>
 8008546:	2200      	movs	r2, #0
 8008548:	2300      	movs	r3, #0
 800854a:	4620      	mov	r0, r4
 800854c:	4629      	mov	r1, r5
 800854e:	f7f8 fabb 	bl	8000ac8 <__aeabi_dcmpeq>
 8008552:	b918      	cbnz	r0, 800855c <__cvt+0x8c>
 8008554:	f1c6 0601 	rsb	r6, r6, #1
 8008558:	f8ca 6000 	str.w	r6, [sl]
 800855c:	f8da 3000 	ldr.w	r3, [sl]
 8008560:	4499      	add	r9, r3
 8008562:	2200      	movs	r2, #0
 8008564:	2300      	movs	r3, #0
 8008566:	4620      	mov	r0, r4
 8008568:	4629      	mov	r1, r5
 800856a:	f7f8 faad 	bl	8000ac8 <__aeabi_dcmpeq>
 800856e:	b108      	cbz	r0, 8008574 <__cvt+0xa4>
 8008570:	f8cd 900c 	str.w	r9, [sp, #12]
 8008574:	2230      	movs	r2, #48	; 0x30
 8008576:	9b03      	ldr	r3, [sp, #12]
 8008578:	454b      	cmp	r3, r9
 800857a:	d307      	bcc.n	800858c <__cvt+0xbc>
 800857c:	9b03      	ldr	r3, [sp, #12]
 800857e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008580:	1bdb      	subs	r3, r3, r7
 8008582:	4638      	mov	r0, r7
 8008584:	6013      	str	r3, [r2, #0]
 8008586:	b004      	add	sp, #16
 8008588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800858c:	1c59      	adds	r1, r3, #1
 800858e:	9103      	str	r1, [sp, #12]
 8008590:	701a      	strb	r2, [r3, #0]
 8008592:	e7f0      	b.n	8008576 <__cvt+0xa6>

08008594 <__exponent>:
 8008594:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008596:	4603      	mov	r3, r0
 8008598:	2900      	cmp	r1, #0
 800859a:	bfb8      	it	lt
 800859c:	4249      	neglt	r1, r1
 800859e:	f803 2b02 	strb.w	r2, [r3], #2
 80085a2:	bfb4      	ite	lt
 80085a4:	222d      	movlt	r2, #45	; 0x2d
 80085a6:	222b      	movge	r2, #43	; 0x2b
 80085a8:	2909      	cmp	r1, #9
 80085aa:	7042      	strb	r2, [r0, #1]
 80085ac:	dd2a      	ble.n	8008604 <__exponent+0x70>
 80085ae:	f10d 0407 	add.w	r4, sp, #7
 80085b2:	46a4      	mov	ip, r4
 80085b4:	270a      	movs	r7, #10
 80085b6:	46a6      	mov	lr, r4
 80085b8:	460a      	mov	r2, r1
 80085ba:	fb91 f6f7 	sdiv	r6, r1, r7
 80085be:	fb07 1516 	mls	r5, r7, r6, r1
 80085c2:	3530      	adds	r5, #48	; 0x30
 80085c4:	2a63      	cmp	r2, #99	; 0x63
 80085c6:	f104 34ff 	add.w	r4, r4, #4294967295
 80085ca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80085ce:	4631      	mov	r1, r6
 80085d0:	dcf1      	bgt.n	80085b6 <__exponent+0x22>
 80085d2:	3130      	adds	r1, #48	; 0x30
 80085d4:	f1ae 0502 	sub.w	r5, lr, #2
 80085d8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80085dc:	1c44      	adds	r4, r0, #1
 80085de:	4629      	mov	r1, r5
 80085e0:	4561      	cmp	r1, ip
 80085e2:	d30a      	bcc.n	80085fa <__exponent+0x66>
 80085e4:	f10d 0209 	add.w	r2, sp, #9
 80085e8:	eba2 020e 	sub.w	r2, r2, lr
 80085ec:	4565      	cmp	r5, ip
 80085ee:	bf88      	it	hi
 80085f0:	2200      	movhi	r2, #0
 80085f2:	4413      	add	r3, r2
 80085f4:	1a18      	subs	r0, r3, r0
 80085f6:	b003      	add	sp, #12
 80085f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80085fe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008602:	e7ed      	b.n	80085e0 <__exponent+0x4c>
 8008604:	2330      	movs	r3, #48	; 0x30
 8008606:	3130      	adds	r1, #48	; 0x30
 8008608:	7083      	strb	r3, [r0, #2]
 800860a:	70c1      	strb	r1, [r0, #3]
 800860c:	1d03      	adds	r3, r0, #4
 800860e:	e7f1      	b.n	80085f4 <__exponent+0x60>

08008610 <_printf_float>:
 8008610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008614:	ed2d 8b02 	vpush	{d8}
 8008618:	b08d      	sub	sp, #52	; 0x34
 800861a:	460c      	mov	r4, r1
 800861c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008620:	4616      	mov	r6, r2
 8008622:	461f      	mov	r7, r3
 8008624:	4605      	mov	r5, r0
 8008626:	f001 fbfb 	bl	8009e20 <_localeconv_r>
 800862a:	f8d0 a000 	ldr.w	sl, [r0]
 800862e:	4650      	mov	r0, sl
 8008630:	f7f7 fdce 	bl	80001d0 <strlen>
 8008634:	2300      	movs	r3, #0
 8008636:	930a      	str	r3, [sp, #40]	; 0x28
 8008638:	6823      	ldr	r3, [r4, #0]
 800863a:	9305      	str	r3, [sp, #20]
 800863c:	f8d8 3000 	ldr.w	r3, [r8]
 8008640:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008644:	3307      	adds	r3, #7
 8008646:	f023 0307 	bic.w	r3, r3, #7
 800864a:	f103 0208 	add.w	r2, r3, #8
 800864e:	f8c8 2000 	str.w	r2, [r8]
 8008652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008656:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800865a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800865e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008662:	9307      	str	r3, [sp, #28]
 8008664:	f8cd 8018 	str.w	r8, [sp, #24]
 8008668:	ee08 0a10 	vmov	s16, r0
 800866c:	4b9f      	ldr	r3, [pc, #636]	; (80088ec <_printf_float+0x2dc>)
 800866e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008672:	f04f 32ff 	mov.w	r2, #4294967295
 8008676:	f7f8 fa59 	bl	8000b2c <__aeabi_dcmpun>
 800867a:	bb88      	cbnz	r0, 80086e0 <_printf_float+0xd0>
 800867c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008680:	4b9a      	ldr	r3, [pc, #616]	; (80088ec <_printf_float+0x2dc>)
 8008682:	f04f 32ff 	mov.w	r2, #4294967295
 8008686:	f7f8 fa33 	bl	8000af0 <__aeabi_dcmple>
 800868a:	bb48      	cbnz	r0, 80086e0 <_printf_float+0xd0>
 800868c:	2200      	movs	r2, #0
 800868e:	2300      	movs	r3, #0
 8008690:	4640      	mov	r0, r8
 8008692:	4649      	mov	r1, r9
 8008694:	f7f8 fa22 	bl	8000adc <__aeabi_dcmplt>
 8008698:	b110      	cbz	r0, 80086a0 <_printf_float+0x90>
 800869a:	232d      	movs	r3, #45	; 0x2d
 800869c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086a0:	4b93      	ldr	r3, [pc, #588]	; (80088f0 <_printf_float+0x2e0>)
 80086a2:	4894      	ldr	r0, [pc, #592]	; (80088f4 <_printf_float+0x2e4>)
 80086a4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80086a8:	bf94      	ite	ls
 80086aa:	4698      	movls	r8, r3
 80086ac:	4680      	movhi	r8, r0
 80086ae:	2303      	movs	r3, #3
 80086b0:	6123      	str	r3, [r4, #16]
 80086b2:	9b05      	ldr	r3, [sp, #20]
 80086b4:	f023 0204 	bic.w	r2, r3, #4
 80086b8:	6022      	str	r2, [r4, #0]
 80086ba:	f04f 0900 	mov.w	r9, #0
 80086be:	9700      	str	r7, [sp, #0]
 80086c0:	4633      	mov	r3, r6
 80086c2:	aa0b      	add	r2, sp, #44	; 0x2c
 80086c4:	4621      	mov	r1, r4
 80086c6:	4628      	mov	r0, r5
 80086c8:	f000 f9d8 	bl	8008a7c <_printf_common>
 80086cc:	3001      	adds	r0, #1
 80086ce:	f040 8090 	bne.w	80087f2 <_printf_float+0x1e2>
 80086d2:	f04f 30ff 	mov.w	r0, #4294967295
 80086d6:	b00d      	add	sp, #52	; 0x34
 80086d8:	ecbd 8b02 	vpop	{d8}
 80086dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086e0:	4642      	mov	r2, r8
 80086e2:	464b      	mov	r3, r9
 80086e4:	4640      	mov	r0, r8
 80086e6:	4649      	mov	r1, r9
 80086e8:	f7f8 fa20 	bl	8000b2c <__aeabi_dcmpun>
 80086ec:	b140      	cbz	r0, 8008700 <_printf_float+0xf0>
 80086ee:	464b      	mov	r3, r9
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	bfbc      	itt	lt
 80086f4:	232d      	movlt	r3, #45	; 0x2d
 80086f6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80086fa:	487f      	ldr	r0, [pc, #508]	; (80088f8 <_printf_float+0x2e8>)
 80086fc:	4b7f      	ldr	r3, [pc, #508]	; (80088fc <_printf_float+0x2ec>)
 80086fe:	e7d1      	b.n	80086a4 <_printf_float+0x94>
 8008700:	6863      	ldr	r3, [r4, #4]
 8008702:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008706:	9206      	str	r2, [sp, #24]
 8008708:	1c5a      	adds	r2, r3, #1
 800870a:	d13f      	bne.n	800878c <_printf_float+0x17c>
 800870c:	2306      	movs	r3, #6
 800870e:	6063      	str	r3, [r4, #4]
 8008710:	9b05      	ldr	r3, [sp, #20]
 8008712:	6861      	ldr	r1, [r4, #4]
 8008714:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008718:	2300      	movs	r3, #0
 800871a:	9303      	str	r3, [sp, #12]
 800871c:	ab0a      	add	r3, sp, #40	; 0x28
 800871e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008722:	ab09      	add	r3, sp, #36	; 0x24
 8008724:	ec49 8b10 	vmov	d0, r8, r9
 8008728:	9300      	str	r3, [sp, #0]
 800872a:	6022      	str	r2, [r4, #0]
 800872c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008730:	4628      	mov	r0, r5
 8008732:	f7ff fecd 	bl	80084d0 <__cvt>
 8008736:	9b06      	ldr	r3, [sp, #24]
 8008738:	9909      	ldr	r1, [sp, #36]	; 0x24
 800873a:	2b47      	cmp	r3, #71	; 0x47
 800873c:	4680      	mov	r8, r0
 800873e:	d108      	bne.n	8008752 <_printf_float+0x142>
 8008740:	1cc8      	adds	r0, r1, #3
 8008742:	db02      	blt.n	800874a <_printf_float+0x13a>
 8008744:	6863      	ldr	r3, [r4, #4]
 8008746:	4299      	cmp	r1, r3
 8008748:	dd41      	ble.n	80087ce <_printf_float+0x1be>
 800874a:	f1ab 0b02 	sub.w	fp, fp, #2
 800874e:	fa5f fb8b 	uxtb.w	fp, fp
 8008752:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008756:	d820      	bhi.n	800879a <_printf_float+0x18a>
 8008758:	3901      	subs	r1, #1
 800875a:	465a      	mov	r2, fp
 800875c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008760:	9109      	str	r1, [sp, #36]	; 0x24
 8008762:	f7ff ff17 	bl	8008594 <__exponent>
 8008766:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008768:	1813      	adds	r3, r2, r0
 800876a:	2a01      	cmp	r2, #1
 800876c:	4681      	mov	r9, r0
 800876e:	6123      	str	r3, [r4, #16]
 8008770:	dc02      	bgt.n	8008778 <_printf_float+0x168>
 8008772:	6822      	ldr	r2, [r4, #0]
 8008774:	07d2      	lsls	r2, r2, #31
 8008776:	d501      	bpl.n	800877c <_printf_float+0x16c>
 8008778:	3301      	adds	r3, #1
 800877a:	6123      	str	r3, [r4, #16]
 800877c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008780:	2b00      	cmp	r3, #0
 8008782:	d09c      	beq.n	80086be <_printf_float+0xae>
 8008784:	232d      	movs	r3, #45	; 0x2d
 8008786:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800878a:	e798      	b.n	80086be <_printf_float+0xae>
 800878c:	9a06      	ldr	r2, [sp, #24]
 800878e:	2a47      	cmp	r2, #71	; 0x47
 8008790:	d1be      	bne.n	8008710 <_printf_float+0x100>
 8008792:	2b00      	cmp	r3, #0
 8008794:	d1bc      	bne.n	8008710 <_printf_float+0x100>
 8008796:	2301      	movs	r3, #1
 8008798:	e7b9      	b.n	800870e <_printf_float+0xfe>
 800879a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800879e:	d118      	bne.n	80087d2 <_printf_float+0x1c2>
 80087a0:	2900      	cmp	r1, #0
 80087a2:	6863      	ldr	r3, [r4, #4]
 80087a4:	dd0b      	ble.n	80087be <_printf_float+0x1ae>
 80087a6:	6121      	str	r1, [r4, #16]
 80087a8:	b913      	cbnz	r3, 80087b0 <_printf_float+0x1a0>
 80087aa:	6822      	ldr	r2, [r4, #0]
 80087ac:	07d0      	lsls	r0, r2, #31
 80087ae:	d502      	bpl.n	80087b6 <_printf_float+0x1a6>
 80087b0:	3301      	adds	r3, #1
 80087b2:	440b      	add	r3, r1
 80087b4:	6123      	str	r3, [r4, #16]
 80087b6:	65a1      	str	r1, [r4, #88]	; 0x58
 80087b8:	f04f 0900 	mov.w	r9, #0
 80087bc:	e7de      	b.n	800877c <_printf_float+0x16c>
 80087be:	b913      	cbnz	r3, 80087c6 <_printf_float+0x1b6>
 80087c0:	6822      	ldr	r2, [r4, #0]
 80087c2:	07d2      	lsls	r2, r2, #31
 80087c4:	d501      	bpl.n	80087ca <_printf_float+0x1ba>
 80087c6:	3302      	adds	r3, #2
 80087c8:	e7f4      	b.n	80087b4 <_printf_float+0x1a4>
 80087ca:	2301      	movs	r3, #1
 80087cc:	e7f2      	b.n	80087b4 <_printf_float+0x1a4>
 80087ce:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80087d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087d4:	4299      	cmp	r1, r3
 80087d6:	db05      	blt.n	80087e4 <_printf_float+0x1d4>
 80087d8:	6823      	ldr	r3, [r4, #0]
 80087da:	6121      	str	r1, [r4, #16]
 80087dc:	07d8      	lsls	r0, r3, #31
 80087de:	d5ea      	bpl.n	80087b6 <_printf_float+0x1a6>
 80087e0:	1c4b      	adds	r3, r1, #1
 80087e2:	e7e7      	b.n	80087b4 <_printf_float+0x1a4>
 80087e4:	2900      	cmp	r1, #0
 80087e6:	bfd4      	ite	le
 80087e8:	f1c1 0202 	rsble	r2, r1, #2
 80087ec:	2201      	movgt	r2, #1
 80087ee:	4413      	add	r3, r2
 80087f0:	e7e0      	b.n	80087b4 <_printf_float+0x1a4>
 80087f2:	6823      	ldr	r3, [r4, #0]
 80087f4:	055a      	lsls	r2, r3, #21
 80087f6:	d407      	bmi.n	8008808 <_printf_float+0x1f8>
 80087f8:	6923      	ldr	r3, [r4, #16]
 80087fa:	4642      	mov	r2, r8
 80087fc:	4631      	mov	r1, r6
 80087fe:	4628      	mov	r0, r5
 8008800:	47b8      	blx	r7
 8008802:	3001      	adds	r0, #1
 8008804:	d12c      	bne.n	8008860 <_printf_float+0x250>
 8008806:	e764      	b.n	80086d2 <_printf_float+0xc2>
 8008808:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800880c:	f240 80e0 	bls.w	80089d0 <_printf_float+0x3c0>
 8008810:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008814:	2200      	movs	r2, #0
 8008816:	2300      	movs	r3, #0
 8008818:	f7f8 f956 	bl	8000ac8 <__aeabi_dcmpeq>
 800881c:	2800      	cmp	r0, #0
 800881e:	d034      	beq.n	800888a <_printf_float+0x27a>
 8008820:	4a37      	ldr	r2, [pc, #220]	; (8008900 <_printf_float+0x2f0>)
 8008822:	2301      	movs	r3, #1
 8008824:	4631      	mov	r1, r6
 8008826:	4628      	mov	r0, r5
 8008828:	47b8      	blx	r7
 800882a:	3001      	adds	r0, #1
 800882c:	f43f af51 	beq.w	80086d2 <_printf_float+0xc2>
 8008830:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008834:	429a      	cmp	r2, r3
 8008836:	db02      	blt.n	800883e <_printf_float+0x22e>
 8008838:	6823      	ldr	r3, [r4, #0]
 800883a:	07d8      	lsls	r0, r3, #31
 800883c:	d510      	bpl.n	8008860 <_printf_float+0x250>
 800883e:	ee18 3a10 	vmov	r3, s16
 8008842:	4652      	mov	r2, sl
 8008844:	4631      	mov	r1, r6
 8008846:	4628      	mov	r0, r5
 8008848:	47b8      	blx	r7
 800884a:	3001      	adds	r0, #1
 800884c:	f43f af41 	beq.w	80086d2 <_printf_float+0xc2>
 8008850:	f04f 0800 	mov.w	r8, #0
 8008854:	f104 091a 	add.w	r9, r4, #26
 8008858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800885a:	3b01      	subs	r3, #1
 800885c:	4543      	cmp	r3, r8
 800885e:	dc09      	bgt.n	8008874 <_printf_float+0x264>
 8008860:	6823      	ldr	r3, [r4, #0]
 8008862:	079b      	lsls	r3, r3, #30
 8008864:	f100 8105 	bmi.w	8008a72 <_printf_float+0x462>
 8008868:	68e0      	ldr	r0, [r4, #12]
 800886a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800886c:	4298      	cmp	r0, r3
 800886e:	bfb8      	it	lt
 8008870:	4618      	movlt	r0, r3
 8008872:	e730      	b.n	80086d6 <_printf_float+0xc6>
 8008874:	2301      	movs	r3, #1
 8008876:	464a      	mov	r2, r9
 8008878:	4631      	mov	r1, r6
 800887a:	4628      	mov	r0, r5
 800887c:	47b8      	blx	r7
 800887e:	3001      	adds	r0, #1
 8008880:	f43f af27 	beq.w	80086d2 <_printf_float+0xc2>
 8008884:	f108 0801 	add.w	r8, r8, #1
 8008888:	e7e6      	b.n	8008858 <_printf_float+0x248>
 800888a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800888c:	2b00      	cmp	r3, #0
 800888e:	dc39      	bgt.n	8008904 <_printf_float+0x2f4>
 8008890:	4a1b      	ldr	r2, [pc, #108]	; (8008900 <_printf_float+0x2f0>)
 8008892:	2301      	movs	r3, #1
 8008894:	4631      	mov	r1, r6
 8008896:	4628      	mov	r0, r5
 8008898:	47b8      	blx	r7
 800889a:	3001      	adds	r0, #1
 800889c:	f43f af19 	beq.w	80086d2 <_printf_float+0xc2>
 80088a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80088a4:	4313      	orrs	r3, r2
 80088a6:	d102      	bne.n	80088ae <_printf_float+0x29e>
 80088a8:	6823      	ldr	r3, [r4, #0]
 80088aa:	07d9      	lsls	r1, r3, #31
 80088ac:	d5d8      	bpl.n	8008860 <_printf_float+0x250>
 80088ae:	ee18 3a10 	vmov	r3, s16
 80088b2:	4652      	mov	r2, sl
 80088b4:	4631      	mov	r1, r6
 80088b6:	4628      	mov	r0, r5
 80088b8:	47b8      	blx	r7
 80088ba:	3001      	adds	r0, #1
 80088bc:	f43f af09 	beq.w	80086d2 <_printf_float+0xc2>
 80088c0:	f04f 0900 	mov.w	r9, #0
 80088c4:	f104 0a1a 	add.w	sl, r4, #26
 80088c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ca:	425b      	negs	r3, r3
 80088cc:	454b      	cmp	r3, r9
 80088ce:	dc01      	bgt.n	80088d4 <_printf_float+0x2c4>
 80088d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088d2:	e792      	b.n	80087fa <_printf_float+0x1ea>
 80088d4:	2301      	movs	r3, #1
 80088d6:	4652      	mov	r2, sl
 80088d8:	4631      	mov	r1, r6
 80088da:	4628      	mov	r0, r5
 80088dc:	47b8      	blx	r7
 80088de:	3001      	adds	r0, #1
 80088e0:	f43f aef7 	beq.w	80086d2 <_printf_float+0xc2>
 80088e4:	f109 0901 	add.w	r9, r9, #1
 80088e8:	e7ee      	b.n	80088c8 <_printf_float+0x2b8>
 80088ea:	bf00      	nop
 80088ec:	7fefffff 	.word	0x7fefffff
 80088f0:	0800b270 	.word	0x0800b270
 80088f4:	0800b274 	.word	0x0800b274
 80088f8:	0800b27c 	.word	0x0800b27c
 80088fc:	0800b278 	.word	0x0800b278
 8008900:	0800b280 	.word	0x0800b280
 8008904:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008906:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008908:	429a      	cmp	r2, r3
 800890a:	bfa8      	it	ge
 800890c:	461a      	movge	r2, r3
 800890e:	2a00      	cmp	r2, #0
 8008910:	4691      	mov	r9, r2
 8008912:	dc37      	bgt.n	8008984 <_printf_float+0x374>
 8008914:	f04f 0b00 	mov.w	fp, #0
 8008918:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800891c:	f104 021a 	add.w	r2, r4, #26
 8008920:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008922:	9305      	str	r3, [sp, #20]
 8008924:	eba3 0309 	sub.w	r3, r3, r9
 8008928:	455b      	cmp	r3, fp
 800892a:	dc33      	bgt.n	8008994 <_printf_float+0x384>
 800892c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008930:	429a      	cmp	r2, r3
 8008932:	db3b      	blt.n	80089ac <_printf_float+0x39c>
 8008934:	6823      	ldr	r3, [r4, #0]
 8008936:	07da      	lsls	r2, r3, #31
 8008938:	d438      	bmi.n	80089ac <_printf_float+0x39c>
 800893a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800893c:	9a05      	ldr	r2, [sp, #20]
 800893e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008940:	1a9a      	subs	r2, r3, r2
 8008942:	eba3 0901 	sub.w	r9, r3, r1
 8008946:	4591      	cmp	r9, r2
 8008948:	bfa8      	it	ge
 800894a:	4691      	movge	r9, r2
 800894c:	f1b9 0f00 	cmp.w	r9, #0
 8008950:	dc35      	bgt.n	80089be <_printf_float+0x3ae>
 8008952:	f04f 0800 	mov.w	r8, #0
 8008956:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800895a:	f104 0a1a 	add.w	sl, r4, #26
 800895e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008962:	1a9b      	subs	r3, r3, r2
 8008964:	eba3 0309 	sub.w	r3, r3, r9
 8008968:	4543      	cmp	r3, r8
 800896a:	f77f af79 	ble.w	8008860 <_printf_float+0x250>
 800896e:	2301      	movs	r3, #1
 8008970:	4652      	mov	r2, sl
 8008972:	4631      	mov	r1, r6
 8008974:	4628      	mov	r0, r5
 8008976:	47b8      	blx	r7
 8008978:	3001      	adds	r0, #1
 800897a:	f43f aeaa 	beq.w	80086d2 <_printf_float+0xc2>
 800897e:	f108 0801 	add.w	r8, r8, #1
 8008982:	e7ec      	b.n	800895e <_printf_float+0x34e>
 8008984:	4613      	mov	r3, r2
 8008986:	4631      	mov	r1, r6
 8008988:	4642      	mov	r2, r8
 800898a:	4628      	mov	r0, r5
 800898c:	47b8      	blx	r7
 800898e:	3001      	adds	r0, #1
 8008990:	d1c0      	bne.n	8008914 <_printf_float+0x304>
 8008992:	e69e      	b.n	80086d2 <_printf_float+0xc2>
 8008994:	2301      	movs	r3, #1
 8008996:	4631      	mov	r1, r6
 8008998:	4628      	mov	r0, r5
 800899a:	9205      	str	r2, [sp, #20]
 800899c:	47b8      	blx	r7
 800899e:	3001      	adds	r0, #1
 80089a0:	f43f ae97 	beq.w	80086d2 <_printf_float+0xc2>
 80089a4:	9a05      	ldr	r2, [sp, #20]
 80089a6:	f10b 0b01 	add.w	fp, fp, #1
 80089aa:	e7b9      	b.n	8008920 <_printf_float+0x310>
 80089ac:	ee18 3a10 	vmov	r3, s16
 80089b0:	4652      	mov	r2, sl
 80089b2:	4631      	mov	r1, r6
 80089b4:	4628      	mov	r0, r5
 80089b6:	47b8      	blx	r7
 80089b8:	3001      	adds	r0, #1
 80089ba:	d1be      	bne.n	800893a <_printf_float+0x32a>
 80089bc:	e689      	b.n	80086d2 <_printf_float+0xc2>
 80089be:	9a05      	ldr	r2, [sp, #20]
 80089c0:	464b      	mov	r3, r9
 80089c2:	4442      	add	r2, r8
 80089c4:	4631      	mov	r1, r6
 80089c6:	4628      	mov	r0, r5
 80089c8:	47b8      	blx	r7
 80089ca:	3001      	adds	r0, #1
 80089cc:	d1c1      	bne.n	8008952 <_printf_float+0x342>
 80089ce:	e680      	b.n	80086d2 <_printf_float+0xc2>
 80089d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80089d2:	2a01      	cmp	r2, #1
 80089d4:	dc01      	bgt.n	80089da <_printf_float+0x3ca>
 80089d6:	07db      	lsls	r3, r3, #31
 80089d8:	d538      	bpl.n	8008a4c <_printf_float+0x43c>
 80089da:	2301      	movs	r3, #1
 80089dc:	4642      	mov	r2, r8
 80089de:	4631      	mov	r1, r6
 80089e0:	4628      	mov	r0, r5
 80089e2:	47b8      	blx	r7
 80089e4:	3001      	adds	r0, #1
 80089e6:	f43f ae74 	beq.w	80086d2 <_printf_float+0xc2>
 80089ea:	ee18 3a10 	vmov	r3, s16
 80089ee:	4652      	mov	r2, sl
 80089f0:	4631      	mov	r1, r6
 80089f2:	4628      	mov	r0, r5
 80089f4:	47b8      	blx	r7
 80089f6:	3001      	adds	r0, #1
 80089f8:	f43f ae6b 	beq.w	80086d2 <_printf_float+0xc2>
 80089fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008a00:	2200      	movs	r2, #0
 8008a02:	2300      	movs	r3, #0
 8008a04:	f7f8 f860 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a08:	b9d8      	cbnz	r0, 8008a42 <_printf_float+0x432>
 8008a0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a0c:	f108 0201 	add.w	r2, r8, #1
 8008a10:	3b01      	subs	r3, #1
 8008a12:	4631      	mov	r1, r6
 8008a14:	4628      	mov	r0, r5
 8008a16:	47b8      	blx	r7
 8008a18:	3001      	adds	r0, #1
 8008a1a:	d10e      	bne.n	8008a3a <_printf_float+0x42a>
 8008a1c:	e659      	b.n	80086d2 <_printf_float+0xc2>
 8008a1e:	2301      	movs	r3, #1
 8008a20:	4652      	mov	r2, sl
 8008a22:	4631      	mov	r1, r6
 8008a24:	4628      	mov	r0, r5
 8008a26:	47b8      	blx	r7
 8008a28:	3001      	adds	r0, #1
 8008a2a:	f43f ae52 	beq.w	80086d2 <_printf_float+0xc2>
 8008a2e:	f108 0801 	add.w	r8, r8, #1
 8008a32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a34:	3b01      	subs	r3, #1
 8008a36:	4543      	cmp	r3, r8
 8008a38:	dcf1      	bgt.n	8008a1e <_printf_float+0x40e>
 8008a3a:	464b      	mov	r3, r9
 8008a3c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008a40:	e6dc      	b.n	80087fc <_printf_float+0x1ec>
 8008a42:	f04f 0800 	mov.w	r8, #0
 8008a46:	f104 0a1a 	add.w	sl, r4, #26
 8008a4a:	e7f2      	b.n	8008a32 <_printf_float+0x422>
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	4642      	mov	r2, r8
 8008a50:	e7df      	b.n	8008a12 <_printf_float+0x402>
 8008a52:	2301      	movs	r3, #1
 8008a54:	464a      	mov	r2, r9
 8008a56:	4631      	mov	r1, r6
 8008a58:	4628      	mov	r0, r5
 8008a5a:	47b8      	blx	r7
 8008a5c:	3001      	adds	r0, #1
 8008a5e:	f43f ae38 	beq.w	80086d2 <_printf_float+0xc2>
 8008a62:	f108 0801 	add.w	r8, r8, #1
 8008a66:	68e3      	ldr	r3, [r4, #12]
 8008a68:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a6a:	1a5b      	subs	r3, r3, r1
 8008a6c:	4543      	cmp	r3, r8
 8008a6e:	dcf0      	bgt.n	8008a52 <_printf_float+0x442>
 8008a70:	e6fa      	b.n	8008868 <_printf_float+0x258>
 8008a72:	f04f 0800 	mov.w	r8, #0
 8008a76:	f104 0919 	add.w	r9, r4, #25
 8008a7a:	e7f4      	b.n	8008a66 <_printf_float+0x456>

08008a7c <_printf_common>:
 8008a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a80:	4616      	mov	r6, r2
 8008a82:	4699      	mov	r9, r3
 8008a84:	688a      	ldr	r2, [r1, #8]
 8008a86:	690b      	ldr	r3, [r1, #16]
 8008a88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	bfb8      	it	lt
 8008a90:	4613      	movlt	r3, r2
 8008a92:	6033      	str	r3, [r6, #0]
 8008a94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008a98:	4607      	mov	r7, r0
 8008a9a:	460c      	mov	r4, r1
 8008a9c:	b10a      	cbz	r2, 8008aa2 <_printf_common+0x26>
 8008a9e:	3301      	adds	r3, #1
 8008aa0:	6033      	str	r3, [r6, #0]
 8008aa2:	6823      	ldr	r3, [r4, #0]
 8008aa4:	0699      	lsls	r1, r3, #26
 8008aa6:	bf42      	ittt	mi
 8008aa8:	6833      	ldrmi	r3, [r6, #0]
 8008aaa:	3302      	addmi	r3, #2
 8008aac:	6033      	strmi	r3, [r6, #0]
 8008aae:	6825      	ldr	r5, [r4, #0]
 8008ab0:	f015 0506 	ands.w	r5, r5, #6
 8008ab4:	d106      	bne.n	8008ac4 <_printf_common+0x48>
 8008ab6:	f104 0a19 	add.w	sl, r4, #25
 8008aba:	68e3      	ldr	r3, [r4, #12]
 8008abc:	6832      	ldr	r2, [r6, #0]
 8008abe:	1a9b      	subs	r3, r3, r2
 8008ac0:	42ab      	cmp	r3, r5
 8008ac2:	dc26      	bgt.n	8008b12 <_printf_common+0x96>
 8008ac4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008ac8:	1e13      	subs	r3, r2, #0
 8008aca:	6822      	ldr	r2, [r4, #0]
 8008acc:	bf18      	it	ne
 8008ace:	2301      	movne	r3, #1
 8008ad0:	0692      	lsls	r2, r2, #26
 8008ad2:	d42b      	bmi.n	8008b2c <_printf_common+0xb0>
 8008ad4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ad8:	4649      	mov	r1, r9
 8008ada:	4638      	mov	r0, r7
 8008adc:	47c0      	blx	r8
 8008ade:	3001      	adds	r0, #1
 8008ae0:	d01e      	beq.n	8008b20 <_printf_common+0xa4>
 8008ae2:	6823      	ldr	r3, [r4, #0]
 8008ae4:	68e5      	ldr	r5, [r4, #12]
 8008ae6:	6832      	ldr	r2, [r6, #0]
 8008ae8:	f003 0306 	and.w	r3, r3, #6
 8008aec:	2b04      	cmp	r3, #4
 8008aee:	bf08      	it	eq
 8008af0:	1aad      	subeq	r5, r5, r2
 8008af2:	68a3      	ldr	r3, [r4, #8]
 8008af4:	6922      	ldr	r2, [r4, #16]
 8008af6:	bf0c      	ite	eq
 8008af8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008afc:	2500      	movne	r5, #0
 8008afe:	4293      	cmp	r3, r2
 8008b00:	bfc4      	itt	gt
 8008b02:	1a9b      	subgt	r3, r3, r2
 8008b04:	18ed      	addgt	r5, r5, r3
 8008b06:	2600      	movs	r6, #0
 8008b08:	341a      	adds	r4, #26
 8008b0a:	42b5      	cmp	r5, r6
 8008b0c:	d11a      	bne.n	8008b44 <_printf_common+0xc8>
 8008b0e:	2000      	movs	r0, #0
 8008b10:	e008      	b.n	8008b24 <_printf_common+0xa8>
 8008b12:	2301      	movs	r3, #1
 8008b14:	4652      	mov	r2, sl
 8008b16:	4649      	mov	r1, r9
 8008b18:	4638      	mov	r0, r7
 8008b1a:	47c0      	blx	r8
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	d103      	bne.n	8008b28 <_printf_common+0xac>
 8008b20:	f04f 30ff 	mov.w	r0, #4294967295
 8008b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b28:	3501      	adds	r5, #1
 8008b2a:	e7c6      	b.n	8008aba <_printf_common+0x3e>
 8008b2c:	18e1      	adds	r1, r4, r3
 8008b2e:	1c5a      	adds	r2, r3, #1
 8008b30:	2030      	movs	r0, #48	; 0x30
 8008b32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008b36:	4422      	add	r2, r4
 8008b38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008b3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008b40:	3302      	adds	r3, #2
 8008b42:	e7c7      	b.n	8008ad4 <_printf_common+0x58>
 8008b44:	2301      	movs	r3, #1
 8008b46:	4622      	mov	r2, r4
 8008b48:	4649      	mov	r1, r9
 8008b4a:	4638      	mov	r0, r7
 8008b4c:	47c0      	blx	r8
 8008b4e:	3001      	adds	r0, #1
 8008b50:	d0e6      	beq.n	8008b20 <_printf_common+0xa4>
 8008b52:	3601      	adds	r6, #1
 8008b54:	e7d9      	b.n	8008b0a <_printf_common+0x8e>
	...

08008b58 <_printf_i>:
 8008b58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b5c:	7e0f      	ldrb	r7, [r1, #24]
 8008b5e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008b60:	2f78      	cmp	r7, #120	; 0x78
 8008b62:	4691      	mov	r9, r2
 8008b64:	4680      	mov	r8, r0
 8008b66:	460c      	mov	r4, r1
 8008b68:	469a      	mov	sl, r3
 8008b6a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008b6e:	d807      	bhi.n	8008b80 <_printf_i+0x28>
 8008b70:	2f62      	cmp	r7, #98	; 0x62
 8008b72:	d80a      	bhi.n	8008b8a <_printf_i+0x32>
 8008b74:	2f00      	cmp	r7, #0
 8008b76:	f000 80d8 	beq.w	8008d2a <_printf_i+0x1d2>
 8008b7a:	2f58      	cmp	r7, #88	; 0x58
 8008b7c:	f000 80a3 	beq.w	8008cc6 <_printf_i+0x16e>
 8008b80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008b84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008b88:	e03a      	b.n	8008c00 <_printf_i+0xa8>
 8008b8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008b8e:	2b15      	cmp	r3, #21
 8008b90:	d8f6      	bhi.n	8008b80 <_printf_i+0x28>
 8008b92:	a101      	add	r1, pc, #4	; (adr r1, 8008b98 <_printf_i+0x40>)
 8008b94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b98:	08008bf1 	.word	0x08008bf1
 8008b9c:	08008c05 	.word	0x08008c05
 8008ba0:	08008b81 	.word	0x08008b81
 8008ba4:	08008b81 	.word	0x08008b81
 8008ba8:	08008b81 	.word	0x08008b81
 8008bac:	08008b81 	.word	0x08008b81
 8008bb0:	08008c05 	.word	0x08008c05
 8008bb4:	08008b81 	.word	0x08008b81
 8008bb8:	08008b81 	.word	0x08008b81
 8008bbc:	08008b81 	.word	0x08008b81
 8008bc0:	08008b81 	.word	0x08008b81
 8008bc4:	08008d11 	.word	0x08008d11
 8008bc8:	08008c35 	.word	0x08008c35
 8008bcc:	08008cf3 	.word	0x08008cf3
 8008bd0:	08008b81 	.word	0x08008b81
 8008bd4:	08008b81 	.word	0x08008b81
 8008bd8:	08008d33 	.word	0x08008d33
 8008bdc:	08008b81 	.word	0x08008b81
 8008be0:	08008c35 	.word	0x08008c35
 8008be4:	08008b81 	.word	0x08008b81
 8008be8:	08008b81 	.word	0x08008b81
 8008bec:	08008cfb 	.word	0x08008cfb
 8008bf0:	682b      	ldr	r3, [r5, #0]
 8008bf2:	1d1a      	adds	r2, r3, #4
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	602a      	str	r2, [r5, #0]
 8008bf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008bfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008c00:	2301      	movs	r3, #1
 8008c02:	e0a3      	b.n	8008d4c <_printf_i+0x1f4>
 8008c04:	6820      	ldr	r0, [r4, #0]
 8008c06:	6829      	ldr	r1, [r5, #0]
 8008c08:	0606      	lsls	r6, r0, #24
 8008c0a:	f101 0304 	add.w	r3, r1, #4
 8008c0e:	d50a      	bpl.n	8008c26 <_printf_i+0xce>
 8008c10:	680e      	ldr	r6, [r1, #0]
 8008c12:	602b      	str	r3, [r5, #0]
 8008c14:	2e00      	cmp	r6, #0
 8008c16:	da03      	bge.n	8008c20 <_printf_i+0xc8>
 8008c18:	232d      	movs	r3, #45	; 0x2d
 8008c1a:	4276      	negs	r6, r6
 8008c1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c20:	485e      	ldr	r0, [pc, #376]	; (8008d9c <_printf_i+0x244>)
 8008c22:	230a      	movs	r3, #10
 8008c24:	e019      	b.n	8008c5a <_printf_i+0x102>
 8008c26:	680e      	ldr	r6, [r1, #0]
 8008c28:	602b      	str	r3, [r5, #0]
 8008c2a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008c2e:	bf18      	it	ne
 8008c30:	b236      	sxthne	r6, r6
 8008c32:	e7ef      	b.n	8008c14 <_printf_i+0xbc>
 8008c34:	682b      	ldr	r3, [r5, #0]
 8008c36:	6820      	ldr	r0, [r4, #0]
 8008c38:	1d19      	adds	r1, r3, #4
 8008c3a:	6029      	str	r1, [r5, #0]
 8008c3c:	0601      	lsls	r1, r0, #24
 8008c3e:	d501      	bpl.n	8008c44 <_printf_i+0xec>
 8008c40:	681e      	ldr	r6, [r3, #0]
 8008c42:	e002      	b.n	8008c4a <_printf_i+0xf2>
 8008c44:	0646      	lsls	r6, r0, #25
 8008c46:	d5fb      	bpl.n	8008c40 <_printf_i+0xe8>
 8008c48:	881e      	ldrh	r6, [r3, #0]
 8008c4a:	4854      	ldr	r0, [pc, #336]	; (8008d9c <_printf_i+0x244>)
 8008c4c:	2f6f      	cmp	r7, #111	; 0x6f
 8008c4e:	bf0c      	ite	eq
 8008c50:	2308      	moveq	r3, #8
 8008c52:	230a      	movne	r3, #10
 8008c54:	2100      	movs	r1, #0
 8008c56:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008c5a:	6865      	ldr	r5, [r4, #4]
 8008c5c:	60a5      	str	r5, [r4, #8]
 8008c5e:	2d00      	cmp	r5, #0
 8008c60:	bfa2      	ittt	ge
 8008c62:	6821      	ldrge	r1, [r4, #0]
 8008c64:	f021 0104 	bicge.w	r1, r1, #4
 8008c68:	6021      	strge	r1, [r4, #0]
 8008c6a:	b90e      	cbnz	r6, 8008c70 <_printf_i+0x118>
 8008c6c:	2d00      	cmp	r5, #0
 8008c6e:	d04d      	beq.n	8008d0c <_printf_i+0x1b4>
 8008c70:	4615      	mov	r5, r2
 8008c72:	fbb6 f1f3 	udiv	r1, r6, r3
 8008c76:	fb03 6711 	mls	r7, r3, r1, r6
 8008c7a:	5dc7      	ldrb	r7, [r0, r7]
 8008c7c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008c80:	4637      	mov	r7, r6
 8008c82:	42bb      	cmp	r3, r7
 8008c84:	460e      	mov	r6, r1
 8008c86:	d9f4      	bls.n	8008c72 <_printf_i+0x11a>
 8008c88:	2b08      	cmp	r3, #8
 8008c8a:	d10b      	bne.n	8008ca4 <_printf_i+0x14c>
 8008c8c:	6823      	ldr	r3, [r4, #0]
 8008c8e:	07de      	lsls	r6, r3, #31
 8008c90:	d508      	bpl.n	8008ca4 <_printf_i+0x14c>
 8008c92:	6923      	ldr	r3, [r4, #16]
 8008c94:	6861      	ldr	r1, [r4, #4]
 8008c96:	4299      	cmp	r1, r3
 8008c98:	bfde      	ittt	le
 8008c9a:	2330      	movle	r3, #48	; 0x30
 8008c9c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008ca0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008ca4:	1b52      	subs	r2, r2, r5
 8008ca6:	6122      	str	r2, [r4, #16]
 8008ca8:	f8cd a000 	str.w	sl, [sp]
 8008cac:	464b      	mov	r3, r9
 8008cae:	aa03      	add	r2, sp, #12
 8008cb0:	4621      	mov	r1, r4
 8008cb2:	4640      	mov	r0, r8
 8008cb4:	f7ff fee2 	bl	8008a7c <_printf_common>
 8008cb8:	3001      	adds	r0, #1
 8008cba:	d14c      	bne.n	8008d56 <_printf_i+0x1fe>
 8008cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc0:	b004      	add	sp, #16
 8008cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cc6:	4835      	ldr	r0, [pc, #212]	; (8008d9c <_printf_i+0x244>)
 8008cc8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008ccc:	6829      	ldr	r1, [r5, #0]
 8008cce:	6823      	ldr	r3, [r4, #0]
 8008cd0:	f851 6b04 	ldr.w	r6, [r1], #4
 8008cd4:	6029      	str	r1, [r5, #0]
 8008cd6:	061d      	lsls	r5, r3, #24
 8008cd8:	d514      	bpl.n	8008d04 <_printf_i+0x1ac>
 8008cda:	07df      	lsls	r7, r3, #31
 8008cdc:	bf44      	itt	mi
 8008cde:	f043 0320 	orrmi.w	r3, r3, #32
 8008ce2:	6023      	strmi	r3, [r4, #0]
 8008ce4:	b91e      	cbnz	r6, 8008cee <_printf_i+0x196>
 8008ce6:	6823      	ldr	r3, [r4, #0]
 8008ce8:	f023 0320 	bic.w	r3, r3, #32
 8008cec:	6023      	str	r3, [r4, #0]
 8008cee:	2310      	movs	r3, #16
 8008cf0:	e7b0      	b.n	8008c54 <_printf_i+0xfc>
 8008cf2:	6823      	ldr	r3, [r4, #0]
 8008cf4:	f043 0320 	orr.w	r3, r3, #32
 8008cf8:	6023      	str	r3, [r4, #0]
 8008cfa:	2378      	movs	r3, #120	; 0x78
 8008cfc:	4828      	ldr	r0, [pc, #160]	; (8008da0 <_printf_i+0x248>)
 8008cfe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008d02:	e7e3      	b.n	8008ccc <_printf_i+0x174>
 8008d04:	0659      	lsls	r1, r3, #25
 8008d06:	bf48      	it	mi
 8008d08:	b2b6      	uxthmi	r6, r6
 8008d0a:	e7e6      	b.n	8008cda <_printf_i+0x182>
 8008d0c:	4615      	mov	r5, r2
 8008d0e:	e7bb      	b.n	8008c88 <_printf_i+0x130>
 8008d10:	682b      	ldr	r3, [r5, #0]
 8008d12:	6826      	ldr	r6, [r4, #0]
 8008d14:	6961      	ldr	r1, [r4, #20]
 8008d16:	1d18      	adds	r0, r3, #4
 8008d18:	6028      	str	r0, [r5, #0]
 8008d1a:	0635      	lsls	r5, r6, #24
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	d501      	bpl.n	8008d24 <_printf_i+0x1cc>
 8008d20:	6019      	str	r1, [r3, #0]
 8008d22:	e002      	b.n	8008d2a <_printf_i+0x1d2>
 8008d24:	0670      	lsls	r0, r6, #25
 8008d26:	d5fb      	bpl.n	8008d20 <_printf_i+0x1c8>
 8008d28:	8019      	strh	r1, [r3, #0]
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	6123      	str	r3, [r4, #16]
 8008d2e:	4615      	mov	r5, r2
 8008d30:	e7ba      	b.n	8008ca8 <_printf_i+0x150>
 8008d32:	682b      	ldr	r3, [r5, #0]
 8008d34:	1d1a      	adds	r2, r3, #4
 8008d36:	602a      	str	r2, [r5, #0]
 8008d38:	681d      	ldr	r5, [r3, #0]
 8008d3a:	6862      	ldr	r2, [r4, #4]
 8008d3c:	2100      	movs	r1, #0
 8008d3e:	4628      	mov	r0, r5
 8008d40:	f7f7 fa4e 	bl	80001e0 <memchr>
 8008d44:	b108      	cbz	r0, 8008d4a <_printf_i+0x1f2>
 8008d46:	1b40      	subs	r0, r0, r5
 8008d48:	6060      	str	r0, [r4, #4]
 8008d4a:	6863      	ldr	r3, [r4, #4]
 8008d4c:	6123      	str	r3, [r4, #16]
 8008d4e:	2300      	movs	r3, #0
 8008d50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d54:	e7a8      	b.n	8008ca8 <_printf_i+0x150>
 8008d56:	6923      	ldr	r3, [r4, #16]
 8008d58:	462a      	mov	r2, r5
 8008d5a:	4649      	mov	r1, r9
 8008d5c:	4640      	mov	r0, r8
 8008d5e:	47d0      	blx	sl
 8008d60:	3001      	adds	r0, #1
 8008d62:	d0ab      	beq.n	8008cbc <_printf_i+0x164>
 8008d64:	6823      	ldr	r3, [r4, #0]
 8008d66:	079b      	lsls	r3, r3, #30
 8008d68:	d413      	bmi.n	8008d92 <_printf_i+0x23a>
 8008d6a:	68e0      	ldr	r0, [r4, #12]
 8008d6c:	9b03      	ldr	r3, [sp, #12]
 8008d6e:	4298      	cmp	r0, r3
 8008d70:	bfb8      	it	lt
 8008d72:	4618      	movlt	r0, r3
 8008d74:	e7a4      	b.n	8008cc0 <_printf_i+0x168>
 8008d76:	2301      	movs	r3, #1
 8008d78:	4632      	mov	r2, r6
 8008d7a:	4649      	mov	r1, r9
 8008d7c:	4640      	mov	r0, r8
 8008d7e:	47d0      	blx	sl
 8008d80:	3001      	adds	r0, #1
 8008d82:	d09b      	beq.n	8008cbc <_printf_i+0x164>
 8008d84:	3501      	adds	r5, #1
 8008d86:	68e3      	ldr	r3, [r4, #12]
 8008d88:	9903      	ldr	r1, [sp, #12]
 8008d8a:	1a5b      	subs	r3, r3, r1
 8008d8c:	42ab      	cmp	r3, r5
 8008d8e:	dcf2      	bgt.n	8008d76 <_printf_i+0x21e>
 8008d90:	e7eb      	b.n	8008d6a <_printf_i+0x212>
 8008d92:	2500      	movs	r5, #0
 8008d94:	f104 0619 	add.w	r6, r4, #25
 8008d98:	e7f5      	b.n	8008d86 <_printf_i+0x22e>
 8008d9a:	bf00      	nop
 8008d9c:	0800b282 	.word	0x0800b282
 8008da0:	0800b293 	.word	0x0800b293

08008da4 <cleanup_glue>:
 8008da4:	b538      	push	{r3, r4, r5, lr}
 8008da6:	460c      	mov	r4, r1
 8008da8:	6809      	ldr	r1, [r1, #0]
 8008daa:	4605      	mov	r5, r0
 8008dac:	b109      	cbz	r1, 8008db2 <cleanup_glue+0xe>
 8008dae:	f7ff fff9 	bl	8008da4 <cleanup_glue>
 8008db2:	4621      	mov	r1, r4
 8008db4:	4628      	mov	r0, r5
 8008db6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dba:	f7ff baa9 	b.w	8008310 <_free_r>
	...

08008dc0 <_reclaim_reent>:
 8008dc0:	4b2c      	ldr	r3, [pc, #176]	; (8008e74 <_reclaim_reent+0xb4>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4283      	cmp	r3, r0
 8008dc6:	b570      	push	{r4, r5, r6, lr}
 8008dc8:	4604      	mov	r4, r0
 8008dca:	d051      	beq.n	8008e70 <_reclaim_reent+0xb0>
 8008dcc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008dce:	b143      	cbz	r3, 8008de2 <_reclaim_reent+0x22>
 8008dd0:	68db      	ldr	r3, [r3, #12]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d14a      	bne.n	8008e6c <_reclaim_reent+0xac>
 8008dd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008dd8:	6819      	ldr	r1, [r3, #0]
 8008dda:	b111      	cbz	r1, 8008de2 <_reclaim_reent+0x22>
 8008ddc:	4620      	mov	r0, r4
 8008dde:	f7ff fa97 	bl	8008310 <_free_r>
 8008de2:	6961      	ldr	r1, [r4, #20]
 8008de4:	b111      	cbz	r1, 8008dec <_reclaim_reent+0x2c>
 8008de6:	4620      	mov	r0, r4
 8008de8:	f7ff fa92 	bl	8008310 <_free_r>
 8008dec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008dee:	b111      	cbz	r1, 8008df6 <_reclaim_reent+0x36>
 8008df0:	4620      	mov	r0, r4
 8008df2:	f7ff fa8d 	bl	8008310 <_free_r>
 8008df6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008df8:	b111      	cbz	r1, 8008e00 <_reclaim_reent+0x40>
 8008dfa:	4620      	mov	r0, r4
 8008dfc:	f7ff fa88 	bl	8008310 <_free_r>
 8008e00:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008e02:	b111      	cbz	r1, 8008e0a <_reclaim_reent+0x4a>
 8008e04:	4620      	mov	r0, r4
 8008e06:	f7ff fa83 	bl	8008310 <_free_r>
 8008e0a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008e0c:	b111      	cbz	r1, 8008e14 <_reclaim_reent+0x54>
 8008e0e:	4620      	mov	r0, r4
 8008e10:	f7ff fa7e 	bl	8008310 <_free_r>
 8008e14:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008e16:	b111      	cbz	r1, 8008e1e <_reclaim_reent+0x5e>
 8008e18:	4620      	mov	r0, r4
 8008e1a:	f7ff fa79 	bl	8008310 <_free_r>
 8008e1e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008e20:	b111      	cbz	r1, 8008e28 <_reclaim_reent+0x68>
 8008e22:	4620      	mov	r0, r4
 8008e24:	f7ff fa74 	bl	8008310 <_free_r>
 8008e28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e2a:	b111      	cbz	r1, 8008e32 <_reclaim_reent+0x72>
 8008e2c:	4620      	mov	r0, r4
 8008e2e:	f7ff fa6f 	bl	8008310 <_free_r>
 8008e32:	69a3      	ldr	r3, [r4, #24]
 8008e34:	b1e3      	cbz	r3, 8008e70 <_reclaim_reent+0xb0>
 8008e36:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008e38:	4620      	mov	r0, r4
 8008e3a:	4798      	blx	r3
 8008e3c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008e3e:	b1b9      	cbz	r1, 8008e70 <_reclaim_reent+0xb0>
 8008e40:	4620      	mov	r0, r4
 8008e42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008e46:	f7ff bfad 	b.w	8008da4 <cleanup_glue>
 8008e4a:	5949      	ldr	r1, [r1, r5]
 8008e4c:	b941      	cbnz	r1, 8008e60 <_reclaim_reent+0xa0>
 8008e4e:	3504      	adds	r5, #4
 8008e50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e52:	2d80      	cmp	r5, #128	; 0x80
 8008e54:	68d9      	ldr	r1, [r3, #12]
 8008e56:	d1f8      	bne.n	8008e4a <_reclaim_reent+0x8a>
 8008e58:	4620      	mov	r0, r4
 8008e5a:	f7ff fa59 	bl	8008310 <_free_r>
 8008e5e:	e7ba      	b.n	8008dd6 <_reclaim_reent+0x16>
 8008e60:	680e      	ldr	r6, [r1, #0]
 8008e62:	4620      	mov	r0, r4
 8008e64:	f7ff fa54 	bl	8008310 <_free_r>
 8008e68:	4631      	mov	r1, r6
 8008e6a:	e7ef      	b.n	8008e4c <_reclaim_reent+0x8c>
 8008e6c:	2500      	movs	r5, #0
 8008e6e:	e7ef      	b.n	8008e50 <_reclaim_reent+0x90>
 8008e70:	bd70      	pop	{r4, r5, r6, pc}
 8008e72:	bf00      	nop
 8008e74:	20000010 	.word	0x20000010

08008e78 <_sbrk_r>:
 8008e78:	b538      	push	{r3, r4, r5, lr}
 8008e7a:	4d06      	ldr	r5, [pc, #24]	; (8008e94 <_sbrk_r+0x1c>)
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	4604      	mov	r4, r0
 8008e80:	4608      	mov	r0, r1
 8008e82:	602b      	str	r3, [r5, #0]
 8008e84:	f7f8 fac4 	bl	8001410 <_sbrk>
 8008e88:	1c43      	adds	r3, r0, #1
 8008e8a:	d102      	bne.n	8008e92 <_sbrk_r+0x1a>
 8008e8c:	682b      	ldr	r3, [r5, #0]
 8008e8e:	b103      	cbz	r3, 8008e92 <_sbrk_r+0x1a>
 8008e90:	6023      	str	r3, [r4, #0]
 8008e92:	bd38      	pop	{r3, r4, r5, pc}
 8008e94:	20001bd8 	.word	0x20001bd8

08008e98 <__sread>:
 8008e98:	b510      	push	{r4, lr}
 8008e9a:	460c      	mov	r4, r1
 8008e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ea0:	f001 fcd6 	bl	800a850 <_read_r>
 8008ea4:	2800      	cmp	r0, #0
 8008ea6:	bfab      	itete	ge
 8008ea8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008eaa:	89a3      	ldrhlt	r3, [r4, #12]
 8008eac:	181b      	addge	r3, r3, r0
 8008eae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008eb2:	bfac      	ite	ge
 8008eb4:	6563      	strge	r3, [r4, #84]	; 0x54
 8008eb6:	81a3      	strhlt	r3, [r4, #12]
 8008eb8:	bd10      	pop	{r4, pc}

08008eba <__swrite>:
 8008eba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ebe:	461f      	mov	r7, r3
 8008ec0:	898b      	ldrh	r3, [r1, #12]
 8008ec2:	05db      	lsls	r3, r3, #23
 8008ec4:	4605      	mov	r5, r0
 8008ec6:	460c      	mov	r4, r1
 8008ec8:	4616      	mov	r6, r2
 8008eca:	d505      	bpl.n	8008ed8 <__swrite+0x1e>
 8008ecc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ed0:	2302      	movs	r3, #2
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	f000 ffa8 	bl	8009e28 <_lseek_r>
 8008ed8:	89a3      	ldrh	r3, [r4, #12]
 8008eda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ede:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ee2:	81a3      	strh	r3, [r4, #12]
 8008ee4:	4632      	mov	r2, r6
 8008ee6:	463b      	mov	r3, r7
 8008ee8:	4628      	mov	r0, r5
 8008eea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008eee:	f000 b837 	b.w	8008f60 <_write_r>

08008ef2 <__sseek>:
 8008ef2:	b510      	push	{r4, lr}
 8008ef4:	460c      	mov	r4, r1
 8008ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008efa:	f000 ff95 	bl	8009e28 <_lseek_r>
 8008efe:	1c43      	adds	r3, r0, #1
 8008f00:	89a3      	ldrh	r3, [r4, #12]
 8008f02:	bf15      	itete	ne
 8008f04:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f0e:	81a3      	strheq	r3, [r4, #12]
 8008f10:	bf18      	it	ne
 8008f12:	81a3      	strhne	r3, [r4, #12]
 8008f14:	bd10      	pop	{r4, pc}

08008f16 <__sclose>:
 8008f16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f1a:	f000 b833 	b.w	8008f84 <_close_r>
	...

08008f20 <_vsiprintf_r>:
 8008f20:	b500      	push	{lr}
 8008f22:	b09b      	sub	sp, #108	; 0x6c
 8008f24:	9100      	str	r1, [sp, #0]
 8008f26:	9104      	str	r1, [sp, #16]
 8008f28:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008f2c:	9105      	str	r1, [sp, #20]
 8008f2e:	9102      	str	r1, [sp, #8]
 8008f30:	4905      	ldr	r1, [pc, #20]	; (8008f48 <_vsiprintf_r+0x28>)
 8008f32:	9103      	str	r1, [sp, #12]
 8008f34:	4669      	mov	r1, sp
 8008f36:	f001 fb8b 	bl	800a650 <_svfiprintf_r>
 8008f3a:	9b00      	ldr	r3, [sp, #0]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	701a      	strb	r2, [r3, #0]
 8008f40:	b01b      	add	sp, #108	; 0x6c
 8008f42:	f85d fb04 	ldr.w	pc, [sp], #4
 8008f46:	bf00      	nop
 8008f48:	ffff0208 	.word	0xffff0208

08008f4c <vsiprintf>:
 8008f4c:	4613      	mov	r3, r2
 8008f4e:	460a      	mov	r2, r1
 8008f50:	4601      	mov	r1, r0
 8008f52:	4802      	ldr	r0, [pc, #8]	; (8008f5c <vsiprintf+0x10>)
 8008f54:	6800      	ldr	r0, [r0, #0]
 8008f56:	f7ff bfe3 	b.w	8008f20 <_vsiprintf_r>
 8008f5a:	bf00      	nop
 8008f5c:	20000010 	.word	0x20000010

08008f60 <_write_r>:
 8008f60:	b538      	push	{r3, r4, r5, lr}
 8008f62:	4d07      	ldr	r5, [pc, #28]	; (8008f80 <_write_r+0x20>)
 8008f64:	4604      	mov	r4, r0
 8008f66:	4608      	mov	r0, r1
 8008f68:	4611      	mov	r1, r2
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	602a      	str	r2, [r5, #0]
 8008f6e:	461a      	mov	r2, r3
 8008f70:	f7f8 f9fd 	bl	800136e <_write>
 8008f74:	1c43      	adds	r3, r0, #1
 8008f76:	d102      	bne.n	8008f7e <_write_r+0x1e>
 8008f78:	682b      	ldr	r3, [r5, #0]
 8008f7a:	b103      	cbz	r3, 8008f7e <_write_r+0x1e>
 8008f7c:	6023      	str	r3, [r4, #0]
 8008f7e:	bd38      	pop	{r3, r4, r5, pc}
 8008f80:	20001bd8 	.word	0x20001bd8

08008f84 <_close_r>:
 8008f84:	b538      	push	{r3, r4, r5, lr}
 8008f86:	4d06      	ldr	r5, [pc, #24]	; (8008fa0 <_close_r+0x1c>)
 8008f88:	2300      	movs	r3, #0
 8008f8a:	4604      	mov	r4, r0
 8008f8c:	4608      	mov	r0, r1
 8008f8e:	602b      	str	r3, [r5, #0]
 8008f90:	f7f8 fa09 	bl	80013a6 <_close>
 8008f94:	1c43      	adds	r3, r0, #1
 8008f96:	d102      	bne.n	8008f9e <_close_r+0x1a>
 8008f98:	682b      	ldr	r3, [r5, #0]
 8008f9a:	b103      	cbz	r3, 8008f9e <_close_r+0x1a>
 8008f9c:	6023      	str	r3, [r4, #0]
 8008f9e:	bd38      	pop	{r3, r4, r5, pc}
 8008fa0:	20001bd8 	.word	0x20001bd8

08008fa4 <quorem>:
 8008fa4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa8:	6903      	ldr	r3, [r0, #16]
 8008faa:	690c      	ldr	r4, [r1, #16]
 8008fac:	42a3      	cmp	r3, r4
 8008fae:	4607      	mov	r7, r0
 8008fb0:	f2c0 8081 	blt.w	80090b6 <quorem+0x112>
 8008fb4:	3c01      	subs	r4, #1
 8008fb6:	f101 0814 	add.w	r8, r1, #20
 8008fba:	f100 0514 	add.w	r5, r0, #20
 8008fbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008fc2:	9301      	str	r3, [sp, #4]
 8008fc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008fc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008fcc:	3301      	adds	r3, #1
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008fd4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008fd8:	fbb2 f6f3 	udiv	r6, r2, r3
 8008fdc:	d331      	bcc.n	8009042 <quorem+0x9e>
 8008fde:	f04f 0e00 	mov.w	lr, #0
 8008fe2:	4640      	mov	r0, r8
 8008fe4:	46ac      	mov	ip, r5
 8008fe6:	46f2      	mov	sl, lr
 8008fe8:	f850 2b04 	ldr.w	r2, [r0], #4
 8008fec:	b293      	uxth	r3, r2
 8008fee:	fb06 e303 	mla	r3, r6, r3, lr
 8008ff2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	ebaa 0303 	sub.w	r3, sl, r3
 8008ffc:	f8dc a000 	ldr.w	sl, [ip]
 8009000:	0c12      	lsrs	r2, r2, #16
 8009002:	fa13 f38a 	uxtah	r3, r3, sl
 8009006:	fb06 e202 	mla	r2, r6, r2, lr
 800900a:	9300      	str	r3, [sp, #0]
 800900c:	9b00      	ldr	r3, [sp, #0]
 800900e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009012:	b292      	uxth	r2, r2
 8009014:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009018:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800901c:	f8bd 3000 	ldrh.w	r3, [sp]
 8009020:	4581      	cmp	r9, r0
 8009022:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009026:	f84c 3b04 	str.w	r3, [ip], #4
 800902a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800902e:	d2db      	bcs.n	8008fe8 <quorem+0x44>
 8009030:	f855 300b 	ldr.w	r3, [r5, fp]
 8009034:	b92b      	cbnz	r3, 8009042 <quorem+0x9e>
 8009036:	9b01      	ldr	r3, [sp, #4]
 8009038:	3b04      	subs	r3, #4
 800903a:	429d      	cmp	r5, r3
 800903c:	461a      	mov	r2, r3
 800903e:	d32e      	bcc.n	800909e <quorem+0xfa>
 8009040:	613c      	str	r4, [r7, #16]
 8009042:	4638      	mov	r0, r7
 8009044:	f001 f990 	bl	800a368 <__mcmp>
 8009048:	2800      	cmp	r0, #0
 800904a:	db24      	blt.n	8009096 <quorem+0xf2>
 800904c:	3601      	adds	r6, #1
 800904e:	4628      	mov	r0, r5
 8009050:	f04f 0c00 	mov.w	ip, #0
 8009054:	f858 2b04 	ldr.w	r2, [r8], #4
 8009058:	f8d0 e000 	ldr.w	lr, [r0]
 800905c:	b293      	uxth	r3, r2
 800905e:	ebac 0303 	sub.w	r3, ip, r3
 8009062:	0c12      	lsrs	r2, r2, #16
 8009064:	fa13 f38e 	uxtah	r3, r3, lr
 8009068:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800906c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009070:	b29b      	uxth	r3, r3
 8009072:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009076:	45c1      	cmp	r9, r8
 8009078:	f840 3b04 	str.w	r3, [r0], #4
 800907c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009080:	d2e8      	bcs.n	8009054 <quorem+0xb0>
 8009082:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009086:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800908a:	b922      	cbnz	r2, 8009096 <quorem+0xf2>
 800908c:	3b04      	subs	r3, #4
 800908e:	429d      	cmp	r5, r3
 8009090:	461a      	mov	r2, r3
 8009092:	d30a      	bcc.n	80090aa <quorem+0x106>
 8009094:	613c      	str	r4, [r7, #16]
 8009096:	4630      	mov	r0, r6
 8009098:	b003      	add	sp, #12
 800909a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800909e:	6812      	ldr	r2, [r2, #0]
 80090a0:	3b04      	subs	r3, #4
 80090a2:	2a00      	cmp	r2, #0
 80090a4:	d1cc      	bne.n	8009040 <quorem+0x9c>
 80090a6:	3c01      	subs	r4, #1
 80090a8:	e7c7      	b.n	800903a <quorem+0x96>
 80090aa:	6812      	ldr	r2, [r2, #0]
 80090ac:	3b04      	subs	r3, #4
 80090ae:	2a00      	cmp	r2, #0
 80090b0:	d1f0      	bne.n	8009094 <quorem+0xf0>
 80090b2:	3c01      	subs	r4, #1
 80090b4:	e7eb      	b.n	800908e <quorem+0xea>
 80090b6:	2000      	movs	r0, #0
 80090b8:	e7ee      	b.n	8009098 <quorem+0xf4>
 80090ba:	0000      	movs	r0, r0
 80090bc:	0000      	movs	r0, r0
	...

080090c0 <_dtoa_r>:
 80090c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090c4:	ed2d 8b04 	vpush	{d8-d9}
 80090c8:	ec57 6b10 	vmov	r6, r7, d0
 80090cc:	b093      	sub	sp, #76	; 0x4c
 80090ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80090d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80090d4:	9106      	str	r1, [sp, #24]
 80090d6:	ee10 aa10 	vmov	sl, s0
 80090da:	4604      	mov	r4, r0
 80090dc:	9209      	str	r2, [sp, #36]	; 0x24
 80090de:	930c      	str	r3, [sp, #48]	; 0x30
 80090e0:	46bb      	mov	fp, r7
 80090e2:	b975      	cbnz	r5, 8009102 <_dtoa_r+0x42>
 80090e4:	2010      	movs	r0, #16
 80090e6:	f7ff f8dd 	bl	80082a4 <malloc>
 80090ea:	4602      	mov	r2, r0
 80090ec:	6260      	str	r0, [r4, #36]	; 0x24
 80090ee:	b920      	cbnz	r0, 80090fa <_dtoa_r+0x3a>
 80090f0:	4ba7      	ldr	r3, [pc, #668]	; (8009390 <_dtoa_r+0x2d0>)
 80090f2:	21ea      	movs	r1, #234	; 0xea
 80090f4:	48a7      	ldr	r0, [pc, #668]	; (8009394 <_dtoa_r+0x2d4>)
 80090f6:	f001 fbbd 	bl	800a874 <__assert_func>
 80090fa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80090fe:	6005      	str	r5, [r0, #0]
 8009100:	60c5      	str	r5, [r0, #12]
 8009102:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009104:	6819      	ldr	r1, [r3, #0]
 8009106:	b151      	cbz	r1, 800911e <_dtoa_r+0x5e>
 8009108:	685a      	ldr	r2, [r3, #4]
 800910a:	604a      	str	r2, [r1, #4]
 800910c:	2301      	movs	r3, #1
 800910e:	4093      	lsls	r3, r2
 8009110:	608b      	str	r3, [r1, #8]
 8009112:	4620      	mov	r0, r4
 8009114:	f000 fee6 	bl	8009ee4 <_Bfree>
 8009118:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800911a:	2200      	movs	r2, #0
 800911c:	601a      	str	r2, [r3, #0]
 800911e:	1e3b      	subs	r3, r7, #0
 8009120:	bfaa      	itet	ge
 8009122:	2300      	movge	r3, #0
 8009124:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009128:	f8c8 3000 	strge.w	r3, [r8]
 800912c:	4b9a      	ldr	r3, [pc, #616]	; (8009398 <_dtoa_r+0x2d8>)
 800912e:	bfbc      	itt	lt
 8009130:	2201      	movlt	r2, #1
 8009132:	f8c8 2000 	strlt.w	r2, [r8]
 8009136:	ea33 030b 	bics.w	r3, r3, fp
 800913a:	d11b      	bne.n	8009174 <_dtoa_r+0xb4>
 800913c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800913e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009142:	6013      	str	r3, [r2, #0]
 8009144:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009148:	4333      	orrs	r3, r6
 800914a:	f000 8592 	beq.w	8009c72 <_dtoa_r+0xbb2>
 800914e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009150:	b963      	cbnz	r3, 800916c <_dtoa_r+0xac>
 8009152:	4b92      	ldr	r3, [pc, #584]	; (800939c <_dtoa_r+0x2dc>)
 8009154:	e022      	b.n	800919c <_dtoa_r+0xdc>
 8009156:	4b92      	ldr	r3, [pc, #584]	; (80093a0 <_dtoa_r+0x2e0>)
 8009158:	9301      	str	r3, [sp, #4]
 800915a:	3308      	adds	r3, #8
 800915c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800915e:	6013      	str	r3, [r2, #0]
 8009160:	9801      	ldr	r0, [sp, #4]
 8009162:	b013      	add	sp, #76	; 0x4c
 8009164:	ecbd 8b04 	vpop	{d8-d9}
 8009168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800916c:	4b8b      	ldr	r3, [pc, #556]	; (800939c <_dtoa_r+0x2dc>)
 800916e:	9301      	str	r3, [sp, #4]
 8009170:	3303      	adds	r3, #3
 8009172:	e7f3      	b.n	800915c <_dtoa_r+0x9c>
 8009174:	2200      	movs	r2, #0
 8009176:	2300      	movs	r3, #0
 8009178:	4650      	mov	r0, sl
 800917a:	4659      	mov	r1, fp
 800917c:	f7f7 fca4 	bl	8000ac8 <__aeabi_dcmpeq>
 8009180:	ec4b ab19 	vmov	d9, sl, fp
 8009184:	4680      	mov	r8, r0
 8009186:	b158      	cbz	r0, 80091a0 <_dtoa_r+0xe0>
 8009188:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800918a:	2301      	movs	r3, #1
 800918c:	6013      	str	r3, [r2, #0]
 800918e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009190:	2b00      	cmp	r3, #0
 8009192:	f000 856b 	beq.w	8009c6c <_dtoa_r+0xbac>
 8009196:	4883      	ldr	r0, [pc, #524]	; (80093a4 <_dtoa_r+0x2e4>)
 8009198:	6018      	str	r0, [r3, #0]
 800919a:	1e43      	subs	r3, r0, #1
 800919c:	9301      	str	r3, [sp, #4]
 800919e:	e7df      	b.n	8009160 <_dtoa_r+0xa0>
 80091a0:	ec4b ab10 	vmov	d0, sl, fp
 80091a4:	aa10      	add	r2, sp, #64	; 0x40
 80091a6:	a911      	add	r1, sp, #68	; 0x44
 80091a8:	4620      	mov	r0, r4
 80091aa:	f001 f983 	bl	800a4b4 <__d2b>
 80091ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80091b2:	ee08 0a10 	vmov	s16, r0
 80091b6:	2d00      	cmp	r5, #0
 80091b8:	f000 8084 	beq.w	80092c4 <_dtoa_r+0x204>
 80091bc:	ee19 3a90 	vmov	r3, s19
 80091c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80091c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80091c8:	4656      	mov	r6, sl
 80091ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80091ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80091d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80091d6:	4b74      	ldr	r3, [pc, #464]	; (80093a8 <_dtoa_r+0x2e8>)
 80091d8:	2200      	movs	r2, #0
 80091da:	4630      	mov	r0, r6
 80091dc:	4639      	mov	r1, r7
 80091de:	f7f7 f853 	bl	8000288 <__aeabi_dsub>
 80091e2:	a365      	add	r3, pc, #404	; (adr r3, 8009378 <_dtoa_r+0x2b8>)
 80091e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e8:	f7f7 fa06 	bl	80005f8 <__aeabi_dmul>
 80091ec:	a364      	add	r3, pc, #400	; (adr r3, 8009380 <_dtoa_r+0x2c0>)
 80091ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f2:	f7f7 f84b 	bl	800028c <__adddf3>
 80091f6:	4606      	mov	r6, r0
 80091f8:	4628      	mov	r0, r5
 80091fa:	460f      	mov	r7, r1
 80091fc:	f7f7 f992 	bl	8000524 <__aeabi_i2d>
 8009200:	a361      	add	r3, pc, #388	; (adr r3, 8009388 <_dtoa_r+0x2c8>)
 8009202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009206:	f7f7 f9f7 	bl	80005f8 <__aeabi_dmul>
 800920a:	4602      	mov	r2, r0
 800920c:	460b      	mov	r3, r1
 800920e:	4630      	mov	r0, r6
 8009210:	4639      	mov	r1, r7
 8009212:	f7f7 f83b 	bl	800028c <__adddf3>
 8009216:	4606      	mov	r6, r0
 8009218:	460f      	mov	r7, r1
 800921a:	f7f7 fc9d 	bl	8000b58 <__aeabi_d2iz>
 800921e:	2200      	movs	r2, #0
 8009220:	9000      	str	r0, [sp, #0]
 8009222:	2300      	movs	r3, #0
 8009224:	4630      	mov	r0, r6
 8009226:	4639      	mov	r1, r7
 8009228:	f7f7 fc58 	bl	8000adc <__aeabi_dcmplt>
 800922c:	b150      	cbz	r0, 8009244 <_dtoa_r+0x184>
 800922e:	9800      	ldr	r0, [sp, #0]
 8009230:	f7f7 f978 	bl	8000524 <__aeabi_i2d>
 8009234:	4632      	mov	r2, r6
 8009236:	463b      	mov	r3, r7
 8009238:	f7f7 fc46 	bl	8000ac8 <__aeabi_dcmpeq>
 800923c:	b910      	cbnz	r0, 8009244 <_dtoa_r+0x184>
 800923e:	9b00      	ldr	r3, [sp, #0]
 8009240:	3b01      	subs	r3, #1
 8009242:	9300      	str	r3, [sp, #0]
 8009244:	9b00      	ldr	r3, [sp, #0]
 8009246:	2b16      	cmp	r3, #22
 8009248:	d85a      	bhi.n	8009300 <_dtoa_r+0x240>
 800924a:	9a00      	ldr	r2, [sp, #0]
 800924c:	4b57      	ldr	r3, [pc, #348]	; (80093ac <_dtoa_r+0x2ec>)
 800924e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009256:	ec51 0b19 	vmov	r0, r1, d9
 800925a:	f7f7 fc3f 	bl	8000adc <__aeabi_dcmplt>
 800925e:	2800      	cmp	r0, #0
 8009260:	d050      	beq.n	8009304 <_dtoa_r+0x244>
 8009262:	9b00      	ldr	r3, [sp, #0]
 8009264:	3b01      	subs	r3, #1
 8009266:	9300      	str	r3, [sp, #0]
 8009268:	2300      	movs	r3, #0
 800926a:	930b      	str	r3, [sp, #44]	; 0x2c
 800926c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800926e:	1b5d      	subs	r5, r3, r5
 8009270:	1e6b      	subs	r3, r5, #1
 8009272:	9305      	str	r3, [sp, #20]
 8009274:	bf45      	ittet	mi
 8009276:	f1c5 0301 	rsbmi	r3, r5, #1
 800927a:	9304      	strmi	r3, [sp, #16]
 800927c:	2300      	movpl	r3, #0
 800927e:	2300      	movmi	r3, #0
 8009280:	bf4c      	ite	mi
 8009282:	9305      	strmi	r3, [sp, #20]
 8009284:	9304      	strpl	r3, [sp, #16]
 8009286:	9b00      	ldr	r3, [sp, #0]
 8009288:	2b00      	cmp	r3, #0
 800928a:	db3d      	blt.n	8009308 <_dtoa_r+0x248>
 800928c:	9b05      	ldr	r3, [sp, #20]
 800928e:	9a00      	ldr	r2, [sp, #0]
 8009290:	920a      	str	r2, [sp, #40]	; 0x28
 8009292:	4413      	add	r3, r2
 8009294:	9305      	str	r3, [sp, #20]
 8009296:	2300      	movs	r3, #0
 8009298:	9307      	str	r3, [sp, #28]
 800929a:	9b06      	ldr	r3, [sp, #24]
 800929c:	2b09      	cmp	r3, #9
 800929e:	f200 8089 	bhi.w	80093b4 <_dtoa_r+0x2f4>
 80092a2:	2b05      	cmp	r3, #5
 80092a4:	bfc4      	itt	gt
 80092a6:	3b04      	subgt	r3, #4
 80092a8:	9306      	strgt	r3, [sp, #24]
 80092aa:	9b06      	ldr	r3, [sp, #24]
 80092ac:	f1a3 0302 	sub.w	r3, r3, #2
 80092b0:	bfcc      	ite	gt
 80092b2:	2500      	movgt	r5, #0
 80092b4:	2501      	movle	r5, #1
 80092b6:	2b03      	cmp	r3, #3
 80092b8:	f200 8087 	bhi.w	80093ca <_dtoa_r+0x30a>
 80092bc:	e8df f003 	tbb	[pc, r3]
 80092c0:	59383a2d 	.word	0x59383a2d
 80092c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80092c8:	441d      	add	r5, r3
 80092ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80092ce:	2b20      	cmp	r3, #32
 80092d0:	bfc1      	itttt	gt
 80092d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80092d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80092da:	fa0b f303 	lslgt.w	r3, fp, r3
 80092de:	fa26 f000 	lsrgt.w	r0, r6, r0
 80092e2:	bfda      	itte	le
 80092e4:	f1c3 0320 	rsble	r3, r3, #32
 80092e8:	fa06 f003 	lslle.w	r0, r6, r3
 80092ec:	4318      	orrgt	r0, r3
 80092ee:	f7f7 f909 	bl	8000504 <__aeabi_ui2d>
 80092f2:	2301      	movs	r3, #1
 80092f4:	4606      	mov	r6, r0
 80092f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80092fa:	3d01      	subs	r5, #1
 80092fc:	930e      	str	r3, [sp, #56]	; 0x38
 80092fe:	e76a      	b.n	80091d6 <_dtoa_r+0x116>
 8009300:	2301      	movs	r3, #1
 8009302:	e7b2      	b.n	800926a <_dtoa_r+0x1aa>
 8009304:	900b      	str	r0, [sp, #44]	; 0x2c
 8009306:	e7b1      	b.n	800926c <_dtoa_r+0x1ac>
 8009308:	9b04      	ldr	r3, [sp, #16]
 800930a:	9a00      	ldr	r2, [sp, #0]
 800930c:	1a9b      	subs	r3, r3, r2
 800930e:	9304      	str	r3, [sp, #16]
 8009310:	4253      	negs	r3, r2
 8009312:	9307      	str	r3, [sp, #28]
 8009314:	2300      	movs	r3, #0
 8009316:	930a      	str	r3, [sp, #40]	; 0x28
 8009318:	e7bf      	b.n	800929a <_dtoa_r+0x1da>
 800931a:	2300      	movs	r3, #0
 800931c:	9308      	str	r3, [sp, #32]
 800931e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009320:	2b00      	cmp	r3, #0
 8009322:	dc55      	bgt.n	80093d0 <_dtoa_r+0x310>
 8009324:	2301      	movs	r3, #1
 8009326:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800932a:	461a      	mov	r2, r3
 800932c:	9209      	str	r2, [sp, #36]	; 0x24
 800932e:	e00c      	b.n	800934a <_dtoa_r+0x28a>
 8009330:	2301      	movs	r3, #1
 8009332:	e7f3      	b.n	800931c <_dtoa_r+0x25c>
 8009334:	2300      	movs	r3, #0
 8009336:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009338:	9308      	str	r3, [sp, #32]
 800933a:	9b00      	ldr	r3, [sp, #0]
 800933c:	4413      	add	r3, r2
 800933e:	9302      	str	r3, [sp, #8]
 8009340:	3301      	adds	r3, #1
 8009342:	2b01      	cmp	r3, #1
 8009344:	9303      	str	r3, [sp, #12]
 8009346:	bfb8      	it	lt
 8009348:	2301      	movlt	r3, #1
 800934a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800934c:	2200      	movs	r2, #0
 800934e:	6042      	str	r2, [r0, #4]
 8009350:	2204      	movs	r2, #4
 8009352:	f102 0614 	add.w	r6, r2, #20
 8009356:	429e      	cmp	r6, r3
 8009358:	6841      	ldr	r1, [r0, #4]
 800935a:	d93d      	bls.n	80093d8 <_dtoa_r+0x318>
 800935c:	4620      	mov	r0, r4
 800935e:	f000 fd81 	bl	8009e64 <_Balloc>
 8009362:	9001      	str	r0, [sp, #4]
 8009364:	2800      	cmp	r0, #0
 8009366:	d13b      	bne.n	80093e0 <_dtoa_r+0x320>
 8009368:	4b11      	ldr	r3, [pc, #68]	; (80093b0 <_dtoa_r+0x2f0>)
 800936a:	4602      	mov	r2, r0
 800936c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009370:	e6c0      	b.n	80090f4 <_dtoa_r+0x34>
 8009372:	2301      	movs	r3, #1
 8009374:	e7df      	b.n	8009336 <_dtoa_r+0x276>
 8009376:	bf00      	nop
 8009378:	636f4361 	.word	0x636f4361
 800937c:	3fd287a7 	.word	0x3fd287a7
 8009380:	8b60c8b3 	.word	0x8b60c8b3
 8009384:	3fc68a28 	.word	0x3fc68a28
 8009388:	509f79fb 	.word	0x509f79fb
 800938c:	3fd34413 	.word	0x3fd34413
 8009390:	0800b2b1 	.word	0x0800b2b1
 8009394:	0800b2c8 	.word	0x0800b2c8
 8009398:	7ff00000 	.word	0x7ff00000
 800939c:	0800b2ad 	.word	0x0800b2ad
 80093a0:	0800b2a4 	.word	0x0800b2a4
 80093a4:	0800b281 	.word	0x0800b281
 80093a8:	3ff80000 	.word	0x3ff80000
 80093ac:	0800b3b8 	.word	0x0800b3b8
 80093b0:	0800b323 	.word	0x0800b323
 80093b4:	2501      	movs	r5, #1
 80093b6:	2300      	movs	r3, #0
 80093b8:	9306      	str	r3, [sp, #24]
 80093ba:	9508      	str	r5, [sp, #32]
 80093bc:	f04f 33ff 	mov.w	r3, #4294967295
 80093c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80093c4:	2200      	movs	r2, #0
 80093c6:	2312      	movs	r3, #18
 80093c8:	e7b0      	b.n	800932c <_dtoa_r+0x26c>
 80093ca:	2301      	movs	r3, #1
 80093cc:	9308      	str	r3, [sp, #32]
 80093ce:	e7f5      	b.n	80093bc <_dtoa_r+0x2fc>
 80093d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80093d6:	e7b8      	b.n	800934a <_dtoa_r+0x28a>
 80093d8:	3101      	adds	r1, #1
 80093da:	6041      	str	r1, [r0, #4]
 80093dc:	0052      	lsls	r2, r2, #1
 80093de:	e7b8      	b.n	8009352 <_dtoa_r+0x292>
 80093e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093e2:	9a01      	ldr	r2, [sp, #4]
 80093e4:	601a      	str	r2, [r3, #0]
 80093e6:	9b03      	ldr	r3, [sp, #12]
 80093e8:	2b0e      	cmp	r3, #14
 80093ea:	f200 809d 	bhi.w	8009528 <_dtoa_r+0x468>
 80093ee:	2d00      	cmp	r5, #0
 80093f0:	f000 809a 	beq.w	8009528 <_dtoa_r+0x468>
 80093f4:	9b00      	ldr	r3, [sp, #0]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	dd32      	ble.n	8009460 <_dtoa_r+0x3a0>
 80093fa:	4ab7      	ldr	r2, [pc, #732]	; (80096d8 <_dtoa_r+0x618>)
 80093fc:	f003 030f 	and.w	r3, r3, #15
 8009400:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009404:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009408:	9b00      	ldr	r3, [sp, #0]
 800940a:	05d8      	lsls	r0, r3, #23
 800940c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009410:	d516      	bpl.n	8009440 <_dtoa_r+0x380>
 8009412:	4bb2      	ldr	r3, [pc, #712]	; (80096dc <_dtoa_r+0x61c>)
 8009414:	ec51 0b19 	vmov	r0, r1, d9
 8009418:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800941c:	f7f7 fa16 	bl	800084c <__aeabi_ddiv>
 8009420:	f007 070f 	and.w	r7, r7, #15
 8009424:	4682      	mov	sl, r0
 8009426:	468b      	mov	fp, r1
 8009428:	2503      	movs	r5, #3
 800942a:	4eac      	ldr	r6, [pc, #688]	; (80096dc <_dtoa_r+0x61c>)
 800942c:	b957      	cbnz	r7, 8009444 <_dtoa_r+0x384>
 800942e:	4642      	mov	r2, r8
 8009430:	464b      	mov	r3, r9
 8009432:	4650      	mov	r0, sl
 8009434:	4659      	mov	r1, fp
 8009436:	f7f7 fa09 	bl	800084c <__aeabi_ddiv>
 800943a:	4682      	mov	sl, r0
 800943c:	468b      	mov	fp, r1
 800943e:	e028      	b.n	8009492 <_dtoa_r+0x3d2>
 8009440:	2502      	movs	r5, #2
 8009442:	e7f2      	b.n	800942a <_dtoa_r+0x36a>
 8009444:	07f9      	lsls	r1, r7, #31
 8009446:	d508      	bpl.n	800945a <_dtoa_r+0x39a>
 8009448:	4640      	mov	r0, r8
 800944a:	4649      	mov	r1, r9
 800944c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009450:	f7f7 f8d2 	bl	80005f8 <__aeabi_dmul>
 8009454:	3501      	adds	r5, #1
 8009456:	4680      	mov	r8, r0
 8009458:	4689      	mov	r9, r1
 800945a:	107f      	asrs	r7, r7, #1
 800945c:	3608      	adds	r6, #8
 800945e:	e7e5      	b.n	800942c <_dtoa_r+0x36c>
 8009460:	f000 809b 	beq.w	800959a <_dtoa_r+0x4da>
 8009464:	9b00      	ldr	r3, [sp, #0]
 8009466:	4f9d      	ldr	r7, [pc, #628]	; (80096dc <_dtoa_r+0x61c>)
 8009468:	425e      	negs	r6, r3
 800946a:	4b9b      	ldr	r3, [pc, #620]	; (80096d8 <_dtoa_r+0x618>)
 800946c:	f006 020f 	and.w	r2, r6, #15
 8009470:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009478:	ec51 0b19 	vmov	r0, r1, d9
 800947c:	f7f7 f8bc 	bl	80005f8 <__aeabi_dmul>
 8009480:	1136      	asrs	r6, r6, #4
 8009482:	4682      	mov	sl, r0
 8009484:	468b      	mov	fp, r1
 8009486:	2300      	movs	r3, #0
 8009488:	2502      	movs	r5, #2
 800948a:	2e00      	cmp	r6, #0
 800948c:	d17a      	bne.n	8009584 <_dtoa_r+0x4c4>
 800948e:	2b00      	cmp	r3, #0
 8009490:	d1d3      	bne.n	800943a <_dtoa_r+0x37a>
 8009492:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009494:	2b00      	cmp	r3, #0
 8009496:	f000 8082 	beq.w	800959e <_dtoa_r+0x4de>
 800949a:	4b91      	ldr	r3, [pc, #580]	; (80096e0 <_dtoa_r+0x620>)
 800949c:	2200      	movs	r2, #0
 800949e:	4650      	mov	r0, sl
 80094a0:	4659      	mov	r1, fp
 80094a2:	f7f7 fb1b 	bl	8000adc <__aeabi_dcmplt>
 80094a6:	2800      	cmp	r0, #0
 80094a8:	d079      	beq.n	800959e <_dtoa_r+0x4de>
 80094aa:	9b03      	ldr	r3, [sp, #12]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d076      	beq.n	800959e <_dtoa_r+0x4de>
 80094b0:	9b02      	ldr	r3, [sp, #8]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	dd36      	ble.n	8009524 <_dtoa_r+0x464>
 80094b6:	9b00      	ldr	r3, [sp, #0]
 80094b8:	4650      	mov	r0, sl
 80094ba:	4659      	mov	r1, fp
 80094bc:	1e5f      	subs	r7, r3, #1
 80094be:	2200      	movs	r2, #0
 80094c0:	4b88      	ldr	r3, [pc, #544]	; (80096e4 <_dtoa_r+0x624>)
 80094c2:	f7f7 f899 	bl	80005f8 <__aeabi_dmul>
 80094c6:	9e02      	ldr	r6, [sp, #8]
 80094c8:	4682      	mov	sl, r0
 80094ca:	468b      	mov	fp, r1
 80094cc:	3501      	adds	r5, #1
 80094ce:	4628      	mov	r0, r5
 80094d0:	f7f7 f828 	bl	8000524 <__aeabi_i2d>
 80094d4:	4652      	mov	r2, sl
 80094d6:	465b      	mov	r3, fp
 80094d8:	f7f7 f88e 	bl	80005f8 <__aeabi_dmul>
 80094dc:	4b82      	ldr	r3, [pc, #520]	; (80096e8 <_dtoa_r+0x628>)
 80094de:	2200      	movs	r2, #0
 80094e0:	f7f6 fed4 	bl	800028c <__adddf3>
 80094e4:	46d0      	mov	r8, sl
 80094e6:	46d9      	mov	r9, fp
 80094e8:	4682      	mov	sl, r0
 80094ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80094ee:	2e00      	cmp	r6, #0
 80094f0:	d158      	bne.n	80095a4 <_dtoa_r+0x4e4>
 80094f2:	4b7e      	ldr	r3, [pc, #504]	; (80096ec <_dtoa_r+0x62c>)
 80094f4:	2200      	movs	r2, #0
 80094f6:	4640      	mov	r0, r8
 80094f8:	4649      	mov	r1, r9
 80094fa:	f7f6 fec5 	bl	8000288 <__aeabi_dsub>
 80094fe:	4652      	mov	r2, sl
 8009500:	465b      	mov	r3, fp
 8009502:	4680      	mov	r8, r0
 8009504:	4689      	mov	r9, r1
 8009506:	f7f7 fb07 	bl	8000b18 <__aeabi_dcmpgt>
 800950a:	2800      	cmp	r0, #0
 800950c:	f040 8295 	bne.w	8009a3a <_dtoa_r+0x97a>
 8009510:	4652      	mov	r2, sl
 8009512:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009516:	4640      	mov	r0, r8
 8009518:	4649      	mov	r1, r9
 800951a:	f7f7 fadf 	bl	8000adc <__aeabi_dcmplt>
 800951e:	2800      	cmp	r0, #0
 8009520:	f040 8289 	bne.w	8009a36 <_dtoa_r+0x976>
 8009524:	ec5b ab19 	vmov	sl, fp, d9
 8009528:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800952a:	2b00      	cmp	r3, #0
 800952c:	f2c0 8148 	blt.w	80097c0 <_dtoa_r+0x700>
 8009530:	9a00      	ldr	r2, [sp, #0]
 8009532:	2a0e      	cmp	r2, #14
 8009534:	f300 8144 	bgt.w	80097c0 <_dtoa_r+0x700>
 8009538:	4b67      	ldr	r3, [pc, #412]	; (80096d8 <_dtoa_r+0x618>)
 800953a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800953e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009542:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009544:	2b00      	cmp	r3, #0
 8009546:	f280 80d5 	bge.w	80096f4 <_dtoa_r+0x634>
 800954a:	9b03      	ldr	r3, [sp, #12]
 800954c:	2b00      	cmp	r3, #0
 800954e:	f300 80d1 	bgt.w	80096f4 <_dtoa_r+0x634>
 8009552:	f040 826f 	bne.w	8009a34 <_dtoa_r+0x974>
 8009556:	4b65      	ldr	r3, [pc, #404]	; (80096ec <_dtoa_r+0x62c>)
 8009558:	2200      	movs	r2, #0
 800955a:	4640      	mov	r0, r8
 800955c:	4649      	mov	r1, r9
 800955e:	f7f7 f84b 	bl	80005f8 <__aeabi_dmul>
 8009562:	4652      	mov	r2, sl
 8009564:	465b      	mov	r3, fp
 8009566:	f7f7 facd 	bl	8000b04 <__aeabi_dcmpge>
 800956a:	9e03      	ldr	r6, [sp, #12]
 800956c:	4637      	mov	r7, r6
 800956e:	2800      	cmp	r0, #0
 8009570:	f040 8245 	bne.w	80099fe <_dtoa_r+0x93e>
 8009574:	9d01      	ldr	r5, [sp, #4]
 8009576:	2331      	movs	r3, #49	; 0x31
 8009578:	f805 3b01 	strb.w	r3, [r5], #1
 800957c:	9b00      	ldr	r3, [sp, #0]
 800957e:	3301      	adds	r3, #1
 8009580:	9300      	str	r3, [sp, #0]
 8009582:	e240      	b.n	8009a06 <_dtoa_r+0x946>
 8009584:	07f2      	lsls	r2, r6, #31
 8009586:	d505      	bpl.n	8009594 <_dtoa_r+0x4d4>
 8009588:	e9d7 2300 	ldrd	r2, r3, [r7]
 800958c:	f7f7 f834 	bl	80005f8 <__aeabi_dmul>
 8009590:	3501      	adds	r5, #1
 8009592:	2301      	movs	r3, #1
 8009594:	1076      	asrs	r6, r6, #1
 8009596:	3708      	adds	r7, #8
 8009598:	e777      	b.n	800948a <_dtoa_r+0x3ca>
 800959a:	2502      	movs	r5, #2
 800959c:	e779      	b.n	8009492 <_dtoa_r+0x3d2>
 800959e:	9f00      	ldr	r7, [sp, #0]
 80095a0:	9e03      	ldr	r6, [sp, #12]
 80095a2:	e794      	b.n	80094ce <_dtoa_r+0x40e>
 80095a4:	9901      	ldr	r1, [sp, #4]
 80095a6:	4b4c      	ldr	r3, [pc, #304]	; (80096d8 <_dtoa_r+0x618>)
 80095a8:	4431      	add	r1, r6
 80095aa:	910d      	str	r1, [sp, #52]	; 0x34
 80095ac:	9908      	ldr	r1, [sp, #32]
 80095ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80095b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80095b6:	2900      	cmp	r1, #0
 80095b8:	d043      	beq.n	8009642 <_dtoa_r+0x582>
 80095ba:	494d      	ldr	r1, [pc, #308]	; (80096f0 <_dtoa_r+0x630>)
 80095bc:	2000      	movs	r0, #0
 80095be:	f7f7 f945 	bl	800084c <__aeabi_ddiv>
 80095c2:	4652      	mov	r2, sl
 80095c4:	465b      	mov	r3, fp
 80095c6:	f7f6 fe5f 	bl	8000288 <__aeabi_dsub>
 80095ca:	9d01      	ldr	r5, [sp, #4]
 80095cc:	4682      	mov	sl, r0
 80095ce:	468b      	mov	fp, r1
 80095d0:	4649      	mov	r1, r9
 80095d2:	4640      	mov	r0, r8
 80095d4:	f7f7 fac0 	bl	8000b58 <__aeabi_d2iz>
 80095d8:	4606      	mov	r6, r0
 80095da:	f7f6 ffa3 	bl	8000524 <__aeabi_i2d>
 80095de:	4602      	mov	r2, r0
 80095e0:	460b      	mov	r3, r1
 80095e2:	4640      	mov	r0, r8
 80095e4:	4649      	mov	r1, r9
 80095e6:	f7f6 fe4f 	bl	8000288 <__aeabi_dsub>
 80095ea:	3630      	adds	r6, #48	; 0x30
 80095ec:	f805 6b01 	strb.w	r6, [r5], #1
 80095f0:	4652      	mov	r2, sl
 80095f2:	465b      	mov	r3, fp
 80095f4:	4680      	mov	r8, r0
 80095f6:	4689      	mov	r9, r1
 80095f8:	f7f7 fa70 	bl	8000adc <__aeabi_dcmplt>
 80095fc:	2800      	cmp	r0, #0
 80095fe:	d163      	bne.n	80096c8 <_dtoa_r+0x608>
 8009600:	4642      	mov	r2, r8
 8009602:	464b      	mov	r3, r9
 8009604:	4936      	ldr	r1, [pc, #216]	; (80096e0 <_dtoa_r+0x620>)
 8009606:	2000      	movs	r0, #0
 8009608:	f7f6 fe3e 	bl	8000288 <__aeabi_dsub>
 800960c:	4652      	mov	r2, sl
 800960e:	465b      	mov	r3, fp
 8009610:	f7f7 fa64 	bl	8000adc <__aeabi_dcmplt>
 8009614:	2800      	cmp	r0, #0
 8009616:	f040 80b5 	bne.w	8009784 <_dtoa_r+0x6c4>
 800961a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800961c:	429d      	cmp	r5, r3
 800961e:	d081      	beq.n	8009524 <_dtoa_r+0x464>
 8009620:	4b30      	ldr	r3, [pc, #192]	; (80096e4 <_dtoa_r+0x624>)
 8009622:	2200      	movs	r2, #0
 8009624:	4650      	mov	r0, sl
 8009626:	4659      	mov	r1, fp
 8009628:	f7f6 ffe6 	bl	80005f8 <__aeabi_dmul>
 800962c:	4b2d      	ldr	r3, [pc, #180]	; (80096e4 <_dtoa_r+0x624>)
 800962e:	4682      	mov	sl, r0
 8009630:	468b      	mov	fp, r1
 8009632:	4640      	mov	r0, r8
 8009634:	4649      	mov	r1, r9
 8009636:	2200      	movs	r2, #0
 8009638:	f7f6 ffde 	bl	80005f8 <__aeabi_dmul>
 800963c:	4680      	mov	r8, r0
 800963e:	4689      	mov	r9, r1
 8009640:	e7c6      	b.n	80095d0 <_dtoa_r+0x510>
 8009642:	4650      	mov	r0, sl
 8009644:	4659      	mov	r1, fp
 8009646:	f7f6 ffd7 	bl	80005f8 <__aeabi_dmul>
 800964a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800964c:	9d01      	ldr	r5, [sp, #4]
 800964e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009650:	4682      	mov	sl, r0
 8009652:	468b      	mov	fp, r1
 8009654:	4649      	mov	r1, r9
 8009656:	4640      	mov	r0, r8
 8009658:	f7f7 fa7e 	bl	8000b58 <__aeabi_d2iz>
 800965c:	4606      	mov	r6, r0
 800965e:	f7f6 ff61 	bl	8000524 <__aeabi_i2d>
 8009662:	3630      	adds	r6, #48	; 0x30
 8009664:	4602      	mov	r2, r0
 8009666:	460b      	mov	r3, r1
 8009668:	4640      	mov	r0, r8
 800966a:	4649      	mov	r1, r9
 800966c:	f7f6 fe0c 	bl	8000288 <__aeabi_dsub>
 8009670:	f805 6b01 	strb.w	r6, [r5], #1
 8009674:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009676:	429d      	cmp	r5, r3
 8009678:	4680      	mov	r8, r0
 800967a:	4689      	mov	r9, r1
 800967c:	f04f 0200 	mov.w	r2, #0
 8009680:	d124      	bne.n	80096cc <_dtoa_r+0x60c>
 8009682:	4b1b      	ldr	r3, [pc, #108]	; (80096f0 <_dtoa_r+0x630>)
 8009684:	4650      	mov	r0, sl
 8009686:	4659      	mov	r1, fp
 8009688:	f7f6 fe00 	bl	800028c <__adddf3>
 800968c:	4602      	mov	r2, r0
 800968e:	460b      	mov	r3, r1
 8009690:	4640      	mov	r0, r8
 8009692:	4649      	mov	r1, r9
 8009694:	f7f7 fa40 	bl	8000b18 <__aeabi_dcmpgt>
 8009698:	2800      	cmp	r0, #0
 800969a:	d173      	bne.n	8009784 <_dtoa_r+0x6c4>
 800969c:	4652      	mov	r2, sl
 800969e:	465b      	mov	r3, fp
 80096a0:	4913      	ldr	r1, [pc, #76]	; (80096f0 <_dtoa_r+0x630>)
 80096a2:	2000      	movs	r0, #0
 80096a4:	f7f6 fdf0 	bl	8000288 <__aeabi_dsub>
 80096a8:	4602      	mov	r2, r0
 80096aa:	460b      	mov	r3, r1
 80096ac:	4640      	mov	r0, r8
 80096ae:	4649      	mov	r1, r9
 80096b0:	f7f7 fa14 	bl	8000adc <__aeabi_dcmplt>
 80096b4:	2800      	cmp	r0, #0
 80096b6:	f43f af35 	beq.w	8009524 <_dtoa_r+0x464>
 80096ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80096bc:	1e6b      	subs	r3, r5, #1
 80096be:	930f      	str	r3, [sp, #60]	; 0x3c
 80096c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80096c4:	2b30      	cmp	r3, #48	; 0x30
 80096c6:	d0f8      	beq.n	80096ba <_dtoa_r+0x5fa>
 80096c8:	9700      	str	r7, [sp, #0]
 80096ca:	e049      	b.n	8009760 <_dtoa_r+0x6a0>
 80096cc:	4b05      	ldr	r3, [pc, #20]	; (80096e4 <_dtoa_r+0x624>)
 80096ce:	f7f6 ff93 	bl	80005f8 <__aeabi_dmul>
 80096d2:	4680      	mov	r8, r0
 80096d4:	4689      	mov	r9, r1
 80096d6:	e7bd      	b.n	8009654 <_dtoa_r+0x594>
 80096d8:	0800b3b8 	.word	0x0800b3b8
 80096dc:	0800b390 	.word	0x0800b390
 80096e0:	3ff00000 	.word	0x3ff00000
 80096e4:	40240000 	.word	0x40240000
 80096e8:	401c0000 	.word	0x401c0000
 80096ec:	40140000 	.word	0x40140000
 80096f0:	3fe00000 	.word	0x3fe00000
 80096f4:	9d01      	ldr	r5, [sp, #4]
 80096f6:	4656      	mov	r6, sl
 80096f8:	465f      	mov	r7, fp
 80096fa:	4642      	mov	r2, r8
 80096fc:	464b      	mov	r3, r9
 80096fe:	4630      	mov	r0, r6
 8009700:	4639      	mov	r1, r7
 8009702:	f7f7 f8a3 	bl	800084c <__aeabi_ddiv>
 8009706:	f7f7 fa27 	bl	8000b58 <__aeabi_d2iz>
 800970a:	4682      	mov	sl, r0
 800970c:	f7f6 ff0a 	bl	8000524 <__aeabi_i2d>
 8009710:	4642      	mov	r2, r8
 8009712:	464b      	mov	r3, r9
 8009714:	f7f6 ff70 	bl	80005f8 <__aeabi_dmul>
 8009718:	4602      	mov	r2, r0
 800971a:	460b      	mov	r3, r1
 800971c:	4630      	mov	r0, r6
 800971e:	4639      	mov	r1, r7
 8009720:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009724:	f7f6 fdb0 	bl	8000288 <__aeabi_dsub>
 8009728:	f805 6b01 	strb.w	r6, [r5], #1
 800972c:	9e01      	ldr	r6, [sp, #4]
 800972e:	9f03      	ldr	r7, [sp, #12]
 8009730:	1bae      	subs	r6, r5, r6
 8009732:	42b7      	cmp	r7, r6
 8009734:	4602      	mov	r2, r0
 8009736:	460b      	mov	r3, r1
 8009738:	d135      	bne.n	80097a6 <_dtoa_r+0x6e6>
 800973a:	f7f6 fda7 	bl	800028c <__adddf3>
 800973e:	4642      	mov	r2, r8
 8009740:	464b      	mov	r3, r9
 8009742:	4606      	mov	r6, r0
 8009744:	460f      	mov	r7, r1
 8009746:	f7f7 f9e7 	bl	8000b18 <__aeabi_dcmpgt>
 800974a:	b9d0      	cbnz	r0, 8009782 <_dtoa_r+0x6c2>
 800974c:	4642      	mov	r2, r8
 800974e:	464b      	mov	r3, r9
 8009750:	4630      	mov	r0, r6
 8009752:	4639      	mov	r1, r7
 8009754:	f7f7 f9b8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009758:	b110      	cbz	r0, 8009760 <_dtoa_r+0x6a0>
 800975a:	f01a 0f01 	tst.w	sl, #1
 800975e:	d110      	bne.n	8009782 <_dtoa_r+0x6c2>
 8009760:	4620      	mov	r0, r4
 8009762:	ee18 1a10 	vmov	r1, s16
 8009766:	f000 fbbd 	bl	8009ee4 <_Bfree>
 800976a:	2300      	movs	r3, #0
 800976c:	9800      	ldr	r0, [sp, #0]
 800976e:	702b      	strb	r3, [r5, #0]
 8009770:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009772:	3001      	adds	r0, #1
 8009774:	6018      	str	r0, [r3, #0]
 8009776:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009778:	2b00      	cmp	r3, #0
 800977a:	f43f acf1 	beq.w	8009160 <_dtoa_r+0xa0>
 800977e:	601d      	str	r5, [r3, #0]
 8009780:	e4ee      	b.n	8009160 <_dtoa_r+0xa0>
 8009782:	9f00      	ldr	r7, [sp, #0]
 8009784:	462b      	mov	r3, r5
 8009786:	461d      	mov	r5, r3
 8009788:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800978c:	2a39      	cmp	r2, #57	; 0x39
 800978e:	d106      	bne.n	800979e <_dtoa_r+0x6de>
 8009790:	9a01      	ldr	r2, [sp, #4]
 8009792:	429a      	cmp	r2, r3
 8009794:	d1f7      	bne.n	8009786 <_dtoa_r+0x6c6>
 8009796:	9901      	ldr	r1, [sp, #4]
 8009798:	2230      	movs	r2, #48	; 0x30
 800979a:	3701      	adds	r7, #1
 800979c:	700a      	strb	r2, [r1, #0]
 800979e:	781a      	ldrb	r2, [r3, #0]
 80097a0:	3201      	adds	r2, #1
 80097a2:	701a      	strb	r2, [r3, #0]
 80097a4:	e790      	b.n	80096c8 <_dtoa_r+0x608>
 80097a6:	4ba6      	ldr	r3, [pc, #664]	; (8009a40 <_dtoa_r+0x980>)
 80097a8:	2200      	movs	r2, #0
 80097aa:	f7f6 ff25 	bl	80005f8 <__aeabi_dmul>
 80097ae:	2200      	movs	r2, #0
 80097b0:	2300      	movs	r3, #0
 80097b2:	4606      	mov	r6, r0
 80097b4:	460f      	mov	r7, r1
 80097b6:	f7f7 f987 	bl	8000ac8 <__aeabi_dcmpeq>
 80097ba:	2800      	cmp	r0, #0
 80097bc:	d09d      	beq.n	80096fa <_dtoa_r+0x63a>
 80097be:	e7cf      	b.n	8009760 <_dtoa_r+0x6a0>
 80097c0:	9a08      	ldr	r2, [sp, #32]
 80097c2:	2a00      	cmp	r2, #0
 80097c4:	f000 80d7 	beq.w	8009976 <_dtoa_r+0x8b6>
 80097c8:	9a06      	ldr	r2, [sp, #24]
 80097ca:	2a01      	cmp	r2, #1
 80097cc:	f300 80ba 	bgt.w	8009944 <_dtoa_r+0x884>
 80097d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80097d2:	2a00      	cmp	r2, #0
 80097d4:	f000 80b2 	beq.w	800993c <_dtoa_r+0x87c>
 80097d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80097dc:	9e07      	ldr	r6, [sp, #28]
 80097de:	9d04      	ldr	r5, [sp, #16]
 80097e0:	9a04      	ldr	r2, [sp, #16]
 80097e2:	441a      	add	r2, r3
 80097e4:	9204      	str	r2, [sp, #16]
 80097e6:	9a05      	ldr	r2, [sp, #20]
 80097e8:	2101      	movs	r1, #1
 80097ea:	441a      	add	r2, r3
 80097ec:	4620      	mov	r0, r4
 80097ee:	9205      	str	r2, [sp, #20]
 80097f0:	f000 fc30 	bl	800a054 <__i2b>
 80097f4:	4607      	mov	r7, r0
 80097f6:	2d00      	cmp	r5, #0
 80097f8:	dd0c      	ble.n	8009814 <_dtoa_r+0x754>
 80097fa:	9b05      	ldr	r3, [sp, #20]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	dd09      	ble.n	8009814 <_dtoa_r+0x754>
 8009800:	42ab      	cmp	r3, r5
 8009802:	9a04      	ldr	r2, [sp, #16]
 8009804:	bfa8      	it	ge
 8009806:	462b      	movge	r3, r5
 8009808:	1ad2      	subs	r2, r2, r3
 800980a:	9204      	str	r2, [sp, #16]
 800980c:	9a05      	ldr	r2, [sp, #20]
 800980e:	1aed      	subs	r5, r5, r3
 8009810:	1ad3      	subs	r3, r2, r3
 8009812:	9305      	str	r3, [sp, #20]
 8009814:	9b07      	ldr	r3, [sp, #28]
 8009816:	b31b      	cbz	r3, 8009860 <_dtoa_r+0x7a0>
 8009818:	9b08      	ldr	r3, [sp, #32]
 800981a:	2b00      	cmp	r3, #0
 800981c:	f000 80af 	beq.w	800997e <_dtoa_r+0x8be>
 8009820:	2e00      	cmp	r6, #0
 8009822:	dd13      	ble.n	800984c <_dtoa_r+0x78c>
 8009824:	4639      	mov	r1, r7
 8009826:	4632      	mov	r2, r6
 8009828:	4620      	mov	r0, r4
 800982a:	f000 fcd3 	bl	800a1d4 <__pow5mult>
 800982e:	ee18 2a10 	vmov	r2, s16
 8009832:	4601      	mov	r1, r0
 8009834:	4607      	mov	r7, r0
 8009836:	4620      	mov	r0, r4
 8009838:	f000 fc22 	bl	800a080 <__multiply>
 800983c:	ee18 1a10 	vmov	r1, s16
 8009840:	4680      	mov	r8, r0
 8009842:	4620      	mov	r0, r4
 8009844:	f000 fb4e 	bl	8009ee4 <_Bfree>
 8009848:	ee08 8a10 	vmov	s16, r8
 800984c:	9b07      	ldr	r3, [sp, #28]
 800984e:	1b9a      	subs	r2, r3, r6
 8009850:	d006      	beq.n	8009860 <_dtoa_r+0x7a0>
 8009852:	ee18 1a10 	vmov	r1, s16
 8009856:	4620      	mov	r0, r4
 8009858:	f000 fcbc 	bl	800a1d4 <__pow5mult>
 800985c:	ee08 0a10 	vmov	s16, r0
 8009860:	2101      	movs	r1, #1
 8009862:	4620      	mov	r0, r4
 8009864:	f000 fbf6 	bl	800a054 <__i2b>
 8009868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800986a:	2b00      	cmp	r3, #0
 800986c:	4606      	mov	r6, r0
 800986e:	f340 8088 	ble.w	8009982 <_dtoa_r+0x8c2>
 8009872:	461a      	mov	r2, r3
 8009874:	4601      	mov	r1, r0
 8009876:	4620      	mov	r0, r4
 8009878:	f000 fcac 	bl	800a1d4 <__pow5mult>
 800987c:	9b06      	ldr	r3, [sp, #24]
 800987e:	2b01      	cmp	r3, #1
 8009880:	4606      	mov	r6, r0
 8009882:	f340 8081 	ble.w	8009988 <_dtoa_r+0x8c8>
 8009886:	f04f 0800 	mov.w	r8, #0
 800988a:	6933      	ldr	r3, [r6, #16]
 800988c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009890:	6918      	ldr	r0, [r3, #16]
 8009892:	f000 fb8f 	bl	8009fb4 <__hi0bits>
 8009896:	f1c0 0020 	rsb	r0, r0, #32
 800989a:	9b05      	ldr	r3, [sp, #20]
 800989c:	4418      	add	r0, r3
 800989e:	f010 001f 	ands.w	r0, r0, #31
 80098a2:	f000 8092 	beq.w	80099ca <_dtoa_r+0x90a>
 80098a6:	f1c0 0320 	rsb	r3, r0, #32
 80098aa:	2b04      	cmp	r3, #4
 80098ac:	f340 808a 	ble.w	80099c4 <_dtoa_r+0x904>
 80098b0:	f1c0 001c 	rsb	r0, r0, #28
 80098b4:	9b04      	ldr	r3, [sp, #16]
 80098b6:	4403      	add	r3, r0
 80098b8:	9304      	str	r3, [sp, #16]
 80098ba:	9b05      	ldr	r3, [sp, #20]
 80098bc:	4403      	add	r3, r0
 80098be:	4405      	add	r5, r0
 80098c0:	9305      	str	r3, [sp, #20]
 80098c2:	9b04      	ldr	r3, [sp, #16]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	dd07      	ble.n	80098d8 <_dtoa_r+0x818>
 80098c8:	ee18 1a10 	vmov	r1, s16
 80098cc:	461a      	mov	r2, r3
 80098ce:	4620      	mov	r0, r4
 80098d0:	f000 fcda 	bl	800a288 <__lshift>
 80098d4:	ee08 0a10 	vmov	s16, r0
 80098d8:	9b05      	ldr	r3, [sp, #20]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	dd05      	ble.n	80098ea <_dtoa_r+0x82a>
 80098de:	4631      	mov	r1, r6
 80098e0:	461a      	mov	r2, r3
 80098e2:	4620      	mov	r0, r4
 80098e4:	f000 fcd0 	bl	800a288 <__lshift>
 80098e8:	4606      	mov	r6, r0
 80098ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d06e      	beq.n	80099ce <_dtoa_r+0x90e>
 80098f0:	ee18 0a10 	vmov	r0, s16
 80098f4:	4631      	mov	r1, r6
 80098f6:	f000 fd37 	bl	800a368 <__mcmp>
 80098fa:	2800      	cmp	r0, #0
 80098fc:	da67      	bge.n	80099ce <_dtoa_r+0x90e>
 80098fe:	9b00      	ldr	r3, [sp, #0]
 8009900:	3b01      	subs	r3, #1
 8009902:	ee18 1a10 	vmov	r1, s16
 8009906:	9300      	str	r3, [sp, #0]
 8009908:	220a      	movs	r2, #10
 800990a:	2300      	movs	r3, #0
 800990c:	4620      	mov	r0, r4
 800990e:	f000 fb0b 	bl	8009f28 <__multadd>
 8009912:	9b08      	ldr	r3, [sp, #32]
 8009914:	ee08 0a10 	vmov	s16, r0
 8009918:	2b00      	cmp	r3, #0
 800991a:	f000 81b1 	beq.w	8009c80 <_dtoa_r+0xbc0>
 800991e:	2300      	movs	r3, #0
 8009920:	4639      	mov	r1, r7
 8009922:	220a      	movs	r2, #10
 8009924:	4620      	mov	r0, r4
 8009926:	f000 faff 	bl	8009f28 <__multadd>
 800992a:	9b02      	ldr	r3, [sp, #8]
 800992c:	2b00      	cmp	r3, #0
 800992e:	4607      	mov	r7, r0
 8009930:	f300 808e 	bgt.w	8009a50 <_dtoa_r+0x990>
 8009934:	9b06      	ldr	r3, [sp, #24]
 8009936:	2b02      	cmp	r3, #2
 8009938:	dc51      	bgt.n	80099de <_dtoa_r+0x91e>
 800993a:	e089      	b.n	8009a50 <_dtoa_r+0x990>
 800993c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800993e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009942:	e74b      	b.n	80097dc <_dtoa_r+0x71c>
 8009944:	9b03      	ldr	r3, [sp, #12]
 8009946:	1e5e      	subs	r6, r3, #1
 8009948:	9b07      	ldr	r3, [sp, #28]
 800994a:	42b3      	cmp	r3, r6
 800994c:	bfbf      	itttt	lt
 800994e:	9b07      	ldrlt	r3, [sp, #28]
 8009950:	9607      	strlt	r6, [sp, #28]
 8009952:	1af2      	sublt	r2, r6, r3
 8009954:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009956:	bfb6      	itet	lt
 8009958:	189b      	addlt	r3, r3, r2
 800995a:	1b9e      	subge	r6, r3, r6
 800995c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800995e:	9b03      	ldr	r3, [sp, #12]
 8009960:	bfb8      	it	lt
 8009962:	2600      	movlt	r6, #0
 8009964:	2b00      	cmp	r3, #0
 8009966:	bfb7      	itett	lt
 8009968:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800996c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009970:	1a9d      	sublt	r5, r3, r2
 8009972:	2300      	movlt	r3, #0
 8009974:	e734      	b.n	80097e0 <_dtoa_r+0x720>
 8009976:	9e07      	ldr	r6, [sp, #28]
 8009978:	9d04      	ldr	r5, [sp, #16]
 800997a:	9f08      	ldr	r7, [sp, #32]
 800997c:	e73b      	b.n	80097f6 <_dtoa_r+0x736>
 800997e:	9a07      	ldr	r2, [sp, #28]
 8009980:	e767      	b.n	8009852 <_dtoa_r+0x792>
 8009982:	9b06      	ldr	r3, [sp, #24]
 8009984:	2b01      	cmp	r3, #1
 8009986:	dc18      	bgt.n	80099ba <_dtoa_r+0x8fa>
 8009988:	f1ba 0f00 	cmp.w	sl, #0
 800998c:	d115      	bne.n	80099ba <_dtoa_r+0x8fa>
 800998e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009992:	b993      	cbnz	r3, 80099ba <_dtoa_r+0x8fa>
 8009994:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009998:	0d1b      	lsrs	r3, r3, #20
 800999a:	051b      	lsls	r3, r3, #20
 800999c:	b183      	cbz	r3, 80099c0 <_dtoa_r+0x900>
 800999e:	9b04      	ldr	r3, [sp, #16]
 80099a0:	3301      	adds	r3, #1
 80099a2:	9304      	str	r3, [sp, #16]
 80099a4:	9b05      	ldr	r3, [sp, #20]
 80099a6:	3301      	adds	r3, #1
 80099a8:	9305      	str	r3, [sp, #20]
 80099aa:	f04f 0801 	mov.w	r8, #1
 80099ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	f47f af6a 	bne.w	800988a <_dtoa_r+0x7ca>
 80099b6:	2001      	movs	r0, #1
 80099b8:	e76f      	b.n	800989a <_dtoa_r+0x7da>
 80099ba:	f04f 0800 	mov.w	r8, #0
 80099be:	e7f6      	b.n	80099ae <_dtoa_r+0x8ee>
 80099c0:	4698      	mov	r8, r3
 80099c2:	e7f4      	b.n	80099ae <_dtoa_r+0x8ee>
 80099c4:	f43f af7d 	beq.w	80098c2 <_dtoa_r+0x802>
 80099c8:	4618      	mov	r0, r3
 80099ca:	301c      	adds	r0, #28
 80099cc:	e772      	b.n	80098b4 <_dtoa_r+0x7f4>
 80099ce:	9b03      	ldr	r3, [sp, #12]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	dc37      	bgt.n	8009a44 <_dtoa_r+0x984>
 80099d4:	9b06      	ldr	r3, [sp, #24]
 80099d6:	2b02      	cmp	r3, #2
 80099d8:	dd34      	ble.n	8009a44 <_dtoa_r+0x984>
 80099da:	9b03      	ldr	r3, [sp, #12]
 80099dc:	9302      	str	r3, [sp, #8]
 80099de:	9b02      	ldr	r3, [sp, #8]
 80099e0:	b96b      	cbnz	r3, 80099fe <_dtoa_r+0x93e>
 80099e2:	4631      	mov	r1, r6
 80099e4:	2205      	movs	r2, #5
 80099e6:	4620      	mov	r0, r4
 80099e8:	f000 fa9e 	bl	8009f28 <__multadd>
 80099ec:	4601      	mov	r1, r0
 80099ee:	4606      	mov	r6, r0
 80099f0:	ee18 0a10 	vmov	r0, s16
 80099f4:	f000 fcb8 	bl	800a368 <__mcmp>
 80099f8:	2800      	cmp	r0, #0
 80099fa:	f73f adbb 	bgt.w	8009574 <_dtoa_r+0x4b4>
 80099fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a00:	9d01      	ldr	r5, [sp, #4]
 8009a02:	43db      	mvns	r3, r3
 8009a04:	9300      	str	r3, [sp, #0]
 8009a06:	f04f 0800 	mov.w	r8, #0
 8009a0a:	4631      	mov	r1, r6
 8009a0c:	4620      	mov	r0, r4
 8009a0e:	f000 fa69 	bl	8009ee4 <_Bfree>
 8009a12:	2f00      	cmp	r7, #0
 8009a14:	f43f aea4 	beq.w	8009760 <_dtoa_r+0x6a0>
 8009a18:	f1b8 0f00 	cmp.w	r8, #0
 8009a1c:	d005      	beq.n	8009a2a <_dtoa_r+0x96a>
 8009a1e:	45b8      	cmp	r8, r7
 8009a20:	d003      	beq.n	8009a2a <_dtoa_r+0x96a>
 8009a22:	4641      	mov	r1, r8
 8009a24:	4620      	mov	r0, r4
 8009a26:	f000 fa5d 	bl	8009ee4 <_Bfree>
 8009a2a:	4639      	mov	r1, r7
 8009a2c:	4620      	mov	r0, r4
 8009a2e:	f000 fa59 	bl	8009ee4 <_Bfree>
 8009a32:	e695      	b.n	8009760 <_dtoa_r+0x6a0>
 8009a34:	2600      	movs	r6, #0
 8009a36:	4637      	mov	r7, r6
 8009a38:	e7e1      	b.n	80099fe <_dtoa_r+0x93e>
 8009a3a:	9700      	str	r7, [sp, #0]
 8009a3c:	4637      	mov	r7, r6
 8009a3e:	e599      	b.n	8009574 <_dtoa_r+0x4b4>
 8009a40:	40240000 	.word	0x40240000
 8009a44:	9b08      	ldr	r3, [sp, #32]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	f000 80ca 	beq.w	8009be0 <_dtoa_r+0xb20>
 8009a4c:	9b03      	ldr	r3, [sp, #12]
 8009a4e:	9302      	str	r3, [sp, #8]
 8009a50:	2d00      	cmp	r5, #0
 8009a52:	dd05      	ble.n	8009a60 <_dtoa_r+0x9a0>
 8009a54:	4639      	mov	r1, r7
 8009a56:	462a      	mov	r2, r5
 8009a58:	4620      	mov	r0, r4
 8009a5a:	f000 fc15 	bl	800a288 <__lshift>
 8009a5e:	4607      	mov	r7, r0
 8009a60:	f1b8 0f00 	cmp.w	r8, #0
 8009a64:	d05b      	beq.n	8009b1e <_dtoa_r+0xa5e>
 8009a66:	6879      	ldr	r1, [r7, #4]
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f000 f9fb 	bl	8009e64 <_Balloc>
 8009a6e:	4605      	mov	r5, r0
 8009a70:	b928      	cbnz	r0, 8009a7e <_dtoa_r+0x9be>
 8009a72:	4b87      	ldr	r3, [pc, #540]	; (8009c90 <_dtoa_r+0xbd0>)
 8009a74:	4602      	mov	r2, r0
 8009a76:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009a7a:	f7ff bb3b 	b.w	80090f4 <_dtoa_r+0x34>
 8009a7e:	693a      	ldr	r2, [r7, #16]
 8009a80:	3202      	adds	r2, #2
 8009a82:	0092      	lsls	r2, r2, #2
 8009a84:	f107 010c 	add.w	r1, r7, #12
 8009a88:	300c      	adds	r0, #12
 8009a8a:	f7fe fc2b 	bl	80082e4 <memcpy>
 8009a8e:	2201      	movs	r2, #1
 8009a90:	4629      	mov	r1, r5
 8009a92:	4620      	mov	r0, r4
 8009a94:	f000 fbf8 	bl	800a288 <__lshift>
 8009a98:	9b01      	ldr	r3, [sp, #4]
 8009a9a:	f103 0901 	add.w	r9, r3, #1
 8009a9e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009aa2:	4413      	add	r3, r2
 8009aa4:	9305      	str	r3, [sp, #20]
 8009aa6:	f00a 0301 	and.w	r3, sl, #1
 8009aaa:	46b8      	mov	r8, r7
 8009aac:	9304      	str	r3, [sp, #16]
 8009aae:	4607      	mov	r7, r0
 8009ab0:	4631      	mov	r1, r6
 8009ab2:	ee18 0a10 	vmov	r0, s16
 8009ab6:	f7ff fa75 	bl	8008fa4 <quorem>
 8009aba:	4641      	mov	r1, r8
 8009abc:	9002      	str	r0, [sp, #8]
 8009abe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009ac2:	ee18 0a10 	vmov	r0, s16
 8009ac6:	f000 fc4f 	bl	800a368 <__mcmp>
 8009aca:	463a      	mov	r2, r7
 8009acc:	9003      	str	r0, [sp, #12]
 8009ace:	4631      	mov	r1, r6
 8009ad0:	4620      	mov	r0, r4
 8009ad2:	f000 fc65 	bl	800a3a0 <__mdiff>
 8009ad6:	68c2      	ldr	r2, [r0, #12]
 8009ad8:	f109 3bff 	add.w	fp, r9, #4294967295
 8009adc:	4605      	mov	r5, r0
 8009ade:	bb02      	cbnz	r2, 8009b22 <_dtoa_r+0xa62>
 8009ae0:	4601      	mov	r1, r0
 8009ae2:	ee18 0a10 	vmov	r0, s16
 8009ae6:	f000 fc3f 	bl	800a368 <__mcmp>
 8009aea:	4602      	mov	r2, r0
 8009aec:	4629      	mov	r1, r5
 8009aee:	4620      	mov	r0, r4
 8009af0:	9207      	str	r2, [sp, #28]
 8009af2:	f000 f9f7 	bl	8009ee4 <_Bfree>
 8009af6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009afa:	ea43 0102 	orr.w	r1, r3, r2
 8009afe:	9b04      	ldr	r3, [sp, #16]
 8009b00:	430b      	orrs	r3, r1
 8009b02:	464d      	mov	r5, r9
 8009b04:	d10f      	bne.n	8009b26 <_dtoa_r+0xa66>
 8009b06:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009b0a:	d02a      	beq.n	8009b62 <_dtoa_r+0xaa2>
 8009b0c:	9b03      	ldr	r3, [sp, #12]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	dd02      	ble.n	8009b18 <_dtoa_r+0xa58>
 8009b12:	9b02      	ldr	r3, [sp, #8]
 8009b14:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009b18:	f88b a000 	strb.w	sl, [fp]
 8009b1c:	e775      	b.n	8009a0a <_dtoa_r+0x94a>
 8009b1e:	4638      	mov	r0, r7
 8009b20:	e7ba      	b.n	8009a98 <_dtoa_r+0x9d8>
 8009b22:	2201      	movs	r2, #1
 8009b24:	e7e2      	b.n	8009aec <_dtoa_r+0xa2c>
 8009b26:	9b03      	ldr	r3, [sp, #12]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	db04      	blt.n	8009b36 <_dtoa_r+0xa76>
 8009b2c:	9906      	ldr	r1, [sp, #24]
 8009b2e:	430b      	orrs	r3, r1
 8009b30:	9904      	ldr	r1, [sp, #16]
 8009b32:	430b      	orrs	r3, r1
 8009b34:	d122      	bne.n	8009b7c <_dtoa_r+0xabc>
 8009b36:	2a00      	cmp	r2, #0
 8009b38:	ddee      	ble.n	8009b18 <_dtoa_r+0xa58>
 8009b3a:	ee18 1a10 	vmov	r1, s16
 8009b3e:	2201      	movs	r2, #1
 8009b40:	4620      	mov	r0, r4
 8009b42:	f000 fba1 	bl	800a288 <__lshift>
 8009b46:	4631      	mov	r1, r6
 8009b48:	ee08 0a10 	vmov	s16, r0
 8009b4c:	f000 fc0c 	bl	800a368 <__mcmp>
 8009b50:	2800      	cmp	r0, #0
 8009b52:	dc03      	bgt.n	8009b5c <_dtoa_r+0xa9c>
 8009b54:	d1e0      	bne.n	8009b18 <_dtoa_r+0xa58>
 8009b56:	f01a 0f01 	tst.w	sl, #1
 8009b5a:	d0dd      	beq.n	8009b18 <_dtoa_r+0xa58>
 8009b5c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009b60:	d1d7      	bne.n	8009b12 <_dtoa_r+0xa52>
 8009b62:	2339      	movs	r3, #57	; 0x39
 8009b64:	f88b 3000 	strb.w	r3, [fp]
 8009b68:	462b      	mov	r3, r5
 8009b6a:	461d      	mov	r5, r3
 8009b6c:	3b01      	subs	r3, #1
 8009b6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009b72:	2a39      	cmp	r2, #57	; 0x39
 8009b74:	d071      	beq.n	8009c5a <_dtoa_r+0xb9a>
 8009b76:	3201      	adds	r2, #1
 8009b78:	701a      	strb	r2, [r3, #0]
 8009b7a:	e746      	b.n	8009a0a <_dtoa_r+0x94a>
 8009b7c:	2a00      	cmp	r2, #0
 8009b7e:	dd07      	ble.n	8009b90 <_dtoa_r+0xad0>
 8009b80:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009b84:	d0ed      	beq.n	8009b62 <_dtoa_r+0xaa2>
 8009b86:	f10a 0301 	add.w	r3, sl, #1
 8009b8a:	f88b 3000 	strb.w	r3, [fp]
 8009b8e:	e73c      	b.n	8009a0a <_dtoa_r+0x94a>
 8009b90:	9b05      	ldr	r3, [sp, #20]
 8009b92:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009b96:	4599      	cmp	r9, r3
 8009b98:	d047      	beq.n	8009c2a <_dtoa_r+0xb6a>
 8009b9a:	ee18 1a10 	vmov	r1, s16
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	220a      	movs	r2, #10
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	f000 f9c0 	bl	8009f28 <__multadd>
 8009ba8:	45b8      	cmp	r8, r7
 8009baa:	ee08 0a10 	vmov	s16, r0
 8009bae:	f04f 0300 	mov.w	r3, #0
 8009bb2:	f04f 020a 	mov.w	r2, #10
 8009bb6:	4641      	mov	r1, r8
 8009bb8:	4620      	mov	r0, r4
 8009bba:	d106      	bne.n	8009bca <_dtoa_r+0xb0a>
 8009bbc:	f000 f9b4 	bl	8009f28 <__multadd>
 8009bc0:	4680      	mov	r8, r0
 8009bc2:	4607      	mov	r7, r0
 8009bc4:	f109 0901 	add.w	r9, r9, #1
 8009bc8:	e772      	b.n	8009ab0 <_dtoa_r+0x9f0>
 8009bca:	f000 f9ad 	bl	8009f28 <__multadd>
 8009bce:	4639      	mov	r1, r7
 8009bd0:	4680      	mov	r8, r0
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	220a      	movs	r2, #10
 8009bd6:	4620      	mov	r0, r4
 8009bd8:	f000 f9a6 	bl	8009f28 <__multadd>
 8009bdc:	4607      	mov	r7, r0
 8009bde:	e7f1      	b.n	8009bc4 <_dtoa_r+0xb04>
 8009be0:	9b03      	ldr	r3, [sp, #12]
 8009be2:	9302      	str	r3, [sp, #8]
 8009be4:	9d01      	ldr	r5, [sp, #4]
 8009be6:	ee18 0a10 	vmov	r0, s16
 8009bea:	4631      	mov	r1, r6
 8009bec:	f7ff f9da 	bl	8008fa4 <quorem>
 8009bf0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009bf4:	9b01      	ldr	r3, [sp, #4]
 8009bf6:	f805 ab01 	strb.w	sl, [r5], #1
 8009bfa:	1aea      	subs	r2, r5, r3
 8009bfc:	9b02      	ldr	r3, [sp, #8]
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	dd09      	ble.n	8009c16 <_dtoa_r+0xb56>
 8009c02:	ee18 1a10 	vmov	r1, s16
 8009c06:	2300      	movs	r3, #0
 8009c08:	220a      	movs	r2, #10
 8009c0a:	4620      	mov	r0, r4
 8009c0c:	f000 f98c 	bl	8009f28 <__multadd>
 8009c10:	ee08 0a10 	vmov	s16, r0
 8009c14:	e7e7      	b.n	8009be6 <_dtoa_r+0xb26>
 8009c16:	9b02      	ldr	r3, [sp, #8]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	bfc8      	it	gt
 8009c1c:	461d      	movgt	r5, r3
 8009c1e:	9b01      	ldr	r3, [sp, #4]
 8009c20:	bfd8      	it	le
 8009c22:	2501      	movle	r5, #1
 8009c24:	441d      	add	r5, r3
 8009c26:	f04f 0800 	mov.w	r8, #0
 8009c2a:	ee18 1a10 	vmov	r1, s16
 8009c2e:	2201      	movs	r2, #1
 8009c30:	4620      	mov	r0, r4
 8009c32:	f000 fb29 	bl	800a288 <__lshift>
 8009c36:	4631      	mov	r1, r6
 8009c38:	ee08 0a10 	vmov	s16, r0
 8009c3c:	f000 fb94 	bl	800a368 <__mcmp>
 8009c40:	2800      	cmp	r0, #0
 8009c42:	dc91      	bgt.n	8009b68 <_dtoa_r+0xaa8>
 8009c44:	d102      	bne.n	8009c4c <_dtoa_r+0xb8c>
 8009c46:	f01a 0f01 	tst.w	sl, #1
 8009c4a:	d18d      	bne.n	8009b68 <_dtoa_r+0xaa8>
 8009c4c:	462b      	mov	r3, r5
 8009c4e:	461d      	mov	r5, r3
 8009c50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c54:	2a30      	cmp	r2, #48	; 0x30
 8009c56:	d0fa      	beq.n	8009c4e <_dtoa_r+0xb8e>
 8009c58:	e6d7      	b.n	8009a0a <_dtoa_r+0x94a>
 8009c5a:	9a01      	ldr	r2, [sp, #4]
 8009c5c:	429a      	cmp	r2, r3
 8009c5e:	d184      	bne.n	8009b6a <_dtoa_r+0xaaa>
 8009c60:	9b00      	ldr	r3, [sp, #0]
 8009c62:	3301      	adds	r3, #1
 8009c64:	9300      	str	r3, [sp, #0]
 8009c66:	2331      	movs	r3, #49	; 0x31
 8009c68:	7013      	strb	r3, [r2, #0]
 8009c6a:	e6ce      	b.n	8009a0a <_dtoa_r+0x94a>
 8009c6c:	4b09      	ldr	r3, [pc, #36]	; (8009c94 <_dtoa_r+0xbd4>)
 8009c6e:	f7ff ba95 	b.w	800919c <_dtoa_r+0xdc>
 8009c72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	f47f aa6e 	bne.w	8009156 <_dtoa_r+0x96>
 8009c7a:	4b07      	ldr	r3, [pc, #28]	; (8009c98 <_dtoa_r+0xbd8>)
 8009c7c:	f7ff ba8e 	b.w	800919c <_dtoa_r+0xdc>
 8009c80:	9b02      	ldr	r3, [sp, #8]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	dcae      	bgt.n	8009be4 <_dtoa_r+0xb24>
 8009c86:	9b06      	ldr	r3, [sp, #24]
 8009c88:	2b02      	cmp	r3, #2
 8009c8a:	f73f aea8 	bgt.w	80099de <_dtoa_r+0x91e>
 8009c8e:	e7a9      	b.n	8009be4 <_dtoa_r+0xb24>
 8009c90:	0800b323 	.word	0x0800b323
 8009c94:	0800b280 	.word	0x0800b280
 8009c98:	0800b2a4 	.word	0x0800b2a4

08009c9c <__sflush_r>:
 8009c9c:	898a      	ldrh	r2, [r1, #12]
 8009c9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca2:	4605      	mov	r5, r0
 8009ca4:	0710      	lsls	r0, r2, #28
 8009ca6:	460c      	mov	r4, r1
 8009ca8:	d458      	bmi.n	8009d5c <__sflush_r+0xc0>
 8009caa:	684b      	ldr	r3, [r1, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	dc05      	bgt.n	8009cbc <__sflush_r+0x20>
 8009cb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	dc02      	bgt.n	8009cbc <__sflush_r+0x20>
 8009cb6:	2000      	movs	r0, #0
 8009cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009cbe:	2e00      	cmp	r6, #0
 8009cc0:	d0f9      	beq.n	8009cb6 <__sflush_r+0x1a>
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009cc8:	682f      	ldr	r7, [r5, #0]
 8009cca:	602b      	str	r3, [r5, #0]
 8009ccc:	d032      	beq.n	8009d34 <__sflush_r+0x98>
 8009cce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009cd0:	89a3      	ldrh	r3, [r4, #12]
 8009cd2:	075a      	lsls	r2, r3, #29
 8009cd4:	d505      	bpl.n	8009ce2 <__sflush_r+0x46>
 8009cd6:	6863      	ldr	r3, [r4, #4]
 8009cd8:	1ac0      	subs	r0, r0, r3
 8009cda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009cdc:	b10b      	cbz	r3, 8009ce2 <__sflush_r+0x46>
 8009cde:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009ce0:	1ac0      	subs	r0, r0, r3
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009ce8:	6a21      	ldr	r1, [r4, #32]
 8009cea:	4628      	mov	r0, r5
 8009cec:	47b0      	blx	r6
 8009cee:	1c43      	adds	r3, r0, #1
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	d106      	bne.n	8009d02 <__sflush_r+0x66>
 8009cf4:	6829      	ldr	r1, [r5, #0]
 8009cf6:	291d      	cmp	r1, #29
 8009cf8:	d82c      	bhi.n	8009d54 <__sflush_r+0xb8>
 8009cfa:	4a2a      	ldr	r2, [pc, #168]	; (8009da4 <__sflush_r+0x108>)
 8009cfc:	40ca      	lsrs	r2, r1
 8009cfe:	07d6      	lsls	r6, r2, #31
 8009d00:	d528      	bpl.n	8009d54 <__sflush_r+0xb8>
 8009d02:	2200      	movs	r2, #0
 8009d04:	6062      	str	r2, [r4, #4]
 8009d06:	04d9      	lsls	r1, r3, #19
 8009d08:	6922      	ldr	r2, [r4, #16]
 8009d0a:	6022      	str	r2, [r4, #0]
 8009d0c:	d504      	bpl.n	8009d18 <__sflush_r+0x7c>
 8009d0e:	1c42      	adds	r2, r0, #1
 8009d10:	d101      	bne.n	8009d16 <__sflush_r+0x7a>
 8009d12:	682b      	ldr	r3, [r5, #0]
 8009d14:	b903      	cbnz	r3, 8009d18 <__sflush_r+0x7c>
 8009d16:	6560      	str	r0, [r4, #84]	; 0x54
 8009d18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d1a:	602f      	str	r7, [r5, #0]
 8009d1c:	2900      	cmp	r1, #0
 8009d1e:	d0ca      	beq.n	8009cb6 <__sflush_r+0x1a>
 8009d20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d24:	4299      	cmp	r1, r3
 8009d26:	d002      	beq.n	8009d2e <__sflush_r+0x92>
 8009d28:	4628      	mov	r0, r5
 8009d2a:	f7fe faf1 	bl	8008310 <_free_r>
 8009d2e:	2000      	movs	r0, #0
 8009d30:	6360      	str	r0, [r4, #52]	; 0x34
 8009d32:	e7c1      	b.n	8009cb8 <__sflush_r+0x1c>
 8009d34:	6a21      	ldr	r1, [r4, #32]
 8009d36:	2301      	movs	r3, #1
 8009d38:	4628      	mov	r0, r5
 8009d3a:	47b0      	blx	r6
 8009d3c:	1c41      	adds	r1, r0, #1
 8009d3e:	d1c7      	bne.n	8009cd0 <__sflush_r+0x34>
 8009d40:	682b      	ldr	r3, [r5, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d0c4      	beq.n	8009cd0 <__sflush_r+0x34>
 8009d46:	2b1d      	cmp	r3, #29
 8009d48:	d001      	beq.n	8009d4e <__sflush_r+0xb2>
 8009d4a:	2b16      	cmp	r3, #22
 8009d4c:	d101      	bne.n	8009d52 <__sflush_r+0xb6>
 8009d4e:	602f      	str	r7, [r5, #0]
 8009d50:	e7b1      	b.n	8009cb6 <__sflush_r+0x1a>
 8009d52:	89a3      	ldrh	r3, [r4, #12]
 8009d54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d58:	81a3      	strh	r3, [r4, #12]
 8009d5a:	e7ad      	b.n	8009cb8 <__sflush_r+0x1c>
 8009d5c:	690f      	ldr	r7, [r1, #16]
 8009d5e:	2f00      	cmp	r7, #0
 8009d60:	d0a9      	beq.n	8009cb6 <__sflush_r+0x1a>
 8009d62:	0793      	lsls	r3, r2, #30
 8009d64:	680e      	ldr	r6, [r1, #0]
 8009d66:	bf08      	it	eq
 8009d68:	694b      	ldreq	r3, [r1, #20]
 8009d6a:	600f      	str	r7, [r1, #0]
 8009d6c:	bf18      	it	ne
 8009d6e:	2300      	movne	r3, #0
 8009d70:	eba6 0807 	sub.w	r8, r6, r7
 8009d74:	608b      	str	r3, [r1, #8]
 8009d76:	f1b8 0f00 	cmp.w	r8, #0
 8009d7a:	dd9c      	ble.n	8009cb6 <__sflush_r+0x1a>
 8009d7c:	6a21      	ldr	r1, [r4, #32]
 8009d7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009d80:	4643      	mov	r3, r8
 8009d82:	463a      	mov	r2, r7
 8009d84:	4628      	mov	r0, r5
 8009d86:	47b0      	blx	r6
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	dc06      	bgt.n	8009d9a <__sflush_r+0xfe>
 8009d8c:	89a3      	ldrh	r3, [r4, #12]
 8009d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d92:	81a3      	strh	r3, [r4, #12]
 8009d94:	f04f 30ff 	mov.w	r0, #4294967295
 8009d98:	e78e      	b.n	8009cb8 <__sflush_r+0x1c>
 8009d9a:	4407      	add	r7, r0
 8009d9c:	eba8 0800 	sub.w	r8, r8, r0
 8009da0:	e7e9      	b.n	8009d76 <__sflush_r+0xda>
 8009da2:	bf00      	nop
 8009da4:	20400001 	.word	0x20400001

08009da8 <_fflush_r>:
 8009da8:	b538      	push	{r3, r4, r5, lr}
 8009daa:	690b      	ldr	r3, [r1, #16]
 8009dac:	4605      	mov	r5, r0
 8009dae:	460c      	mov	r4, r1
 8009db0:	b913      	cbnz	r3, 8009db8 <_fflush_r+0x10>
 8009db2:	2500      	movs	r5, #0
 8009db4:	4628      	mov	r0, r5
 8009db6:	bd38      	pop	{r3, r4, r5, pc}
 8009db8:	b118      	cbz	r0, 8009dc2 <_fflush_r+0x1a>
 8009dba:	6983      	ldr	r3, [r0, #24]
 8009dbc:	b90b      	cbnz	r3, 8009dc2 <_fflush_r+0x1a>
 8009dbe:	f7fe f9ab 	bl	8008118 <__sinit>
 8009dc2:	4b14      	ldr	r3, [pc, #80]	; (8009e14 <_fflush_r+0x6c>)
 8009dc4:	429c      	cmp	r4, r3
 8009dc6:	d11b      	bne.n	8009e00 <_fflush_r+0x58>
 8009dc8:	686c      	ldr	r4, [r5, #4]
 8009dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d0ef      	beq.n	8009db2 <_fflush_r+0xa>
 8009dd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009dd4:	07d0      	lsls	r0, r2, #31
 8009dd6:	d404      	bmi.n	8009de2 <_fflush_r+0x3a>
 8009dd8:	0599      	lsls	r1, r3, #22
 8009dda:	d402      	bmi.n	8009de2 <_fflush_r+0x3a>
 8009ddc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dde:	f7fe fa5e 	bl	800829e <__retarget_lock_acquire_recursive>
 8009de2:	4628      	mov	r0, r5
 8009de4:	4621      	mov	r1, r4
 8009de6:	f7ff ff59 	bl	8009c9c <__sflush_r>
 8009dea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009dec:	07da      	lsls	r2, r3, #31
 8009dee:	4605      	mov	r5, r0
 8009df0:	d4e0      	bmi.n	8009db4 <_fflush_r+0xc>
 8009df2:	89a3      	ldrh	r3, [r4, #12]
 8009df4:	059b      	lsls	r3, r3, #22
 8009df6:	d4dd      	bmi.n	8009db4 <_fflush_r+0xc>
 8009df8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dfa:	f7fe fa51 	bl	80082a0 <__retarget_lock_release_recursive>
 8009dfe:	e7d9      	b.n	8009db4 <_fflush_r+0xc>
 8009e00:	4b05      	ldr	r3, [pc, #20]	; (8009e18 <_fflush_r+0x70>)
 8009e02:	429c      	cmp	r4, r3
 8009e04:	d101      	bne.n	8009e0a <_fflush_r+0x62>
 8009e06:	68ac      	ldr	r4, [r5, #8]
 8009e08:	e7df      	b.n	8009dca <_fflush_r+0x22>
 8009e0a:	4b04      	ldr	r3, [pc, #16]	; (8009e1c <_fflush_r+0x74>)
 8009e0c:	429c      	cmp	r4, r3
 8009e0e:	bf08      	it	eq
 8009e10:	68ec      	ldreq	r4, [r5, #12]
 8009e12:	e7da      	b.n	8009dca <_fflush_r+0x22>
 8009e14:	0800b22c 	.word	0x0800b22c
 8009e18:	0800b24c 	.word	0x0800b24c
 8009e1c:	0800b20c 	.word	0x0800b20c

08009e20 <_localeconv_r>:
 8009e20:	4800      	ldr	r0, [pc, #0]	; (8009e24 <_localeconv_r+0x4>)
 8009e22:	4770      	bx	lr
 8009e24:	20000164 	.word	0x20000164

08009e28 <_lseek_r>:
 8009e28:	b538      	push	{r3, r4, r5, lr}
 8009e2a:	4d07      	ldr	r5, [pc, #28]	; (8009e48 <_lseek_r+0x20>)
 8009e2c:	4604      	mov	r4, r0
 8009e2e:	4608      	mov	r0, r1
 8009e30:	4611      	mov	r1, r2
 8009e32:	2200      	movs	r2, #0
 8009e34:	602a      	str	r2, [r5, #0]
 8009e36:	461a      	mov	r2, r3
 8009e38:	f7f7 fadc 	bl	80013f4 <_lseek>
 8009e3c:	1c43      	adds	r3, r0, #1
 8009e3e:	d102      	bne.n	8009e46 <_lseek_r+0x1e>
 8009e40:	682b      	ldr	r3, [r5, #0]
 8009e42:	b103      	cbz	r3, 8009e46 <_lseek_r+0x1e>
 8009e44:	6023      	str	r3, [r4, #0]
 8009e46:	bd38      	pop	{r3, r4, r5, pc}
 8009e48:	20001bd8 	.word	0x20001bd8

08009e4c <__malloc_lock>:
 8009e4c:	4801      	ldr	r0, [pc, #4]	; (8009e54 <__malloc_lock+0x8>)
 8009e4e:	f7fe ba26 	b.w	800829e <__retarget_lock_acquire_recursive>
 8009e52:	bf00      	nop
 8009e54:	20001bcc 	.word	0x20001bcc

08009e58 <__malloc_unlock>:
 8009e58:	4801      	ldr	r0, [pc, #4]	; (8009e60 <__malloc_unlock+0x8>)
 8009e5a:	f7fe ba21 	b.w	80082a0 <__retarget_lock_release_recursive>
 8009e5e:	bf00      	nop
 8009e60:	20001bcc 	.word	0x20001bcc

08009e64 <_Balloc>:
 8009e64:	b570      	push	{r4, r5, r6, lr}
 8009e66:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e68:	4604      	mov	r4, r0
 8009e6a:	460d      	mov	r5, r1
 8009e6c:	b976      	cbnz	r6, 8009e8c <_Balloc+0x28>
 8009e6e:	2010      	movs	r0, #16
 8009e70:	f7fe fa18 	bl	80082a4 <malloc>
 8009e74:	4602      	mov	r2, r0
 8009e76:	6260      	str	r0, [r4, #36]	; 0x24
 8009e78:	b920      	cbnz	r0, 8009e84 <_Balloc+0x20>
 8009e7a:	4b18      	ldr	r3, [pc, #96]	; (8009edc <_Balloc+0x78>)
 8009e7c:	4818      	ldr	r0, [pc, #96]	; (8009ee0 <_Balloc+0x7c>)
 8009e7e:	2166      	movs	r1, #102	; 0x66
 8009e80:	f000 fcf8 	bl	800a874 <__assert_func>
 8009e84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e88:	6006      	str	r6, [r0, #0]
 8009e8a:	60c6      	str	r6, [r0, #12]
 8009e8c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009e8e:	68f3      	ldr	r3, [r6, #12]
 8009e90:	b183      	cbz	r3, 8009eb4 <_Balloc+0x50>
 8009e92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e94:	68db      	ldr	r3, [r3, #12]
 8009e96:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009e9a:	b9b8      	cbnz	r0, 8009ecc <_Balloc+0x68>
 8009e9c:	2101      	movs	r1, #1
 8009e9e:	fa01 f605 	lsl.w	r6, r1, r5
 8009ea2:	1d72      	adds	r2, r6, #5
 8009ea4:	0092      	lsls	r2, r2, #2
 8009ea6:	4620      	mov	r0, r4
 8009ea8:	f000 fb60 	bl	800a56c <_calloc_r>
 8009eac:	b160      	cbz	r0, 8009ec8 <_Balloc+0x64>
 8009eae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009eb2:	e00e      	b.n	8009ed2 <_Balloc+0x6e>
 8009eb4:	2221      	movs	r2, #33	; 0x21
 8009eb6:	2104      	movs	r1, #4
 8009eb8:	4620      	mov	r0, r4
 8009eba:	f000 fb57 	bl	800a56c <_calloc_r>
 8009ebe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ec0:	60f0      	str	r0, [r6, #12]
 8009ec2:	68db      	ldr	r3, [r3, #12]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d1e4      	bne.n	8009e92 <_Balloc+0x2e>
 8009ec8:	2000      	movs	r0, #0
 8009eca:	bd70      	pop	{r4, r5, r6, pc}
 8009ecc:	6802      	ldr	r2, [r0, #0]
 8009ece:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009ed8:	e7f7      	b.n	8009eca <_Balloc+0x66>
 8009eda:	bf00      	nop
 8009edc:	0800b2b1 	.word	0x0800b2b1
 8009ee0:	0800b334 	.word	0x0800b334

08009ee4 <_Bfree>:
 8009ee4:	b570      	push	{r4, r5, r6, lr}
 8009ee6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009ee8:	4605      	mov	r5, r0
 8009eea:	460c      	mov	r4, r1
 8009eec:	b976      	cbnz	r6, 8009f0c <_Bfree+0x28>
 8009eee:	2010      	movs	r0, #16
 8009ef0:	f7fe f9d8 	bl	80082a4 <malloc>
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	6268      	str	r0, [r5, #36]	; 0x24
 8009ef8:	b920      	cbnz	r0, 8009f04 <_Bfree+0x20>
 8009efa:	4b09      	ldr	r3, [pc, #36]	; (8009f20 <_Bfree+0x3c>)
 8009efc:	4809      	ldr	r0, [pc, #36]	; (8009f24 <_Bfree+0x40>)
 8009efe:	218a      	movs	r1, #138	; 0x8a
 8009f00:	f000 fcb8 	bl	800a874 <__assert_func>
 8009f04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f08:	6006      	str	r6, [r0, #0]
 8009f0a:	60c6      	str	r6, [r0, #12]
 8009f0c:	b13c      	cbz	r4, 8009f1e <_Bfree+0x3a>
 8009f0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009f10:	6862      	ldr	r2, [r4, #4]
 8009f12:	68db      	ldr	r3, [r3, #12]
 8009f14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009f18:	6021      	str	r1, [r4, #0]
 8009f1a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009f1e:	bd70      	pop	{r4, r5, r6, pc}
 8009f20:	0800b2b1 	.word	0x0800b2b1
 8009f24:	0800b334 	.word	0x0800b334

08009f28 <__multadd>:
 8009f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f2c:	690d      	ldr	r5, [r1, #16]
 8009f2e:	4607      	mov	r7, r0
 8009f30:	460c      	mov	r4, r1
 8009f32:	461e      	mov	r6, r3
 8009f34:	f101 0c14 	add.w	ip, r1, #20
 8009f38:	2000      	movs	r0, #0
 8009f3a:	f8dc 3000 	ldr.w	r3, [ip]
 8009f3e:	b299      	uxth	r1, r3
 8009f40:	fb02 6101 	mla	r1, r2, r1, r6
 8009f44:	0c1e      	lsrs	r6, r3, #16
 8009f46:	0c0b      	lsrs	r3, r1, #16
 8009f48:	fb02 3306 	mla	r3, r2, r6, r3
 8009f4c:	b289      	uxth	r1, r1
 8009f4e:	3001      	adds	r0, #1
 8009f50:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009f54:	4285      	cmp	r5, r0
 8009f56:	f84c 1b04 	str.w	r1, [ip], #4
 8009f5a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009f5e:	dcec      	bgt.n	8009f3a <__multadd+0x12>
 8009f60:	b30e      	cbz	r6, 8009fa6 <__multadd+0x7e>
 8009f62:	68a3      	ldr	r3, [r4, #8]
 8009f64:	42ab      	cmp	r3, r5
 8009f66:	dc19      	bgt.n	8009f9c <__multadd+0x74>
 8009f68:	6861      	ldr	r1, [r4, #4]
 8009f6a:	4638      	mov	r0, r7
 8009f6c:	3101      	adds	r1, #1
 8009f6e:	f7ff ff79 	bl	8009e64 <_Balloc>
 8009f72:	4680      	mov	r8, r0
 8009f74:	b928      	cbnz	r0, 8009f82 <__multadd+0x5a>
 8009f76:	4602      	mov	r2, r0
 8009f78:	4b0c      	ldr	r3, [pc, #48]	; (8009fac <__multadd+0x84>)
 8009f7a:	480d      	ldr	r0, [pc, #52]	; (8009fb0 <__multadd+0x88>)
 8009f7c:	21b5      	movs	r1, #181	; 0xb5
 8009f7e:	f000 fc79 	bl	800a874 <__assert_func>
 8009f82:	6922      	ldr	r2, [r4, #16]
 8009f84:	3202      	adds	r2, #2
 8009f86:	f104 010c 	add.w	r1, r4, #12
 8009f8a:	0092      	lsls	r2, r2, #2
 8009f8c:	300c      	adds	r0, #12
 8009f8e:	f7fe f9a9 	bl	80082e4 <memcpy>
 8009f92:	4621      	mov	r1, r4
 8009f94:	4638      	mov	r0, r7
 8009f96:	f7ff ffa5 	bl	8009ee4 <_Bfree>
 8009f9a:	4644      	mov	r4, r8
 8009f9c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009fa0:	3501      	adds	r5, #1
 8009fa2:	615e      	str	r6, [r3, #20]
 8009fa4:	6125      	str	r5, [r4, #16]
 8009fa6:	4620      	mov	r0, r4
 8009fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fac:	0800b323 	.word	0x0800b323
 8009fb0:	0800b334 	.word	0x0800b334

08009fb4 <__hi0bits>:
 8009fb4:	0c03      	lsrs	r3, r0, #16
 8009fb6:	041b      	lsls	r3, r3, #16
 8009fb8:	b9d3      	cbnz	r3, 8009ff0 <__hi0bits+0x3c>
 8009fba:	0400      	lsls	r0, r0, #16
 8009fbc:	2310      	movs	r3, #16
 8009fbe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009fc2:	bf04      	itt	eq
 8009fc4:	0200      	lsleq	r0, r0, #8
 8009fc6:	3308      	addeq	r3, #8
 8009fc8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009fcc:	bf04      	itt	eq
 8009fce:	0100      	lsleq	r0, r0, #4
 8009fd0:	3304      	addeq	r3, #4
 8009fd2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009fd6:	bf04      	itt	eq
 8009fd8:	0080      	lsleq	r0, r0, #2
 8009fda:	3302      	addeq	r3, #2
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	db05      	blt.n	8009fec <__hi0bits+0x38>
 8009fe0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009fe4:	f103 0301 	add.w	r3, r3, #1
 8009fe8:	bf08      	it	eq
 8009fea:	2320      	moveq	r3, #32
 8009fec:	4618      	mov	r0, r3
 8009fee:	4770      	bx	lr
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	e7e4      	b.n	8009fbe <__hi0bits+0xa>

08009ff4 <__lo0bits>:
 8009ff4:	6803      	ldr	r3, [r0, #0]
 8009ff6:	f013 0207 	ands.w	r2, r3, #7
 8009ffa:	4601      	mov	r1, r0
 8009ffc:	d00b      	beq.n	800a016 <__lo0bits+0x22>
 8009ffe:	07da      	lsls	r2, r3, #31
 800a000:	d423      	bmi.n	800a04a <__lo0bits+0x56>
 800a002:	0798      	lsls	r0, r3, #30
 800a004:	bf49      	itett	mi
 800a006:	085b      	lsrmi	r3, r3, #1
 800a008:	089b      	lsrpl	r3, r3, #2
 800a00a:	2001      	movmi	r0, #1
 800a00c:	600b      	strmi	r3, [r1, #0]
 800a00e:	bf5c      	itt	pl
 800a010:	600b      	strpl	r3, [r1, #0]
 800a012:	2002      	movpl	r0, #2
 800a014:	4770      	bx	lr
 800a016:	b298      	uxth	r0, r3
 800a018:	b9a8      	cbnz	r0, 800a046 <__lo0bits+0x52>
 800a01a:	0c1b      	lsrs	r3, r3, #16
 800a01c:	2010      	movs	r0, #16
 800a01e:	b2da      	uxtb	r2, r3
 800a020:	b90a      	cbnz	r2, 800a026 <__lo0bits+0x32>
 800a022:	3008      	adds	r0, #8
 800a024:	0a1b      	lsrs	r3, r3, #8
 800a026:	071a      	lsls	r2, r3, #28
 800a028:	bf04      	itt	eq
 800a02a:	091b      	lsreq	r3, r3, #4
 800a02c:	3004      	addeq	r0, #4
 800a02e:	079a      	lsls	r2, r3, #30
 800a030:	bf04      	itt	eq
 800a032:	089b      	lsreq	r3, r3, #2
 800a034:	3002      	addeq	r0, #2
 800a036:	07da      	lsls	r2, r3, #31
 800a038:	d403      	bmi.n	800a042 <__lo0bits+0x4e>
 800a03a:	085b      	lsrs	r3, r3, #1
 800a03c:	f100 0001 	add.w	r0, r0, #1
 800a040:	d005      	beq.n	800a04e <__lo0bits+0x5a>
 800a042:	600b      	str	r3, [r1, #0]
 800a044:	4770      	bx	lr
 800a046:	4610      	mov	r0, r2
 800a048:	e7e9      	b.n	800a01e <__lo0bits+0x2a>
 800a04a:	2000      	movs	r0, #0
 800a04c:	4770      	bx	lr
 800a04e:	2020      	movs	r0, #32
 800a050:	4770      	bx	lr
	...

0800a054 <__i2b>:
 800a054:	b510      	push	{r4, lr}
 800a056:	460c      	mov	r4, r1
 800a058:	2101      	movs	r1, #1
 800a05a:	f7ff ff03 	bl	8009e64 <_Balloc>
 800a05e:	4602      	mov	r2, r0
 800a060:	b928      	cbnz	r0, 800a06e <__i2b+0x1a>
 800a062:	4b05      	ldr	r3, [pc, #20]	; (800a078 <__i2b+0x24>)
 800a064:	4805      	ldr	r0, [pc, #20]	; (800a07c <__i2b+0x28>)
 800a066:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a06a:	f000 fc03 	bl	800a874 <__assert_func>
 800a06e:	2301      	movs	r3, #1
 800a070:	6144      	str	r4, [r0, #20]
 800a072:	6103      	str	r3, [r0, #16]
 800a074:	bd10      	pop	{r4, pc}
 800a076:	bf00      	nop
 800a078:	0800b323 	.word	0x0800b323
 800a07c:	0800b334 	.word	0x0800b334

0800a080 <__multiply>:
 800a080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a084:	4691      	mov	r9, r2
 800a086:	690a      	ldr	r2, [r1, #16]
 800a088:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a08c:	429a      	cmp	r2, r3
 800a08e:	bfb8      	it	lt
 800a090:	460b      	movlt	r3, r1
 800a092:	460c      	mov	r4, r1
 800a094:	bfbc      	itt	lt
 800a096:	464c      	movlt	r4, r9
 800a098:	4699      	movlt	r9, r3
 800a09a:	6927      	ldr	r7, [r4, #16]
 800a09c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a0a0:	68a3      	ldr	r3, [r4, #8]
 800a0a2:	6861      	ldr	r1, [r4, #4]
 800a0a4:	eb07 060a 	add.w	r6, r7, sl
 800a0a8:	42b3      	cmp	r3, r6
 800a0aa:	b085      	sub	sp, #20
 800a0ac:	bfb8      	it	lt
 800a0ae:	3101      	addlt	r1, #1
 800a0b0:	f7ff fed8 	bl	8009e64 <_Balloc>
 800a0b4:	b930      	cbnz	r0, 800a0c4 <__multiply+0x44>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	4b44      	ldr	r3, [pc, #272]	; (800a1cc <__multiply+0x14c>)
 800a0ba:	4845      	ldr	r0, [pc, #276]	; (800a1d0 <__multiply+0x150>)
 800a0bc:	f240 115d 	movw	r1, #349	; 0x15d
 800a0c0:	f000 fbd8 	bl	800a874 <__assert_func>
 800a0c4:	f100 0514 	add.w	r5, r0, #20
 800a0c8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a0cc:	462b      	mov	r3, r5
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	4543      	cmp	r3, r8
 800a0d2:	d321      	bcc.n	800a118 <__multiply+0x98>
 800a0d4:	f104 0314 	add.w	r3, r4, #20
 800a0d8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a0dc:	f109 0314 	add.w	r3, r9, #20
 800a0e0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a0e4:	9202      	str	r2, [sp, #8]
 800a0e6:	1b3a      	subs	r2, r7, r4
 800a0e8:	3a15      	subs	r2, #21
 800a0ea:	f022 0203 	bic.w	r2, r2, #3
 800a0ee:	3204      	adds	r2, #4
 800a0f0:	f104 0115 	add.w	r1, r4, #21
 800a0f4:	428f      	cmp	r7, r1
 800a0f6:	bf38      	it	cc
 800a0f8:	2204      	movcc	r2, #4
 800a0fa:	9201      	str	r2, [sp, #4]
 800a0fc:	9a02      	ldr	r2, [sp, #8]
 800a0fe:	9303      	str	r3, [sp, #12]
 800a100:	429a      	cmp	r2, r3
 800a102:	d80c      	bhi.n	800a11e <__multiply+0x9e>
 800a104:	2e00      	cmp	r6, #0
 800a106:	dd03      	ble.n	800a110 <__multiply+0x90>
 800a108:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d05a      	beq.n	800a1c6 <__multiply+0x146>
 800a110:	6106      	str	r6, [r0, #16]
 800a112:	b005      	add	sp, #20
 800a114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a118:	f843 2b04 	str.w	r2, [r3], #4
 800a11c:	e7d8      	b.n	800a0d0 <__multiply+0x50>
 800a11e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a122:	f1ba 0f00 	cmp.w	sl, #0
 800a126:	d024      	beq.n	800a172 <__multiply+0xf2>
 800a128:	f104 0e14 	add.w	lr, r4, #20
 800a12c:	46a9      	mov	r9, r5
 800a12e:	f04f 0c00 	mov.w	ip, #0
 800a132:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a136:	f8d9 1000 	ldr.w	r1, [r9]
 800a13a:	fa1f fb82 	uxth.w	fp, r2
 800a13e:	b289      	uxth	r1, r1
 800a140:	fb0a 110b 	mla	r1, sl, fp, r1
 800a144:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a148:	f8d9 2000 	ldr.w	r2, [r9]
 800a14c:	4461      	add	r1, ip
 800a14e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a152:	fb0a c20b 	mla	r2, sl, fp, ip
 800a156:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a15a:	b289      	uxth	r1, r1
 800a15c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a160:	4577      	cmp	r7, lr
 800a162:	f849 1b04 	str.w	r1, [r9], #4
 800a166:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a16a:	d8e2      	bhi.n	800a132 <__multiply+0xb2>
 800a16c:	9a01      	ldr	r2, [sp, #4]
 800a16e:	f845 c002 	str.w	ip, [r5, r2]
 800a172:	9a03      	ldr	r2, [sp, #12]
 800a174:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a178:	3304      	adds	r3, #4
 800a17a:	f1b9 0f00 	cmp.w	r9, #0
 800a17e:	d020      	beq.n	800a1c2 <__multiply+0x142>
 800a180:	6829      	ldr	r1, [r5, #0]
 800a182:	f104 0c14 	add.w	ip, r4, #20
 800a186:	46ae      	mov	lr, r5
 800a188:	f04f 0a00 	mov.w	sl, #0
 800a18c:	f8bc b000 	ldrh.w	fp, [ip]
 800a190:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a194:	fb09 220b 	mla	r2, r9, fp, r2
 800a198:	4492      	add	sl, r2
 800a19a:	b289      	uxth	r1, r1
 800a19c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a1a0:	f84e 1b04 	str.w	r1, [lr], #4
 800a1a4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a1a8:	f8be 1000 	ldrh.w	r1, [lr]
 800a1ac:	0c12      	lsrs	r2, r2, #16
 800a1ae:	fb09 1102 	mla	r1, r9, r2, r1
 800a1b2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a1b6:	4567      	cmp	r7, ip
 800a1b8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a1bc:	d8e6      	bhi.n	800a18c <__multiply+0x10c>
 800a1be:	9a01      	ldr	r2, [sp, #4]
 800a1c0:	50a9      	str	r1, [r5, r2]
 800a1c2:	3504      	adds	r5, #4
 800a1c4:	e79a      	b.n	800a0fc <__multiply+0x7c>
 800a1c6:	3e01      	subs	r6, #1
 800a1c8:	e79c      	b.n	800a104 <__multiply+0x84>
 800a1ca:	bf00      	nop
 800a1cc:	0800b323 	.word	0x0800b323
 800a1d0:	0800b334 	.word	0x0800b334

0800a1d4 <__pow5mult>:
 800a1d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1d8:	4615      	mov	r5, r2
 800a1da:	f012 0203 	ands.w	r2, r2, #3
 800a1de:	4606      	mov	r6, r0
 800a1e0:	460f      	mov	r7, r1
 800a1e2:	d007      	beq.n	800a1f4 <__pow5mult+0x20>
 800a1e4:	4c25      	ldr	r4, [pc, #148]	; (800a27c <__pow5mult+0xa8>)
 800a1e6:	3a01      	subs	r2, #1
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a1ee:	f7ff fe9b 	bl	8009f28 <__multadd>
 800a1f2:	4607      	mov	r7, r0
 800a1f4:	10ad      	asrs	r5, r5, #2
 800a1f6:	d03d      	beq.n	800a274 <__pow5mult+0xa0>
 800a1f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a1fa:	b97c      	cbnz	r4, 800a21c <__pow5mult+0x48>
 800a1fc:	2010      	movs	r0, #16
 800a1fe:	f7fe f851 	bl	80082a4 <malloc>
 800a202:	4602      	mov	r2, r0
 800a204:	6270      	str	r0, [r6, #36]	; 0x24
 800a206:	b928      	cbnz	r0, 800a214 <__pow5mult+0x40>
 800a208:	4b1d      	ldr	r3, [pc, #116]	; (800a280 <__pow5mult+0xac>)
 800a20a:	481e      	ldr	r0, [pc, #120]	; (800a284 <__pow5mult+0xb0>)
 800a20c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a210:	f000 fb30 	bl	800a874 <__assert_func>
 800a214:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a218:	6004      	str	r4, [r0, #0]
 800a21a:	60c4      	str	r4, [r0, #12]
 800a21c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a220:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a224:	b94c      	cbnz	r4, 800a23a <__pow5mult+0x66>
 800a226:	f240 2171 	movw	r1, #625	; 0x271
 800a22a:	4630      	mov	r0, r6
 800a22c:	f7ff ff12 	bl	800a054 <__i2b>
 800a230:	2300      	movs	r3, #0
 800a232:	f8c8 0008 	str.w	r0, [r8, #8]
 800a236:	4604      	mov	r4, r0
 800a238:	6003      	str	r3, [r0, #0]
 800a23a:	f04f 0900 	mov.w	r9, #0
 800a23e:	07eb      	lsls	r3, r5, #31
 800a240:	d50a      	bpl.n	800a258 <__pow5mult+0x84>
 800a242:	4639      	mov	r1, r7
 800a244:	4622      	mov	r2, r4
 800a246:	4630      	mov	r0, r6
 800a248:	f7ff ff1a 	bl	800a080 <__multiply>
 800a24c:	4639      	mov	r1, r7
 800a24e:	4680      	mov	r8, r0
 800a250:	4630      	mov	r0, r6
 800a252:	f7ff fe47 	bl	8009ee4 <_Bfree>
 800a256:	4647      	mov	r7, r8
 800a258:	106d      	asrs	r5, r5, #1
 800a25a:	d00b      	beq.n	800a274 <__pow5mult+0xa0>
 800a25c:	6820      	ldr	r0, [r4, #0]
 800a25e:	b938      	cbnz	r0, 800a270 <__pow5mult+0x9c>
 800a260:	4622      	mov	r2, r4
 800a262:	4621      	mov	r1, r4
 800a264:	4630      	mov	r0, r6
 800a266:	f7ff ff0b 	bl	800a080 <__multiply>
 800a26a:	6020      	str	r0, [r4, #0]
 800a26c:	f8c0 9000 	str.w	r9, [r0]
 800a270:	4604      	mov	r4, r0
 800a272:	e7e4      	b.n	800a23e <__pow5mult+0x6a>
 800a274:	4638      	mov	r0, r7
 800a276:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a27a:	bf00      	nop
 800a27c:	0800b480 	.word	0x0800b480
 800a280:	0800b2b1 	.word	0x0800b2b1
 800a284:	0800b334 	.word	0x0800b334

0800a288 <__lshift>:
 800a288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a28c:	460c      	mov	r4, r1
 800a28e:	6849      	ldr	r1, [r1, #4]
 800a290:	6923      	ldr	r3, [r4, #16]
 800a292:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a296:	68a3      	ldr	r3, [r4, #8]
 800a298:	4607      	mov	r7, r0
 800a29a:	4691      	mov	r9, r2
 800a29c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a2a0:	f108 0601 	add.w	r6, r8, #1
 800a2a4:	42b3      	cmp	r3, r6
 800a2a6:	db0b      	blt.n	800a2c0 <__lshift+0x38>
 800a2a8:	4638      	mov	r0, r7
 800a2aa:	f7ff fddb 	bl	8009e64 <_Balloc>
 800a2ae:	4605      	mov	r5, r0
 800a2b0:	b948      	cbnz	r0, 800a2c6 <__lshift+0x3e>
 800a2b2:	4602      	mov	r2, r0
 800a2b4:	4b2a      	ldr	r3, [pc, #168]	; (800a360 <__lshift+0xd8>)
 800a2b6:	482b      	ldr	r0, [pc, #172]	; (800a364 <__lshift+0xdc>)
 800a2b8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a2bc:	f000 fada 	bl	800a874 <__assert_func>
 800a2c0:	3101      	adds	r1, #1
 800a2c2:	005b      	lsls	r3, r3, #1
 800a2c4:	e7ee      	b.n	800a2a4 <__lshift+0x1c>
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	f100 0114 	add.w	r1, r0, #20
 800a2cc:	f100 0210 	add.w	r2, r0, #16
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	4553      	cmp	r3, sl
 800a2d4:	db37      	blt.n	800a346 <__lshift+0xbe>
 800a2d6:	6920      	ldr	r0, [r4, #16]
 800a2d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a2dc:	f104 0314 	add.w	r3, r4, #20
 800a2e0:	f019 091f 	ands.w	r9, r9, #31
 800a2e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a2e8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a2ec:	d02f      	beq.n	800a34e <__lshift+0xc6>
 800a2ee:	f1c9 0e20 	rsb	lr, r9, #32
 800a2f2:	468a      	mov	sl, r1
 800a2f4:	f04f 0c00 	mov.w	ip, #0
 800a2f8:	681a      	ldr	r2, [r3, #0]
 800a2fa:	fa02 f209 	lsl.w	r2, r2, r9
 800a2fe:	ea42 020c 	orr.w	r2, r2, ip
 800a302:	f84a 2b04 	str.w	r2, [sl], #4
 800a306:	f853 2b04 	ldr.w	r2, [r3], #4
 800a30a:	4298      	cmp	r0, r3
 800a30c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a310:	d8f2      	bhi.n	800a2f8 <__lshift+0x70>
 800a312:	1b03      	subs	r3, r0, r4
 800a314:	3b15      	subs	r3, #21
 800a316:	f023 0303 	bic.w	r3, r3, #3
 800a31a:	3304      	adds	r3, #4
 800a31c:	f104 0215 	add.w	r2, r4, #21
 800a320:	4290      	cmp	r0, r2
 800a322:	bf38      	it	cc
 800a324:	2304      	movcc	r3, #4
 800a326:	f841 c003 	str.w	ip, [r1, r3]
 800a32a:	f1bc 0f00 	cmp.w	ip, #0
 800a32e:	d001      	beq.n	800a334 <__lshift+0xac>
 800a330:	f108 0602 	add.w	r6, r8, #2
 800a334:	3e01      	subs	r6, #1
 800a336:	4638      	mov	r0, r7
 800a338:	612e      	str	r6, [r5, #16]
 800a33a:	4621      	mov	r1, r4
 800a33c:	f7ff fdd2 	bl	8009ee4 <_Bfree>
 800a340:	4628      	mov	r0, r5
 800a342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a346:	f842 0f04 	str.w	r0, [r2, #4]!
 800a34a:	3301      	adds	r3, #1
 800a34c:	e7c1      	b.n	800a2d2 <__lshift+0x4a>
 800a34e:	3904      	subs	r1, #4
 800a350:	f853 2b04 	ldr.w	r2, [r3], #4
 800a354:	f841 2f04 	str.w	r2, [r1, #4]!
 800a358:	4298      	cmp	r0, r3
 800a35a:	d8f9      	bhi.n	800a350 <__lshift+0xc8>
 800a35c:	e7ea      	b.n	800a334 <__lshift+0xac>
 800a35e:	bf00      	nop
 800a360:	0800b323 	.word	0x0800b323
 800a364:	0800b334 	.word	0x0800b334

0800a368 <__mcmp>:
 800a368:	b530      	push	{r4, r5, lr}
 800a36a:	6902      	ldr	r2, [r0, #16]
 800a36c:	690c      	ldr	r4, [r1, #16]
 800a36e:	1b12      	subs	r2, r2, r4
 800a370:	d10e      	bne.n	800a390 <__mcmp+0x28>
 800a372:	f100 0314 	add.w	r3, r0, #20
 800a376:	3114      	adds	r1, #20
 800a378:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a37c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a380:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a384:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a388:	42a5      	cmp	r5, r4
 800a38a:	d003      	beq.n	800a394 <__mcmp+0x2c>
 800a38c:	d305      	bcc.n	800a39a <__mcmp+0x32>
 800a38e:	2201      	movs	r2, #1
 800a390:	4610      	mov	r0, r2
 800a392:	bd30      	pop	{r4, r5, pc}
 800a394:	4283      	cmp	r3, r0
 800a396:	d3f3      	bcc.n	800a380 <__mcmp+0x18>
 800a398:	e7fa      	b.n	800a390 <__mcmp+0x28>
 800a39a:	f04f 32ff 	mov.w	r2, #4294967295
 800a39e:	e7f7      	b.n	800a390 <__mcmp+0x28>

0800a3a0 <__mdiff>:
 800a3a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a4:	460c      	mov	r4, r1
 800a3a6:	4606      	mov	r6, r0
 800a3a8:	4611      	mov	r1, r2
 800a3aa:	4620      	mov	r0, r4
 800a3ac:	4690      	mov	r8, r2
 800a3ae:	f7ff ffdb 	bl	800a368 <__mcmp>
 800a3b2:	1e05      	subs	r5, r0, #0
 800a3b4:	d110      	bne.n	800a3d8 <__mdiff+0x38>
 800a3b6:	4629      	mov	r1, r5
 800a3b8:	4630      	mov	r0, r6
 800a3ba:	f7ff fd53 	bl	8009e64 <_Balloc>
 800a3be:	b930      	cbnz	r0, 800a3ce <__mdiff+0x2e>
 800a3c0:	4b3a      	ldr	r3, [pc, #232]	; (800a4ac <__mdiff+0x10c>)
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	f240 2132 	movw	r1, #562	; 0x232
 800a3c8:	4839      	ldr	r0, [pc, #228]	; (800a4b0 <__mdiff+0x110>)
 800a3ca:	f000 fa53 	bl	800a874 <__assert_func>
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a3d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3d8:	bfa4      	itt	ge
 800a3da:	4643      	movge	r3, r8
 800a3dc:	46a0      	movge	r8, r4
 800a3de:	4630      	mov	r0, r6
 800a3e0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a3e4:	bfa6      	itte	ge
 800a3e6:	461c      	movge	r4, r3
 800a3e8:	2500      	movge	r5, #0
 800a3ea:	2501      	movlt	r5, #1
 800a3ec:	f7ff fd3a 	bl	8009e64 <_Balloc>
 800a3f0:	b920      	cbnz	r0, 800a3fc <__mdiff+0x5c>
 800a3f2:	4b2e      	ldr	r3, [pc, #184]	; (800a4ac <__mdiff+0x10c>)
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a3fa:	e7e5      	b.n	800a3c8 <__mdiff+0x28>
 800a3fc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a400:	6926      	ldr	r6, [r4, #16]
 800a402:	60c5      	str	r5, [r0, #12]
 800a404:	f104 0914 	add.w	r9, r4, #20
 800a408:	f108 0514 	add.w	r5, r8, #20
 800a40c:	f100 0e14 	add.w	lr, r0, #20
 800a410:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a414:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a418:	f108 0210 	add.w	r2, r8, #16
 800a41c:	46f2      	mov	sl, lr
 800a41e:	2100      	movs	r1, #0
 800a420:	f859 3b04 	ldr.w	r3, [r9], #4
 800a424:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a428:	fa1f f883 	uxth.w	r8, r3
 800a42c:	fa11 f18b 	uxtah	r1, r1, fp
 800a430:	0c1b      	lsrs	r3, r3, #16
 800a432:	eba1 0808 	sub.w	r8, r1, r8
 800a436:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a43a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a43e:	fa1f f888 	uxth.w	r8, r8
 800a442:	1419      	asrs	r1, r3, #16
 800a444:	454e      	cmp	r6, r9
 800a446:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a44a:	f84a 3b04 	str.w	r3, [sl], #4
 800a44e:	d8e7      	bhi.n	800a420 <__mdiff+0x80>
 800a450:	1b33      	subs	r3, r6, r4
 800a452:	3b15      	subs	r3, #21
 800a454:	f023 0303 	bic.w	r3, r3, #3
 800a458:	3304      	adds	r3, #4
 800a45a:	3415      	adds	r4, #21
 800a45c:	42a6      	cmp	r6, r4
 800a45e:	bf38      	it	cc
 800a460:	2304      	movcc	r3, #4
 800a462:	441d      	add	r5, r3
 800a464:	4473      	add	r3, lr
 800a466:	469e      	mov	lr, r3
 800a468:	462e      	mov	r6, r5
 800a46a:	4566      	cmp	r6, ip
 800a46c:	d30e      	bcc.n	800a48c <__mdiff+0xec>
 800a46e:	f10c 0203 	add.w	r2, ip, #3
 800a472:	1b52      	subs	r2, r2, r5
 800a474:	f022 0203 	bic.w	r2, r2, #3
 800a478:	3d03      	subs	r5, #3
 800a47a:	45ac      	cmp	ip, r5
 800a47c:	bf38      	it	cc
 800a47e:	2200      	movcc	r2, #0
 800a480:	441a      	add	r2, r3
 800a482:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a486:	b17b      	cbz	r3, 800a4a8 <__mdiff+0x108>
 800a488:	6107      	str	r7, [r0, #16]
 800a48a:	e7a3      	b.n	800a3d4 <__mdiff+0x34>
 800a48c:	f856 8b04 	ldr.w	r8, [r6], #4
 800a490:	fa11 f288 	uxtah	r2, r1, r8
 800a494:	1414      	asrs	r4, r2, #16
 800a496:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a49a:	b292      	uxth	r2, r2
 800a49c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a4a0:	f84e 2b04 	str.w	r2, [lr], #4
 800a4a4:	1421      	asrs	r1, r4, #16
 800a4a6:	e7e0      	b.n	800a46a <__mdiff+0xca>
 800a4a8:	3f01      	subs	r7, #1
 800a4aa:	e7ea      	b.n	800a482 <__mdiff+0xe2>
 800a4ac:	0800b323 	.word	0x0800b323
 800a4b0:	0800b334 	.word	0x0800b334

0800a4b4 <__d2b>:
 800a4b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a4b8:	4689      	mov	r9, r1
 800a4ba:	2101      	movs	r1, #1
 800a4bc:	ec57 6b10 	vmov	r6, r7, d0
 800a4c0:	4690      	mov	r8, r2
 800a4c2:	f7ff fccf 	bl	8009e64 <_Balloc>
 800a4c6:	4604      	mov	r4, r0
 800a4c8:	b930      	cbnz	r0, 800a4d8 <__d2b+0x24>
 800a4ca:	4602      	mov	r2, r0
 800a4cc:	4b25      	ldr	r3, [pc, #148]	; (800a564 <__d2b+0xb0>)
 800a4ce:	4826      	ldr	r0, [pc, #152]	; (800a568 <__d2b+0xb4>)
 800a4d0:	f240 310a 	movw	r1, #778	; 0x30a
 800a4d4:	f000 f9ce 	bl	800a874 <__assert_func>
 800a4d8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a4dc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a4e0:	bb35      	cbnz	r5, 800a530 <__d2b+0x7c>
 800a4e2:	2e00      	cmp	r6, #0
 800a4e4:	9301      	str	r3, [sp, #4]
 800a4e6:	d028      	beq.n	800a53a <__d2b+0x86>
 800a4e8:	4668      	mov	r0, sp
 800a4ea:	9600      	str	r6, [sp, #0]
 800a4ec:	f7ff fd82 	bl	8009ff4 <__lo0bits>
 800a4f0:	9900      	ldr	r1, [sp, #0]
 800a4f2:	b300      	cbz	r0, 800a536 <__d2b+0x82>
 800a4f4:	9a01      	ldr	r2, [sp, #4]
 800a4f6:	f1c0 0320 	rsb	r3, r0, #32
 800a4fa:	fa02 f303 	lsl.w	r3, r2, r3
 800a4fe:	430b      	orrs	r3, r1
 800a500:	40c2      	lsrs	r2, r0
 800a502:	6163      	str	r3, [r4, #20]
 800a504:	9201      	str	r2, [sp, #4]
 800a506:	9b01      	ldr	r3, [sp, #4]
 800a508:	61a3      	str	r3, [r4, #24]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	bf14      	ite	ne
 800a50e:	2202      	movne	r2, #2
 800a510:	2201      	moveq	r2, #1
 800a512:	6122      	str	r2, [r4, #16]
 800a514:	b1d5      	cbz	r5, 800a54c <__d2b+0x98>
 800a516:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a51a:	4405      	add	r5, r0
 800a51c:	f8c9 5000 	str.w	r5, [r9]
 800a520:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a524:	f8c8 0000 	str.w	r0, [r8]
 800a528:	4620      	mov	r0, r4
 800a52a:	b003      	add	sp, #12
 800a52c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a530:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a534:	e7d5      	b.n	800a4e2 <__d2b+0x2e>
 800a536:	6161      	str	r1, [r4, #20]
 800a538:	e7e5      	b.n	800a506 <__d2b+0x52>
 800a53a:	a801      	add	r0, sp, #4
 800a53c:	f7ff fd5a 	bl	8009ff4 <__lo0bits>
 800a540:	9b01      	ldr	r3, [sp, #4]
 800a542:	6163      	str	r3, [r4, #20]
 800a544:	2201      	movs	r2, #1
 800a546:	6122      	str	r2, [r4, #16]
 800a548:	3020      	adds	r0, #32
 800a54a:	e7e3      	b.n	800a514 <__d2b+0x60>
 800a54c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a550:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a554:	f8c9 0000 	str.w	r0, [r9]
 800a558:	6918      	ldr	r0, [r3, #16]
 800a55a:	f7ff fd2b 	bl	8009fb4 <__hi0bits>
 800a55e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a562:	e7df      	b.n	800a524 <__d2b+0x70>
 800a564:	0800b323 	.word	0x0800b323
 800a568:	0800b334 	.word	0x0800b334

0800a56c <_calloc_r>:
 800a56c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a56e:	fba1 2402 	umull	r2, r4, r1, r2
 800a572:	b94c      	cbnz	r4, 800a588 <_calloc_r+0x1c>
 800a574:	4611      	mov	r1, r2
 800a576:	9201      	str	r2, [sp, #4]
 800a578:	f7fd ff36 	bl	80083e8 <_malloc_r>
 800a57c:	9a01      	ldr	r2, [sp, #4]
 800a57e:	4605      	mov	r5, r0
 800a580:	b930      	cbnz	r0, 800a590 <_calloc_r+0x24>
 800a582:	4628      	mov	r0, r5
 800a584:	b003      	add	sp, #12
 800a586:	bd30      	pop	{r4, r5, pc}
 800a588:	220c      	movs	r2, #12
 800a58a:	6002      	str	r2, [r0, #0]
 800a58c:	2500      	movs	r5, #0
 800a58e:	e7f8      	b.n	800a582 <_calloc_r+0x16>
 800a590:	4621      	mov	r1, r4
 800a592:	f7fd feb5 	bl	8008300 <memset>
 800a596:	e7f4      	b.n	800a582 <_calloc_r+0x16>

0800a598 <__ssputs_r>:
 800a598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a59c:	688e      	ldr	r6, [r1, #8]
 800a59e:	429e      	cmp	r6, r3
 800a5a0:	4682      	mov	sl, r0
 800a5a2:	460c      	mov	r4, r1
 800a5a4:	4690      	mov	r8, r2
 800a5a6:	461f      	mov	r7, r3
 800a5a8:	d838      	bhi.n	800a61c <__ssputs_r+0x84>
 800a5aa:	898a      	ldrh	r2, [r1, #12]
 800a5ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a5b0:	d032      	beq.n	800a618 <__ssputs_r+0x80>
 800a5b2:	6825      	ldr	r5, [r4, #0]
 800a5b4:	6909      	ldr	r1, [r1, #16]
 800a5b6:	eba5 0901 	sub.w	r9, r5, r1
 800a5ba:	6965      	ldr	r5, [r4, #20]
 800a5bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a5c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a5c4:	3301      	adds	r3, #1
 800a5c6:	444b      	add	r3, r9
 800a5c8:	106d      	asrs	r5, r5, #1
 800a5ca:	429d      	cmp	r5, r3
 800a5cc:	bf38      	it	cc
 800a5ce:	461d      	movcc	r5, r3
 800a5d0:	0553      	lsls	r3, r2, #21
 800a5d2:	d531      	bpl.n	800a638 <__ssputs_r+0xa0>
 800a5d4:	4629      	mov	r1, r5
 800a5d6:	f7fd ff07 	bl	80083e8 <_malloc_r>
 800a5da:	4606      	mov	r6, r0
 800a5dc:	b950      	cbnz	r0, 800a5f4 <__ssputs_r+0x5c>
 800a5de:	230c      	movs	r3, #12
 800a5e0:	f8ca 3000 	str.w	r3, [sl]
 800a5e4:	89a3      	ldrh	r3, [r4, #12]
 800a5e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5ea:	81a3      	strh	r3, [r4, #12]
 800a5ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a5f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5f4:	6921      	ldr	r1, [r4, #16]
 800a5f6:	464a      	mov	r2, r9
 800a5f8:	f7fd fe74 	bl	80082e4 <memcpy>
 800a5fc:	89a3      	ldrh	r3, [r4, #12]
 800a5fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a602:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a606:	81a3      	strh	r3, [r4, #12]
 800a608:	6126      	str	r6, [r4, #16]
 800a60a:	6165      	str	r5, [r4, #20]
 800a60c:	444e      	add	r6, r9
 800a60e:	eba5 0509 	sub.w	r5, r5, r9
 800a612:	6026      	str	r6, [r4, #0]
 800a614:	60a5      	str	r5, [r4, #8]
 800a616:	463e      	mov	r6, r7
 800a618:	42be      	cmp	r6, r7
 800a61a:	d900      	bls.n	800a61e <__ssputs_r+0x86>
 800a61c:	463e      	mov	r6, r7
 800a61e:	6820      	ldr	r0, [r4, #0]
 800a620:	4632      	mov	r2, r6
 800a622:	4641      	mov	r1, r8
 800a624:	f000 f968 	bl	800a8f8 <memmove>
 800a628:	68a3      	ldr	r3, [r4, #8]
 800a62a:	1b9b      	subs	r3, r3, r6
 800a62c:	60a3      	str	r3, [r4, #8]
 800a62e:	6823      	ldr	r3, [r4, #0]
 800a630:	4433      	add	r3, r6
 800a632:	6023      	str	r3, [r4, #0]
 800a634:	2000      	movs	r0, #0
 800a636:	e7db      	b.n	800a5f0 <__ssputs_r+0x58>
 800a638:	462a      	mov	r2, r5
 800a63a:	f000 f977 	bl	800a92c <_realloc_r>
 800a63e:	4606      	mov	r6, r0
 800a640:	2800      	cmp	r0, #0
 800a642:	d1e1      	bne.n	800a608 <__ssputs_r+0x70>
 800a644:	6921      	ldr	r1, [r4, #16]
 800a646:	4650      	mov	r0, sl
 800a648:	f7fd fe62 	bl	8008310 <_free_r>
 800a64c:	e7c7      	b.n	800a5de <__ssputs_r+0x46>
	...

0800a650 <_svfiprintf_r>:
 800a650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a654:	4698      	mov	r8, r3
 800a656:	898b      	ldrh	r3, [r1, #12]
 800a658:	061b      	lsls	r3, r3, #24
 800a65a:	b09d      	sub	sp, #116	; 0x74
 800a65c:	4607      	mov	r7, r0
 800a65e:	460d      	mov	r5, r1
 800a660:	4614      	mov	r4, r2
 800a662:	d50e      	bpl.n	800a682 <_svfiprintf_r+0x32>
 800a664:	690b      	ldr	r3, [r1, #16]
 800a666:	b963      	cbnz	r3, 800a682 <_svfiprintf_r+0x32>
 800a668:	2140      	movs	r1, #64	; 0x40
 800a66a:	f7fd febd 	bl	80083e8 <_malloc_r>
 800a66e:	6028      	str	r0, [r5, #0]
 800a670:	6128      	str	r0, [r5, #16]
 800a672:	b920      	cbnz	r0, 800a67e <_svfiprintf_r+0x2e>
 800a674:	230c      	movs	r3, #12
 800a676:	603b      	str	r3, [r7, #0]
 800a678:	f04f 30ff 	mov.w	r0, #4294967295
 800a67c:	e0d1      	b.n	800a822 <_svfiprintf_r+0x1d2>
 800a67e:	2340      	movs	r3, #64	; 0x40
 800a680:	616b      	str	r3, [r5, #20]
 800a682:	2300      	movs	r3, #0
 800a684:	9309      	str	r3, [sp, #36]	; 0x24
 800a686:	2320      	movs	r3, #32
 800a688:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a68c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a690:	2330      	movs	r3, #48	; 0x30
 800a692:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a83c <_svfiprintf_r+0x1ec>
 800a696:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a69a:	f04f 0901 	mov.w	r9, #1
 800a69e:	4623      	mov	r3, r4
 800a6a0:	469a      	mov	sl, r3
 800a6a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6a6:	b10a      	cbz	r2, 800a6ac <_svfiprintf_r+0x5c>
 800a6a8:	2a25      	cmp	r2, #37	; 0x25
 800a6aa:	d1f9      	bne.n	800a6a0 <_svfiprintf_r+0x50>
 800a6ac:	ebba 0b04 	subs.w	fp, sl, r4
 800a6b0:	d00b      	beq.n	800a6ca <_svfiprintf_r+0x7a>
 800a6b2:	465b      	mov	r3, fp
 800a6b4:	4622      	mov	r2, r4
 800a6b6:	4629      	mov	r1, r5
 800a6b8:	4638      	mov	r0, r7
 800a6ba:	f7ff ff6d 	bl	800a598 <__ssputs_r>
 800a6be:	3001      	adds	r0, #1
 800a6c0:	f000 80aa 	beq.w	800a818 <_svfiprintf_r+0x1c8>
 800a6c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6c6:	445a      	add	r2, fp
 800a6c8:	9209      	str	r2, [sp, #36]	; 0x24
 800a6ca:	f89a 3000 	ldrb.w	r3, [sl]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	f000 80a2 	beq.w	800a818 <_svfiprintf_r+0x1c8>
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	f04f 32ff 	mov.w	r2, #4294967295
 800a6da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6de:	f10a 0a01 	add.w	sl, sl, #1
 800a6e2:	9304      	str	r3, [sp, #16]
 800a6e4:	9307      	str	r3, [sp, #28]
 800a6e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a6ea:	931a      	str	r3, [sp, #104]	; 0x68
 800a6ec:	4654      	mov	r4, sl
 800a6ee:	2205      	movs	r2, #5
 800a6f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6f4:	4851      	ldr	r0, [pc, #324]	; (800a83c <_svfiprintf_r+0x1ec>)
 800a6f6:	f7f5 fd73 	bl	80001e0 <memchr>
 800a6fa:	9a04      	ldr	r2, [sp, #16]
 800a6fc:	b9d8      	cbnz	r0, 800a736 <_svfiprintf_r+0xe6>
 800a6fe:	06d0      	lsls	r0, r2, #27
 800a700:	bf44      	itt	mi
 800a702:	2320      	movmi	r3, #32
 800a704:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a708:	0711      	lsls	r1, r2, #28
 800a70a:	bf44      	itt	mi
 800a70c:	232b      	movmi	r3, #43	; 0x2b
 800a70e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a712:	f89a 3000 	ldrb.w	r3, [sl]
 800a716:	2b2a      	cmp	r3, #42	; 0x2a
 800a718:	d015      	beq.n	800a746 <_svfiprintf_r+0xf6>
 800a71a:	9a07      	ldr	r2, [sp, #28]
 800a71c:	4654      	mov	r4, sl
 800a71e:	2000      	movs	r0, #0
 800a720:	f04f 0c0a 	mov.w	ip, #10
 800a724:	4621      	mov	r1, r4
 800a726:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a72a:	3b30      	subs	r3, #48	; 0x30
 800a72c:	2b09      	cmp	r3, #9
 800a72e:	d94e      	bls.n	800a7ce <_svfiprintf_r+0x17e>
 800a730:	b1b0      	cbz	r0, 800a760 <_svfiprintf_r+0x110>
 800a732:	9207      	str	r2, [sp, #28]
 800a734:	e014      	b.n	800a760 <_svfiprintf_r+0x110>
 800a736:	eba0 0308 	sub.w	r3, r0, r8
 800a73a:	fa09 f303 	lsl.w	r3, r9, r3
 800a73e:	4313      	orrs	r3, r2
 800a740:	9304      	str	r3, [sp, #16]
 800a742:	46a2      	mov	sl, r4
 800a744:	e7d2      	b.n	800a6ec <_svfiprintf_r+0x9c>
 800a746:	9b03      	ldr	r3, [sp, #12]
 800a748:	1d19      	adds	r1, r3, #4
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	9103      	str	r1, [sp, #12]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	bfbb      	ittet	lt
 800a752:	425b      	neglt	r3, r3
 800a754:	f042 0202 	orrlt.w	r2, r2, #2
 800a758:	9307      	strge	r3, [sp, #28]
 800a75a:	9307      	strlt	r3, [sp, #28]
 800a75c:	bfb8      	it	lt
 800a75e:	9204      	strlt	r2, [sp, #16]
 800a760:	7823      	ldrb	r3, [r4, #0]
 800a762:	2b2e      	cmp	r3, #46	; 0x2e
 800a764:	d10c      	bne.n	800a780 <_svfiprintf_r+0x130>
 800a766:	7863      	ldrb	r3, [r4, #1]
 800a768:	2b2a      	cmp	r3, #42	; 0x2a
 800a76a:	d135      	bne.n	800a7d8 <_svfiprintf_r+0x188>
 800a76c:	9b03      	ldr	r3, [sp, #12]
 800a76e:	1d1a      	adds	r2, r3, #4
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	9203      	str	r2, [sp, #12]
 800a774:	2b00      	cmp	r3, #0
 800a776:	bfb8      	it	lt
 800a778:	f04f 33ff 	movlt.w	r3, #4294967295
 800a77c:	3402      	adds	r4, #2
 800a77e:	9305      	str	r3, [sp, #20]
 800a780:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a84c <_svfiprintf_r+0x1fc>
 800a784:	7821      	ldrb	r1, [r4, #0]
 800a786:	2203      	movs	r2, #3
 800a788:	4650      	mov	r0, sl
 800a78a:	f7f5 fd29 	bl	80001e0 <memchr>
 800a78e:	b140      	cbz	r0, 800a7a2 <_svfiprintf_r+0x152>
 800a790:	2340      	movs	r3, #64	; 0x40
 800a792:	eba0 000a 	sub.w	r0, r0, sl
 800a796:	fa03 f000 	lsl.w	r0, r3, r0
 800a79a:	9b04      	ldr	r3, [sp, #16]
 800a79c:	4303      	orrs	r3, r0
 800a79e:	3401      	adds	r4, #1
 800a7a0:	9304      	str	r3, [sp, #16]
 800a7a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7a6:	4826      	ldr	r0, [pc, #152]	; (800a840 <_svfiprintf_r+0x1f0>)
 800a7a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a7ac:	2206      	movs	r2, #6
 800a7ae:	f7f5 fd17 	bl	80001e0 <memchr>
 800a7b2:	2800      	cmp	r0, #0
 800a7b4:	d038      	beq.n	800a828 <_svfiprintf_r+0x1d8>
 800a7b6:	4b23      	ldr	r3, [pc, #140]	; (800a844 <_svfiprintf_r+0x1f4>)
 800a7b8:	bb1b      	cbnz	r3, 800a802 <_svfiprintf_r+0x1b2>
 800a7ba:	9b03      	ldr	r3, [sp, #12]
 800a7bc:	3307      	adds	r3, #7
 800a7be:	f023 0307 	bic.w	r3, r3, #7
 800a7c2:	3308      	adds	r3, #8
 800a7c4:	9303      	str	r3, [sp, #12]
 800a7c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7c8:	4433      	add	r3, r6
 800a7ca:	9309      	str	r3, [sp, #36]	; 0x24
 800a7cc:	e767      	b.n	800a69e <_svfiprintf_r+0x4e>
 800a7ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7d2:	460c      	mov	r4, r1
 800a7d4:	2001      	movs	r0, #1
 800a7d6:	e7a5      	b.n	800a724 <_svfiprintf_r+0xd4>
 800a7d8:	2300      	movs	r3, #0
 800a7da:	3401      	adds	r4, #1
 800a7dc:	9305      	str	r3, [sp, #20]
 800a7de:	4619      	mov	r1, r3
 800a7e0:	f04f 0c0a 	mov.w	ip, #10
 800a7e4:	4620      	mov	r0, r4
 800a7e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7ea:	3a30      	subs	r2, #48	; 0x30
 800a7ec:	2a09      	cmp	r2, #9
 800a7ee:	d903      	bls.n	800a7f8 <_svfiprintf_r+0x1a8>
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d0c5      	beq.n	800a780 <_svfiprintf_r+0x130>
 800a7f4:	9105      	str	r1, [sp, #20]
 800a7f6:	e7c3      	b.n	800a780 <_svfiprintf_r+0x130>
 800a7f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7fc:	4604      	mov	r4, r0
 800a7fe:	2301      	movs	r3, #1
 800a800:	e7f0      	b.n	800a7e4 <_svfiprintf_r+0x194>
 800a802:	ab03      	add	r3, sp, #12
 800a804:	9300      	str	r3, [sp, #0]
 800a806:	462a      	mov	r2, r5
 800a808:	4b0f      	ldr	r3, [pc, #60]	; (800a848 <_svfiprintf_r+0x1f8>)
 800a80a:	a904      	add	r1, sp, #16
 800a80c:	4638      	mov	r0, r7
 800a80e:	f7fd feff 	bl	8008610 <_printf_float>
 800a812:	1c42      	adds	r2, r0, #1
 800a814:	4606      	mov	r6, r0
 800a816:	d1d6      	bne.n	800a7c6 <_svfiprintf_r+0x176>
 800a818:	89ab      	ldrh	r3, [r5, #12]
 800a81a:	065b      	lsls	r3, r3, #25
 800a81c:	f53f af2c 	bmi.w	800a678 <_svfiprintf_r+0x28>
 800a820:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a822:	b01d      	add	sp, #116	; 0x74
 800a824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a828:	ab03      	add	r3, sp, #12
 800a82a:	9300      	str	r3, [sp, #0]
 800a82c:	462a      	mov	r2, r5
 800a82e:	4b06      	ldr	r3, [pc, #24]	; (800a848 <_svfiprintf_r+0x1f8>)
 800a830:	a904      	add	r1, sp, #16
 800a832:	4638      	mov	r0, r7
 800a834:	f7fe f990 	bl	8008b58 <_printf_i>
 800a838:	e7eb      	b.n	800a812 <_svfiprintf_r+0x1c2>
 800a83a:	bf00      	nop
 800a83c:	0800b48c 	.word	0x0800b48c
 800a840:	0800b496 	.word	0x0800b496
 800a844:	08008611 	.word	0x08008611
 800a848:	0800a599 	.word	0x0800a599
 800a84c:	0800b492 	.word	0x0800b492

0800a850 <_read_r>:
 800a850:	b538      	push	{r3, r4, r5, lr}
 800a852:	4d07      	ldr	r5, [pc, #28]	; (800a870 <_read_r+0x20>)
 800a854:	4604      	mov	r4, r0
 800a856:	4608      	mov	r0, r1
 800a858:	4611      	mov	r1, r2
 800a85a:	2200      	movs	r2, #0
 800a85c:	602a      	str	r2, [r5, #0]
 800a85e:	461a      	mov	r2, r3
 800a860:	f7f6 fd68 	bl	8001334 <_read>
 800a864:	1c43      	adds	r3, r0, #1
 800a866:	d102      	bne.n	800a86e <_read_r+0x1e>
 800a868:	682b      	ldr	r3, [r5, #0]
 800a86a:	b103      	cbz	r3, 800a86e <_read_r+0x1e>
 800a86c:	6023      	str	r3, [r4, #0]
 800a86e:	bd38      	pop	{r3, r4, r5, pc}
 800a870:	20001bd8 	.word	0x20001bd8

0800a874 <__assert_func>:
 800a874:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a876:	4614      	mov	r4, r2
 800a878:	461a      	mov	r2, r3
 800a87a:	4b09      	ldr	r3, [pc, #36]	; (800a8a0 <__assert_func+0x2c>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	4605      	mov	r5, r0
 800a880:	68d8      	ldr	r0, [r3, #12]
 800a882:	b14c      	cbz	r4, 800a898 <__assert_func+0x24>
 800a884:	4b07      	ldr	r3, [pc, #28]	; (800a8a4 <__assert_func+0x30>)
 800a886:	9100      	str	r1, [sp, #0]
 800a888:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a88c:	4906      	ldr	r1, [pc, #24]	; (800a8a8 <__assert_func+0x34>)
 800a88e:	462b      	mov	r3, r5
 800a890:	f000 f80e 	bl	800a8b0 <fiprintf>
 800a894:	f000 faa0 	bl	800add8 <abort>
 800a898:	4b04      	ldr	r3, [pc, #16]	; (800a8ac <__assert_func+0x38>)
 800a89a:	461c      	mov	r4, r3
 800a89c:	e7f3      	b.n	800a886 <__assert_func+0x12>
 800a89e:	bf00      	nop
 800a8a0:	20000010 	.word	0x20000010
 800a8a4:	0800b49d 	.word	0x0800b49d
 800a8a8:	0800b4aa 	.word	0x0800b4aa
 800a8ac:	0800b4d8 	.word	0x0800b4d8

0800a8b0 <fiprintf>:
 800a8b0:	b40e      	push	{r1, r2, r3}
 800a8b2:	b503      	push	{r0, r1, lr}
 800a8b4:	4601      	mov	r1, r0
 800a8b6:	ab03      	add	r3, sp, #12
 800a8b8:	4805      	ldr	r0, [pc, #20]	; (800a8d0 <fiprintf+0x20>)
 800a8ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8be:	6800      	ldr	r0, [r0, #0]
 800a8c0:	9301      	str	r3, [sp, #4]
 800a8c2:	f000 f88b 	bl	800a9dc <_vfiprintf_r>
 800a8c6:	b002      	add	sp, #8
 800a8c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8cc:	b003      	add	sp, #12
 800a8ce:	4770      	bx	lr
 800a8d0:	20000010 	.word	0x20000010

0800a8d4 <__ascii_mbtowc>:
 800a8d4:	b082      	sub	sp, #8
 800a8d6:	b901      	cbnz	r1, 800a8da <__ascii_mbtowc+0x6>
 800a8d8:	a901      	add	r1, sp, #4
 800a8da:	b142      	cbz	r2, 800a8ee <__ascii_mbtowc+0x1a>
 800a8dc:	b14b      	cbz	r3, 800a8f2 <__ascii_mbtowc+0x1e>
 800a8de:	7813      	ldrb	r3, [r2, #0]
 800a8e0:	600b      	str	r3, [r1, #0]
 800a8e2:	7812      	ldrb	r2, [r2, #0]
 800a8e4:	1e10      	subs	r0, r2, #0
 800a8e6:	bf18      	it	ne
 800a8e8:	2001      	movne	r0, #1
 800a8ea:	b002      	add	sp, #8
 800a8ec:	4770      	bx	lr
 800a8ee:	4610      	mov	r0, r2
 800a8f0:	e7fb      	b.n	800a8ea <__ascii_mbtowc+0x16>
 800a8f2:	f06f 0001 	mvn.w	r0, #1
 800a8f6:	e7f8      	b.n	800a8ea <__ascii_mbtowc+0x16>

0800a8f8 <memmove>:
 800a8f8:	4288      	cmp	r0, r1
 800a8fa:	b510      	push	{r4, lr}
 800a8fc:	eb01 0402 	add.w	r4, r1, r2
 800a900:	d902      	bls.n	800a908 <memmove+0x10>
 800a902:	4284      	cmp	r4, r0
 800a904:	4623      	mov	r3, r4
 800a906:	d807      	bhi.n	800a918 <memmove+0x20>
 800a908:	1e43      	subs	r3, r0, #1
 800a90a:	42a1      	cmp	r1, r4
 800a90c:	d008      	beq.n	800a920 <memmove+0x28>
 800a90e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a912:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a916:	e7f8      	b.n	800a90a <memmove+0x12>
 800a918:	4402      	add	r2, r0
 800a91a:	4601      	mov	r1, r0
 800a91c:	428a      	cmp	r2, r1
 800a91e:	d100      	bne.n	800a922 <memmove+0x2a>
 800a920:	bd10      	pop	{r4, pc}
 800a922:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a926:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a92a:	e7f7      	b.n	800a91c <memmove+0x24>

0800a92c <_realloc_r>:
 800a92c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a930:	4680      	mov	r8, r0
 800a932:	4614      	mov	r4, r2
 800a934:	460e      	mov	r6, r1
 800a936:	b921      	cbnz	r1, 800a942 <_realloc_r+0x16>
 800a938:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a93c:	4611      	mov	r1, r2
 800a93e:	f7fd bd53 	b.w	80083e8 <_malloc_r>
 800a942:	b92a      	cbnz	r2, 800a950 <_realloc_r+0x24>
 800a944:	f7fd fce4 	bl	8008310 <_free_r>
 800a948:	4625      	mov	r5, r4
 800a94a:	4628      	mov	r0, r5
 800a94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a950:	f000 faae 	bl	800aeb0 <_malloc_usable_size_r>
 800a954:	4284      	cmp	r4, r0
 800a956:	4607      	mov	r7, r0
 800a958:	d802      	bhi.n	800a960 <_realloc_r+0x34>
 800a95a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a95e:	d812      	bhi.n	800a986 <_realloc_r+0x5a>
 800a960:	4621      	mov	r1, r4
 800a962:	4640      	mov	r0, r8
 800a964:	f7fd fd40 	bl	80083e8 <_malloc_r>
 800a968:	4605      	mov	r5, r0
 800a96a:	2800      	cmp	r0, #0
 800a96c:	d0ed      	beq.n	800a94a <_realloc_r+0x1e>
 800a96e:	42bc      	cmp	r4, r7
 800a970:	4622      	mov	r2, r4
 800a972:	4631      	mov	r1, r6
 800a974:	bf28      	it	cs
 800a976:	463a      	movcs	r2, r7
 800a978:	f7fd fcb4 	bl	80082e4 <memcpy>
 800a97c:	4631      	mov	r1, r6
 800a97e:	4640      	mov	r0, r8
 800a980:	f7fd fcc6 	bl	8008310 <_free_r>
 800a984:	e7e1      	b.n	800a94a <_realloc_r+0x1e>
 800a986:	4635      	mov	r5, r6
 800a988:	e7df      	b.n	800a94a <_realloc_r+0x1e>

0800a98a <__sfputc_r>:
 800a98a:	6893      	ldr	r3, [r2, #8]
 800a98c:	3b01      	subs	r3, #1
 800a98e:	2b00      	cmp	r3, #0
 800a990:	b410      	push	{r4}
 800a992:	6093      	str	r3, [r2, #8]
 800a994:	da08      	bge.n	800a9a8 <__sfputc_r+0x1e>
 800a996:	6994      	ldr	r4, [r2, #24]
 800a998:	42a3      	cmp	r3, r4
 800a99a:	db01      	blt.n	800a9a0 <__sfputc_r+0x16>
 800a99c:	290a      	cmp	r1, #10
 800a99e:	d103      	bne.n	800a9a8 <__sfputc_r+0x1e>
 800a9a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9a4:	f000 b94a 	b.w	800ac3c <__swbuf_r>
 800a9a8:	6813      	ldr	r3, [r2, #0]
 800a9aa:	1c58      	adds	r0, r3, #1
 800a9ac:	6010      	str	r0, [r2, #0]
 800a9ae:	7019      	strb	r1, [r3, #0]
 800a9b0:	4608      	mov	r0, r1
 800a9b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a9b6:	4770      	bx	lr

0800a9b8 <__sfputs_r>:
 800a9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ba:	4606      	mov	r6, r0
 800a9bc:	460f      	mov	r7, r1
 800a9be:	4614      	mov	r4, r2
 800a9c0:	18d5      	adds	r5, r2, r3
 800a9c2:	42ac      	cmp	r4, r5
 800a9c4:	d101      	bne.n	800a9ca <__sfputs_r+0x12>
 800a9c6:	2000      	movs	r0, #0
 800a9c8:	e007      	b.n	800a9da <__sfputs_r+0x22>
 800a9ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9ce:	463a      	mov	r2, r7
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	f7ff ffda 	bl	800a98a <__sfputc_r>
 800a9d6:	1c43      	adds	r3, r0, #1
 800a9d8:	d1f3      	bne.n	800a9c2 <__sfputs_r+0xa>
 800a9da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a9dc <_vfiprintf_r>:
 800a9dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9e0:	460d      	mov	r5, r1
 800a9e2:	b09d      	sub	sp, #116	; 0x74
 800a9e4:	4614      	mov	r4, r2
 800a9e6:	4698      	mov	r8, r3
 800a9e8:	4606      	mov	r6, r0
 800a9ea:	b118      	cbz	r0, 800a9f4 <_vfiprintf_r+0x18>
 800a9ec:	6983      	ldr	r3, [r0, #24]
 800a9ee:	b90b      	cbnz	r3, 800a9f4 <_vfiprintf_r+0x18>
 800a9f0:	f7fd fb92 	bl	8008118 <__sinit>
 800a9f4:	4b89      	ldr	r3, [pc, #548]	; (800ac1c <_vfiprintf_r+0x240>)
 800a9f6:	429d      	cmp	r5, r3
 800a9f8:	d11b      	bne.n	800aa32 <_vfiprintf_r+0x56>
 800a9fa:	6875      	ldr	r5, [r6, #4]
 800a9fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9fe:	07d9      	lsls	r1, r3, #31
 800aa00:	d405      	bmi.n	800aa0e <_vfiprintf_r+0x32>
 800aa02:	89ab      	ldrh	r3, [r5, #12]
 800aa04:	059a      	lsls	r2, r3, #22
 800aa06:	d402      	bmi.n	800aa0e <_vfiprintf_r+0x32>
 800aa08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa0a:	f7fd fc48 	bl	800829e <__retarget_lock_acquire_recursive>
 800aa0e:	89ab      	ldrh	r3, [r5, #12]
 800aa10:	071b      	lsls	r3, r3, #28
 800aa12:	d501      	bpl.n	800aa18 <_vfiprintf_r+0x3c>
 800aa14:	692b      	ldr	r3, [r5, #16]
 800aa16:	b9eb      	cbnz	r3, 800aa54 <_vfiprintf_r+0x78>
 800aa18:	4629      	mov	r1, r5
 800aa1a:	4630      	mov	r0, r6
 800aa1c:	f000 f96e 	bl	800acfc <__swsetup_r>
 800aa20:	b1c0      	cbz	r0, 800aa54 <_vfiprintf_r+0x78>
 800aa22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa24:	07dc      	lsls	r4, r3, #31
 800aa26:	d50e      	bpl.n	800aa46 <_vfiprintf_r+0x6a>
 800aa28:	f04f 30ff 	mov.w	r0, #4294967295
 800aa2c:	b01d      	add	sp, #116	; 0x74
 800aa2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa32:	4b7b      	ldr	r3, [pc, #492]	; (800ac20 <_vfiprintf_r+0x244>)
 800aa34:	429d      	cmp	r5, r3
 800aa36:	d101      	bne.n	800aa3c <_vfiprintf_r+0x60>
 800aa38:	68b5      	ldr	r5, [r6, #8]
 800aa3a:	e7df      	b.n	800a9fc <_vfiprintf_r+0x20>
 800aa3c:	4b79      	ldr	r3, [pc, #484]	; (800ac24 <_vfiprintf_r+0x248>)
 800aa3e:	429d      	cmp	r5, r3
 800aa40:	bf08      	it	eq
 800aa42:	68f5      	ldreq	r5, [r6, #12]
 800aa44:	e7da      	b.n	800a9fc <_vfiprintf_r+0x20>
 800aa46:	89ab      	ldrh	r3, [r5, #12]
 800aa48:	0598      	lsls	r0, r3, #22
 800aa4a:	d4ed      	bmi.n	800aa28 <_vfiprintf_r+0x4c>
 800aa4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa4e:	f7fd fc27 	bl	80082a0 <__retarget_lock_release_recursive>
 800aa52:	e7e9      	b.n	800aa28 <_vfiprintf_r+0x4c>
 800aa54:	2300      	movs	r3, #0
 800aa56:	9309      	str	r3, [sp, #36]	; 0x24
 800aa58:	2320      	movs	r3, #32
 800aa5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa62:	2330      	movs	r3, #48	; 0x30
 800aa64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ac28 <_vfiprintf_r+0x24c>
 800aa68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa6c:	f04f 0901 	mov.w	r9, #1
 800aa70:	4623      	mov	r3, r4
 800aa72:	469a      	mov	sl, r3
 800aa74:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa78:	b10a      	cbz	r2, 800aa7e <_vfiprintf_r+0xa2>
 800aa7a:	2a25      	cmp	r2, #37	; 0x25
 800aa7c:	d1f9      	bne.n	800aa72 <_vfiprintf_r+0x96>
 800aa7e:	ebba 0b04 	subs.w	fp, sl, r4
 800aa82:	d00b      	beq.n	800aa9c <_vfiprintf_r+0xc0>
 800aa84:	465b      	mov	r3, fp
 800aa86:	4622      	mov	r2, r4
 800aa88:	4629      	mov	r1, r5
 800aa8a:	4630      	mov	r0, r6
 800aa8c:	f7ff ff94 	bl	800a9b8 <__sfputs_r>
 800aa90:	3001      	adds	r0, #1
 800aa92:	f000 80aa 	beq.w	800abea <_vfiprintf_r+0x20e>
 800aa96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa98:	445a      	add	r2, fp
 800aa9a:	9209      	str	r2, [sp, #36]	; 0x24
 800aa9c:	f89a 3000 	ldrb.w	r3, [sl]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	f000 80a2 	beq.w	800abea <_vfiprintf_r+0x20e>
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	f04f 32ff 	mov.w	r2, #4294967295
 800aaac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aab0:	f10a 0a01 	add.w	sl, sl, #1
 800aab4:	9304      	str	r3, [sp, #16]
 800aab6:	9307      	str	r3, [sp, #28]
 800aab8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aabc:	931a      	str	r3, [sp, #104]	; 0x68
 800aabe:	4654      	mov	r4, sl
 800aac0:	2205      	movs	r2, #5
 800aac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aac6:	4858      	ldr	r0, [pc, #352]	; (800ac28 <_vfiprintf_r+0x24c>)
 800aac8:	f7f5 fb8a 	bl	80001e0 <memchr>
 800aacc:	9a04      	ldr	r2, [sp, #16]
 800aace:	b9d8      	cbnz	r0, 800ab08 <_vfiprintf_r+0x12c>
 800aad0:	06d1      	lsls	r1, r2, #27
 800aad2:	bf44      	itt	mi
 800aad4:	2320      	movmi	r3, #32
 800aad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aada:	0713      	lsls	r3, r2, #28
 800aadc:	bf44      	itt	mi
 800aade:	232b      	movmi	r3, #43	; 0x2b
 800aae0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aae4:	f89a 3000 	ldrb.w	r3, [sl]
 800aae8:	2b2a      	cmp	r3, #42	; 0x2a
 800aaea:	d015      	beq.n	800ab18 <_vfiprintf_r+0x13c>
 800aaec:	9a07      	ldr	r2, [sp, #28]
 800aaee:	4654      	mov	r4, sl
 800aaf0:	2000      	movs	r0, #0
 800aaf2:	f04f 0c0a 	mov.w	ip, #10
 800aaf6:	4621      	mov	r1, r4
 800aaf8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aafc:	3b30      	subs	r3, #48	; 0x30
 800aafe:	2b09      	cmp	r3, #9
 800ab00:	d94e      	bls.n	800aba0 <_vfiprintf_r+0x1c4>
 800ab02:	b1b0      	cbz	r0, 800ab32 <_vfiprintf_r+0x156>
 800ab04:	9207      	str	r2, [sp, #28]
 800ab06:	e014      	b.n	800ab32 <_vfiprintf_r+0x156>
 800ab08:	eba0 0308 	sub.w	r3, r0, r8
 800ab0c:	fa09 f303 	lsl.w	r3, r9, r3
 800ab10:	4313      	orrs	r3, r2
 800ab12:	9304      	str	r3, [sp, #16]
 800ab14:	46a2      	mov	sl, r4
 800ab16:	e7d2      	b.n	800aabe <_vfiprintf_r+0xe2>
 800ab18:	9b03      	ldr	r3, [sp, #12]
 800ab1a:	1d19      	adds	r1, r3, #4
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	9103      	str	r1, [sp, #12]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	bfbb      	ittet	lt
 800ab24:	425b      	neglt	r3, r3
 800ab26:	f042 0202 	orrlt.w	r2, r2, #2
 800ab2a:	9307      	strge	r3, [sp, #28]
 800ab2c:	9307      	strlt	r3, [sp, #28]
 800ab2e:	bfb8      	it	lt
 800ab30:	9204      	strlt	r2, [sp, #16]
 800ab32:	7823      	ldrb	r3, [r4, #0]
 800ab34:	2b2e      	cmp	r3, #46	; 0x2e
 800ab36:	d10c      	bne.n	800ab52 <_vfiprintf_r+0x176>
 800ab38:	7863      	ldrb	r3, [r4, #1]
 800ab3a:	2b2a      	cmp	r3, #42	; 0x2a
 800ab3c:	d135      	bne.n	800abaa <_vfiprintf_r+0x1ce>
 800ab3e:	9b03      	ldr	r3, [sp, #12]
 800ab40:	1d1a      	adds	r2, r3, #4
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	9203      	str	r2, [sp, #12]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	bfb8      	it	lt
 800ab4a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab4e:	3402      	adds	r4, #2
 800ab50:	9305      	str	r3, [sp, #20]
 800ab52:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ac38 <_vfiprintf_r+0x25c>
 800ab56:	7821      	ldrb	r1, [r4, #0]
 800ab58:	2203      	movs	r2, #3
 800ab5a:	4650      	mov	r0, sl
 800ab5c:	f7f5 fb40 	bl	80001e0 <memchr>
 800ab60:	b140      	cbz	r0, 800ab74 <_vfiprintf_r+0x198>
 800ab62:	2340      	movs	r3, #64	; 0x40
 800ab64:	eba0 000a 	sub.w	r0, r0, sl
 800ab68:	fa03 f000 	lsl.w	r0, r3, r0
 800ab6c:	9b04      	ldr	r3, [sp, #16]
 800ab6e:	4303      	orrs	r3, r0
 800ab70:	3401      	adds	r4, #1
 800ab72:	9304      	str	r3, [sp, #16]
 800ab74:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab78:	482c      	ldr	r0, [pc, #176]	; (800ac2c <_vfiprintf_r+0x250>)
 800ab7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab7e:	2206      	movs	r2, #6
 800ab80:	f7f5 fb2e 	bl	80001e0 <memchr>
 800ab84:	2800      	cmp	r0, #0
 800ab86:	d03f      	beq.n	800ac08 <_vfiprintf_r+0x22c>
 800ab88:	4b29      	ldr	r3, [pc, #164]	; (800ac30 <_vfiprintf_r+0x254>)
 800ab8a:	bb1b      	cbnz	r3, 800abd4 <_vfiprintf_r+0x1f8>
 800ab8c:	9b03      	ldr	r3, [sp, #12]
 800ab8e:	3307      	adds	r3, #7
 800ab90:	f023 0307 	bic.w	r3, r3, #7
 800ab94:	3308      	adds	r3, #8
 800ab96:	9303      	str	r3, [sp, #12]
 800ab98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab9a:	443b      	add	r3, r7
 800ab9c:	9309      	str	r3, [sp, #36]	; 0x24
 800ab9e:	e767      	b.n	800aa70 <_vfiprintf_r+0x94>
 800aba0:	fb0c 3202 	mla	r2, ip, r2, r3
 800aba4:	460c      	mov	r4, r1
 800aba6:	2001      	movs	r0, #1
 800aba8:	e7a5      	b.n	800aaf6 <_vfiprintf_r+0x11a>
 800abaa:	2300      	movs	r3, #0
 800abac:	3401      	adds	r4, #1
 800abae:	9305      	str	r3, [sp, #20]
 800abb0:	4619      	mov	r1, r3
 800abb2:	f04f 0c0a 	mov.w	ip, #10
 800abb6:	4620      	mov	r0, r4
 800abb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abbc:	3a30      	subs	r2, #48	; 0x30
 800abbe:	2a09      	cmp	r2, #9
 800abc0:	d903      	bls.n	800abca <_vfiprintf_r+0x1ee>
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d0c5      	beq.n	800ab52 <_vfiprintf_r+0x176>
 800abc6:	9105      	str	r1, [sp, #20]
 800abc8:	e7c3      	b.n	800ab52 <_vfiprintf_r+0x176>
 800abca:	fb0c 2101 	mla	r1, ip, r1, r2
 800abce:	4604      	mov	r4, r0
 800abd0:	2301      	movs	r3, #1
 800abd2:	e7f0      	b.n	800abb6 <_vfiprintf_r+0x1da>
 800abd4:	ab03      	add	r3, sp, #12
 800abd6:	9300      	str	r3, [sp, #0]
 800abd8:	462a      	mov	r2, r5
 800abda:	4b16      	ldr	r3, [pc, #88]	; (800ac34 <_vfiprintf_r+0x258>)
 800abdc:	a904      	add	r1, sp, #16
 800abde:	4630      	mov	r0, r6
 800abe0:	f7fd fd16 	bl	8008610 <_printf_float>
 800abe4:	4607      	mov	r7, r0
 800abe6:	1c78      	adds	r0, r7, #1
 800abe8:	d1d6      	bne.n	800ab98 <_vfiprintf_r+0x1bc>
 800abea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abec:	07d9      	lsls	r1, r3, #31
 800abee:	d405      	bmi.n	800abfc <_vfiprintf_r+0x220>
 800abf0:	89ab      	ldrh	r3, [r5, #12]
 800abf2:	059a      	lsls	r2, r3, #22
 800abf4:	d402      	bmi.n	800abfc <_vfiprintf_r+0x220>
 800abf6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800abf8:	f7fd fb52 	bl	80082a0 <__retarget_lock_release_recursive>
 800abfc:	89ab      	ldrh	r3, [r5, #12]
 800abfe:	065b      	lsls	r3, r3, #25
 800ac00:	f53f af12 	bmi.w	800aa28 <_vfiprintf_r+0x4c>
 800ac04:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac06:	e711      	b.n	800aa2c <_vfiprintf_r+0x50>
 800ac08:	ab03      	add	r3, sp, #12
 800ac0a:	9300      	str	r3, [sp, #0]
 800ac0c:	462a      	mov	r2, r5
 800ac0e:	4b09      	ldr	r3, [pc, #36]	; (800ac34 <_vfiprintf_r+0x258>)
 800ac10:	a904      	add	r1, sp, #16
 800ac12:	4630      	mov	r0, r6
 800ac14:	f7fd ffa0 	bl	8008b58 <_printf_i>
 800ac18:	e7e4      	b.n	800abe4 <_vfiprintf_r+0x208>
 800ac1a:	bf00      	nop
 800ac1c:	0800b22c 	.word	0x0800b22c
 800ac20:	0800b24c 	.word	0x0800b24c
 800ac24:	0800b20c 	.word	0x0800b20c
 800ac28:	0800b48c 	.word	0x0800b48c
 800ac2c:	0800b496 	.word	0x0800b496
 800ac30:	08008611 	.word	0x08008611
 800ac34:	0800a9b9 	.word	0x0800a9b9
 800ac38:	0800b492 	.word	0x0800b492

0800ac3c <__swbuf_r>:
 800ac3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac3e:	460e      	mov	r6, r1
 800ac40:	4614      	mov	r4, r2
 800ac42:	4605      	mov	r5, r0
 800ac44:	b118      	cbz	r0, 800ac4e <__swbuf_r+0x12>
 800ac46:	6983      	ldr	r3, [r0, #24]
 800ac48:	b90b      	cbnz	r3, 800ac4e <__swbuf_r+0x12>
 800ac4a:	f7fd fa65 	bl	8008118 <__sinit>
 800ac4e:	4b21      	ldr	r3, [pc, #132]	; (800acd4 <__swbuf_r+0x98>)
 800ac50:	429c      	cmp	r4, r3
 800ac52:	d12b      	bne.n	800acac <__swbuf_r+0x70>
 800ac54:	686c      	ldr	r4, [r5, #4]
 800ac56:	69a3      	ldr	r3, [r4, #24]
 800ac58:	60a3      	str	r3, [r4, #8]
 800ac5a:	89a3      	ldrh	r3, [r4, #12]
 800ac5c:	071a      	lsls	r2, r3, #28
 800ac5e:	d52f      	bpl.n	800acc0 <__swbuf_r+0x84>
 800ac60:	6923      	ldr	r3, [r4, #16]
 800ac62:	b36b      	cbz	r3, 800acc0 <__swbuf_r+0x84>
 800ac64:	6923      	ldr	r3, [r4, #16]
 800ac66:	6820      	ldr	r0, [r4, #0]
 800ac68:	1ac0      	subs	r0, r0, r3
 800ac6a:	6963      	ldr	r3, [r4, #20]
 800ac6c:	b2f6      	uxtb	r6, r6
 800ac6e:	4283      	cmp	r3, r0
 800ac70:	4637      	mov	r7, r6
 800ac72:	dc04      	bgt.n	800ac7e <__swbuf_r+0x42>
 800ac74:	4621      	mov	r1, r4
 800ac76:	4628      	mov	r0, r5
 800ac78:	f7ff f896 	bl	8009da8 <_fflush_r>
 800ac7c:	bb30      	cbnz	r0, 800accc <__swbuf_r+0x90>
 800ac7e:	68a3      	ldr	r3, [r4, #8]
 800ac80:	3b01      	subs	r3, #1
 800ac82:	60a3      	str	r3, [r4, #8]
 800ac84:	6823      	ldr	r3, [r4, #0]
 800ac86:	1c5a      	adds	r2, r3, #1
 800ac88:	6022      	str	r2, [r4, #0]
 800ac8a:	701e      	strb	r6, [r3, #0]
 800ac8c:	6963      	ldr	r3, [r4, #20]
 800ac8e:	3001      	adds	r0, #1
 800ac90:	4283      	cmp	r3, r0
 800ac92:	d004      	beq.n	800ac9e <__swbuf_r+0x62>
 800ac94:	89a3      	ldrh	r3, [r4, #12]
 800ac96:	07db      	lsls	r3, r3, #31
 800ac98:	d506      	bpl.n	800aca8 <__swbuf_r+0x6c>
 800ac9a:	2e0a      	cmp	r6, #10
 800ac9c:	d104      	bne.n	800aca8 <__swbuf_r+0x6c>
 800ac9e:	4621      	mov	r1, r4
 800aca0:	4628      	mov	r0, r5
 800aca2:	f7ff f881 	bl	8009da8 <_fflush_r>
 800aca6:	b988      	cbnz	r0, 800accc <__swbuf_r+0x90>
 800aca8:	4638      	mov	r0, r7
 800acaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acac:	4b0a      	ldr	r3, [pc, #40]	; (800acd8 <__swbuf_r+0x9c>)
 800acae:	429c      	cmp	r4, r3
 800acb0:	d101      	bne.n	800acb6 <__swbuf_r+0x7a>
 800acb2:	68ac      	ldr	r4, [r5, #8]
 800acb4:	e7cf      	b.n	800ac56 <__swbuf_r+0x1a>
 800acb6:	4b09      	ldr	r3, [pc, #36]	; (800acdc <__swbuf_r+0xa0>)
 800acb8:	429c      	cmp	r4, r3
 800acba:	bf08      	it	eq
 800acbc:	68ec      	ldreq	r4, [r5, #12]
 800acbe:	e7ca      	b.n	800ac56 <__swbuf_r+0x1a>
 800acc0:	4621      	mov	r1, r4
 800acc2:	4628      	mov	r0, r5
 800acc4:	f000 f81a 	bl	800acfc <__swsetup_r>
 800acc8:	2800      	cmp	r0, #0
 800acca:	d0cb      	beq.n	800ac64 <__swbuf_r+0x28>
 800accc:	f04f 37ff 	mov.w	r7, #4294967295
 800acd0:	e7ea      	b.n	800aca8 <__swbuf_r+0x6c>
 800acd2:	bf00      	nop
 800acd4:	0800b22c 	.word	0x0800b22c
 800acd8:	0800b24c 	.word	0x0800b24c
 800acdc:	0800b20c 	.word	0x0800b20c

0800ace0 <__ascii_wctomb>:
 800ace0:	b149      	cbz	r1, 800acf6 <__ascii_wctomb+0x16>
 800ace2:	2aff      	cmp	r2, #255	; 0xff
 800ace4:	bf85      	ittet	hi
 800ace6:	238a      	movhi	r3, #138	; 0x8a
 800ace8:	6003      	strhi	r3, [r0, #0]
 800acea:	700a      	strbls	r2, [r1, #0]
 800acec:	f04f 30ff 	movhi.w	r0, #4294967295
 800acf0:	bf98      	it	ls
 800acf2:	2001      	movls	r0, #1
 800acf4:	4770      	bx	lr
 800acf6:	4608      	mov	r0, r1
 800acf8:	4770      	bx	lr
	...

0800acfc <__swsetup_r>:
 800acfc:	4b32      	ldr	r3, [pc, #200]	; (800adc8 <__swsetup_r+0xcc>)
 800acfe:	b570      	push	{r4, r5, r6, lr}
 800ad00:	681d      	ldr	r5, [r3, #0]
 800ad02:	4606      	mov	r6, r0
 800ad04:	460c      	mov	r4, r1
 800ad06:	b125      	cbz	r5, 800ad12 <__swsetup_r+0x16>
 800ad08:	69ab      	ldr	r3, [r5, #24]
 800ad0a:	b913      	cbnz	r3, 800ad12 <__swsetup_r+0x16>
 800ad0c:	4628      	mov	r0, r5
 800ad0e:	f7fd fa03 	bl	8008118 <__sinit>
 800ad12:	4b2e      	ldr	r3, [pc, #184]	; (800adcc <__swsetup_r+0xd0>)
 800ad14:	429c      	cmp	r4, r3
 800ad16:	d10f      	bne.n	800ad38 <__swsetup_r+0x3c>
 800ad18:	686c      	ldr	r4, [r5, #4]
 800ad1a:	89a3      	ldrh	r3, [r4, #12]
 800ad1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad20:	0719      	lsls	r1, r3, #28
 800ad22:	d42c      	bmi.n	800ad7e <__swsetup_r+0x82>
 800ad24:	06dd      	lsls	r5, r3, #27
 800ad26:	d411      	bmi.n	800ad4c <__swsetup_r+0x50>
 800ad28:	2309      	movs	r3, #9
 800ad2a:	6033      	str	r3, [r6, #0]
 800ad2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ad30:	81a3      	strh	r3, [r4, #12]
 800ad32:	f04f 30ff 	mov.w	r0, #4294967295
 800ad36:	e03e      	b.n	800adb6 <__swsetup_r+0xba>
 800ad38:	4b25      	ldr	r3, [pc, #148]	; (800add0 <__swsetup_r+0xd4>)
 800ad3a:	429c      	cmp	r4, r3
 800ad3c:	d101      	bne.n	800ad42 <__swsetup_r+0x46>
 800ad3e:	68ac      	ldr	r4, [r5, #8]
 800ad40:	e7eb      	b.n	800ad1a <__swsetup_r+0x1e>
 800ad42:	4b24      	ldr	r3, [pc, #144]	; (800add4 <__swsetup_r+0xd8>)
 800ad44:	429c      	cmp	r4, r3
 800ad46:	bf08      	it	eq
 800ad48:	68ec      	ldreq	r4, [r5, #12]
 800ad4a:	e7e6      	b.n	800ad1a <__swsetup_r+0x1e>
 800ad4c:	0758      	lsls	r0, r3, #29
 800ad4e:	d512      	bpl.n	800ad76 <__swsetup_r+0x7a>
 800ad50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad52:	b141      	cbz	r1, 800ad66 <__swsetup_r+0x6a>
 800ad54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad58:	4299      	cmp	r1, r3
 800ad5a:	d002      	beq.n	800ad62 <__swsetup_r+0x66>
 800ad5c:	4630      	mov	r0, r6
 800ad5e:	f7fd fad7 	bl	8008310 <_free_r>
 800ad62:	2300      	movs	r3, #0
 800ad64:	6363      	str	r3, [r4, #52]	; 0x34
 800ad66:	89a3      	ldrh	r3, [r4, #12]
 800ad68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ad6c:	81a3      	strh	r3, [r4, #12]
 800ad6e:	2300      	movs	r3, #0
 800ad70:	6063      	str	r3, [r4, #4]
 800ad72:	6923      	ldr	r3, [r4, #16]
 800ad74:	6023      	str	r3, [r4, #0]
 800ad76:	89a3      	ldrh	r3, [r4, #12]
 800ad78:	f043 0308 	orr.w	r3, r3, #8
 800ad7c:	81a3      	strh	r3, [r4, #12]
 800ad7e:	6923      	ldr	r3, [r4, #16]
 800ad80:	b94b      	cbnz	r3, 800ad96 <__swsetup_r+0x9a>
 800ad82:	89a3      	ldrh	r3, [r4, #12]
 800ad84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ad88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad8c:	d003      	beq.n	800ad96 <__swsetup_r+0x9a>
 800ad8e:	4621      	mov	r1, r4
 800ad90:	4630      	mov	r0, r6
 800ad92:	f000 f84d 	bl	800ae30 <__smakebuf_r>
 800ad96:	89a0      	ldrh	r0, [r4, #12]
 800ad98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad9c:	f010 0301 	ands.w	r3, r0, #1
 800ada0:	d00a      	beq.n	800adb8 <__swsetup_r+0xbc>
 800ada2:	2300      	movs	r3, #0
 800ada4:	60a3      	str	r3, [r4, #8]
 800ada6:	6963      	ldr	r3, [r4, #20]
 800ada8:	425b      	negs	r3, r3
 800adaa:	61a3      	str	r3, [r4, #24]
 800adac:	6923      	ldr	r3, [r4, #16]
 800adae:	b943      	cbnz	r3, 800adc2 <__swsetup_r+0xc6>
 800adb0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800adb4:	d1ba      	bne.n	800ad2c <__swsetup_r+0x30>
 800adb6:	bd70      	pop	{r4, r5, r6, pc}
 800adb8:	0781      	lsls	r1, r0, #30
 800adba:	bf58      	it	pl
 800adbc:	6963      	ldrpl	r3, [r4, #20]
 800adbe:	60a3      	str	r3, [r4, #8]
 800adc0:	e7f4      	b.n	800adac <__swsetup_r+0xb0>
 800adc2:	2000      	movs	r0, #0
 800adc4:	e7f7      	b.n	800adb6 <__swsetup_r+0xba>
 800adc6:	bf00      	nop
 800adc8:	20000010 	.word	0x20000010
 800adcc:	0800b22c 	.word	0x0800b22c
 800add0:	0800b24c 	.word	0x0800b24c
 800add4:	0800b20c 	.word	0x0800b20c

0800add8 <abort>:
 800add8:	b508      	push	{r3, lr}
 800adda:	2006      	movs	r0, #6
 800addc:	f000 f898 	bl	800af10 <raise>
 800ade0:	2001      	movs	r0, #1
 800ade2:	f7f6 fa9d 	bl	8001320 <_exit>

0800ade6 <__swhatbuf_r>:
 800ade6:	b570      	push	{r4, r5, r6, lr}
 800ade8:	460e      	mov	r6, r1
 800adea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adee:	2900      	cmp	r1, #0
 800adf0:	b096      	sub	sp, #88	; 0x58
 800adf2:	4614      	mov	r4, r2
 800adf4:	461d      	mov	r5, r3
 800adf6:	da08      	bge.n	800ae0a <__swhatbuf_r+0x24>
 800adf8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800adfc:	2200      	movs	r2, #0
 800adfe:	602a      	str	r2, [r5, #0]
 800ae00:	061a      	lsls	r2, r3, #24
 800ae02:	d410      	bmi.n	800ae26 <__swhatbuf_r+0x40>
 800ae04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae08:	e00e      	b.n	800ae28 <__swhatbuf_r+0x42>
 800ae0a:	466a      	mov	r2, sp
 800ae0c:	f000 f89c 	bl	800af48 <_fstat_r>
 800ae10:	2800      	cmp	r0, #0
 800ae12:	dbf1      	blt.n	800adf8 <__swhatbuf_r+0x12>
 800ae14:	9a01      	ldr	r2, [sp, #4]
 800ae16:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ae1a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ae1e:	425a      	negs	r2, r3
 800ae20:	415a      	adcs	r2, r3
 800ae22:	602a      	str	r2, [r5, #0]
 800ae24:	e7ee      	b.n	800ae04 <__swhatbuf_r+0x1e>
 800ae26:	2340      	movs	r3, #64	; 0x40
 800ae28:	2000      	movs	r0, #0
 800ae2a:	6023      	str	r3, [r4, #0]
 800ae2c:	b016      	add	sp, #88	; 0x58
 800ae2e:	bd70      	pop	{r4, r5, r6, pc}

0800ae30 <__smakebuf_r>:
 800ae30:	898b      	ldrh	r3, [r1, #12]
 800ae32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ae34:	079d      	lsls	r5, r3, #30
 800ae36:	4606      	mov	r6, r0
 800ae38:	460c      	mov	r4, r1
 800ae3a:	d507      	bpl.n	800ae4c <__smakebuf_r+0x1c>
 800ae3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ae40:	6023      	str	r3, [r4, #0]
 800ae42:	6123      	str	r3, [r4, #16]
 800ae44:	2301      	movs	r3, #1
 800ae46:	6163      	str	r3, [r4, #20]
 800ae48:	b002      	add	sp, #8
 800ae4a:	bd70      	pop	{r4, r5, r6, pc}
 800ae4c:	ab01      	add	r3, sp, #4
 800ae4e:	466a      	mov	r2, sp
 800ae50:	f7ff ffc9 	bl	800ade6 <__swhatbuf_r>
 800ae54:	9900      	ldr	r1, [sp, #0]
 800ae56:	4605      	mov	r5, r0
 800ae58:	4630      	mov	r0, r6
 800ae5a:	f7fd fac5 	bl	80083e8 <_malloc_r>
 800ae5e:	b948      	cbnz	r0, 800ae74 <__smakebuf_r+0x44>
 800ae60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae64:	059a      	lsls	r2, r3, #22
 800ae66:	d4ef      	bmi.n	800ae48 <__smakebuf_r+0x18>
 800ae68:	f023 0303 	bic.w	r3, r3, #3
 800ae6c:	f043 0302 	orr.w	r3, r3, #2
 800ae70:	81a3      	strh	r3, [r4, #12]
 800ae72:	e7e3      	b.n	800ae3c <__smakebuf_r+0xc>
 800ae74:	4b0d      	ldr	r3, [pc, #52]	; (800aeac <__smakebuf_r+0x7c>)
 800ae76:	62b3      	str	r3, [r6, #40]	; 0x28
 800ae78:	89a3      	ldrh	r3, [r4, #12]
 800ae7a:	6020      	str	r0, [r4, #0]
 800ae7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae80:	81a3      	strh	r3, [r4, #12]
 800ae82:	9b00      	ldr	r3, [sp, #0]
 800ae84:	6163      	str	r3, [r4, #20]
 800ae86:	9b01      	ldr	r3, [sp, #4]
 800ae88:	6120      	str	r0, [r4, #16]
 800ae8a:	b15b      	cbz	r3, 800aea4 <__smakebuf_r+0x74>
 800ae8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae90:	4630      	mov	r0, r6
 800ae92:	f000 f86b 	bl	800af6c <_isatty_r>
 800ae96:	b128      	cbz	r0, 800aea4 <__smakebuf_r+0x74>
 800ae98:	89a3      	ldrh	r3, [r4, #12]
 800ae9a:	f023 0303 	bic.w	r3, r3, #3
 800ae9e:	f043 0301 	orr.w	r3, r3, #1
 800aea2:	81a3      	strh	r3, [r4, #12]
 800aea4:	89a0      	ldrh	r0, [r4, #12]
 800aea6:	4305      	orrs	r5, r0
 800aea8:	81a5      	strh	r5, [r4, #12]
 800aeaa:	e7cd      	b.n	800ae48 <__smakebuf_r+0x18>
 800aeac:	080080b1 	.word	0x080080b1

0800aeb0 <_malloc_usable_size_r>:
 800aeb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aeb4:	1f18      	subs	r0, r3, #4
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	bfbc      	itt	lt
 800aeba:	580b      	ldrlt	r3, [r1, r0]
 800aebc:	18c0      	addlt	r0, r0, r3
 800aebe:	4770      	bx	lr

0800aec0 <_raise_r>:
 800aec0:	291f      	cmp	r1, #31
 800aec2:	b538      	push	{r3, r4, r5, lr}
 800aec4:	4604      	mov	r4, r0
 800aec6:	460d      	mov	r5, r1
 800aec8:	d904      	bls.n	800aed4 <_raise_r+0x14>
 800aeca:	2316      	movs	r3, #22
 800aecc:	6003      	str	r3, [r0, #0]
 800aece:	f04f 30ff 	mov.w	r0, #4294967295
 800aed2:	bd38      	pop	{r3, r4, r5, pc}
 800aed4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aed6:	b112      	cbz	r2, 800aede <_raise_r+0x1e>
 800aed8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aedc:	b94b      	cbnz	r3, 800aef2 <_raise_r+0x32>
 800aede:	4620      	mov	r0, r4
 800aee0:	f000 f830 	bl	800af44 <_getpid_r>
 800aee4:	462a      	mov	r2, r5
 800aee6:	4601      	mov	r1, r0
 800aee8:	4620      	mov	r0, r4
 800aeea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aeee:	f000 b817 	b.w	800af20 <_kill_r>
 800aef2:	2b01      	cmp	r3, #1
 800aef4:	d00a      	beq.n	800af0c <_raise_r+0x4c>
 800aef6:	1c59      	adds	r1, r3, #1
 800aef8:	d103      	bne.n	800af02 <_raise_r+0x42>
 800aefa:	2316      	movs	r3, #22
 800aefc:	6003      	str	r3, [r0, #0]
 800aefe:	2001      	movs	r0, #1
 800af00:	e7e7      	b.n	800aed2 <_raise_r+0x12>
 800af02:	2400      	movs	r4, #0
 800af04:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800af08:	4628      	mov	r0, r5
 800af0a:	4798      	blx	r3
 800af0c:	2000      	movs	r0, #0
 800af0e:	e7e0      	b.n	800aed2 <_raise_r+0x12>

0800af10 <raise>:
 800af10:	4b02      	ldr	r3, [pc, #8]	; (800af1c <raise+0xc>)
 800af12:	4601      	mov	r1, r0
 800af14:	6818      	ldr	r0, [r3, #0]
 800af16:	f7ff bfd3 	b.w	800aec0 <_raise_r>
 800af1a:	bf00      	nop
 800af1c:	20000010 	.word	0x20000010

0800af20 <_kill_r>:
 800af20:	b538      	push	{r3, r4, r5, lr}
 800af22:	4d07      	ldr	r5, [pc, #28]	; (800af40 <_kill_r+0x20>)
 800af24:	2300      	movs	r3, #0
 800af26:	4604      	mov	r4, r0
 800af28:	4608      	mov	r0, r1
 800af2a:	4611      	mov	r1, r2
 800af2c:	602b      	str	r3, [r5, #0]
 800af2e:	f7f6 f9e7 	bl	8001300 <_kill>
 800af32:	1c43      	adds	r3, r0, #1
 800af34:	d102      	bne.n	800af3c <_kill_r+0x1c>
 800af36:	682b      	ldr	r3, [r5, #0]
 800af38:	b103      	cbz	r3, 800af3c <_kill_r+0x1c>
 800af3a:	6023      	str	r3, [r4, #0]
 800af3c:	bd38      	pop	{r3, r4, r5, pc}
 800af3e:	bf00      	nop
 800af40:	20001bd8 	.word	0x20001bd8

0800af44 <_getpid_r>:
 800af44:	f7f6 b9d4 	b.w	80012f0 <_getpid>

0800af48 <_fstat_r>:
 800af48:	b538      	push	{r3, r4, r5, lr}
 800af4a:	4d07      	ldr	r5, [pc, #28]	; (800af68 <_fstat_r+0x20>)
 800af4c:	2300      	movs	r3, #0
 800af4e:	4604      	mov	r4, r0
 800af50:	4608      	mov	r0, r1
 800af52:	4611      	mov	r1, r2
 800af54:	602b      	str	r3, [r5, #0]
 800af56:	f7f6 fa32 	bl	80013be <_fstat>
 800af5a:	1c43      	adds	r3, r0, #1
 800af5c:	d102      	bne.n	800af64 <_fstat_r+0x1c>
 800af5e:	682b      	ldr	r3, [r5, #0]
 800af60:	b103      	cbz	r3, 800af64 <_fstat_r+0x1c>
 800af62:	6023      	str	r3, [r4, #0]
 800af64:	bd38      	pop	{r3, r4, r5, pc}
 800af66:	bf00      	nop
 800af68:	20001bd8 	.word	0x20001bd8

0800af6c <_isatty_r>:
 800af6c:	b538      	push	{r3, r4, r5, lr}
 800af6e:	4d06      	ldr	r5, [pc, #24]	; (800af88 <_isatty_r+0x1c>)
 800af70:	2300      	movs	r3, #0
 800af72:	4604      	mov	r4, r0
 800af74:	4608      	mov	r0, r1
 800af76:	602b      	str	r3, [r5, #0]
 800af78:	f7f6 fa31 	bl	80013de <_isatty>
 800af7c:	1c43      	adds	r3, r0, #1
 800af7e:	d102      	bne.n	800af86 <_isatty_r+0x1a>
 800af80:	682b      	ldr	r3, [r5, #0]
 800af82:	b103      	cbz	r3, 800af86 <_isatty_r+0x1a>
 800af84:	6023      	str	r3, [r4, #0]
 800af86:	bd38      	pop	{r3, r4, r5, pc}
 800af88:	20001bd8 	.word	0x20001bd8

0800af8c <_init>:
 800af8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af8e:	bf00      	nop
 800af90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af92:	bc08      	pop	{r3}
 800af94:	469e      	mov	lr, r3
 800af96:	4770      	bx	lr

0800af98 <_fini>:
 800af98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af9a:	bf00      	nop
 800af9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af9e:	bc08      	pop	{r3}
 800afa0:	469e      	mov	lr, r3
 800afa2:	4770      	bx	lr
