// Seed: 553467905
module module_0;
  logic [7:0] id_1;
  id_2(
      .id_0(id_3), .id_1(id_3), .id_2(id_1), .id_3({1, 1, 1}), .id_4(1'h0), .id_5(1), .id_6(1)
  ); id_4(
      .id_0(id_1), .id_1(id_3), .id_2(1)
  );
  assign id_4 = id_1[1];
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  always @* begin
    id_1 <= 1;
  end
  module_0();
endmodule
