time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
7,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]",[None]
7,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
9,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
9,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
11,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
11,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
13,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
13,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
15,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
15,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
17,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",[None]
17,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
18,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]",[None]
18,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['2'],['1'],"[None, None]",[None]
18,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['1'],"['2', None]",[None]
18,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['2', None]",['1']
20,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]",['1']
20,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]",['1']
22,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]",['1']
22,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]",['1']
24,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]",['1']
24,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]",['1']
26,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]",['1']
26,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]",['1']
28,3 added to ready queue,enqueue,3,,['3'],[],"['2', None]",['1']
28,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '2']",[],"[None, None]",['1']
28,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', None]",['1']
28,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']",['1']
30,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']",['1']
30,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"[None, None]",['1']
30,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', None]",['1']
30,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']",['1']
31,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,['2'],[],"['3', None]",['1']
31,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']",['1']
32,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']",['1']
32,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', '2']",['1']
33,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, '2']",['1']
33,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],['3'],"[None, None]",['1']
33,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['3'],"['2', None]",['1']
35,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],['3'],"[None, None]",['1']
35,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['3'],"['2', None]",['1']
37,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],['3'],"[None, None]",['1']
37,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['3'],"['2', None]",['1']
39,4 added to ready queue,enqueue,4,,['4'],['3'],"['2', None]",['1']
39,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '2']",['3'],"[None, None]",['1']
39,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],['3'],"['4', None]",['1']
39,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['3'],"['4', '2']",['1']
41,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['3'],"[None, '2']",['1']
41,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '2']",['3'],"[None, None]",['1']
41,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],['3'],"['4', None]",['1']
41,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['3'],"['4', '2']",['1']
43,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['3'],"[None, '2']",['1']
43,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '2']",['3'],"[None, None]",['1']
43,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '2', '1']",['3'],"[None, None]",[None]
43,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '1']",['3'],"['4', None]",[None]
43,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['1'],['3'],"['4', '2']",[None]
43,3 dispatched to IO0,dispatch_io,3,IO0,['1'],[],"['4', '2']",['3']
45,5 added to ready queue,enqueue,5,,"['1', '5']",[],"['4', '2']",['3']
45,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '5', '4']",[],"[None, '2']",['3']
45,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['1', '5', '4']",['2'],"[None, None]",['3']
45,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '4']",['2'],"['1', None]",['3']
45,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['4'],['2'],"['1', '5']",['3']
46,3 finished I/O → ready queue,io_to_ready,3,IO0,"['4', '3']",['2'],"['1', '5']",[None]
46,2 dispatched to IO0,dispatch_io,2,IO0,"['4', '3']",[],"['1', '5']",['2']
47,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '3', '1']",[],"[None, '5']",['2']
47,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '3', '1', '5']",[],"[None, None]",['2']
47,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '1', '5']",[],"['4', None]",['2']
47,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '5']",[],"['4', '3']",['2']
49,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '5', '4']",[],"[None, '3']",['2']
49,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '5', '4', '3']",[],"[None, None]",['2']
49,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '4', '3']",[],"['1', None]",['2']
49,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '3']",[],"['1', '5']",['2']
51,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '3', '1']",[],"[None, '5']",['2']
51,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '3', '1', '5']",[],"[None, None]",['2']
51,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '1', '5']",[],"['4', None]",['2']
51,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '5']",[],"['4', '3']",['2']
52,6 added to ready queue,enqueue,6,,"['1', '5', '6']",[],"['4', '3']",['2']
53,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '5', '6', '4']",[],"[None, '3']",['2']
53,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '5', '6', '4', '3']",[],"[None, None]",['2']
53,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '6', '4', '3']",[],"['1', None]",['2']
53,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '4', '3']",[],"['1', '5']",['2']
55,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['6', '4', '3', '1']",[],"[None, '5']",['2']
55,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '4', '3', '1', '5']",[],"[None, None]",['2']
55,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '3', '1', '5']",[],"['6', None]",['2']
55,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '1', '5']",[],"['6', '4']",['2']
56,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['3', '1', '5']",['4'],"['6', None]",['2']
56,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '5']",['4'],"['6', '3']",['2']
57,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '5', '6']",['4'],"[None, '3']",['2']
57,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['1', '5', '6']","['4', '3']","[None, None]",['2']
57,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '6']","['4', '3']","['1', None]",['2']
57,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['6'],"['4', '3']","['1', '5']",['2']
58,7 added to ready queue,enqueue,7,,"['6', '7']","['4', '3']","['1', '5']",['2']
59,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['6', '7', '1']","['4', '3']","[None, '5']",['2']
59,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '7', '1', '5']","['4', '3']","[None, None]",['2']
59,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '1', '5']","['4', '3']","['6', None]",['2']
59,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '5']","['4', '3']","['6', '7']",['2']
61,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '5', '6']","['4', '3']","[None, '7']",['2']
61,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['1', '5', '6', '7']","['4', '3']","[None, None]",['2']
61,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '6', '7']","['4', '3']","['1', None]",['2']
61,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '7']","['4', '3']","['1', '5']",['2']
63,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['6', '7', '1']","['4', '3']","[None, '5']",['2']
63,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '7', '1', '5']","['4', '3']","[None, None]",['2']
63,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '1', '5']","['4', '3']","['6', None]",['2']
63,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '5']","['4', '3']","['6', '7']",['2']
65,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '5', '6']","['4', '3']","[None, '7']",['2']
65,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['1', '5', '6']","['4', '3', '7']","[None, None]",['2']
65,2 finished I/O → ready queue,io_to_ready,2,IO0,"['1', '5', '6', '2']","['4', '3', '7']","[None, None]",[None]
65,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '6', '2']","['4', '3', '7']","['1', None]",[None]
65,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '2']","['4', '3', '7']","['1', '5']",[None]
65,4 dispatched to IO0,dispatch_io,4,IO0,"['6', '2']","['3', '7']","['1', '5']",['4']
67,8 added to ready queue,enqueue,8,,"['6', '2', '8']","['3', '7']","['1', '5']",['4']
67,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['6', '2', '8']","['3', '7', '1']","[None, '5']",['4']
67,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '2', '8', '5']","['3', '7', '1']","[None, None]",['4']
67,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '8', '5']","['3', '7', '1']","['6', None]",['4']
67,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '5']","['3', '7', '1']","['6', '2']",['4']
69,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '5', '6']","['3', '7', '1']","[None, '2']",['4']
69,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['8', '5', '6', '2']","['3', '7', '1']","[None, None]",['4']
69,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '6', '2']","['3', '7', '1']","['8', None]",['4']
69,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '2']","['3', '7', '1']","['8', '5']",['4']
71,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '2', '8']","['3', '7', '1']","[None, '5']",['4']
71,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '2', '8', '5']","['3', '7', '1']","[None, None]",['4']
71,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '8', '5']","['3', '7', '1']","['6', None]",['4']
71,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '5']","['3', '7', '1']","['6', '2']",['4']
73,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['8', '5']","['3', '7', '1', '6']","[None, '2']",['4']
73,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['8', '5', '2']","['3', '7', '1', '6']","[None, None]",['4']
73,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '2']","['3', '7', '1', '6']","['8', None]",['4']
73,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['2'],"['3', '7', '1', '6']","['8', '5']",['4']
75,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '8']","['3', '7', '1', '6']","[None, '5']",['4']
75,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['2', '8', '5']","['3', '7', '1', '6']","[None, None]",['4']
75,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '5']","['3', '7', '1', '6']","['2', None]",['4']
75,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['5'],"['3', '7', '1', '6']","['2', '8']",['4']
77,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '2']","['3', '7', '1', '6']","[None, '8']",['4']
77,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '2', '8']","['3', '7', '1', '6']","[None, None]",['4']
77,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '8']","['3', '7', '1', '6']","['5', None]",['4']
77,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['8'],"['3', '7', '1', '6']","['5', '2']",['4']
78,9 added to ready queue,enqueue,9,,"['8', '9']","['3', '7', '1', '6']","['5', '2']",['4']
79,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '9', '5']","['3', '7', '1', '6']","[None, '2']",['4']
79,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['8', '9', '5', '2']","['3', '7', '1', '6']","[None, None]",['4']
79,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '5', '2']","['3', '7', '1', '6']","['8', None]",['4']
79,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '2']","['3', '7', '1', '6']","['8', '9']",['4']
81,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '2', '8']","['3', '7', '1', '6']","[None, '9']",['4']
81,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '2', '8', '9']","['3', '7', '1', '6']","[None, None]",['4']
81,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '8', '9']","['3', '7', '1', '6']","['5', None]",['4']
81,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '9']","['3', '7', '1', '6']","['5', '2']",['4']
83,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '9', '5']","['3', '7', '1', '6']","[None, '2']",['4']
83,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['8', '9', '5', '2']","['3', '7', '1', '6']","[None, None]",['4']
83,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '5', '2']","['3', '7', '1', '6']","['8', None]",['4']
83,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '2']","['3', '7', '1', '6']","['8', '9']",['4']
85,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '2', '8']","['3', '7', '1', '6']","[None, '9']",['4']
85,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '2', '8', '9']","['3', '7', '1', '6']","[None, None]",['4']
85,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '8', '9']","['3', '7', '1', '6']","['5', None]",['4']
85,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '9']","['3', '7', '1', '6']","['5', '2']",['4']
87,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '9', '5']","['3', '7', '1', '6']","[None, '2']",['4']
87,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['8', '9', '5', '2']","['3', '7', '1', '6']","[None, None]",['4']
87,4 finished I/O → ready queue,io_to_ready,4,IO0,"['8', '9', '5', '2', '4']","['3', '7', '1', '6']","[None, None]",[None]
87,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '5', '2', '4']","['3', '7', '1', '6']","['8', None]",[None]
87,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '2', '4']","['3', '7', '1', '6']","['8', '9']",[None]
87,3 dispatched to IO0,dispatch_io,3,IO0,"['5', '2', '4']","['7', '1', '6']","['8', '9']",['3']
88,10 added to ready queue,enqueue,10,,"['5', '2', '4', '10']","['7', '1', '6']","['8', '9']",['3']
89,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '2', '4', '10', '8']","['7', '1', '6']","[None, '9']",['3']
89,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '2', '4', '10', '8', '9']","['7', '1', '6']","[None, None]",['3']
89,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '4', '10', '8', '9']","['7', '1', '6']","['5', None]",['3']
89,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '10', '8', '9']","['7', '1', '6']","['5', '2']",['3']
90,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['4', '10', '8', '9', '5']","['7', '1', '6']","[None, '2']",['3']
90,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['4', '10', '8', '9', '5', '2']","['7', '1', '6']","[None, None]",['3']
90,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['10', '8', '9', '5', '2']","['7', '1', '6']","['4', None]",['3']
90,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '9', '5', '2']","['7', '1', '6']","['4', '10']",['3']
92,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '9', '5', '2', '4']","['7', '1', '6']","[None, '10']",['3']
92,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '9', '5', '2', '4', '10']","['7', '1', '6']","[None, None]",['3']
92,3 finished I/O → ready queue,io_to_ready,3,IO0,"['8', '9', '5', '2', '4', '10', '3']","['7', '1', '6']","[None, None]",[None]
92,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '5', '2', '4', '10', '3']","['7', '1', '6']","['8', None]",[None]
92,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '2', '4', '10', '3']","['7', '1', '6']","['8', '9']",[None]
92,7 dispatched to IO0,dispatch_io,7,IO0,"['5', '2', '4', '10', '3']","['1', '6']","['8', '9']",['7']
93,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['5', '2', '4', '10', '3', '8']","['1', '6']","[None, '9']",['7']
93,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['5', '2', '4', '10', '3', '8', '9']","['1', '6']","[None, None]",['7']
93,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '4', '10', '3', '8', '9']","['1', '6']","['5', None]",['7']
93,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '10', '3', '8', '9']","['1', '6']","['5', '2']",['7']
95,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '10', '3', '8', '9', '5']","['1', '6']","[None, '2']",['7']
95,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '10', '3', '8', '9', '5', '2']","['1', '6']","[None, None]",['7']
95,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['10', '3', '8', '9', '5', '2']","['1', '6']","['4', None]",['7']
95,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['3', '8', '9', '5', '2']","['1', '6']","['4', '10']",['7']
97,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '8', '9', '5', '2', '4']","['1', '6']","[None, '10']",['7']
97,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['3', '8', '9', '5', '2', '4', '10']","['1', '6']","[None, None]",['7']
97,7 finished I/O → ready queue,io_to_ready,7,IO0,"['3', '8', '9', '5', '2', '4', '10', '7']","['1', '6']","[None, None]",[None]
97,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['8', '9', '5', '2', '4', '10', '7']","['1', '6']","['3', None]",[None]
97,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '5', '2', '4', '10', '7']","['1', '6']","['3', '8']",[None]
97,1 dispatched to IO0,dispatch_io,1,IO0,"['9', '5', '2', '4', '10', '7']",['6'],"['3', '8']",['1']
99,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '5', '2', '4', '10', '7', '3']",['6'],"[None, '8']",['1']
99,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '5', '2', '4', '10', '7', '3', '8']",['6'],"[None, None]",['1']
99,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '2', '4', '10', '7', '3', '8']",['6'],"['9', None]",['1']
99,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '4', '10', '7', '3', '8']",['6'],"['9', '5']",['1']
101,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['2', '4', '10', '7', '3', '8', '9']",['6'],"[None, '5']",['1']
101,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '4', '10', '7', '3', '8', '9', '5']",['6'],"[None, None]",['1']
101,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '10', '7', '3', '8', '9', '5']",['6'],"['2', None]",['1']
101,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '7', '3', '8', '9', '5']",['6'],"['2', '4']",['1']
103,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '7', '3', '8', '9', '5', '2']",['6'],"[None, '4']",['1']
103,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '7', '3', '8', '9', '5', '2', '4']",['6'],"[None, None]",['1']
103,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '3', '8', '9', '5', '2', '4']",['6'],"['10', None]",['1']
103,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '8', '9', '5', '2', '4']",['6'],"['10', '7']",['1']
105,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['3', '8', '9', '5', '2', '4', '10']",['6'],"[None, '7']",['1']
105,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '8', '9', '5', '2', '4', '10', '7']",['6'],"[None, None]",['1']
105,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['8', '9', '5', '2', '4', '10', '7']",['6'],"['3', None]",['1']
105,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '5', '2', '4', '10', '7']",['6'],"['3', '8']",['1']
106,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['9', '5', '2', '4', '10', '7']","['6', '3']","[None, '8']",['1']
106,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '2', '4', '10', '7']","['6', '3']","['9', '8']",['1']
107,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '2', '4', '10', '7', '8']","['6', '3']","['9', None]",['1']
107,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '4', '10', '7', '8']","['6', '3']","['9', '5']",['1']
108,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['2', '4', '10', '7', '8']","['6', '3', '9']","[None, '5']",['1']
108,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '10', '7', '8']","['6', '3', '9']","['2', '5']",['1']
109,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '10', '7', '8', '5']","['6', '3', '9']","['2', None]",['1']
109,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['10', '7', '8', '5']","['6', '3', '9']","['2', '4']",['1']
110,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '7', '8', '5', '2']","['6', '3', '9']","[None, '4']",['1']
110,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['10', '7', '8', '5', '2', '4']","['6', '3', '9']","[None, None]",['1']
110,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '8', '5', '2', '4']","['6', '3', '9']","['10', None]",['1']
110,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '5', '2', '4']","['6', '3', '9']","['10', '7']",['1']
111,1 finished I/O → ready queue,io_to_ready,1,IO0,"['8', '5', '2', '4', '1']","['6', '3', '9']","['10', '7']",[None]
111,6 dispatched to IO0,dispatch_io,6,IO0,"['8', '5', '2', '4', '1']","['3', '9']","['10', '7']",['6']
112,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '5', '2', '4', '1', '10']","['3', '9']","[None, '7']",['6']
112,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['8', '5', '2', '4', '1', '10']","['3', '9', '7']","[None, None]",['6']
112,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '2', '4', '1', '10']","['3', '9', '7']","['8', None]",['6']
112,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '4', '1', '10']","['3', '9', '7']","['8', '5']",['6']
113,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['2', '4', '1', '10', '8']","['3', '9', '7']","[None, '5']",['6']
113,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['2', '4', '1', '10', '8']","['3', '9', '7', '5']","[None, None]",['6']
113,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '1', '10', '8']","['3', '9', '7', '5']","['2', None]",['6']
113,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '10', '8']","['3', '9', '7', '5']","['2', '4']",['6']
115,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '10', '8', '2']","['3', '9', '7', '5']","[None, '4']",['6']
115,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '10', '8', '2', '4']","['3', '9', '7', '5']","[None, None]",['6']
115,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '8', '2', '4']","['3', '9', '7', '5']","['1', None]",['6']
115,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '2', '4']","['3', '9', '7', '5']","['1', '10']",['6']
117,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '2', '4', '1']","['3', '9', '7', '5']","[None, '10']",['6']
117,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '2', '4', '1', '10']","['3', '9', '7', '5']","[None, None]",['6']
117,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '4', '1', '10']","['3', '9', '7', '5']","['8', None]",['6']
117,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '1', '10']","['3', '9', '7', '5']","['8', '2']",['6']
119,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '1', '10', '8']","['3', '9', '7', '5']","[None, '2']",['6']
119,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '1', '10', '8', '2']","['3', '9', '7', '5']","[None, None]",['6']
119,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '10', '8', '2']","['3', '9', '7', '5']","['4', None]",['6']
119,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '8', '2']","['3', '9', '7', '5']","['4', '1']",['6']
121,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '8', '2', '4']","['3', '9', '7', '5']","[None, '1']",['6']
121,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '8', '2', '4', '1']","['3', '9', '7', '5']","[None, None]",['6']
121,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '2', '4', '1']","['3', '9', '7', '5']","['10', None]",['6']
121,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '4', '1']","['3', '9', '7', '5']","['10', '8']",['6']
123,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['2', '4', '1', '10']","['3', '9', '7', '5']","[None, '8']",['6']
123,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['2', '4', '1', '10', '8']","['3', '9', '7', '5']","[None, None]",['6']
123,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '1', '10', '8']","['3', '9', '7', '5']","['2', None]",['6']
123,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '10', '8']","['3', '9', '7', '5']","['2', '4']",['6']
125,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '10', '8', '2']","['3', '9', '7', '5']","[None, '4']",['6']
125,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '10', '8', '2', '4']","['3', '9', '7', '5']","[None, None]",['6']
125,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '8', '2', '4']","['3', '9', '7', '5']","['1', None]",['6']
125,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '2', '4']","['3', '9', '7', '5']","['1', '10']",['6']
127,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '2', '4', '1']","['3', '9', '7', '5']","[None, '10']",['6']
127,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '2', '4', '1', '10']","['3', '9', '7', '5']","[None, None]",['6']
127,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '4', '1', '10']","['3', '9', '7', '5']","['8', None]",['6']
127,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '1', '10']","['3', '9', '7', '5']","['8', '2']",['6']
128,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['4', '1', '10', '2']","['3', '9', '7', '5']","['8', None]",['6']
128,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '10', '2']","['3', '9', '7', '5']","['8', '4']",['6']
129,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '10', '2', '8']","['3', '9', '7', '5']","[None, '4']",['6']
129,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '2', '8']","['3', '9', '7', '5']","['1', '4']",['6']
130,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['10', '2', '8', '4']","['3', '9', '7', '5']","['1', None]",['6']
130,6 finished I/O → ready queue,io_to_ready,6,IO0,"['10', '2', '8', '4', '6']","['3', '9', '7', '5']","['1', None]",[None]
130,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '8', '4', '6']","['3', '9', '7', '5']","['1', '10']",[None]
130,3 dispatched to IO0,dispatch_io,3,IO0,"['2', '8', '4', '6']","['9', '7', '5']","['1', '10']",['3']
131,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '8', '4', '6', '1']","['9', '7', '5']","[None, '10']",['3']
131,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '4', '6', '1']","['9', '7', '5']","['2', '10']",['3']
132,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '4', '6', '1', '10']","['9', '7', '5']","['2', None]",['3']
132,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '6', '1', '10']","['9', '7', '5']","['2', '8']",['3']
133,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '6', '1', '10', '2']","['9', '7', '5']","[None, '8']",['3']
133,3 finished I/O → ready queue,io_to_ready,3,IO0,"['4', '6', '1', '10', '2', '3']","['9', '7', '5']","[None, '8']",[None]
133,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '1', '10', '2', '3']","['9', '7', '5']","['4', '8']",[None]
133,9 dispatched to IO0,dispatch_io,9,IO0,"['6', '1', '10', '2', '3']","['7', '5']","['4', '8']",['9']
134,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['6', '1', '10', '2', '3']","['7', '5', '8']","['4', None]",['9']
134,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '10', '2', '3']","['7', '5', '8']","['4', '6']",['9']
135,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '10', '2', '3', '4']","['7', '5', '8']","[None, '6']",['9']
135,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '2', '3', '4']","['7', '5', '8']","['1', '6']",['9']
136,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '2', '3', '4', '6']","['7', '5', '8']","['1', None]",['9']
136,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '3', '4', '6']","['7', '5', '8']","['1', '10']",['9']
137,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '3', '4', '6', '1']","['7', '5', '8']","[None, '10']",['9']
137,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['3', '4', '6', '1']","['7', '5', '8']","['2', '10']",['9']
138,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['3', '4', '6', '1', '10']","['7', '5', '8']","['2', None]",['9']
138,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '6', '1', '10']","['7', '5', '8']","['2', '3']",['9']
139,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '6', '1', '10', '2']","['7', '5', '8']","[None, '3']",['9']
139,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '1', '10', '2']","['7', '5', '8']","['4', '3']",['9']
140,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['6', '1', '10', '2', '3']","['7', '5', '8']","['4', None]",['9']
140,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '10', '2', '3']","['7', '5', '8']","['4', '6']",['9']
141,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '10', '2', '3', '4']","['7', '5', '8']","[None, '6']",['9']
141,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '2', '3', '4']","['7', '5', '8']","['1', '6']",['9']
142,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '2', '3', '4', '6']","['7', '5', '8']","['1', None]",['9']
142,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '3', '4', '6']","['7', '5', '8']","['1', '10']",['9']
143,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '3', '4', '6', '1']","['7', '5', '8']","[None, '10']",['9']
143,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['3', '4', '6', '1']","['7', '5', '8']","['2', '10']",['9']
144,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['3', '4', '6', '1', '10']","['7', '5', '8']","['2', None]",['9']
144,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '6', '1', '10']","['7', '5', '8']","['2', '3']",['9']
145,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['4', '6', '1', '10']","['7', '5', '8', '2']","[None, '3']",['9']
145,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '1', '10']","['7', '5', '8', '2']","['4', '3']",['9']
146,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['6', '1', '10', '3']","['7', '5', '8', '2']","['4', None]",['9']
146,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '10', '3']","['7', '5', '8', '2']","['4', '6']",['9']
147,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '10', '3', '4']","['7', '5', '8', '2']","[None, '6']",['9']
147,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '3', '4']","['7', '5', '8', '2']","['1', '6']",['9']
148,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '3', '4', '6']","['7', '5', '8', '2']","['1', None]",['9']
148,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['3', '4', '6']","['7', '5', '8', '2']","['1', '10']",['9']
149,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '4', '6', '1']","['7', '5', '8', '2']","[None, '10']",['9']
149,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '6', '1']","['7', '5', '8', '2']","['3', '10']",['9']
150,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '6', '1', '10']","['7', '5', '8', '2']","['3', None]",['9']
150,9 finished I/O → ready queue,io_to_ready,9,IO0,"['4', '6', '1', '10', '9']","['7', '5', '8', '2']","['3', None]",[None]
150,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '1', '10', '9']","['7', '5', '8', '2']","['3', '4']",[None]
150,7 dispatched to IO0,dispatch_io,7,IO0,"['6', '1', '10', '9']","['5', '8', '2']","['3', '4']",['7']
151,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '1', '10', '9', '3']","['5', '8', '2']","[None, '4']",['7']
151,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '10', '9', '3']","['5', '8', '2']","['6', '4']",['7']
152,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '10', '9', '3', '4']","['5', '8', '2']","['6', None]",['7']
152,7 finished I/O → ready queue,io_to_ready,7,IO0,"['1', '10', '9', '3', '4', '7']","['5', '8', '2']","['6', None]",[None]
152,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '9', '3', '4', '7']","['5', '8', '2']","['6', '1']",[None]
152,5 dispatched to IO0,dispatch_io,5,IO0,"['10', '9', '3', '4', '7']","['8', '2']","['6', '1']",['5']
153,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '9', '3', '4', '7', '6']","['8', '2']","[None, '1']",['5']
153,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '3', '4', '7', '6']","['8', '2']","['10', '1']",['5']
154,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['9', '3', '4', '7', '6', '1']","['8', '2']","['10', None]",['5']
154,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '4', '7', '6', '1']","['8', '2']","['10', '9']",['5']
155,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['3', '4', '7', '6', '1', '10']","['8', '2']","[None, '9']",['5']
155,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '7', '6', '1', '10']","['8', '2']","['3', '9']",['5']
156,3 finished all bursts,finished,3,CPU0,"['4', '7', '6', '1', '10']","['8', '2']","[None, '9']",['5']
156,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '7', '6', '1', '10', '9']","['8', '2']","[None, None]",['5']
156,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '6', '1', '10', '9']","['8', '2']","['4', None]",['5']
156,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '1', '10', '9']","['8', '2']","['4', '7']",['5']
157,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['6', '1', '10', '9', '4']","['8', '2']","[None, '7']",['5']
157,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '10', '9', '4']","['8', '2']","['6', '7']",['5']
158,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['1', '10', '9', '4', '7']","['8', '2']","['6', None]",['5']
158,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '9', '4', '7']","['8', '2']","['6', '1']",['5']
159,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '9', '4', '7', '6']","['8', '2']","[None, '1']",['5']
159,5 finished I/O → ready queue,io_to_ready,5,IO0,"['10', '9', '4', '7', '6', '5']","['8', '2']","[None, '1']",[None]
159,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '4', '7', '6', '5']","['8', '2']","['10', '1']",[None]
159,8 dispatched to IO0,dispatch_io,8,IO0,"['9', '4', '7', '6', '5']",['2'],"['10', '1']",['8']
160,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['9', '4', '7', '6', '5', '10']",['2'],"[None, '1']",['8']
160,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '4', '7', '6', '5', '10', '1']",['2'],"[None, None]",['8']
160,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '7', '6', '5', '10', '1']",['2'],"['9', None]",['8']
160,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '6', '5', '10', '1']",['2'],"['9', '4']",['8']
162,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '6', '5', '10', '1', '9']",['2'],"[None, '4']",['8']
162,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['7', '6', '5', '10', '1', '9', '4']",['2'],"[None, None]",['8']
162,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '5', '10', '1', '9', '4']",['2'],"['7', None]",['8']
162,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '10', '1', '9', '4']",['2'],"['7', '6']",['8']
163,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['5', '10', '1', '9', '4']","['2', '7']","[None, '6']",['8']
163,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['10', '1', '9', '4']","['2', '7']","['5', '6']",['8']
164,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['10', '1', '9', '4', '5']","['2', '7']","[None, '6']",['8']
164,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '1', '9', '4', '5', '6']","['2', '7']","[None, None]",['8']
164,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '9', '4', '5', '6']","['2', '7']","['10', None]",['8']
164,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['9', '4', '5', '6']","['2', '7']","['10', '1']",['8']
166,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['9', '4', '5', '6', '10']","['2', '7']","[None, '1']",['8']
166,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '4', '5', '6', '10', '1']","['2', '7']","[None, None]",['8']
166,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '5', '6', '10', '1']","['2', '7']","['9', None]",['8']
166,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '6', '10', '1']","['2', '7']","['9', '4']",['8']
167,8 finished I/O → ready queue,io_to_ready,8,IO0,"['5', '6', '10', '1', '8']","['2', '7']","['9', '4']",[None]
167,2 dispatched to IO0,dispatch_io,2,IO0,"['5', '6', '10', '1', '8']",['7'],"['9', '4']",['2']
168,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '6', '10', '1', '8', '9']",['7'],"[None, '4']",['2']
168,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '6', '10', '1', '8', '9', '4']",['7'],"[None, None]",['2']
168,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '10', '1', '8', '9', '4']",['7'],"['5', None]",['2']
168,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '1', '8', '9', '4']",['7'],"['5', '6']",['2']
170,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['10', '1', '8', '9', '4', '5']",['7'],"[None, '6']",['2']
170,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['10', '1', '8', '9', '4', '5', '6']",['7'],"[None, None]",['2']
170,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '8', '9', '4', '5', '6']",['7'],"['10', None]",['2']
170,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '9', '4', '5', '6']",['7'],"['10', '1']",['2']
172,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '9', '4', '5', '6', '10']",['7'],"[None, '1']",['2']
172,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '9', '4', '5', '6', '10', '1']",['7'],"[None, None]",['2']
172,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '4', '5', '6', '10', '1']",['7'],"['8', None]",['2']
172,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '5', '6', '10', '1']",['7'],"['8', '9']",['2']
174,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '5', '6', '10', '1', '8']",['7'],"[None, '9']",['2']
174,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '5', '6', '10', '1', '8', '9']",['7'],"[None, None]",['2']
174,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '6', '10', '1', '8', '9']",['7'],"['4', None]",['2']
174,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '10', '1', '8', '9']",['7'],"['4', '5']",['2']
176,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '10', '1', '8', '9', '4']",['7'],"[None, '5']",['2']
176,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '10', '1', '8', '9', '4', '5']",['7'],"[None, None]",['2']
176,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '1', '8', '9', '4', '5']",['7'],"['6', None]",['2']
176,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '8', '9', '4', '5']",['7'],"['6', '10']",['2']
178,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '8', '9', '4', '5', '6']",['7'],"[None, '10']",['2']
178,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['1', '8', '9', '4', '5', '6', '10']",['7'],"[None, None]",['2']
178,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '9', '4', '5', '6', '10']",['7'],"['1', None]",['2']
178,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '4', '5', '6', '10']",['7'],"['1', '8']",['2']
180,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['9', '4', '5', '6', '10', '1']",['7'],"[None, '8']",['2']
180,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '4', '5', '6', '10', '1', '8']",['7'],"[None, None]",['2']
180,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '5', '6', '10', '1', '8']",['7'],"['9', None]",['2']
180,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '6', '10', '1', '8']",['7'],"['9', '4']",['2']
182,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '6', '10', '1', '8', '9']",['7'],"[None, '4']",['2']
182,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '6', '10', '1', '8', '9', '4']",['7'],"[None, None]",['2']
182,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '10', '1', '8', '9', '4']",['7'],"['5', None]",['2']
182,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '1', '8', '9', '4']",['7'],"['5', '6']",['2']
184,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['10', '1', '8', '9', '4', '5']",['7'],"[None, '6']",['2']
184,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '1', '8', '9', '4', '5', '6']",['7'],"[None, None]",['2']
184,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '8', '9', '4', '5', '6']",['7'],"['10', None]",['2']
184,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '9', '4', '5', '6']",['7'],"['10', '1']",['2']
186,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '9', '4', '5', '6', '10']",['7'],"[None, '1']",['2']
186,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '9', '4', '5', '6', '10', '1']",['7'],"[None, None]",['2']
186,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '4', '5', '6', '10', '1']",['7'],"['8', None]",['2']
186,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '5', '6', '10', '1']",['7'],"['8', '9']",['2']
188,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['4', '5', '6', '10', '1', '8']",['7'],"[None, '9']",['2']
188,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '5', '6', '10', '1', '8', '9']",['7'],"[None, None]",['2']
188,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '6', '10', '1', '8', '9']",['7'],"['4', None]",['2']
188,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '10', '1', '8', '9']",['7'],"['4', '5']",['2']
190,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '10', '1', '8', '9', '4']",['7'],"[None, '5']",['2']
190,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '10', '1', '8', '9', '4', '5']",['7'],"[None, None]",['2']
190,2 finished I/O → ready queue,io_to_ready,2,IO0,"['6', '10', '1', '8', '9', '4', '5', '2']",['7'],"[None, None]",[None]
190,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '1', '8', '9', '4', '5', '2']",['7'],"['6', None]",[None]
190,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '8', '9', '4', '5', '2']",['7'],"['6', '10']",[None]
190,7 dispatched to IO0,dispatch_io,7,IO0,"['1', '8', '9', '4', '5', '2']",[],"['6', '10']",['7']
192,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '8', '9', '4', '5', '2', '6']",[],"[None, '10']",['7']
192,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['1', '8', '9', '4', '5', '2', '6', '10']",[],"[None, None]",['7']
192,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '9', '4', '5', '2', '6', '10']",[],"['1', None]",['7']
192,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '4', '5', '2', '6', '10']",[],"['1', '8']",['7']
194,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['9', '4', '5', '2', '6', '10', '1']",[],"[None, '8']",['7']
194,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '4', '5', '2', '6', '10', '1', '8']",[],"[None, None]",['7']
194,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '5', '2', '6', '10', '1', '8']",[],"['9', None]",['7']
194,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '2', '6', '10', '1', '8']",[],"['9', '4']",['7']
195,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['5', '2', '6', '10', '1', '8']",['9'],"[None, '4']",['7']
195,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '6', '10', '1', '8']",['9'],"['5', '4']",['7']
196,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['2', '6', '10', '1', '8']","['9', '5']","[None, '4']",['7']
196,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '6', '10', '1', '8', '4']","['9', '5']","[None, None]",['7']
196,7 finished I/O → ready queue,io_to_ready,7,IO0,"['2', '6', '10', '1', '8', '4', '7']","['9', '5']","[None, None]",[None]
196,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '10', '1', '8', '4', '7']","['9', '5']","['2', None]",[None]
196,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '1', '8', '4', '7']","['9', '5']","['2', '6']",[None]
196,9 dispatched to IO0,dispatch_io,9,IO0,"['10', '1', '8', '4', '7']",['5'],"['2', '6']",['9']
197,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['10', '1', '8', '4', '7']","['5', '6']","['2', None]",['9']
197,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '8', '4', '7']","['5', '6']","['2', '10']",['9']
198,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '8', '4', '7', '2']","['5', '6']","[None, '10']",['9']
198,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '4', '7', '2']","['5', '6']","['1', '10']",['9']
199,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '4', '7', '2', '10']","['5', '6']","['1', None]",['9']
199,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '7', '2', '10']","['5', '6']","['1', '8']",['9']
200,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '7', '2', '10', '1']","['5', '6']","[None, '8']",['9']
200,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '2', '10', '1']","['5', '6']","['4', '8']",['9']
201,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['7', '2', '10', '1', '8']","['5', '6']","['4', None]",['9']
201,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['2', '10', '1', '8']","['5', '6']","['4', '7']",['9']
202,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '10', '1', '8', '4']","['5', '6']","[None, '7']",['9']
202,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '1', '8', '4']","['5', '6']","['2', '7']",['9']
203,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['10', '1', '8', '4', '7']","['5', '6']","['2', None]",['9']
203,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '8', '4', '7']","['5', '6']","['2', '10']",['9']
204,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '8', '4', '7', '2']","['5', '6']","[None, '10']",['9']
204,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['1', '8', '4', '7', '2']","['5', '6', '10']","[None, None]",['9']
204,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '4', '7', '2']","['5', '6', '10']","['1', None]",['9']
204,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '7', '2']","['5', '6', '10']","['1', '8']",['9']
206,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '7', '2', '1']","['5', '6', '10']","[None, '8']",['9']
206,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '7', '2', '1', '8']","['5', '6', '10']","[None, None]",['9']
206,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '2', '1', '8']","['5', '6', '10']","['4', None]",['9']
206,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['2', '1', '8']","['5', '6', '10']","['4', '7']",['9']
207,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['2', '1', '8']","['5', '6', '10', '7']","['4', None]",['9']
207,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '8']","['5', '6', '10', '7']","['4', '2']",['9']
208,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '8', '4']","['5', '6', '10', '7']","[None, '2']",['9']
208,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '4']","['5', '6', '10', '7']","['1', '2']",['9']
209,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['8', '4', '1']","['5', '6', '10', '7']","[None, '2']",['9']
209,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['8', '4', '1', '2']","['5', '6', '10', '7']","[None, None]",['9']
209,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '1', '2']","['5', '6', '10', '7']","['8', None]",['9']
209,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '2']","['5', '6', '10', '7']","['8', '4']",['9']
211,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['1', '2', '8']","['5', '6', '10', '7']","[None, '4']",['9']
211,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['1', '2', '8', '4']","['5', '6', '10', '7']","[None, None]",['9']
211,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '8', '4']","['5', '6', '10', '7']","['1', None]",['9']
211,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '4']","['5', '6', '10', '7']","['1', '2']",['9']
213,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '4', '1']","['5', '6', '10', '7']","[None, '2']",['9']
213,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['8', '4', '1', '2']","['5', '6', '10', '7']","[None, None]",['9']
213,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '1', '2']","['5', '6', '10', '7']","['8', None]",['9']
213,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '2']","['5', '6', '10', '7']","['8', '4']",['9']
215,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '2', '8']","['5', '6', '10', '7']","[None, '4']",['9']
215,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '2', '8', '4']","['5', '6', '10', '7']","[None, None]",['9']
215,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '8', '4']","['5', '6', '10', '7']","['1', None]",['9']
215,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '4']","['5', '6', '10', '7']","['1', '2']",['9']
216,2 finished all bursts,finished,2,CPU1,"['8', '4']","['5', '6', '10', '7']","['1', None]",['9']
216,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['4'],"['5', '6', '10', '7']","['1', '8']",['9']
217,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '1']","['5', '6', '10', '7']","[None, '8']",['9']
217,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['4', '1', '8']","['5', '6', '10', '7']","[None, None]",['9']
217,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '8']","['5', '6', '10', '7']","['4', None]",['9']
217,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['8'],"['5', '6', '10', '7']","['4', '1']",['9']
219,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '4']","['5', '6', '10', '7']","[None, '1']",['9']
219,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '4', '1']","['5', '6', '10', '7']","[None, None]",['9']
219,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '1']","['5', '6', '10', '7']","['8', None]",['9']
219,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],"['5', '6', '10', '7']","['8', '4']",['9']
220,9 finished I/O → ready queue,io_to_ready,9,IO0,"['1', '9']","['5', '6', '10', '7']","['8', '4']",[None]
220,5 dispatched to IO0,dispatch_io,5,IO0,"['1', '9']","['6', '10', '7']","['8', '4']",['5']
221,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '9', '8']","['6', '10', '7']","[None, '4']",['5']
221,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['1', '9', '8', '4']","['6', '10', '7']","[None, None]",['5']
221,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '8', '4']","['6', '10', '7']","['1', None]",['5']
221,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '4']","['6', '10', '7']","['1', '9']",['5']
223,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '4', '1']","['6', '10', '7']","[None, '9']",['5']
223,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '4', '1', '9']","['6', '10', '7']","[None, None]",['5']
223,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '1', '9']","['6', '10', '7']","['8', None]",['5']
223,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '9']","['6', '10', '7']","['8', '4']",['5']
225,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['1', '9', '8']","['6', '10', '7']","[None, '4']",['5']
225,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '9', '8', '4']","['6', '10', '7']","[None, None]",['5']
225,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '8', '4']","['6', '10', '7']","['1', None]",['5']
225,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '4']","['6', '10', '7']","['1', '9']",['5']
227,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '4', '1']","['6', '10', '7']","[None, '9']",['5']
227,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '4', '1', '9']","['6', '10', '7']","[None, None]",['5']
227,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '1', '9']","['6', '10', '7']","['8', None]",['5']
227,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '9']","['6', '10', '7']","['8', '4']",['5']
229,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '9', '8']","['6', '10', '7']","[None, '4']",['5']
229,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '9', '8', '4']","['6', '10', '7']","[None, None]",['5']
229,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '8', '4']","['6', '10', '7']","['1', None]",['5']
229,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '4']","['6', '10', '7']","['1', '9']",['5']
231,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['8', '4']","['6', '10', '7', '1']","[None, '9']",['5']
231,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '4', '9']","['6', '10', '7', '1']","[None, None]",['5']
231,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '9']","['6', '10', '7', '1']","['8', None]",['5']
231,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['9'],"['6', '10', '7', '1']","['8', '4']",['5']
233,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '8']","['6', '10', '7', '1']","[None, '4']",['5']
233,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '8', '4']","['6', '10', '7', '1']","[None, None]",['5']
233,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '4']","['6', '10', '7', '1']","['9', None]",['5']
233,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['4'],"['6', '10', '7', '1']","['9', '8']",['5']
235,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['4', '9']","['6', '10', '7', '1']","[None, '8']",['5']
235,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '9', '8']","['6', '10', '7', '1']","[None, None]",['5']
235,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '8']","['6', '10', '7', '1']","['4', None]",['5']
235,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['8'],"['6', '10', '7', '1']","['4', '9']",['5']
237,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '4']","['6', '10', '7', '1']","[None, '9']",['5']
237,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '4', '9']","['6', '10', '7', '1']","[None, None]",['5']
237,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '9']","['6', '10', '7', '1']","['8', None]",['5']
237,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['9'],"['6', '10', '7', '1']","['8', '4']",['5']
239,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '8']","['6', '10', '7', '1']","[None, '4']",['5']
239,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '8', '4']","['6', '10', '7', '1']","[None, None]",['5']
239,5 finished I/O → ready queue,io_to_ready,5,IO0,"['9', '8', '4', '5']","['6', '10', '7', '1']","[None, None]",[None]
239,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '4', '5']","['6', '10', '7', '1']","['9', None]",[None]
239,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '5']","['6', '10', '7', '1']","['9', '8']",[None]
239,6 dispatched to IO0,dispatch_io,6,IO0,"['4', '5']","['10', '7', '1']","['9', '8']",['6']
240,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['4', '5', '8']","['10', '7', '1']","['9', None]",['6']
240,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '8']","['10', '7', '1']","['9', '4']",['6']
241,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '8', '9']","['10', '7', '1']","[None, '4']",['6']
241,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '9']","['10', '7', '1']","['5', '4']",['6']
242,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['8', '9', '4']","['10', '7', '1']","['5', None]",['6']
242,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '4']","['10', '7', '1']","['5', '8']",['6']
243,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['9', '4', '5']","['10', '7', '1']","[None, '8']",['6']
243,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '5']","['10', '7', '1']","['9', '8']",['6']
244,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['4', '5', '9']","['10', '7', '1']","[None, '8']",['6']
244,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '5', '9', '8']","['10', '7', '1']","[None, None]",['6']
244,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '9', '8']","['10', '7', '1']","['4', None]",['6']
244,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '8']","['10', '7', '1']","['4', '5']",['6']
245,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['9', '8']","['10', '7', '1', '4']","[None, '5']",['6']
245,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['8'],"['10', '7', '1', '4']","['9', '5']",['6']
246,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '5']","['10', '7', '1', '4']","['9', None]",['6']
246,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['5'],"['10', '7', '1', '4']","['9', '8']",['6']
247,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '9']","['10', '7', '1', '4']","[None, '8']",['6']
247,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['5', '9', '8']","['10', '7', '1', '4']","[None, None]",['6']
247,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '8']","['10', '7', '1', '4']","['5', None]",['6']
247,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['8'],"['10', '7', '1', '4']","['5', '9']",['6']
249,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '5']","['10', '7', '1', '4']","[None, '9']",['6']
249,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '5', '9']","['10', '7', '1', '4']","[None, None]",['6']
249,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '9']","['10', '7', '1', '4']","['8', None]",['6']
249,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['9'],"['10', '7', '1', '4']","['8', '5']",['6']
251,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '8']","['10', '7', '1', '4']","[None, '5']",['6']
251,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['9', '8', '5']","['10', '7', '1', '4']","[None, None]",['6']
251,6 finished I/O → ready queue,io_to_ready,6,IO0,"['9', '8', '5', '6']","['10', '7', '1', '4']","[None, None]",[None]
251,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '5', '6']","['10', '7', '1', '4']","['9', None]",[None]
251,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '6']","['10', '7', '1', '4']","['9', '8']",[None]
251,10 dispatched to IO0,dispatch_io,10,IO0,"['5', '6']","['7', '1', '4']","['9', '8']",['10']
253,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '6', '9']","['7', '1', '4']","[None, '8']",['10']
253,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '6', '9', '8']","['7', '1', '4']","[None, None]",['10']
253,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '9', '8']","['7', '1', '4']","['5', None]",['10']
253,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '8']","['7', '1', '4']","['5', '6']",['10']
255,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['9', '8', '5']","['7', '1', '4']","[None, '6']",['10']
255,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '8', '5', '6']","['7', '1', '4']","[None, None]",['10']
255,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '5', '6']","['7', '1', '4']","['9', None]",['10']
255,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '6']","['7', '1', '4']","['9', '8']",['10']
257,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['5', '6', '9']","['7', '1', '4']","[None, '8']",['10']
257,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '6', '9', '8']","['7', '1', '4']","[None, None]",['10']
257,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '9', '8']","['7', '1', '4']","['5', None]",['10']
257,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '8']","['7', '1', '4']","['5', '6']",['10']
259,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['9', '8', '5']","['7', '1', '4']","[None, '6']",['10']
259,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '8', '5', '6']","['7', '1', '4']","[None, None]",['10']
259,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '5', '6']","['7', '1', '4']","['9', None]",['10']
259,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '6']","['7', '1', '4']","['9', '8']",['10']
261,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '6', '9']","['7', '1', '4']","[None, '8']",['10']
261,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '6', '9', '8']","['7', '1', '4']","[None, None]",['10']
261,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '9', '8']","['7', '1', '4']","['5', None]",['10']
261,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '8']","['7', '1', '4']","['5', '6']",['10']
262,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['9', '8', '5']","['7', '1', '4']","[None, '6']",['10']
262,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '5']","['7', '1', '4']","['9', '6']",['10']
263,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '5', '6']","['7', '1', '4']","['9', None]",['10']
263,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '6']","['7', '1', '4']","['9', '8']",['10']
264,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '6', '9']","['7', '1', '4']","[None, '8']",['10']
264,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '9']","['7', '1', '4']","['5', '8']",['10']
265,8 finished all bursts,finished,8,CPU1,"['6', '9']","['7', '1', '4']","['5', None]",['10']
265,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['9'],"['7', '1', '4']","['5', '6']",['10']
266,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['9', '5']","['7', '1', '4']","[None, '6']",['10']
266,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['5'],"['7', '1', '4']","['9', '6']",['10']
267,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '6']","['7', '1', '4']","['9', None]",['10']
267,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['6'],"['7', '1', '4']","['9', '5']",['10']
268,9 finished all bursts,finished,9,CPU0,['6'],"['7', '1', '4']","[None, '5']",['10']
268,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '1', '4']","['6', '5']",['10']
269,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['7', '1', '4']","['6', None]",['10']
269,10 finished I/O → ready queue,io_to_ready,10,IO0,"['5', '10']","['7', '1', '4']","['6', None]",[None]
269,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['10'],"['7', '1', '4']","['6', '5']",[None]
269,7 dispatched to IO0,dispatch_io,7,IO0,['10'],"['1', '4']","['6', '5']",['7']
270,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '6']","['1', '4']","[None, '5']",['7']
270,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['6'],"['1', '4']","['10', '5']",['7']
271,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '5']","['1', '4']","['10', None]",['7']
271,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['5'],"['1', '4']","['10', '6']",['7']
272,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '10']","['1', '4']","[None, '6']",['7']
272,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['10'],"['1', '4']","['5', '6']",['7']
273,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '6']","['1', '4']","['5', None]",['7']
273,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['6'],"['1', '4']","['5', '10']",['7']
274,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '5']","['1', '4']","[None, '10']",['7']
274,7 finished I/O → ready queue,io_to_ready,7,IO0,"['6', '5', '7']","['1', '4']","[None, '10']",[None]
274,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '7']","['1', '4']","['6', '10']",[None]
274,1 dispatched to IO0,dispatch_io,1,IO0,"['5', '7']",['4'],"['6', '10']",['1']
275,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['5', '7', '6']",['4'],"[None, '10']",['1']
275,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '7', '6', '10']",['4'],"[None, None]",['1']
275,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '6', '10']",['4'],"['5', None]",['1']
275,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '10']",['4'],"['5', '7']",['1']
277,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '10', '5']",['4'],"[None, '7']",['1']
277,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '10', '5', '7']",['4'],"[None, None]",['1']
277,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '5', '7']",['4'],"['6', None]",['1']
277,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '7']",['4'],"['6', '10']",['1']
279,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '7', '6']",['4'],"[None, '10']",['1']
279,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '7', '6', '10']",['4'],"[None, None]",['1']
279,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '6', '10']",['4'],"['5', None]",['1']
279,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '10']",['4'],"['5', '7']",['1']
280,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['6', '10']","['4', '7']","['5', None]",['1']
280,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['10'],"['4', '7']","['5', '6']",['1']
281,5 finished CPU → wait queue,cpu_to_io,5,CPU0,['10'],"['4', '7', '5']","[None, '6']",['1']
281,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['4', '7', '5']","['10', '6']",['1']
282,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,['6'],"['4', '7', '5']","['10', None]",['1']
282,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['4', '7', '5']","['10', '6']",['1']
283,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['4', '7', '5']","[None, '6']",['1']
283,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['4', '7', '5']","['10', '6']",['1']
284,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['4', '7', '5']","['10', None]",['1']
284,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['4', '7', '5']","['10', '6']",['1']
285,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['4', '7', '5']","[None, '6']",['1']
285,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['4', '7', '5']","['10', '6']",['1']
286,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['4', '7', '5']","['10', None]",['1']
286,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['4', '7', '5']","['10', '6']",['1']
287,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['4', '7', '5']","[None, '6']",['1']
287,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['4', '7', '5']","['10', '6']",['1']
288,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['4', '7', '5']","['10', None]",['1']
288,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['4', '7', '5']","['10', '6']",['1']
289,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['4', '7', '5', '10']","[None, '6']",['1']
290,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,['6'],"['4', '7', '5', '10']","[None, None]",['1']
290,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['4', '7', '5', '10']","['6', None]",['1']
291,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['4', '7', '5', '10']","['6', None]",[None]
291,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['4', '7', '5', '10']","['6', '1']",[None]
291,4 dispatched to IO0,dispatch_io,4,IO0,[],"['7', '5', '10']","['6', '1']",['4']
292,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, '1']",['4']
292,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5', '10']","['6', '1']",['4']
293,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['7', '5', '10']","['6', None]",['4']
293,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['7', '5', '10']","['6', '1']",['4']
294,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, '1']",['4']
294,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5', '10']","['6', '1']",['4']
295,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['7', '5', '10']","['6', None]",['4']
295,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['7', '5', '10']","['6', '1']",['4']
296,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, '1']",['4']
296,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['6', '1']","['7', '5', '10']","[None, None]",['4']
296,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['1'],"['7', '5', '10']","['6', None]",['4']
296,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['7', '5', '10']","['6', '1']",['4']
298,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, '1']",['4']
298,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '1']","['7', '5', '10']","[None, None]",['4']
298,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['1'],"['7', '5', '10']","['6', None]",['4']
298,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['7', '5', '10']","['6', '1']",['4']
300,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, '1']",['4']
300,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '1']","['7', '5', '10']","[None, None]",['4']
300,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['1'],"['7', '5', '10']","['6', None]",['4']
300,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['7', '5', '10']","['6', '1']",['4']
302,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, '1']",['4']
302,1 finished all bursts,finished,1,CPU1,['6'],"['7', '5', '10']","[None, None]",['4']
302,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5', '10']","['6', None]",['4']
303,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['7', '5', '10']","[None, None]",['4']
303,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5', '10']","['6', None]",['4']
305,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, None]",['4']
305,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5', '10']","['6', None]",['4']
307,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, None]",['4']
307,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5', '10']","['6', None]",['4']
309,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, None]",['4']
309,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5', '10']","['6', None]",['4']
310,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['7', '5', '10']","[None, None]",['4']
310,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5', '10']","['6', None]",['4']
312,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, None]",['4']
312,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5', '10']","['6', None]",['4']
314,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, None]",['4']
314,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5', '10']","['6', None]",['4']
316,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '5', '10']","[None, None]",['4']
316,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '5', '10']","['6', None]",['4']
317,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['7', '5', '10']","['6', None]",[None]
317,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['7', '5', '10']","['6', '4']",[None]
317,7 dispatched to IO0,dispatch_io,7,IO0,[],"['5', '10']","['6', '4']",['7']
318,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['5', '10']","[None, '4']",['7']
318,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['5', '10']","['6', '4']",['7']
319,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['5', '10']","['6', None]",['7']
319,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['5', '10']","['6', '4']",['7']
320,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['5', '10']","[None, '4']",['7']
320,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['5', '10']","['6', '4']",['7']
321,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['5', '10']","['6', None]",['7']
321,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['5', '10']","['6', '4']",['7']
322,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['5', '10']","[None, '4']",['7']
322,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['5', '10']","['6', '4']",['7']
323,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['5', '10']","['6', None]",['7']
323,7 finished I/O → ready queue,io_to_ready,7,IO0,"['4', '7']","['5', '10']","['6', None]",[None]
323,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['7'],"['5', '10']","['6', '4']",[None]
323,5 dispatched to IO0,dispatch_io,5,IO0,['7'],['10'],"['6', '4']",['5']
324,6 finished CPU → wait queue,cpu_to_io,6,CPU0,['7'],"['10', '6']","[None, '4']",['5']
324,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '6']","['7', '4']",['5']
325,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['10', '6']","['7', None]",['5']
325,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['10', '6']","['7', '4']",['5']
326,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['10', '6']","[None, '4']",['5']
326,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['10', '6']","['7', '4']",['5']
327,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['10', '6']","['7', None]",['5']
327,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['10', '6']","['7', '4']",['5']
328,7 finished all bursts,finished,7,CPU0,[],"['10', '6']","[None, '4']",['5']
329,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['10', '6']","[None, None]",['5']
329,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6']","['4', None]",['5']
331,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '6']","[None, None]",['5']
331,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6']","['4', None]",['5']
333,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '6']","[None, None]",['5']
333,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6']","['4', None]",['5']
335,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '6']","[None, None]",['5']
335,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6']","['4', None]",['5']
337,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['10', '6']","[None, None]",['5']
337,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6']","['4', None]",['5']
339,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '6']","[None, None]",['5']
339,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6']","['4', None]",['5']
341,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '6']","[None, None]",['5']
341,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6']","['4', None]",['5']
343,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '6']","[None, None]",['5']
343,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6']","['4', None]",['5']
345,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '6']","[None, None]",['5']
345,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6']","['4', None]",['5']
347,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '6']","[None, None]",['5']
347,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6']","['4', None]",['5']
348,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['10', '6']","['4', None]",[None]
348,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['10', '6']","['4', '5']",[None]
348,10 dispatched to IO0,dispatch_io,10,IO0,[],['6'],"['4', '5']",['10']
349,4 finished all bursts,finished,4,CPU0,[],['6'],"[None, '5']",['10']
350,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],['6'],"[None, None]",['10']
350,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['6'],"['5', None]",['10']
352,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],['6'],"[None, None]",['10']
352,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],['6'],"['5', None]",['10']
354,5 finished all bursts,finished,5,CPU0,[],['6'],"[None, None]",['10']
358,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],['6'],"[None, None]",[None]
358,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],['6'],"['10', None]",[None]
358,6 dispatched to IO0,dispatch_io,6,IO0,[],[],"['10', None]",['6']
360,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]",['6']
360,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",['6']
362,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]",['6']
362,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",['6']
364,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],['10'],"[None, None]",['6']
378,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],['10'],"[None, None]",[None]
378,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],['10'],"['6', None]",[None]
378,10 dispatched to IO0,dispatch_io,10,IO0,[],[],"['6', None]",['10']
380,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, None]",['10']
380,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', None]",['10']
382,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, None]",['10']
382,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', None]",['10']
384,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, None]",['10']
384,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', None]",['10']
385,6 finished all bursts,finished,6,CPU0,[],[],"[None, None]",['10']
397,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],[],"[None, None]",[None]
397,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
399,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]",[None]
399,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
401,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]",[None]
401,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
403,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]",[None]
403,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
405,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]",[None]
405,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
407,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]",[None]
407,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
409,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]",[None]
409,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
410,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],[],"[None, None]",[None]
410,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
412,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],[],"[None, None]",[None]
412,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],[],"['10', None]",[None]
414,10 finished all bursts,finished,10,CPU0,[],[],"[None, None]",[None]
