make: Entering directory '/users/students/r1024900/MasterThesis/hw/unit_tests/MatMul'
HDL_FILES: ./tb_MatMul.sv ../../rtl/MatMul.sv
rm -rf work transcript *.vcd
TEST_PATH=/users/students/r1024900/MasterThesis/hw/unit_tests/MatMul SIM_NAME=MatMul DBG=0 \
BUILD_ONLY=1 DEFINES="" HDL_FILE_LIST=/users/students/r1024900/MasterThesis/hw/unit_tests/MatMul/hdl_file_list.tcl \
vsim -c -do "source /users/students/r1024900/MasterThesis/target/sim/questa/build.tcl"
Reading pref.tcl

# 2025.2

# source /users/students/r1024900/MasterThesis/target/sim/questa/build.tcl
--------------------------------------------------------------------------------
Defines loaded
TEST_PATH: /users/students/r1024900/MasterThesis/hw/unit_tests/MatMul
HDL_FILE_LIST: /users/students/r1024900/MasterThesis/hw/unit_tests/MatMul/hdl_file_list.tcl
SIM_NAME: MatMul
DBG: 0
DEFINES: 
WLIB: /users/students/r1024900/MasterThesis/hw/unit_tests/MatMul/work/work_MatMul
--------------------------------------------------------------------------------
DEBUG: HDL_FILES = <./tb_MatMul.sv ../../rtl/MatMul.sv { }>
Building MatMul ...
Compiling ./tb_MatMul.sv ...
DEBUG: HDL_FILES = <./tb_MatMul.sv ../../rtl/MatMul.sv { }>
# QuestaSim vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 12:54:06 on Oct 23,2025
# vlog -sv -work /users/students/r1024900/MasterThesis/hw/unit_tests/MatMul/work/work_MatMul ./tb_MatMul.sv 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module tb_MatMul
# ** Warning: ./tb_MatMul.sv(89): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./tb_MatMul.sv(89): (vlog-13562) Size of the numeric literal 'A5A5A5A5_F0F0F0F0_0F0F0F0F_55AA55AA_0123456789ABCDEF_FFFFFFFF_00000000_FEDCBA98' is bigger than the specified number of bits '256'. 
# 
# Top level modules:
# 	tb_MatMul
# End time: 12:54:06 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
Compiling ../../rtl/MatMul.sv ...
DEBUG: HDL_FILES = <./tb_MatMul.sv ../../rtl/MatMul.sv { }>
# QuestaSim vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 12:54:06 on Oct 23,2025
# vlog -sv -work /users/students/r1024900/MasterThesis/hw/unit_tests/MatMul/work/work_MatMul ../../rtl/MatMul.sv 
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# -- Compiling module MatMul
# ** Warning: ../../rtl/MatMul.sv(28): (vlog-13314) Defaulting port 'J_Matrix_chunk' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	MatMul
# End time: 12:54:06 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
Compiling   ...
DEBUG: HDL_FILES = <./tb_MatMul.sv ../../rtl/MatMul.sv { }>
# QuestaSim vlog 2025.2 Compiler 2025.05 May 31 2025
# Start time: 12:54:06 on Oct 23,2025
# vlog -sv -work /users/students/r1024900/MasterThesis/hw/unit_tests/MatMul/work/work_MatMul   
# ** Note: (vlog-220) 'modelsim.ini' is used as the ini file.
# ** Error: (vlog-7) Failed to open design unit file " " in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:54:06 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /esat/micas-data/software/Mentor/questasim_2025.2/linux/vlog failed.
QuestaSim> TEST_PATH=/users/students/r1024900/MasterThesis/hw/unit_tests/MatMul SIM_NAME=MatMul DBG=0 FORCE_BUILD=0 \
DEFINES="" HDL_FILE_LIST=/users/students/r1024900/MasterThesis/hw/unit_tests/MatMul/hdl_file_list.tcl OBJ=nodbg_MatMul \
vsim -c -do "source /users/students/r1024900/MasterThesis/target/sim/questa/sim-run.tcl"
Reading pref.tcl

# 2025.2

# source /users/students/r1024900/MasterThesis/target/sim/questa/sim-run.tcl
--------------------------------------------------------------------------------
Defines loaded
TEST_PATH: /users/students/r1024900/MasterThesis/hw/unit_tests/MatMul
HDL_FILE_LIST: /users/students/r1024900/MasterThesis/hw/unit_tests/MatMul/hdl_file_list.tcl
SIM_NAME: MatMul
DBG: 0
DEFINES: 
WLIB: /users/students/r1024900/MasterThesis/hw/unit_tests/MatMul/work/work_MatMul
--------------------------------------------------------------------------------
# ** Note: (vsim-220) 'modelsim.ini' is used as the ini file.
# vsim -quiet -wlf work/MatMul.wlf -msgmode both -displaymsgmode both -L work_lib -work /users/students/r1024900/MasterThesis/hw/unit_tests/MatMul/work/work_MatMul -ini ./modelsim.ini nodbg_MatMul 
# Start time: 12:57:00 on Oct 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-220) './modelsim.ini' is used as the ini file.
# ** Error: (vopt-11) Could not find work.nodbg_MatMul.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 12:57:00 on Oct 23,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
make: Leaving directory '/users/students/r1024900/MasterThesis/hw/unit_tests/MatMul'
