  <!--HCLK_Block_withram_forMIODCM-->
  <grm name="GRM_HCLK_CENTER_ABOVE_CFG">
    <element_inst name="XI4" ref="HCLK_Block"/>
	<element_inst name="XI111" ref="HCLK_Block"/>
	<route src="HCLK_IOIS_G_HCLKP0" snk="HCLK_IOIS_LEAF_GCLK_P0">
	  <step from="HCLK0" to="LEAF_CLK0" through="XI4"/>
	</route>
	<route src="HCLK_IOIS_G_HCLKP1" snk="HCLK_IOIS_LEAF_GCLK_P1">
	  <step from="HCLK1" to="LEAF_CLK1" through="XI4"/>
	</route>
	<route src="HCLK_IOIS_G_HCLKP2" snk="HCLK_IOIS_LEAF_GCLK_P2">
	  <step from="HCLK2" to="LEAF_CLK2" through="XI4"/>
	</route>
	<route src="HCLK_IOIS_G_HCLKP3" snk="HCLK_IOIS_LEAF_GCLK_P3">
	  <step from="HCLK3" to="LEAF_CLK3" through="XI4"/>
	</route>
	<route src="HCLK_IOIS_G_HCLKP4" snk="HCLK_IOIS_LEAF_GCLK_P4">
	  <step from="HCLK4" to="LEAF_CLK4" through="XI4"/>
	</route>
	<route src="HCLK_IOIS_G_HCLKP5" snk="HCLK_IOIS_LEAF_GCLK_P5">
	  <step from="HCLK5" to="LEAF_CLK5" through="XI4"/>
	</route>
	<route src="HCLK_IOIS_G_HCLKP6" snk="HCLK_IOIS_LEAF_GCLK_P6">
	  <step from="HCLK6" to="LEAF_CLK6" through="XI4"/>
	</route>
	<route src="HCLK_IOIS_G_HCLKP7" snk="HCLK_IOIS_LEAF_GCLK_P7">
	  <step from="HCLK7" to="LEAF_CLK7" through="XI4"/>
	</route>
  </grm>
  