```
Specs:
-64 bytes of instruction cache
-4 stage pipeline: FETCH, DECODE, EXECUTE, WRITEBACK
-Classic harvard memory
-Uses the BatPU2 ISA, made by Mattbatwings: https://docs.google.com/spreadsheets/d/1Bj3wHV-JifR2vP4HRYoCWrdXYp3sGMG0Q58Nm56W4aI/edit?gid=0#gid=0
```
Pipelining diagram of the core:
![batpu2_pipeline](https://github.com/user-attachments/assets/08508617-fd6a-4194-896d-5d3d581cd0f0)
