

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_33_116'
================================================================
* Date:           Thu Dec 26 18:43:13 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |      166|      166|         1|          1|          1|   166|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_36_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %p_Val2_36"   --->   Operation 6 'read' 'p_Val2_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_35_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %p_Val2_35"   --->   Operation 7 'read' 'p_Val2_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_tmp_V_1_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %y_tmp_V_1"   --->   Operation 8 'read' 'y_tmp_V_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %y_tmp_V_1_read, i166 %p_Val2_s"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_31 = load i8 %i" [gf2_arithmetic.cpp:33]   --->   Operation 12 'load' 'i_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln33 = icmp_eq  i8 %i_31, i8 166" [gf2_arithmetic.cpp:33]   --->   Operation 14 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 166, i64 166, i64 166"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.91ns)   --->   "%i_32 = add i8 %i_31, i8 1" [gf2_arithmetic.cpp:33]   --->   Operation 16 'add' 'i_32' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split32, void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit.exitStub" [gf2_arithmetic.cpp:33]   --->   Operation 17 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_load_9 = load i166 %p_Val2_s"   --->   Operation 18 'load' 'p_Val2_load_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%index_assign_17_cast = zext i8 %i_31" [gf2_arithmetic.cpp:33]   --->   Operation 19 'zext' 'index_assign_17_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14"   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %p_Val2_35_read, i32 %index_assign_17_cast"   --->   Operation 21 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %p_Val2_36_read, i32 %index_assign_17_cast"   --->   Operation 22 'bitselect' 'p_Result_32' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.97ns)   --->   "%p_Repl2_s = xor i1 %p_Result_s, i1 %p_Result_32" [gf2_arithmetic.cpp:34]   --->   Operation 23 'xor' 'p_Repl2_s' <Predicate = (!icmp_ln33)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln844 = zext i1 %p_Repl2_s"   --->   Operation 24 'zext' 'zext_ln844' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_33 = bitset i166 @_ssdm_op_BitSet.i166.i166.i32.i32, i166 %p_Val2_load_9, i32 %index_assign_17_cast, i32 %zext_ln844"   --->   Operation 25 'bitset' 'p_Result_33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln844 = store i166 %p_Result_33, i166 %p_Val2_s"   --->   Operation 26 'store' 'store_ln844' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln33 = store i8 %i_32, i8 %i" [gf2_arithmetic.cpp:33]   --->   Operation 27 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_load = load i166 %p_Val2_s"   --->   Operation 29 'load' 'p_Val2_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i166P0A, i166 %p_Val2_37_out, i166 %p_Val2_load"   --->   Operation 30 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_tmp_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Val2_37_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                    (alloca           ) [ 011]
p_Val2_s             (alloca           ) [ 011]
p_Val2_36_read       (read             ) [ 011]
p_Val2_35_read       (read             ) [ 011]
y_tmp_V_1_read       (read             ) [ 000]
store_ln0            (store            ) [ 000]
store_ln0            (store            ) [ 000]
br_ln0               (br               ) [ 000]
i_31                 (load             ) [ 000]
specpipeline_ln0     (specpipeline     ) [ 000]
icmp_ln33            (icmp             ) [ 011]
empty                (speclooptripcount) [ 000]
i_32                 (add              ) [ 000]
br_ln33              (br               ) [ 000]
p_Val2_load_9        (load             ) [ 000]
index_assign_17_cast (zext             ) [ 000]
specloopname_ln0     (specloopname     ) [ 000]
p_Result_s           (bitselect        ) [ 000]
p_Result_32          (bitselect        ) [ 000]
p_Repl2_s            (xor              ) [ 000]
zext_ln844           (zext             ) [ 000]
p_Result_33          (bitset           ) [ 000]
store_ln844          (store            ) [ 000]
store_ln33           (store            ) [ 000]
br_ln0               (br               ) [ 000]
p_Val2_load          (load             ) [ 000]
write_ln0            (write            ) [ 000]
ret_ln0              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_tmp_V_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_tmp_V_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_Val2_35">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_Val2_36">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_Val2_37_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_37_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i166.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i166.i166.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i166P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_Val2_s_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_Val2_36_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="166" slack="0"/>
<pin id="50" dir="0" index="1" bw="166" slack="0"/>
<pin id="51" dir="1" index="2" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_36_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_Val2_35_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="166" slack="0"/>
<pin id="56" dir="0" index="1" bw="166" slack="0"/>
<pin id="57" dir="1" index="2" bw="166" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_35_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="y_tmp_V_1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="166" slack="0"/>
<pin id="62" dir="0" index="1" bw="166" slack="0"/>
<pin id="63" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_tmp_V_1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="166" slack="0"/>
<pin id="69" dir="0" index="2" bw="166" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln0_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="166" slack="0"/>
<pin id="75" dir="0" index="1" bw="166" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_31_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="1"/>
<pin id="85" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_31/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln33_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_32_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_32/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_Val2_load_9_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="166" slack="1"/>
<pin id="100" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_9/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="index_assign_17_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_17_cast/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="p_Result_s_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="166" slack="1"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_Result_32_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="166" slack="1"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_Repl2_s_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln844_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln844/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_Result_33_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="166" slack="0"/>
<pin id="131" dir="0" index="1" bw="166" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="0" index="3" bw="1" slack="0"/>
<pin id="134" dir="1" index="4" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_33/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln844_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="166" slack="0"/>
<pin id="141" dir="0" index="1" bw="166" slack="1"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln844/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln33_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="1"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_Val2_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="166" slack="1"/>
<pin id="151" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="160" class="1005" name="p_Val2_s_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="166" slack="0"/>
<pin id="162" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="168" class="1005" name="p_Val2_36_read_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="166" slack="1"/>
<pin id="170" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_36_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_Val2_35_read_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="166" slack="1"/>
<pin id="175" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_35_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="60" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="83" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="101" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="105" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="98" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="101" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="143"><net_src comp="129" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="92" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="149" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="156"><net_src comp="40" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="163"><net_src comp="44" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="171"><net_src comp="48" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="176"><net_src comp="54" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_Val2_37_out | {2 }
 - Input state : 
	Port: Radix2wECC_Pipeline_VITIS_LOOP_33_116 : y_tmp_V_1 | {1 }
	Port: Radix2wECC_Pipeline_VITIS_LOOP_33_116 : p_Val2_35 | {1 }
	Port: Radix2wECC_Pipeline_VITIS_LOOP_33_116 : p_Val2_36 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln33 : 1
		i_32 : 1
		br_ln33 : 2
		index_assign_17_cast : 1
		p_Result_s : 2
		p_Result_32 : 2
		p_Repl2_s : 3
		zext_ln844 : 3
		p_Result_33 : 4
		store_ln844 : 5
		store_ln33 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |          i_32_fu_92         |    0    |    15   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln33_fu_86       |    0    |    11   |
|----------|-----------------------------|---------|---------|
|    xor   |       p_Repl2_s_fu_119      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  p_Val2_36_read_read_fu_48  |    0    |    0    |
|   read   |  p_Val2_35_read_read_fu_54  |    0    |    0    |
|          |  y_tmp_V_1_read_read_fu_60  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_66    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   | index_assign_17_cast_fu_101 |    0    |    0    |
|          |      zext_ln844_fu_125      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|      p_Result_s_fu_105      |    0    |    0    |
|          |      p_Result_32_fu_112     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  bitset  |      p_Result_33_fu_129     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    28   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_153      |    8   |
|p_Val2_35_read_reg_173|   166  |
|p_Val2_36_read_reg_168|   166  |
|   p_Val2_s_reg_160   |   166  |
+----------------------+--------+
|         Total        |   506  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   506  |    -   |
+-----------+--------+--------+
|   Total   |   506  |   28   |
+-----------+--------+--------+
