<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonFrameLowering.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="SpillKind "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonFrameLowering.cpp.html'>HexagonFrameLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonFrameLowering.cpp - Define frame lowering -------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//</i></td></tr>
<tr><th id="8">8</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="HexagonFrameLowering.h.html">"HexagonFrameLowering.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="HexagonBlockRanges.h.html">"HexagonBlockRanges.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="HexagonInstrInfo.h.html">"HexagonInstrInfo.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="HexagonMachineFunctionInfo.h.html">"HexagonMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="HexagonRegisterInfo.h.html">"HexagonRegisterInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="HexagonSubtarget.h.html">"HexagonSubtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="HexagonTargetMachine.h.html">"HexagonTargetMachine.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCTargetDesc/HexagonBaseInfo.h.html">"MCTargetDesc/HexagonBaseInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/None.h.html">"llvm/ADT/None.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/PostOrderIterator.h.html">"llvm/ADT/PostOrderIterator.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachinePostDominators.h.html">"llvm/CodeGen/MachinePostDominators.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/MC/MCDwarf.h.html">"llvm/MC/MCDwarf.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hexagon-pei"</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>// Hexagon stack frame layout as defined by the ABI:</i></td></tr>
<tr><th id="68">68</th><td><i>//</i></td></tr>
<tr><th id="69">69</th><td><i>//                                                       Incoming arguments</i></td></tr>
<tr><th id="70">70</th><td><i>//                                                       passed via stack</i></td></tr>
<tr><th id="71">71</th><td><i>//                                                                      |</i></td></tr>
<tr><th id="72">72</th><td><i>//                                                                      |</i></td></tr>
<tr><th id="73">73</th><td><i>//        SP during function's                 FP during function's     |</i></td></tr>
<tr><th id="74">74</th><td><i>//    +-- runtime (top of stack)               runtime (bottom) --+     |</i></td></tr>
<tr><th id="75">75</th><td><i>//    |                                                           |     |</i></td></tr>
<tr><th id="76">76</th><td><i>// --++---------------------+------------------+-----------------++-+-------</i></td></tr>
<tr><th id="77">77</th><td><i>//   |  parameter area for  |  variable-size   |   fixed-size    |LR|  arg</i></td></tr>
<tr><th id="78">78</th><td><i>//   |   called functions   |  local objects   |  local objects  |FP|</i></td></tr>
<tr><th id="79">79</th><td><i>// --+----------------------+------------------+-----------------+--+-------</i></td></tr>
<tr><th id="80">80</th><td><i>//    &lt;-    size known    -&gt; &lt;- size unknown -&gt; &lt;- size known  -&gt;</i></td></tr>
<tr><th id="81">81</th><td><i>//</i></td></tr>
<tr><th id="82">82</th><td><i>// Low address                                                 High address</i></td></tr>
<tr><th id="83">83</th><td><i>//</i></td></tr>
<tr><th id="84">84</th><td><i>// &lt;--- stack growth</i></td></tr>
<tr><th id="85">85</th><td><i>//</i></td></tr>
<tr><th id="86">86</th><td><i>//</i></td></tr>
<tr><th id="87">87</th><td><i>// - In any circumstances, the outgoing function arguments are always accessi-</i></td></tr>
<tr><th id="88">88</th><td><i>//   ble using the SP, and the incoming arguments are accessible using the FP.</i></td></tr>
<tr><th id="89">89</th><td><i>// - If the local objects are not aligned, they can always be accessed using</i></td></tr>
<tr><th id="90">90</th><td><i>//   the FP.</i></td></tr>
<tr><th id="91">91</th><td><i>// - If there are no variable-sized objects, the local objects can always be</i></td></tr>
<tr><th id="92">92</th><td><i>//   accessed using the SP, regardless whether they are aligned or not. (The</i></td></tr>
<tr><th id="93">93</th><td><i>//   alignment padding will be at the bottom of the stack (highest address),</i></td></tr>
<tr><th id="94">94</th><td><i>//   and so the offset with respect to the SP will be known at the compile-</i></td></tr>
<tr><th id="95">95</th><td><i>//   -time.)</i></td></tr>
<tr><th id="96">96</th><td><i>//</i></td></tr>
<tr><th id="97">97</th><td><i>// The only complication occurs if there are both, local aligned objects, and</i></td></tr>
<tr><th id="98">98</th><td><i>// dynamically allocated (variable-sized) objects. The alignment pad will be</i></td></tr>
<tr><th id="99">99</th><td><i>// placed between the FP and the local objects, thus preventing the use of the</i></td></tr>
<tr><th id="100">100</th><td><i>// FP to access the local objects. At the same time, the variable-sized objects</i></td></tr>
<tr><th id="101">101</th><td><i>// will be between the SP and the local objects, thus introducing an unknown</i></td></tr>
<tr><th id="102">102</th><td><i>// distance from the SP to the locals.</i></td></tr>
<tr><th id="103">103</th><td><i>//</i></td></tr>
<tr><th id="104">104</th><td><i>// To avoid this problem, a new register is created that holds the aligned</i></td></tr>
<tr><th id="105">105</th><td><i>// address of the bottom of the stack, referred in the sources as AP (aligned</i></td></tr>
<tr><th id="106">106</th><td><i>// pointer). The AP will be equal to "FP-p", where "p" is the smallest pad</i></td></tr>
<tr><th id="107">107</th><td><i>// that aligns AP to the required boundary (a maximum of the alignments of</i></td></tr>
<tr><th id="108">108</th><td><i>// all stack objects, fixed- and variable-sized). All local objects[1] will</i></td></tr>
<tr><th id="109">109</th><td><i>// then use AP as the base pointer.</i></td></tr>
<tr><th id="110">110</th><td><i>// [1] The exception is with "fixed" stack objects. "Fixed" stack objects get</i></td></tr>
<tr><th id="111">111</th><td><i>// their name from being allocated at fixed locations on the stack, relative</i></td></tr>
<tr><th id="112">112</th><td><i>// to the FP. In the presence of dynamic allocation and local alignment, such</i></td></tr>
<tr><th id="113">113</th><td><i>// objects can only be accessed through the FP.</i></td></tr>
<tr><th id="114">114</th><td><i>//</i></td></tr>
<tr><th id="115">115</th><td><i>// Illustration of the AP:</i></td></tr>
<tr><th id="116">116</th><td><i>//                                                                FP --+</i></td></tr>
<tr><th id="117">117</th><td><i>//                                                                     |</i></td></tr>
<tr><th id="118">118</th><td><i>// ---------------+---------------------+-----+-----------------------++-+--</i></td></tr>
<tr><th id="119">119</th><td><i>//   Rest of the  | Local stack objects | Pad |  Fixed stack objects  |LR|</i></td></tr>
<tr><th id="120">120</th><td><i>//   stack frame  | (aligned)           |     |  (CSR, spills, etc.)  |FP|</i></td></tr>
<tr><th id="121">121</th><td><i>// ---------------+---------------------+-----+-----------------+-----+--+--</i></td></tr>
<tr><th id="122">122</th><td><i>//                                      |&lt;-- Multiple of the --&gt;|</i></td></tr>
<tr><th id="123">123</th><td><i>//                                           stack alignment    +-- AP</i></td></tr>
<tr><th id="124">124</th><td><i>//</i></td></tr>
<tr><th id="125">125</th><td><i>// The AP is set up at the beginning of the function. Since it is not a dedi-</i></td></tr>
<tr><th id="126">126</th><td><i>// cated (reserved) register, it needs to be kept live throughout the function</i></td></tr>
<tr><th id="127">127</th><td><i>// to be available as the base register for local object accesses.</i></td></tr>
<tr><th id="128">128</th><td><i>// Normally, an address of a stack objects is obtained by a pseudo-instruction</i></td></tr>
<tr><th id="129">129</th><td><i>// PS_fi. To access local objects with the AP register present, a different</i></td></tr>
<tr><th id="130">130</th><td><i>// pseudo-instruction needs to be used: PS_fia. The PS_fia takes one extra</i></td></tr>
<tr><th id="131">131</th><td><i>// argument compared to PS_fi: the first input register is the AP register.</i></td></tr>
<tr><th id="132">132</th><td><i>// This keeps the register live between its definition and its uses.</i></td></tr>
<tr><th id="133">133</th><td><i></i></td></tr>
<tr><th id="134">134</th><td><i>// The AP register is originally set up using pseudo-instruction PS_aligna:</i></td></tr>
<tr><th id="135">135</th><td><i>//   AP = PS_aligna A</i></td></tr>
<tr><th id="136">136</th><td><i>// where</i></td></tr>
<tr><th id="137">137</th><td><i>//   A  - required stack alignment</i></td></tr>
<tr><th id="138">138</th><td><i>// The alignment value must be the maximum of all alignments required by</i></td></tr>
<tr><th id="139">139</th><td><i>// any stack object.</i></td></tr>
<tr><th id="140">140</th><td><i></i></td></tr>
<tr><th id="141">141</th><td><i>// The dynamic allocation uses a pseudo-instruction PS_alloca:</i></td></tr>
<tr><th id="142">142</th><td><i>//   Rd = PS_alloca Rs, A</i></td></tr>
<tr><th id="143">143</th><td><i>// where</i></td></tr>
<tr><th id="144">144</th><td><i>//   Rd - address of the allocated space</i></td></tr>
<tr><th id="145">145</th><td><i>//   Rs - minimum size (the actual allocated can be larger to accommodate</i></td></tr>
<tr><th id="146">146</th><td><i>//        alignment)</i></td></tr>
<tr><th id="147">147</th><td><i>//   A  - required alignment</i></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableDeallocRet" title='DisableDeallocRet' data-type='cl::opt&lt;bool&gt;' data-ref="DisableDeallocRet">DisableDeallocRet</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-hexagon-dealloc-ret"</q>,</td></tr>
<tr><th id="152">152</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable Dealloc Return for Hexagon target"</q>));</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="NumberScavengerSlots" title='NumberScavengerSlots' data-type='cl::opt&lt;unsigned int&gt;' data-ref="NumberScavengerSlots">NumberScavengerSlots</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"number-scavenger-slots"</q>,</td></tr>
<tr><th id="155">155</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Set the number of scavenger slots"</q>), <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>2</var>),</td></tr>
<tr><th id="156">156</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="SpillFuncThreshold" title='SpillFuncThreshold' data-type='cl::opt&lt;int&gt;' data-ref="SpillFuncThreshold">SpillFuncThreshold</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"spill-func-threshold"</q>,</td></tr>
<tr><th id="159">159</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Specify O2(not Os) spill func threshold"</q>),</td></tr>
<tr><th id="160">160</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>6</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>);</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="SpillFuncThresholdOs" title='SpillFuncThresholdOs' data-type='cl::opt&lt;int&gt;' data-ref="SpillFuncThresholdOs">SpillFuncThresholdOs</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"spill-func-threshold-Os"</q>,</td></tr>
<tr><th id="163">163</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Specify Os spill func threshold"</q>),</td></tr>
<tr><th id="164">164</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>1</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableStackOVFSanitizer" title='EnableStackOVFSanitizer' data-type='cl::opt&lt;bool&gt;' data-ref="EnableStackOVFSanitizer">EnableStackOVFSanitizer</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-stackovf-sanitizer"</q>,</td></tr>
<tr><th id="167">167</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable runtime checks for stack overflow."</q>),</td></tr>
<tr><th id="168">168</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>);</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableShrinkWrapping" title='EnableShrinkWrapping' data-type='cl::opt&lt;bool&gt;' data-ref="EnableShrinkWrapping">EnableShrinkWrapping</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-shrink-frame"</q>,</td></tr>
<tr><th id="171">171</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>,</td></tr>
<tr><th id="172">172</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable stack frame shrink wrapping"</q>));</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="ShrinkLimit" title='ShrinkLimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="ShrinkLimit">ShrinkLimit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"shrink-frame-limit"</q>,</td></tr>
<tr><th id="175">175</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>()), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>,</td></tr>
<tr><th id="176">176</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Max count of stack frame shrink-wraps"</q>));</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableSaveRestoreLong" title='EnableSaveRestoreLong' data-type='cl::opt&lt;bool&gt;' data-ref="EnableSaveRestoreLong">EnableSaveRestoreLong</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"enable-save-restore-long"</q>,</td></tr>
<tr><th id="179">179</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable long calls for save-restore stubs."</q>),</td></tr>
<tr><th id="180">180</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EliminateFramePointer" title='EliminateFramePointer' data-type='cl::opt&lt;bool&gt;' data-ref="EliminateFramePointer">EliminateFramePointer</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-fp-elim"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="183">183</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Refrain from using FP whenever possible"</q>));</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="OptimizeSpillSlots" title='OptimizeSpillSlots' data-type='cl::opt&lt;bool&gt;' data-ref="OptimizeSpillSlots">OptimizeSpillSlots</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"hexagon-opt-spill"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="186">186</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Optimize spill slots"</q>));</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><u>#<span data-ppcond="188">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="189">189</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="SpillOptMax" title='SpillOptMax' data-type='cl::opt&lt;unsigned int&gt;' data-ref="SpillOptMax">SpillOptMax</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"spill-opt-max"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="190">190</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>()));</td></tr>
<tr><th id="191">191</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="SpillOptCount" title='SpillOptCount' data-type='unsigned int' data-ref="SpillOptCount">SpillOptCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="192">192</th><td><u>#<span data-ppcond="188">endif</span></u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <em>void</em> <a class="decl" href="#235" title='llvm::initializeHexagonCallFrameInformationPass' data-ref="_ZN4llvm41initializeHexagonCallFrameInformationPassERNS_12PassRegistryE">initializeHexagonCallFrameInformationPass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="197">197</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm33createHexagonCallFrameInformationEv" title='llvm::createHexagonCallFrameInformation' data-ref="_ZN4llvm33createHexagonCallFrameInformationEv">createHexagonCallFrameInformation</a>();</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><b>namespace</b> {</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonCallFrameInformation" title='(anonymous namespace)::HexagonCallFrameInformation' data-ref="(anonymousnamespace)::HexagonCallFrameInformation">HexagonCallFrameInformation</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="204">204</th><td>  <b>public</b>:</td></tr>
<tr><th id="205">205</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonCallFrameInformation::ID" title='(anonymous namespace)::HexagonCallFrameInformation::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonCallFrameInformation::ID">ID</dfn>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_127HexagonCallFrameInformationC1Ev" title='(anonymous namespace)::HexagonCallFrameInformation::HexagonCallFrameInformation' data-type='void (anonymous namespace)::HexagonCallFrameInformation::HexagonCallFrameInformation()' data-ref="_ZN12_GLOBAL__N_127HexagonCallFrameInformationC1Ev">HexagonCallFrameInformation</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonCallFrameInformation::ID" title='(anonymous namespace)::HexagonCallFrameInformation::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonCallFrameInformation::ID">ID</a>) {</td></tr>
<tr><th id="208">208</th><td>      <a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a> &amp;<dfn class="local col2 decl" id="12PR" title='PR' data-type='llvm::PassRegistry &amp;' data-ref="12PR">PR</dfn> = *<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>();</td></tr>
<tr><th id="209">209</th><td>      <a class="ref" href="#235" title='llvm::initializeHexagonCallFrameInformationPass' data-ref="_ZN4llvm41initializeHexagonCallFrameInformationPassERNS_12PassRegistryE">initializeHexagonCallFrameInformationPass</a>(<span class='refarg'><a class="local col2 ref" href="#12PR" title='PR' data-ref="12PR">PR</a></span>);</td></tr>
<tr><th id="210">210</th><td>    }</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_127HexagonCallFrameInformation20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonCallFrameInformation::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonCallFrameInformation::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_127HexagonCallFrameInformation20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="13MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="13MF">MF</dfn>) override;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_127HexagonCallFrameInformation21getRequiredPropertiesEv" title='(anonymous namespace)::HexagonCallFrameInformation::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::HexagonCallFrameInformation::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_127HexagonCallFrameInformation21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="215">215</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="216">216</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="217">217</th><td>    }</td></tr>
<tr><th id="218">218</th><td>  };</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCallFrameInformation" title='(anonymous namespace)::HexagonCallFrameInformation' data-ref="(anonymousnamespace)::HexagonCallFrameInformation">HexagonCallFrameInformation</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonCallFrameInformation::ID" title='(anonymous namespace)::HexagonCallFrameInformation::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonCallFrameInformation::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonCallFrameInformation" title='(anonymous namespace)::HexagonCallFrameInformation' data-ref="(anonymousnamespace)::HexagonCallFrameInformation">HexagonCallFrameInformation</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_127HexagonCallFrameInformation20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonCallFrameInformation::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonCallFrameInformation::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_127HexagonCallFrameInformation20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="14MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="14MF">MF</dfn>) {</td></tr>
<tr><th id="225">225</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="15HFI" title='HFI' data-type='const llvm::HexagonFrameLowering &amp;' data-ref="15HFI">HFI</dfn> = *<a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv" title='llvm::HexagonSubtarget::getFrameLowering' data-ref="_ZNK4llvm16HexagonSubtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="226">226</th><td>  <em>bool</em> <dfn class="local col6 decl" id="16NeedCFI" title='NeedCFI' data-type='bool' data-ref="16NeedCFI">NeedCFI</dfn> = <a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZNK4llvm17MachineModuleInfo12hasDebugInfoEv" title='llvm::MachineModuleInfo::hasDebugInfo' data-ref="_ZNK4llvm17MachineModuleInfo12hasDebugInfoEv">hasDebugInfo</a>() ||</td></tr>
<tr><th id="227">227</th><td>                 <a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function21needsUnwindTableEntryEv" title='llvm::Function::needsUnwindTableEntry' data-ref="_ZNK4llvm8Function21needsUnwindTableEntryEv">needsUnwindTableEntry</a>();</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <b>if</b> (!<a class="local col6 ref" href="#16NeedCFI" title='NeedCFI' data-ref="16NeedCFI">NeedCFI</a>)</td></tr>
<tr><th id="230">230</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="231">231</th><td>  <a class="local col5 ref" href="#15HFI" title='HFI' data-ref="15HFI">HFI</a>.<a class="ref" href="#_ZNK4llvm20HexagonFrameLowering21insertCFIInstructionsERNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::insertCFIInstructions' data-ref="_ZNK4llvm20HexagonFrameLowering21insertCFIInstructionsERNS_15MachineFunctionE">insertCFIInstructions</a>(<span class='refarg'><a class="local col4 ref" href="#14MF" title='MF' data-ref="14MF">MF</a></span>);</td></tr>
<tr><th id="232">232</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="233">233</th><td>}</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeHexagonCallFrameInformationPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Hexagon call frame information&quot;, &quot;hexagon-cfi&quot;, &amp;HexagonCallFrameInformation::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonCallFrameInformation&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonCallFrameInformationPassFlag; void llvm::initializeHexagonCallFrameInformationPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonCallFrameInformationPassFlag, initializeHexagonCallFrameInformationPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonCallFrameInformation" title='(anonymous namespace)::HexagonCallFrameInformation' data-ref="(anonymousnamespace)::HexagonCallFrameInformation">HexagonCallFrameInformation</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-cfi"</q>,</td></tr>
<tr><th id="236">236</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon call frame information"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm33createHexagonCallFrameInformationEv" title='llvm::createHexagonCallFrameInformation' data-ref="_ZN4llvm33createHexagonCallFrameInformationEv">createHexagonCallFrameInformation</dfn>() {</td></tr>
<tr><th id="239">239</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonCallFrameInformation" title='(anonymous namespace)::HexagonCallFrameInformation' data-ref="(anonymousnamespace)::HexagonCallFrameInformation">HexagonCallFrameInformation</a><a class="tu ref" href="#_ZN12_GLOBAL__N_127HexagonCallFrameInformationC1Ev" title='(anonymous namespace)::HexagonCallFrameInformation::HexagonCallFrameInformation' data-use='c' data-ref="_ZN12_GLOBAL__N_127HexagonCallFrameInformationC1Ev">(</a>);</td></tr>
<tr><th id="240">240</th><td>}</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i class="doc" data-doc="_ZL22getMax32BitSubRegisterjRKN4llvm18TargetRegisterInfoEb">/// Map a register pair Reg to the subregister that has the greater "number",</i></td></tr>
<tr><th id="243">243</th><td><i class="doc" data-doc="_ZL22getMax32BitSubRegisterjRKN4llvm18TargetRegisterInfoEb">/// i.e. D3 (aka R7:6) will be mapped to R7, etc.</i></td></tr>
<tr><th id="244">244</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL22getMax32BitSubRegisterjRKN4llvm18TargetRegisterInfoEb" title='getMax32BitSubRegister' data-type='unsigned int getMax32BitSubRegister(unsigned int Reg, const llvm::TargetRegisterInfo &amp; TRI, bool hireg = true)' data-ref="_ZL22getMax32BitSubRegisterjRKN4llvm18TargetRegisterInfoEb">getMax32BitSubRegister</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="17Reg" title='Reg' data-type='unsigned int' data-ref="17Reg">Reg</dfn>,</td></tr>
<tr><th id="245">245</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="18TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="18TRI">TRI</dfn>,</td></tr>
<tr><th id="246">246</th><td>                                       <em>bool</em> <dfn class="local col9 decl" id="19hireg" title='hireg' data-type='bool' data-ref="19hireg">hireg</dfn> = <b>true</b>) {</td></tr>
<tr><th id="247">247</th><td>    <b>if</b> (Reg &lt; Hexagon::<span class='error' title="no member named &apos;D0&apos; in namespace &apos;llvm::Hexagon&apos;">D0</span> || Reg &gt; Hexagon::<span class='error' title="no member named &apos;D15&apos; in namespace &apos;llvm::Hexagon&apos;">D15</span>)</td></tr>
<tr><th id="248">248</th><td>      <b>return</b> <a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="20RegNo" title='RegNo' data-type='unsigned int' data-ref="20RegNo">RegNo</dfn> = <var>0</var>;</td></tr>
<tr><th id="251">251</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col1 decl" id="21SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="21SubRegs">SubRegs</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>, &amp;<a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI">TRI</a>); <a class="local col1 ref" href="#21SubRegs" title='SubRegs' data-ref="21SubRegs">SubRegs</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col1 ref" href="#21SubRegs" title='SubRegs' data-ref="21SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="252">252</th><td>      <b>if</b> (<a class="local col9 ref" href="#19hireg" title='hireg' data-ref="19hireg">hireg</a>) {</td></tr>
<tr><th id="253">253</th><td>        <b>if</b> (<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#21SubRegs" title='SubRegs' data-ref="21SubRegs">SubRegs</a> &gt; <a class="local col0 ref" href="#20RegNo" title='RegNo' data-ref="20RegNo">RegNo</a>)</td></tr>
<tr><th id="254">254</th><td>          <a class="local col0 ref" href="#20RegNo" title='RegNo' data-ref="20RegNo">RegNo</a> = <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#21SubRegs" title='SubRegs' data-ref="21SubRegs">SubRegs</a>;</td></tr>
<tr><th id="255">255</th><td>      } <b>else</b> {</td></tr>
<tr><th id="256">256</th><td>        <b>if</b> (!<a class="local col0 ref" href="#20RegNo" title='RegNo' data-ref="20RegNo">RegNo</a> || <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#21SubRegs" title='SubRegs' data-ref="21SubRegs">SubRegs</a> &lt; <a class="local col0 ref" href="#20RegNo" title='RegNo' data-ref="20RegNo">RegNo</a>)</td></tr>
<tr><th id="257">257</th><td>          <a class="local col0 ref" href="#20RegNo" title='RegNo' data-ref="20RegNo">RegNo</a> = <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#21SubRegs" title='SubRegs' data-ref="21SubRegs">SubRegs</a>;</td></tr>
<tr><th id="258">258</th><td>      }</td></tr>
<tr><th id="259">259</th><td>    }</td></tr>
<tr><th id="260">260</th><td>    <b>return</b> <a class="local col0 ref" href="#20RegNo" title='RegNo' data-ref="20RegNo">RegNo</a>;</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i class="doc" data-doc="_ZL20getMaxCalleeSavedRegRKSt6vectorIN4llvm15CalleeSavedInfoESaIS1_EERKNS0_18TargetRegisterInfoE">/// Returns the callee saved register with the largest id in the vector.</i></td></tr>
<tr><th id="264">264</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL20getMaxCalleeSavedRegRKSt6vectorIN4llvm15CalleeSavedInfoESaIS1_EERKNS0_18TargetRegisterInfoE" title='getMaxCalleeSavedReg' data-type='unsigned int getMaxCalleeSavedReg(const std::vector&lt;CalleeSavedInfo&gt; &amp; CSI, const llvm::TargetRegisterInfo &amp; TRI)' data-ref="_ZL20getMaxCalleeSavedRegRKSt6vectorIN4llvm15CalleeSavedInfoESaIS1_EERKNS0_18TargetRegisterInfoE">getMaxCalleeSavedReg</dfn>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col2 decl" id="22CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="22CSI">CSI</dfn>,</td></tr>
<tr><th id="265">265</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="23TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="23TRI">TRI</dfn>) {</td></tr>
<tr><th id="266">266</th><td>    <b>static_assert</b>(Hexagon::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::Hexagon&apos;">R1</span> &gt; <var>0</var>,</td></tr>
<tr><th id="267">267</th><td>                  <q>"Assume physical registers are encoded as positive integers"</q>);</td></tr>
<tr><th id="268">268</th><td>    <b>if</b> (<a class="local col2 ref" href="#22CSI" title='CSI' data-ref="22CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="269">269</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="24Max" title='Max' data-type='unsigned int' data-ref="24Max">Max</dfn> = <a class="tu ref" href="#_ZL22getMax32BitSubRegisterjRKN4llvm18TargetRegisterInfoEb" title='getMax32BitSubRegister' data-use='c' data-ref="_ZL22getMax32BitSubRegisterjRKN4llvm18TargetRegisterInfoEb">getMax32BitSubRegister</a>(<a class="local col2 ref" href="#22CSI" title='CSI' data-ref="22CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>(), <a class="local col3 ref" href="#23TRI" title='TRI' data-ref="23TRI">TRI</a>);</td></tr>
<tr><th id="272">272</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="25I" title='I' data-type='unsigned int' data-ref="25I">I</dfn> = <var>1</var>, <dfn class="local col6 decl" id="26E" title='E' data-type='unsigned int' data-ref="26E">E</dfn> = <a class="local col2 ref" href="#22CSI" title='CSI' data-ref="22CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a> &lt; <a class="local col6 ref" href="#26E" title='E' data-ref="26E">E</a>; ++<a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>) {</td></tr>
<tr><th id="273">273</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="27Reg" title='Reg' data-type='unsigned int' data-ref="27Reg">Reg</dfn> = <a class="tu ref" href="#_ZL22getMax32BitSubRegisterjRKN4llvm18TargetRegisterInfoEb" title='getMax32BitSubRegister' data-use='c' data-ref="_ZL22getMax32BitSubRegisterjRKN4llvm18TargetRegisterInfoEb">getMax32BitSubRegister</a>(<a class="local col2 ref" href="#22CSI" title='CSI' data-ref="22CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>(), <a class="local col3 ref" href="#23TRI" title='TRI' data-ref="23TRI">TRI</a>);</td></tr>
<tr><th id="274">274</th><td>      <b>if</b> (<a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a> &gt; <a class="local col4 ref" href="#24Max" title='Max' data-ref="24Max">Max</a>)</td></tr>
<tr><th id="275">275</th><td>        <a class="local col4 ref" href="#24Max" title='Max' data-ref="24Max">Max</a> = <a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>;</td></tr>
<tr><th id="276">276</th><td>    }</td></tr>
<tr><th id="277">277</th><td>    <b>return</b> <a class="local col4 ref" href="#24Max" title='Max' data-ref="24Max">Max</a>;</td></tr>
<tr><th id="278">278</th><td>}</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i class="doc" data-doc="_ZL15needsStackFrameRKN4llvm17MachineBasicBlockERKNS_9BitVectorERKNS_19HexagonRegisterInfoE">/// Checks if the basic block contains any instruction that needs a stack</i></td></tr>
<tr><th id="281">281</th><td><i class="doc" data-doc="_ZL15needsStackFrameRKN4llvm17MachineBasicBlockERKNS_9BitVectorERKNS_19HexagonRegisterInfoE">/// frame to be already in place.</i></td></tr>
<tr><th id="282">282</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15needsStackFrameRKN4llvm17MachineBasicBlockERKNS_9BitVectorERKNS_19HexagonRegisterInfoE" title='needsStackFrame' data-type='bool needsStackFrame(const llvm::MachineBasicBlock &amp; MBB, const llvm::BitVector &amp; CSR, const llvm::HexagonRegisterInfo &amp; HRI)' data-ref="_ZL15needsStackFrameRKN4llvm17MachineBasicBlockERKNS_9BitVectorERKNS_19HexagonRegisterInfoE">needsStackFrame</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="28MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="28MBB">MBB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col9 decl" id="29CSR" title='CSR' data-type='const llvm::BitVector &amp;' data-ref="29CSR">CSR</dfn>,</td></tr>
<tr><th id="283">283</th><td>                            <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col0 decl" id="30HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="30HRI">HRI</dfn>) {</td></tr>
<tr><th id="284">284</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="31I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="31I">I</dfn> : <a class="local col8 ref" href="#28MBB" title='MBB' data-ref="28MBB">MBB</a>) {</td></tr>
<tr><th id="285">285</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="32MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="32MI">MI</dfn> = &amp;<a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a>;</td></tr>
<tr><th id="286">286</th><td>      <b>if</b> (<a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="287">287</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="288">288</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="33Opc" title='Opc' data-type='unsigned int' data-ref="33Opc">Opc</dfn> = <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="289">289</th><td>      <b>switch</b> (Opc) {</td></tr>
<tr><th id="290">290</th><td>        <b>case</b> <span class='error' title="no member named &apos;PS_alloca&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;alloca&apos;?">Hexagon</span>::<span class='error' title="value of type &apos;void *(size_t) throw()&apos; (aka &apos;void *(unsigned long) throw()&apos;) is not implicitly convertible to &apos;unsigned int&apos;">PS_alloca</span>:</td></tr>
<tr><th id="291">291</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_aligna&apos; in namespace &apos;llvm::Hexagon&apos;">PS_aligna</span>:</td></tr>
<tr><th id="292">292</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="293">293</th><td>        <b>default</b>:</td></tr>
<tr><th id="294">294</th><td>          <b>break</b>;</td></tr>
<tr><th id="295">295</th><td>      }</td></tr>
<tr><th id="296">296</th><td>      <i>// Check individual operands.</i></td></tr>
<tr><th id="297">297</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="34MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="34MO">MO</dfn> : <a class="local col2 ref" href="#32MI" title='MI' data-ref="32MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="298">298</th><td>        <i>// While the presence of a frame index does not prove that a stack</i></td></tr>
<tr><th id="299">299</th><td><i>        // frame will be required, all frame indexes should be within alloc-</i></td></tr>
<tr><th id="300">300</th><td><i>        // frame/deallocframe. Otherwise, the code that translates a frame</i></td></tr>
<tr><th id="301">301</th><td><i>        // index into an offset would have to be aware of the placement of</i></td></tr>
<tr><th id="302">302</th><td><i>        // the frame creation/destruction instructions.</i></td></tr>
<tr><th id="303">303</th><td>        <b>if</b> (<a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="304">304</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="305">305</th><td>        <b>if</b> (<a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="306">306</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="35R" title='R' data-type='unsigned int' data-ref="35R">R</dfn> = <a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="307">307</th><td>          <i>// Virtual registers will need scavenging, which then may require</i></td></tr>
<tr><th id="308">308</th><td><i>          // a stack slot.</i></td></tr>
<tr><th id="309">309</th><td>          <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#35R" title='R' data-ref="35R">R</a>))</td></tr>
<tr><th id="310">310</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="311">311</th><td>          <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::MCSubRegIterator&apos;"><dfn class="local col6 decl" id="36S" title='S' data-type='llvm::MCSubRegIterator' data-ref="36S">S</dfn></span>(R, &amp;HRI, <b>true</b>); S.isValid(); ++S)</td></tr>
<tr><th id="312">312</th><td>            <b>if</b> (CSR[*S])</td></tr>
<tr><th id="313">313</th><td>              <b>return</b> <b>true</b>;</td></tr>
<tr><th id="314">314</th><td>          <b>continue</b>;</td></tr>
<tr><th id="315">315</th><td>        }</td></tr>
<tr><th id="316">316</th><td>        <b>if</b> (<a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="317">317</th><td>          <i>// A regmask would normally have all callee-saved registers marked</i></td></tr>
<tr><th id="318">318</th><td><i>          // as preserved, so this check would not be needed, but in case of</i></td></tr>
<tr><th id="319">319</th><td><i>          // ever having other regmasks (for other calling conventions),</i></td></tr>
<tr><th id="320">320</th><td><i>          // make sure they would be processed correctly.</i></td></tr>
<tr><th id="321">321</th><td>          <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col7 decl" id="37BM" title='BM' data-type='const uint32_t *' data-ref="37BM">BM</dfn> = <a class="local col4 ref" href="#34MO" title='MO' data-ref="34MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>();</td></tr>
<tr><th id="322">322</th><td>          <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="38x" title='x' data-type='int' data-ref="38x">x</dfn> = <a class="local col9 ref" href="#29CSR" title='CSR' data-ref="29CSR">CSR</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>(); <a class="local col8 ref" href="#38x" title='x' data-ref="38x">x</a> &gt;= <var>0</var>; <a class="local col8 ref" href="#38x" title='x' data-ref="38x">x</a> = <a class="local col9 ref" href="#29CSR" title='CSR' data-ref="29CSR">CSR</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col8 ref" href="#38x" title='x' data-ref="38x">x</a>)) {</td></tr>
<tr><th id="323">323</th><td>            <em>unsigned</em> <dfn class="local col9 decl" id="39R" title='R' data-type='unsigned int' data-ref="39R">R</dfn> = <a class="local col8 ref" href="#38x" title='x' data-ref="38x">x</a>;</td></tr>
<tr><th id="324">324</th><td>            <i>// If this regmask does not preserve a CSR, a frame will be needed.</i></td></tr>
<tr><th id="325">325</th><td>            <b>if</b> (!(<a class="local col7 ref" href="#37BM" title='BM' data-ref="37BM">BM</a>[<a class="local col9 ref" href="#39R" title='R' data-ref="39R">R</a>/<var>32</var>] &amp; (<var>1u</var> &lt;&lt; (<a class="local col9 ref" href="#39R" title='R' data-ref="39R">R</a>%<var>32</var>))))</td></tr>
<tr><th id="326">326</th><td>              <b>return</b> <b>true</b>;</td></tr>
<tr><th id="327">327</th><td>          }</td></tr>
<tr><th id="328">328</th><td>        }</td></tr>
<tr><th id="329">329</th><td>      }</td></tr>
<tr><th id="330">330</th><td>    }</td></tr>
<tr><th id="331">331</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="332">332</th><td>}</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <i class="doc" data-doc="_ZL11hasTailCallRKN4llvm17MachineBasicBlockE">/// Returns true if MBB has a machine instructions that indicates a tail call</i></td></tr>
<tr><th id="335">335</th><td><i class="doc" data-doc="_ZL11hasTailCallRKN4llvm17MachineBasicBlockE">  /// in the block.</i></td></tr>
<tr><th id="336">336</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11hasTailCallRKN4llvm17MachineBasicBlockE" title='hasTailCall' data-type='bool hasTailCall(const llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL11hasTailCallRKN4llvm17MachineBasicBlockE">hasTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="40MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="40MBB">MBB</dfn>) {</td></tr>
<tr><th id="337">337</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col1 decl" id="41I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="41I">I</dfn> = <a class="local col0 ref" href="#40MBB" title='MBB' data-ref="40MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZNK4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="338">338</th><td>    <b>if</b> (<a class="local col1 ref" href="#41I" title='I' data-ref="41I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col0 ref" href="#40MBB" title='MBB' data-ref="40MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="339">339</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="340">340</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="42RetOpc" title='RetOpc' data-type='unsigned int' data-ref="42RetOpc">RetOpc</dfn> = <a class="local col1 ref" href="#41I" title='I' data-ref="41I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="341">341</th><td>    <b>return</b> RetOpc == Hexagon::<span class='error' title="no member named &apos;PS_tailcall_i&apos; in namespace &apos;llvm::Hexagon&apos;">PS_tailcall_i</span> || RetOpc == Hexagon::<span class='error' title="no member named &apos;PS_tailcall_r&apos; in namespace &apos;llvm::Hexagon&apos;">PS_tailcall_r</span>;</td></tr>
<tr><th id="342">342</th><td>}</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><i class="doc" data-doc="_ZL9hasReturnRKN4llvm17MachineBasicBlockE">/// Returns true if MBB contains an instruction that returns.</i></td></tr>
<tr><th id="345">345</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9hasReturnRKN4llvm17MachineBasicBlockE" title='hasReturn' data-type='bool hasReturn(const llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL9hasReturnRKN4llvm17MachineBasicBlockE">hasReturn</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="43MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="43MBB">MBB</dfn>) {</td></tr>
<tr><th id="346">346</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="44I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;' data-ref="44I">I</dfn> = <a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZNK4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(), <dfn class="local col5 decl" id="45E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;' data-ref="45E">E</dfn> = <a class="local col3 ref" href="#43MBB" title='MBB' data-ref="43MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#45E" title='E' data-ref="45E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a>)</td></tr>
<tr><th id="347">347</th><td>      <b>if</b> (<a class="local col4 ref" href="#44I" title='I' data-ref="44I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>())</td></tr>
<tr><th id="348">348</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="349">349</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="350">350</th><td>}</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i class="doc" data-doc="_ZL9getReturnRN4llvm17MachineBasicBlockE">/// Returns the "return" instruction from this block, or nullptr if there</i></td></tr>
<tr><th id="353">353</th><td><i class="doc" data-doc="_ZL9getReturnRN4llvm17MachineBasicBlockE">/// isn't any.</i></td></tr>
<tr><th id="354">354</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl def" id="_ZL9getReturnRN4llvm17MachineBasicBlockE" title='getReturn' data-type='llvm::MachineInstr * getReturn(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL9getReturnRN4llvm17MachineBasicBlockE">getReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="46MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="46MBB">MBB</dfn>) {</td></tr>
<tr><th id="355">355</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="47I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="47I">I</dfn> : <a class="local col6 ref" href="#46MBB" title='MBB' data-ref="46MBB">MBB</a>)</td></tr>
<tr><th id="356">356</th><td>      <b>if</b> (<a class="local col7 ref" href="#47I" title='I' data-ref="47I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>())</td></tr>
<tr><th id="357">357</th><td>        <b>return</b> &amp;<a class="local col7 ref" href="#47I" title='I' data-ref="47I">I</a>;</td></tr>
<tr><th id="358">358</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="359">359</th><td>}</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13isRestoreCallj" title='isRestoreCall' data-type='bool isRestoreCall(unsigned int Opc)' data-ref="_ZL13isRestoreCallj">isRestoreCall</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="48Opc" title='Opc' data-type='unsigned int' data-ref="48Opc">Opc</dfn>) {</td></tr>
<tr><th id="362">362</th><td>    <b>switch</b> (<a class="local col8 ref" href="#48Opc" title='Opc' data-ref="48Opc">Opc</a>) {</td></tr>
<tr><th id="363">363</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4</span>:</td></tr>
<tr><th id="364">364</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4_PIC</span>:</td></tr>
<tr><th id="365">365</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4_EXT&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4_EXT</span>:</td></tr>
<tr><th id="366">366</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC</span>:</td></tr>
<tr><th id="367">367</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT</span>:</td></tr>
<tr><th id="368">368</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC</span>:</td></tr>
<tr><th id="369">369</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4</span>:</td></tr>
<tr><th id="370">370</th><td>      <b>case</b> Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC</span>:</td></tr>
<tr><th id="371">371</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="372">372</th><td>    }</td></tr>
<tr><th id="373">373</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL9isOptNoneRKN4llvm15MachineFunctionE" title='isOptNone' data-type='bool isOptNone(const llvm::MachineFunction &amp; MF)' data-ref="_ZL9isOptNoneRKN4llvm15MachineFunctionE">isOptNone</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="49MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="49MF">MF</dfn>) {</td></tr>
<tr><th id="377">377</th><td>    <b>return</b> <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptNoneEv" title='llvm::Function::hasOptNone' data-ref="_ZNK4llvm8Function10hasOptNoneEv">hasOptNone</a>() ||</td></tr>
<tr><th id="378">378</th><td>           <a class="local col9 ref" href="#49MF" title='MF' data-ref="49MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>;</td></tr>
<tr><th id="379">379</th><td>}</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL9isOptSizeRKN4llvm15MachineFunctionE" title='isOptSize' data-type='bool isOptSize(const llvm::MachineFunction &amp; MF)' data-ref="_ZL9isOptSizeRKN4llvm15MachineFunctionE">isOptSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="50MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="50MF">MF</dfn>) {</td></tr>
<tr><th id="382">382</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col1 decl" id="51F" title='F' data-type='const llvm::Function &amp;' data-ref="51F">F</dfn> = <a class="local col0 ref" href="#50MF" title='MF' data-ref="50MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="383">383</th><td>    <b>return</b> <a class="local col1 ref" href="#51F" title='F' data-ref="51F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>() &amp;&amp; !<a class="local col1 ref" href="#51F" title='F' data-ref="51F">F</a>.<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>();</td></tr>
<tr><th id="384">384</th><td>}</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZL9isMinSizeRKN4llvm15MachineFunctionE" title='isMinSize' data-type='bool isMinSize(const llvm::MachineFunction &amp; MF)' data-ref="_ZL9isMinSizeRKN4llvm15MachineFunctionE">isMinSize</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="52MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="52MF">MF</dfn>) {</td></tr>
<tr><th id="387">387</th><td>    <b>return</b> <a class="local col2 ref" href="#52MF" title='MF' data-ref="52MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>();</td></tr>
<tr><th id="388">388</th><td>}</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><i class="doc">/// Implements shrink-wrapping of the stack frame. By default, stack frame</i></td></tr>
<tr><th id="391">391</th><td><i class="doc">/// is created in the function entry block, and is cleaned up in every block</i></td></tr>
<tr><th id="392">392</th><td><i class="doc">/// that returns. This function finds alternate blocks: one for the frame</i></td></tr>
<tr><th id="393">393</th><td><i class="doc">/// setup (prolog) and one for the cleanup (epilog).</i></td></tr>
<tr><th id="394">394</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering22findShrunkPrologEpilogERNS_15MachineFunctionERPNS_17MachineBasicBlockES5_" title='llvm::HexagonFrameLowering::findShrunkPrologEpilog' data-ref="_ZNK4llvm20HexagonFrameLowering22findShrunkPrologEpilogERNS_15MachineFunctionERPNS_17MachineBasicBlockES5_">findShrunkPrologEpilog</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="53MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="53MF">MF</dfn>,</td></tr>
<tr><th id="395">395</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col4 decl" id="54PrologB" title='PrologB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="54PrologB">PrologB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="55EpilogB" title='EpilogB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="55EpilogB">EpilogB</dfn>) <em>const</em> {</td></tr>
<tr><th id="396">396</th><td>  <em>static</em> <em>unsigned</em> <dfn class="local col6 decl" id="56ShrinkCounter" title='ShrinkCounter' data-type='unsigned int' data-ref="56ShrinkCounter">ShrinkCounter</dfn> = <var>0</var>;</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (<a class="tu ref" href="#ShrinkLimit" title='ShrinkLimit' data-use='m' data-ref="ShrinkLimit">ShrinkLimit</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option11getPositionEv" title='llvm::cl::Option::getPosition' data-ref="_ZNK4llvm2cl6Option11getPositionEv">getPosition</a>()) {</td></tr>
<tr><th id="399">399</th><td>    <b>if</b> (<a class="local col6 ref" href="#56ShrinkCounter" title='ShrinkCounter' data-ref="56ShrinkCounter">ShrinkCounter</a> &gt;= <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ShrinkLimit" title='ShrinkLimit' data-use='m' data-ref="ShrinkLimit">ShrinkLimit</a>)</td></tr>
<tr><th id="400">400</th><td>      <b>return</b>;</td></tr>
<tr><th id="401">401</th><td>    <a class="local col6 ref" href="#56ShrinkCounter" title='ShrinkCounter' data-ref="56ShrinkCounter">ShrinkCounter</a>++;</td></tr>
<tr><th id="402">402</th><td>  }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="57HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="57HRI">HRI</dfn> = *<a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTreeC1Ev" title='llvm::MachineDominatorTree::MachineDominatorTree' data-ref="_ZN4llvm20MachineDominatorTreeC1Ev"></a><dfn class="local col8 decl" id="58MDT" title='MDT' data-type='llvm::MachineDominatorTree' data-ref="58MDT">MDT</dfn>;</td></tr>
<tr><th id="407">407</th><td>  <a class="local col8 ref" href="#58MDT" title='MDT' data-ref="58MDT">MDT</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::MachineDominatorTree::runOnMachineFunction' data-ref="_ZN4llvm20MachineDominatorTree20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</a>(<span class='refarg'><a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a></span>);</td></tr>
<tr><th id="408">408</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree">MachinePostDominatorTree</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZN4llvm24MachinePostDominatorTreeC1Ev" title='llvm::MachinePostDominatorTree::MachinePostDominatorTree' data-ref="_ZN4llvm24MachinePostDominatorTreeC1Ev"></a><dfn class="local col9 decl" id="59MPT" title='MPT' data-type='llvm::MachinePostDominatorTree' data-ref="59MPT">MPT</dfn>;</td></tr>
<tr><th id="409">409</th><td>  <a class="local col9 ref" href="#59MPT" title='MPT' data-ref="59MPT">MPT</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZN4llvm24MachinePostDominatorTree20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::MachinePostDominatorTree::runOnMachineFunction' data-ref="_ZN4llvm24MachinePostDominatorTree20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</a>(<span class='refarg'><a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a></span>);</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <b>using</b> <dfn class="local col0 typedef" id="60UnsignedMap" title='UnsignedMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="60UnsignedMap">UnsignedMap</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;;</td></tr>
<tr><th id="412">412</th><td>  <b>using</b> <dfn class="local col1 typedef" id="61RPOTType" title='RPOTType' data-type='ReversePostOrderTraversal&lt;const llvm::MachineFunction *&gt;' data-ref="61RPOTType">RPOTType</dfn> = <a class="type" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal" title='llvm::ReversePostOrderTraversal' data-ref="llvm::ReversePostOrderTraversal">ReversePostOrderTraversal</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *&gt;;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <a class="local col0 typedef" href="#60UnsignedMap" title='UnsignedMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="60UnsignedMap">UnsignedMap</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col2 decl" id="62RPO" title='RPO' data-type='UnsignedMap' data-ref="62RPO">RPO</dfn>;</td></tr>
<tr><th id="415">415</th><td>  <a class="local col1 typedef" href="#61RPOTType" title='RPOTType' data-type='ReversePostOrderTraversal&lt;const llvm::MachineFunction *&gt;' data-ref="61RPOTType">RPOTType</a> <dfn class="local col3 decl" id="63RPOT" title='RPOT' data-type='RPOTType' data-ref="63RPOT">RPOT</dfn><a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversalC1ET_" title='llvm::ReversePostOrderTraversal::ReversePostOrderTraversal&lt;GraphT, GT&gt;' data-ref="_ZN4llvm25ReversePostOrderTraversalC1ET_">(</a>&amp;<a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a>);</td></tr>
<tr><th id="416">416</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64RPON" title='RPON' data-type='unsigned int' data-ref="64RPON">RPON</dfn> = <var>0</var>;</td></tr>
<tr><th id="417">417</th><td>  <b>for</b> (<a class="local col1 typedef" href="#61RPOTType" title='RPOTType' data-type='ReversePostOrderTraversal&lt;const llvm::MachineFunction *&gt;' data-ref="61RPOTType">RPOTType</a>::<a class="typedef" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal{constllvm::MachineFunction*,llvm::GraphTraits{constllvm::MachineFunction*}}::rpo_iterator" title='llvm::ReversePostOrderTraversal&lt;const llvm::MachineFunction *, llvm::GraphTraits&lt;const llvm::MachineFunction *&gt; &gt;::rpo_iterator' data-type='typename std::vector&lt;NodeRef&gt;::reverse_iterator' data-ref="llvm::ReversePostOrderTraversal{constllvm::MachineFunction*,llvm::GraphTraits{constllvm::MachineFunction*}}::rpo_iterator">rpo_iterator</a> <dfn class="local col5 decl" id="65I" title='I' data-type='RPOTType::rpo_iterator' data-ref="65I">I</dfn> = <a class="local col3 ref" href="#63RPOT" title='RPOT' data-ref="63RPOT">RPOT</a>.<a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversal5beginEv" title='llvm::ReversePostOrderTraversal::begin' data-ref="_ZN4llvm25ReversePostOrderTraversal5beginEv">begin</a>(), <dfn class="local col6 decl" id="66E" title='E' data-type='RPOTType::rpo_iterator' data-ref="66E">E</dfn> = <a class="local col3 ref" href="#63RPOT" title='RPOT' data-ref="63RPOT">RPOT</a>.<a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversal3endEv" title='llvm::ReversePostOrderTraversal::end' data-ref="_ZN4llvm25ReversePostOrderTraversal3endEv">end</a>(); <a class="local col5 ref" href="#65I" title='I' data-ref="65I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col6 ref" href="#66E" title='E' data-ref="66E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col5 ref" href="#65I" title='I' data-ref="65I">I</a>)</td></tr>
<tr><th id="418">418</th><td>    <a class="local col2 ref" href="#62RPO" title='RPO' data-ref="62RPO">RPO</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col5 ref" href="#65I" title='I' data-ref="65I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a> = <a class="local col4 ref" href="#64RPON" title='RPON' data-ref="64RPON">RPON</a>++;</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <i>// Don't process functions that have loops, at least for now. Placement</i></td></tr>
<tr><th id="421">421</th><td><i>  // of prolog and epilog must take loop structure into account. For simpli-</i></td></tr>
<tr><th id="422">422</th><td><i>  // city don't do it right now.</i></td></tr>
<tr><th id="423">423</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="67I" title='I' data-type='llvm::MachineBasicBlock &amp;' data-ref="67I">I</dfn> : <a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a>) {</td></tr>
<tr><th id="424">424</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="68BN" title='BN' data-type='unsigned int' data-ref="68BN">BN</dfn> = <a class="local col2 ref" href="#62RPO" title='RPO' data-ref="62RPO">RPO</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>;</td></tr>
<tr><th id="425">425</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="69SI" title='SI' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="69SI">SI</dfn> = <a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <dfn class="local col0 decl" id="70SE" title='SE' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="70SE">SE</dfn> = <a class="local col7 ref" href="#67I" title='I' data-ref="67I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col9 ref" href="#69SI" title='SI' data-ref="69SI">SI</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#70SE" title='SE' data-ref="70SE">SE</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#69SI" title='SI' data-ref="69SI">SI</a>) {</td></tr>
<tr><th id="426">426</th><td>      <i>// If found a back-edge, return.</i></td></tr>
<tr><th id="427">427</th><td>      <b>if</b> (<a class="local col2 ref" href="#62RPO" title='RPO' data-ref="62RPO">RPO</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#69SI" title='SI' data-ref="69SI">SI</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a> &lt;= <a class="local col8 ref" href="#68BN" title='BN' data-ref="68BN">BN</a>)</td></tr>
<tr><th id="428">428</th><td>        <b>return</b>;</td></tr>
<tr><th id="429">429</th><td>    }</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <i>// Collect the set of blocks that need a stack frame to execute. Scan</i></td></tr>
<tr><th id="433">433</th><td><i>  // each block for uses/defs of callee-saved registers, calls, etc.</i></td></tr>
<tr><th id="434">434</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*,<var>16</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="71SFBlocks" title='SFBlocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 16&gt;' data-ref="71SFBlocks">SFBlocks</dfn>;</td></tr>
<tr><th id="435">435</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZN4llvm3CSREi" title='llvm::CSR' data-ref="_ZN4llvm3CSREi">CSR</dfn>(Hexagon::<span class='error' title="no type named &apos;NUM_TARGET_REGS&apos; in namespace &apos;llvm::Hexagon&apos;">NUM_TARGET_REGS</span>);</td></tr>
<tr><th id="436">436</th><td>  <b>for</b> (<em>const</em> MCPhysReg *P = HRI.getCalleeSavedRegs(&amp;MF); *P; ++P)</td></tr>
<tr><th id="437">437</th><td>    <b>for</b> (MCSubRegIterator <span class='error' title="no matching constructor for initialization of &apos;llvm::MCSubRegIterator&apos;">S</span>(*P, &amp;HRI, <b>true</b>); S.isValid(); ++S)</td></tr>
<tr><th id="438">438</th><td>      CSR[*S] = <b>true</b>;</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="72I" title='I' data-type='llvm::MachineBasicBlock &amp;' data-ref="72I">I</dfn> : <a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF">MF</a>)</td></tr>
<tr><th id="441">441</th><td>    <b>if</b> (needsStackFrame(I, CSR, HRI))</td></tr>
<tr><th id="442">442</th><td>      <a class="local col1 ref" href="#71SFBlocks" title='SFBlocks' data-ref="71SFBlocks">SFBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col2 ref" href="#72I" title='I' data-ref="72I">I</a>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { { dbgs() &lt;&lt; &quot;Blocks needing SF: {&quot;; for (auto &amp;B : SFBlocks) dbgs() &lt;&lt; &quot; &quot; &lt;&lt; printMBBReference(*B); dbgs() &lt;&lt; &quot; }\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="445">445</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Blocks needing SF: {"</q>;</td></tr>
<tr><th id="446">446</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="73B" title='B' data-type='llvm::MachineBasicBlock *&amp;' data-ref="73B">B</dfn> : <a class="local col1 ref" href="#71SFBlocks" title='SFBlocks' data-ref="71SFBlocks">SFBlocks</a>)</td></tr>
<tr><th id="447">447</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col3 ref" href="#444" title='B' data-ref="73B">B</a>);</td></tr>
<tr><th id="448">448</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }\n"</q>;</td></tr>
<tr><th id="449">449</th><td>  });</td></tr>
<tr><th id="450">450</th><td>  <i>// No frame needed?</i></td></tr>
<tr><th id="451">451</th><td>  <b>if</b> (<a class="local col1 ref" href="#71SFBlocks" title='SFBlocks' data-ref="71SFBlocks">SFBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="452">452</th><td>    <b>return</b>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <i>// Pick a common dominator and a common post-dominator.</i></td></tr>
<tr><th id="455">455</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="74DomB" title='DomB' data-type='llvm::MachineBasicBlock *' data-ref="74DomB">DomB</dfn> = <a class="local col1 ref" href="#71SFBlocks" title='SFBlocks' data-ref="71SFBlocks">SFBlocks</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="456">456</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="75i" title='i' data-type='unsigned int' data-ref="75i">i</dfn> = <var>1</var>, <dfn class="local col6 decl" id="76n" title='n' data-type='unsigned int' data-ref="76n">n</dfn> = <a class="local col1 ref" href="#71SFBlocks" title='SFBlocks' data-ref="71SFBlocks">SFBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#75i" title='i' data-ref="75i">i</a> &lt; <a class="local col6 ref" href="#76n" title='n' data-ref="76n">n</a>; ++<a class="local col5 ref" href="#75i" title='i' data-ref="75i">i</a>) {</td></tr>
<tr><th id="457">457</th><td>    <a class="local col4 ref" href="#74DomB" title='DomB' data-ref="74DomB">DomB</a> = <a class="local col8 ref" href="#58MDT" title='MDT' data-ref="58MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col4 ref" href="#74DomB" title='DomB' data-ref="74DomB">DomB</a>, <a class="local col1 ref" href="#71SFBlocks" title='SFBlocks' data-ref="71SFBlocks">SFBlocks</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#75i" title='i' data-ref="75i">i</a>]</a>);</td></tr>
<tr><th id="458">458</th><td>    <b>if</b> (!<a class="local col4 ref" href="#74DomB" title='DomB' data-ref="74DomB">DomB</a>)</td></tr>
<tr><th id="459">459</th><td>      <b>break</b>;</td></tr>
<tr><th id="460">460</th><td>  }</td></tr>
<tr><th id="461">461</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="77PDomB" title='PDomB' data-type='llvm::MachineBasicBlock *' data-ref="77PDomB">PDomB</dfn> = <a class="local col1 ref" href="#71SFBlocks" title='SFBlocks' data-ref="71SFBlocks">SFBlocks</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="462">462</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="78i" title='i' data-type='unsigned int' data-ref="78i">i</dfn> = <var>1</var>, <dfn class="local col9 decl" id="79n" title='n' data-type='unsigned int' data-ref="79n">n</dfn> = <a class="local col1 ref" href="#71SFBlocks" title='SFBlocks' data-ref="71SFBlocks">SFBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a> &lt; <a class="local col9 ref" href="#79n" title='n' data-ref="79n">n</a>; ++<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>) {</td></tr>
<tr><th id="463">463</th><td>    <a class="local col7 ref" href="#77PDomB" title='PDomB' data-ref="77PDomB">PDomB</a> = <a class="local col9 ref" href="#59MPT" title='MPT' data-ref="59MPT">MPT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZN4llvm24MachinePostDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachinePostDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm24MachinePostDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col7 ref" href="#77PDomB" title='PDomB' data-ref="77PDomB">PDomB</a>, <a class="local col1 ref" href="#71SFBlocks" title='SFBlocks' data-ref="71SFBlocks">SFBlocks</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#78i" title='i' data-ref="78i">i</a>]</a>);</td></tr>
<tr><th id="464">464</th><td>    <b>if</b> (!<a class="local col7 ref" href="#77PDomB" title='PDomB' data-ref="77PDomB">PDomB</a>)</td></tr>
<tr><th id="465">465</th><td>      <b>break</b>;</td></tr>
<tr><th id="466">466</th><td>  }</td></tr>
<tr><th id="467">467</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { { dbgs() &lt;&lt; &quot;Computed dom block: &quot;; if (DomB) dbgs() &lt;&lt; printMBBReference(*DomB); else dbgs() &lt;&lt; &quot;&lt;null&gt;&quot;; dbgs() &lt;&lt; &quot;, computed pdom block: &quot;; if (PDomB) dbgs() &lt;&lt; printMBBReference(*PDomB); else dbgs() &lt;&lt; &quot;&lt;null&gt;&quot;; dbgs() &lt;&lt; &quot;\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="468">468</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Computed dom block: "</q>;</td></tr>
<tr><th id="469">469</th><td>    <b>if</b> (<a class="local col4 ref" href="#74DomB" title='DomB' data-ref="74DomB">DomB</a>)</td></tr>
<tr><th id="470">470</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col4 ref" href="#74DomB" title='DomB' data-ref="74DomB">DomB</a>);</td></tr>
<tr><th id="471">471</th><td>    <b>else</b></td></tr>
<tr><th id="472">472</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&lt;null&gt;"</q>;</td></tr>
<tr><th id="473">473</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", computed pdom block: "</q>;</td></tr>
<tr><th id="474">474</th><td>    <b>if</b> (<a class="local col7 ref" href="#77PDomB" title='PDomB' data-ref="77PDomB">PDomB</a>)</td></tr>
<tr><th id="475">475</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col7 ref" href="#77PDomB" title='PDomB' data-ref="77PDomB">PDomB</a>);</td></tr>
<tr><th id="476">476</th><td>    <b>else</b></td></tr>
<tr><th id="477">477</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&lt;null&gt;"</q>;</td></tr>
<tr><th id="478">478</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="479">479</th><td>  });</td></tr>
<tr><th id="480">480</th><td>  <b>if</b> (!<a class="local col4 ref" href="#74DomB" title='DomB' data-ref="74DomB">DomB</a> || !<a class="local col7 ref" href="#77PDomB" title='PDomB' data-ref="77PDomB">PDomB</a>)</td></tr>
<tr><th id="481">481</th><td>    <b>return</b>;</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <i>// Make sure that DomB dominates PDomB and PDomB post-dominates DomB.</i></td></tr>
<tr><th id="484">484</th><td>  <b>if</b> (!<a class="local col8 ref" href="#58MDT" title='MDT' data-ref="58MDT">MDT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col4 ref" href="#74DomB" title='DomB' data-ref="74DomB">DomB</a>, <a class="local col7 ref" href="#77PDomB" title='PDomB' data-ref="77PDomB">PDomB</a>)) {</td></tr>
<tr><th id="485">485</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;Dom block does not dominate pdom block\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Dom block does not dominate pdom block\n"</q>);</td></tr>
<tr><th id="486">486</th><td>    <b>return</b>;</td></tr>
<tr><th id="487">487</th><td>  }</td></tr>
<tr><th id="488">488</th><td>  <b>if</b> (!<a class="local col9 ref" href="#59MPT" title='MPT' data-ref="59MPT">MPT</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col7 ref" href="#77PDomB" title='PDomB' data-ref="77PDomB">PDomB</a>, <a class="local col4 ref" href="#74DomB" title='DomB' data-ref="74DomB">DomB</a>)) {</td></tr>
<tr><th id="489">489</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;PDom block does not post-dominate dom block\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"PDom block does not post-dominate dom block\n"</q>);</td></tr>
<tr><th id="490">490</th><td>    <b>return</b>;</td></tr>
<tr><th id="491">491</th><td>  }</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <i>// Finally, everything seems right.</i></td></tr>
<tr><th id="494">494</th><td>  <a class="local col4 ref" href="#54PrologB" title='PrologB' data-ref="54PrologB">PrologB</a> = <a class="local col4 ref" href="#74DomB" title='DomB' data-ref="74DomB">DomB</a>;</td></tr>
<tr><th id="495">495</th><td>  <a class="local col5 ref" href="#55EpilogB" title='EpilogB' data-ref="55EpilogB">EpilogB</a> = <a class="local col7 ref" href="#77PDomB" title='PDomB' data-ref="77PDomB">PDomB</a>;</td></tr>
<tr><th id="496">496</th><td>}</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><i class="doc">/// Perform most of the PEI work here:</i></td></tr>
<tr><th id="499">499</th><td><i class="doc">/// - saving/restoring of the callee-saved registers,</i></td></tr>
<tr><th id="500">500</th><td><i class="doc">/// - stack frame creation and destruction.</i></td></tr>
<tr><th id="501">501</th><td><i class="doc">/// Normally, this work is distributed among various functions, but doing it</i></td></tr>
<tr><th id="502">502</th><td><i class="doc">/// in one place allows shrink-wrapping of the stack frame.</i></td></tr>
<tr><th id="503">503</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20HexagonFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::HexagonFrameLowering::emitPrologue' data-ref="_ZNK4llvm20HexagonFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE">emitPrologue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="80MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="80MF">MF</dfn>,</td></tr>
<tr><th id="504">504</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="81MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="81MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="505">505</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="82HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="82HRI">HRI</dfn> = *<a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="83MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="83MFI">MFI</dfn> = <a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="508">508</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col4 decl" id="84CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="84CSI">CSI</dfn> = <a class="local col3 ref" href="#83MFI" title='MFI' data-ref="83MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="85PrologB" title='PrologB' data-type='llvm::MachineBasicBlock *' data-ref="85PrologB">PrologB</dfn> = &amp;<a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>(), *<dfn class="local col6 decl" id="86EpilogB" title='EpilogB' data-type='llvm::MachineBasicBlock *' data-ref="86EpilogB">EpilogB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="511">511</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableShrinkWrapping" title='EnableShrinkWrapping' data-use='m' data-ref="EnableShrinkWrapping">EnableShrinkWrapping</a>)</td></tr>
<tr><th id="512">512</th><td>    <a class="member" href="#_ZNK4llvm20HexagonFrameLowering22findShrunkPrologEpilogERNS_15MachineFunctionERPNS_17MachineBasicBlockES5_" title='llvm::HexagonFrameLowering::findShrunkPrologEpilog' data-ref="_ZNK4llvm20HexagonFrameLowering22findShrunkPrologEpilogERNS_15MachineFunctionERPNS_17MachineBasicBlockES5_">findShrunkPrologEpilog</a>(<span class='refarg'><a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a></span>, <span class='refarg'><a class="local col5 ref" href="#85PrologB" title='PrologB' data-ref="85PrologB">PrologB</a></span>, <span class='refarg'><a class="local col6 ref" href="#86EpilogB" title='EpilogB' data-ref="86EpilogB">EpilogB</a></span>);</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <em>bool</em> <dfn class="local col7 decl" id="87PrologueStubs" title='PrologueStubs' data-type='bool' data-ref="87PrologueStubs">PrologueStubs</dfn> = <b>false</b>;</td></tr>
<tr><th id="515">515</th><td>  <a class="member" href="#_ZNK4llvm20HexagonFrameLowering22insertCSRSpillsInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoERb" title='llvm::HexagonFrameLowering::insertCSRSpillsInBlock' data-ref="_ZNK4llvm20HexagonFrameLowering22insertCSRSpillsInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoERb">insertCSRSpillsInBlock</a>(<span class='refarg'>*<a class="local col5 ref" href="#85PrologB" title='PrologB' data-ref="85PrologB">PrologB</a></span>, <a class="local col4 ref" href="#84CSI" title='CSI' data-ref="84CSI">CSI</a>, <a class="local col2 ref" href="#82HRI" title='HRI' data-ref="82HRI">HRI</a>, <span class='refarg'><a class="local col7 ref" href="#87PrologueStubs" title='PrologueStubs' data-ref="87PrologueStubs">PrologueStubs</a></span>);</td></tr>
<tr><th id="516">516</th><td>  <a class="member" href="#_ZNK4llvm20HexagonFrameLowering21insertPrologueInBlockERNS_17MachineBasicBlockEb" title='llvm::HexagonFrameLowering::insertPrologueInBlock' data-ref="_ZNK4llvm20HexagonFrameLowering21insertPrologueInBlockERNS_17MachineBasicBlockEb">insertPrologueInBlock</a>(<span class='refarg'>*<a class="local col5 ref" href="#85PrologB" title='PrologB' data-ref="85PrologB">PrologB</a></span>, <a class="local col7 ref" href="#87PrologueStubs" title='PrologueStubs' data-ref="87PrologueStubs">PrologueStubs</a>);</td></tr>
<tr><th id="517">517</th><td>  <a class="member" href="#_ZNK4llvm20HexagonFrameLowering16updateEntryPathsERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::HexagonFrameLowering::updateEntryPaths' data-ref="_ZNK4llvm20HexagonFrameLowering16updateEntryPathsERNS_15MachineFunctionERNS_17MachineBasicBlockE">updateEntryPaths</a>(<span class='refarg'><a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#85PrologB" title='PrologB' data-ref="85PrologB">PrologB</a></span>);</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <b>if</b> (<a class="local col6 ref" href="#86EpilogB" title='EpilogB' data-ref="86EpilogB">EpilogB</a>) {</td></tr>
<tr><th id="520">520</th><td>    <a class="member" href="#_ZNK4llvm20HexagonFrameLowering24insertCSRRestoresInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoE" title='llvm::HexagonFrameLowering::insertCSRRestoresInBlock' data-ref="_ZNK4llvm20HexagonFrameLowering24insertCSRRestoresInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoE">insertCSRRestoresInBlock</a>(<span class='refarg'>*<a class="local col6 ref" href="#86EpilogB" title='EpilogB' data-ref="86EpilogB">EpilogB</a></span>, <a class="local col4 ref" href="#84CSI" title='CSI' data-ref="84CSI">CSI</a>, <a class="local col2 ref" href="#82HRI" title='HRI' data-ref="82HRI">HRI</a>);</td></tr>
<tr><th id="521">521</th><td>    <a class="member" href="#_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE" title='llvm::HexagonFrameLowering::insertEpilogueInBlock' data-ref="_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE">insertEpilogueInBlock</a>(<span class='refarg'>*<a class="local col6 ref" href="#86EpilogB" title='EpilogB' data-ref="86EpilogB">EpilogB</a></span>);</td></tr>
<tr><th id="522">522</th><td>  } <b>else</b> {</td></tr>
<tr><th id="523">523</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="88B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="88B">B</dfn> : <a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>)</td></tr>
<tr><th id="524">524</th><td>      <b>if</b> (<a class="local col8 ref" href="#88B" title='B' data-ref="88B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13isReturnBlockEv" title='llvm::MachineBasicBlock::isReturnBlock' data-ref="_ZNK4llvm17MachineBasicBlock13isReturnBlockEv">isReturnBlock</a>())</td></tr>
<tr><th id="525">525</th><td>        <a class="member" href="#_ZNK4llvm20HexagonFrameLowering24insertCSRRestoresInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoE" title='llvm::HexagonFrameLowering::insertCSRRestoresInBlock' data-ref="_ZNK4llvm20HexagonFrameLowering24insertCSRRestoresInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoE">insertCSRRestoresInBlock</a>(<span class='refarg'><a class="local col8 ref" href="#88B" title='B' data-ref="88B">B</a></span>, <a class="local col4 ref" href="#84CSI" title='CSI' data-ref="84CSI">CSI</a>, <a class="local col2 ref" href="#82HRI" title='HRI' data-ref="82HRI">HRI</a>);</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="89B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="89B">B</dfn> : <a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>)</td></tr>
<tr><th id="528">528</th><td>      <b>if</b> (<a class="local col9 ref" href="#89B" title='B' data-ref="89B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13isReturnBlockEv" title='llvm::MachineBasicBlock::isReturnBlock' data-ref="_ZNK4llvm17MachineBasicBlock13isReturnBlockEv">isReturnBlock</a>())</td></tr>
<tr><th id="529">529</th><td>        <a class="member" href="#_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE" title='llvm::HexagonFrameLowering::insertEpilogueInBlock' data-ref="_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE">insertEpilogueInBlock</a>(<span class='refarg'><a class="local col9 ref" href="#89B" title='B' data-ref="89B">B</a></span>);</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="90B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="90B">B</dfn> : <a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>) {</td></tr>
<tr><th id="532">532</th><td>      <b>if</b> (<a class="local col0 ref" href="#90B" title='B' data-ref="90B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>())</td></tr>
<tr><th id="533">533</th><td>        <b>continue</b>;</td></tr>
<tr><th id="534">534</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="91RetI" title='RetI' data-type='llvm::MachineInstr *' data-ref="91RetI">RetI</dfn> = <a class="tu ref" href="#_ZL9getReturnRN4llvm17MachineBasicBlockE" title='getReturn' data-use='c' data-ref="_ZL9getReturnRN4llvm17MachineBasicBlockE">getReturn</a>(<span class='refarg'><a class="local col0 ref" href="#90B" title='B' data-ref="90B">B</a></span>);</td></tr>
<tr><th id="535">535</th><td>      <b>if</b> (!<a class="local col1 ref" href="#91RetI" title='RetI' data-ref="91RetI">RetI</a> || <a class="tu ref" href="#_ZL13isRestoreCallj" title='isRestoreCall' data-use='c' data-ref="_ZL13isRestoreCallj">isRestoreCall</a>(<a class="local col1 ref" href="#91RetI" title='RetI' data-ref="91RetI">RetI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="536">536</th><td>        <b>continue</b>;</td></tr>
<tr><th id="537">537</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="92R" title='R' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="92R">R</dfn> : <a class="local col4 ref" href="#84CSI" title='CSI' data-ref="84CSI">CSI</a>)</td></tr>
<tr><th id="538">538</th><td>        <a class="local col1 ref" href="#91RetI" title='RetI' data-ref="91RetI">RetI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col2 ref" href="#92R" title='R' data-ref="92R">R</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>(), <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="539">539</th><td>    }</td></tr>
<tr><th id="540">540</th><td>  }</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <b>if</b> (<a class="local col6 ref" href="#86EpilogB" title='EpilogB' data-ref="86EpilogB">EpilogB</a>) {</td></tr>
<tr><th id="543">543</th><td>    <i>// If there is an epilog block, it may not have a return instruction.</i></td></tr>
<tr><th id="544">544</th><td><i>    // In such case, we need to add the callee-saved registers as live-ins</i></td></tr>
<tr><th id="545">545</th><td><i>    // in all blocks on all paths from the epilog to any return block.</i></td></tr>
<tr><th id="546">546</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="93MaxBN" title='MaxBN' data-type='unsigned int' data-ref="93MaxBN">MaxBN</dfn> = <a class="local col0 ref" href="#80MF" title='MF' data-ref="80MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction14getNumBlockIDsEv" title='llvm::MachineFunction::getNumBlockIDs' data-ref="_ZNK4llvm15MachineFunction14getNumBlockIDsEv">getNumBlockIDs</a>();</td></tr>
<tr><th id="547">547</th><td>    <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col4 decl" id="94DoneT" title='DoneT' data-type='llvm::BitVector' data-ref="94DoneT">DoneT</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col3 ref" href="#93MaxBN" title='MaxBN' data-ref="93MaxBN">MaxBN</a>+<var>1</var>), <dfn class="local col5 decl" id="95DoneF" title='DoneF' data-type='llvm::BitVector' data-ref="95DoneF">DoneF</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col3 ref" href="#93MaxBN" title='MaxBN' data-ref="93MaxBN">MaxBN</a>+<var>1</var>), <dfn class="local col6 decl" id="96Path" title='Path' data-type='llvm::BitVector' data-ref="96Path">Path</dfn><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb">(</a><a class="local col3 ref" href="#93MaxBN" title='MaxBN' data-ref="93MaxBN">MaxBN</a>+<var>1</var>);</td></tr>
<tr><th id="548">548</th><td>    <a class="member" href="#_ZNK4llvm20HexagonFrameLowering15updateExitPathsERNS_17MachineBasicBlockES2_RNS_9BitVectorES4_S4_" title='llvm::HexagonFrameLowering::updateExitPaths' data-ref="_ZNK4llvm20HexagonFrameLowering15updateExitPathsERNS_17MachineBasicBlockES2_RNS_9BitVectorES4_S4_">updateExitPaths</a>(<span class='refarg'>*<a class="local col6 ref" href="#86EpilogB" title='EpilogB' data-ref="86EpilogB">EpilogB</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#86EpilogB" title='EpilogB' data-ref="86EpilogB">EpilogB</a></span>, <span class='refarg'><a class="local col4 ref" href="#94DoneT" title='DoneT' data-ref="94DoneT">DoneT</a></span>, <span class='refarg'><a class="local col5 ref" href="#95DoneF" title='DoneF' data-ref="95DoneF">DoneF</a></span>, <span class='refarg'><a class="local col6 ref" href="#96Path" title='Path' data-ref="96Path">Path</a></span>);</td></tr>
<tr><th id="549">549</th><td>  }</td></tr>
<tr><th id="550">550</th><td>}</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><i class="doc">/// Returns true if the target can safely skip saving callee-saved registers</i></td></tr>
<tr><th id="553">553</th><td><i class="doc">/// for noreturn nounwind functions.</i></td></tr>
<tr><th id="554">554</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20HexagonFrameLowering20enableCalleeSaveSkipERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::enableCalleeSaveSkip' data-ref="_ZNK4llvm20HexagonFrameLowering20enableCalleeSaveSkipERKNS_15MachineFunctionE">enableCalleeSaveSkip</dfn>(</td></tr>
<tr><th id="555">555</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="97MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="97MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="556">556</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="98F" title='F' data-type='const llvm::Function &amp;' data-ref="98F">F</dfn> = <a class="local col7 ref" href="#97MF" title='MF' data-ref="97MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="557">557</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F.hasFnAttribute(Attribute::NoReturn) &amp;&amp; F.getFunction().hasFnAttribute(Attribute::NoUnwind) &amp;&amp; !F.getFunction().hasFnAttribute(Attribute::UWTable)) ? void (0) : __assert_fail (&quot;F.hasFnAttribute(Attribute::NoReturn) &amp;&amp; F.getFunction().hasFnAttribute(Attribute::NoUnwind) &amp;&amp; !F.getFunction().hasFnAttribute(Attribute::UWTable)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 559, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(F.hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoReturn&apos; in &apos;llvm::Attribute&apos;">NoReturn</span>) &amp;&amp;</td></tr>
<tr><th id="558">558</th><td>         F.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoUnwind&apos; in &apos;llvm::Attribute&apos;">NoUnwind</span>) &amp;&amp;</td></tr>
<tr><th id="559">559</th><td>         !F.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;UWTable&apos; in &apos;llvm::Attribute&apos;">UWTable</span>));</td></tr>
<tr><th id="560">560</th><td>  (<em>void</em>)<a class="local col8 ref" href="#98F" title='F' data-ref="98F">F</a>;</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <i>// No need to save callee saved registers if the function does not return.</i></td></tr>
<tr><th id="563">563</th><td>  <b>return</b> <a class="local col7 ref" href="#97MF" title='MF' data-ref="97MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget17noreturnStackElimEv" title='llvm::HexagonSubtarget::noreturnStackElim' data-ref="_ZNK4llvm16HexagonSubtarget17noreturnStackElimEv">noreturnStackElim</a>();</td></tr>
<tr><th id="564">564</th><td>}</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><i  data-doc="_ZL20enableAllocFrameElimRKN4llvm15MachineFunctionE">// Helper function used to determine when to eliminate the stack frame for</i></td></tr>
<tr><th id="567">567</th><td><i  data-doc="_ZL20enableAllocFrameElimRKN4llvm15MachineFunctionE">// functions marked as noreturn and when the noreturn-stack-elim options are</i></td></tr>
<tr><th id="568">568</th><td><i  data-doc="_ZL20enableAllocFrameElimRKN4llvm15MachineFunctionE">// specified. When both these conditions are true, then a FP may not be needed</i></td></tr>
<tr><th id="569">569</th><td><i  data-doc="_ZL20enableAllocFrameElimRKN4llvm15MachineFunctionE">// if the function makes a call. It is very similar to enableCalleeSaveSkip,</i></td></tr>
<tr><th id="570">570</th><td><i  data-doc="_ZL20enableAllocFrameElimRKN4llvm15MachineFunctionE">// but it used to check if the allocframe can be eliminated as well.</i></td></tr>
<tr><th id="571">571</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL20enableAllocFrameElimRKN4llvm15MachineFunctionE" title='enableAllocFrameElim' data-type='bool enableAllocFrameElim(const llvm::MachineFunction &amp; MF)' data-ref="_ZL20enableAllocFrameElimRKN4llvm15MachineFunctionE">enableAllocFrameElim</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="99MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="99MF">MF</dfn>) {</td></tr>
<tr><th id="572">572</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="100F" title='F' data-type='const llvm::Function &amp;' data-ref="100F">F</dfn> = <a class="local col9 ref" href="#99MF" title='MF' data-ref="99MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="573">573</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="101MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="101MFI">MFI</dfn> = <a class="local col9 ref" href="#99MF" title='MF' data-ref="99MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="574">574</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="102HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="102HST">HST</dfn> = <a class="local col9 ref" href="#99MF" title='MF' data-ref="99MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="575">575</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MFI.hasVarSizedObjects() &amp;&amp; !HST.getRegisterInfo()-&gt;needsStackRealignment(MF)) ? void (0) : __assert_fail (&quot;!MFI.hasVarSizedObjects() &amp;&amp; !HST.getRegisterInfo()-&gt;needsStackRealignment(MF)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 576, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!MFI.hasVarSizedObjects() &amp;&amp;</td></tr>
<tr><th id="576">576</th><td>         !HST.getRegisterInfo()-&gt;<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::HexagonRegisterInfo&apos;">needsStackRealignment</span>(MF));</td></tr>
<tr><th id="577">577</th><td>  <b>return</b> F.hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoReturn&apos; in &apos;llvm::Attribute&apos;">NoReturn</span>) &amp;&amp;</td></tr>
<tr><th id="578">578</th><td>    F.hasFnAttribute(Attribute::<span class='error' title="no member named &apos;NoUnwind&apos; in &apos;llvm::Attribute&apos;">NoUnwind</span>) &amp;&amp;</td></tr>
<tr><th id="579">579</th><td>    !F.hasFnAttribute(Attribute::<span class='error' title="no member named &apos;UWTable&apos; in &apos;llvm::Attribute&apos;">UWTable</span>) &amp;&amp; HST.noreturnStackElim() &amp;&amp;</td></tr>
<tr><th id="580">580</th><td>    MFI.getStackSize() == <var>0</var>;</td></tr>
<tr><th id="581">581</th><td>}</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering21insertPrologueInBlockERNS_17MachineBasicBlockEb" title='llvm::HexagonFrameLowering::insertPrologueInBlock' data-ref="_ZNK4llvm20HexagonFrameLowering21insertPrologueInBlockERNS_17MachineBasicBlockEb">insertPrologueInBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="103MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="103MBB">MBB</dfn>,</td></tr>
<tr><th id="584">584</th><td>      <em>bool</em> <dfn class="local col4 decl" id="104PrologueStubs" title='PrologueStubs' data-type='bool' data-ref="104PrologueStubs">PrologueStubs</dfn>) <em>const</em> {</td></tr>
<tr><th id="585">585</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="105MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="105MF">MF</dfn> = *<a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="586">586</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="106MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="106MFI">MFI</dfn> = <a class="local col5 ref" href="#105MF" title='MF' data-ref="105MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="587">587</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="107HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="107HST">HST</dfn> = <a class="local col5 ref" href="#105MF" title='MF' data-ref="105MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="588">588</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="108HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="108HII">HII</dfn> = *<a class="local col7 ref" href="#107HST" title='HST' data-ref="107HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="589">589</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="109HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="109HRI">HRI</dfn> = *<a class="local col7 ref" href="#107HST" title='HST' data-ref="107HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="110MaxAlign" title='MaxAlign' data-type='unsigned int' data-ref="110MaxAlign">MaxAlign</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col6 ref" href="#106MFI" title='MFI' data-ref="106MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>(), <a class="member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>());</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <i>// Calculate the total stack frame size.</i></td></tr>
<tr><th id="594">594</th><td><i>  // Get the number of bytes to allocate from the FrameInfo.</i></td></tr>
<tr><th id="595">595</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="111FrameSize" title='FrameSize' data-type='unsigned int' data-ref="111FrameSize">FrameSize</dfn> = <a class="local col6 ref" href="#106MFI" title='MFI' data-ref="106MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="596">596</th><td>  <i>// Round up the max call frame size to the max alignment on the stack.</i></td></tr>
<tr><th id="597">597</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="112MaxCFA" title='MaxCFA' data-type='unsigned int' data-ref="112MaxCFA">MaxCFA</dfn> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col6 ref" href="#106MFI" title='MFI' data-ref="106MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" title='llvm::MachineFrameInfo::getMaxCallFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv">getMaxCallFrameSize</a>(), <a class="local col0 ref" href="#110MaxAlign" title='MaxAlign' data-ref="110MaxAlign">MaxAlign</a>);</td></tr>
<tr><th id="598">598</th><td>  <a class="local col6 ref" href="#106MFI" title='MFI' data-ref="106MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo19setMaxCallFrameSizeEj" title='llvm::MachineFrameInfo::setMaxCallFrameSize' data-ref="_ZN4llvm16MachineFrameInfo19setMaxCallFrameSizeEj">setMaxCallFrameSize</a>(<a class="local col2 ref" href="#112MaxCFA" title='MaxCFA' data-ref="112MaxCFA">MaxCFA</a>);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <a class="local col1 ref" href="#111FrameSize" title='FrameSize' data-ref="111FrameSize">FrameSize</a> = <a class="local col2 ref" href="#112MaxCFA" title='MaxCFA' data-ref="112MaxCFA">MaxCFA</a> + <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col1 ref" href="#111FrameSize" title='FrameSize' data-ref="111FrameSize">FrameSize</a>, <a class="local col0 ref" href="#110MaxAlign" title='MaxAlign' data-ref="110MaxAlign">MaxAlign</a>);</td></tr>
<tr><th id="601">601</th><td>  <a class="local col6 ref" href="#106MFI" title='MFI' data-ref="106MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo12setStackSizeEm" title='llvm::MachineFrameInfo::setStackSize' data-ref="_ZN4llvm16MachineFrameInfo12setStackSizeEm">setStackSize</a>(<a class="local col1 ref" href="#111FrameSize" title='FrameSize' data-ref="111FrameSize">FrameSize</a>);</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <em>bool</em> <dfn class="local col3 decl" id="113AlignStack" title='AlignStack' data-type='bool' data-ref="113AlignStack">AlignStack</dfn> = (<a class="local col0 ref" href="#110MaxAlign" title='MaxAlign' data-ref="110MaxAlign">MaxAlign</a> &gt; <a class="member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>());</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <i>// Get the number of bytes to allocate from the FrameInfo.</i></td></tr>
<tr><th id="606">606</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="114NumBytes" title='NumBytes' data-type='unsigned int' data-ref="114NumBytes">NumBytes</dfn> = <a class="local col6 ref" href="#106MFI" title='MFI' data-ref="106MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="607">607</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="115SP" title='SP' data-type='unsigned int' data-ref="115SP">SP</dfn> = <a class="local col9 ref" href="#109HRI" title='HRI' data-ref="109HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" title='llvm::HexagonRegisterInfo::getStackRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv">getStackRegister</a>();</td></tr>
<tr><th id="608">608</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="116MaxCF" title='MaxCF' data-type='unsigned int' data-ref="116MaxCF">MaxCF</dfn> = <a class="local col6 ref" href="#106MFI" title='MFI' data-ref="106MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv" title='llvm::MachineFrameInfo::getMaxCallFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo19getMaxCallFrameSizeEv">getMaxCallFrameSize</a>();</td></tr>
<tr><th id="609">609</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="117InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="117InsertPt">InsertPt</dfn> = <a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="118AdjustRegs" title='AdjustRegs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="118AdjustRegs">AdjustRegs</dfn>;</td></tr>
<tr><th id="612">612</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="119MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="119MBB">MBB</dfn> : <a class="local col5 ref" href="#105MF" title='MF' data-ref="105MF">MF</a>)</td></tr>
<tr><th id="613">613</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="120MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="120MI">MI</dfn> : <a class="local col9 ref" href="#119MBB" title='MBB' data-ref="119MBB">MBB</a>)</td></tr>
<tr><th id="614">614</th><td>      <b>if</b> (MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;PS_alloca&apos; in namespace &apos;llvm::Hexagon&apos;">PS_alloca</span>)</td></tr>
<tr><th id="615">615</th><td>        <a class="local col8 ref" href="#118AdjustRegs" title='AdjustRegs' data-ref="118AdjustRegs">AdjustRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(&amp;<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>);</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="121MI" title='MI' data-type='llvm::MachineInstr *' data-ref="121MI">MI</dfn> : <a class="local col8 ref" href="#118AdjustRegs" title='AdjustRegs' data-ref="118AdjustRegs">AdjustRegs</a>) {</td></tr>
<tr><th id="618">618</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI-&gt;getOpcode() == Hexagon::PS_alloca) &amp;&amp; &quot;Expected alloca&quot;) ? void (0) : __assert_fail (&quot;(MI-&gt;getOpcode() == Hexagon::PS_alloca) &amp;&amp; \&quot;Expected alloca\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 618, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((MI-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;PS_alloca&apos; in namespace &apos;llvm::Hexagon&apos;">PS_alloca</span>) &amp;&amp; <q>"Expected alloca"</q>);</td></tr>
<tr><th id="619">619</th><td>    <a class="member" href="#_ZNK4llvm20HexagonFrameLowering12expandAllocaEPNS_12MachineInstrERKNS_16HexagonInstrInfoEjj" title='llvm::HexagonFrameLowering::expandAlloca' data-ref="_ZNK4llvm20HexagonFrameLowering12expandAllocaEPNS_12MachineInstrERKNS_16HexagonInstrInfoEjj">expandAlloca</a>(<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>, <a class="local col8 ref" href="#108HII" title='HII' data-ref="108HII">HII</a>, <a class="local col5 ref" href="#115SP" title='SP' data-ref="115SP">SP</a>, <a class="local col6 ref" href="#116MaxCF" title='MaxCF' data-ref="116MaxCF">MaxCF</a>);</td></tr>
<tr><th id="620">620</th><td>    <a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="621">621</th><td>  }</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="122dl" title='dl' data-type='llvm::DebugLoc' data-ref="122dl">dl</dfn> = <a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#117InsertPt" title='InsertPt' data-ref="117InsertPt">InsertPt</a>);</td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td>  <b>if</b> (<a class="virtual member" href="#_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::hasFP' data-ref="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col5 ref" href="#105MF" title='MF' data-ref="105MF">MF</a>)) {</td></tr>
<tr><th id="626">626</th><td>    <a class="member" href="#_ZNK4llvm20HexagonFrameLowering16insertAllocframeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::HexagonFrameLowering::insertAllocframe' data-ref="_ZNK4llvm20HexagonFrameLowering16insertAllocframeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">insertAllocframe</a>(<span class='refarg'><a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#117InsertPt" title='InsertPt' data-ref="117InsertPt">InsertPt</a>, <a class="local col4 ref" href="#114NumBytes" title='NumBytes' data-ref="114NumBytes">NumBytes</a>);</td></tr>
<tr><th id="627">627</th><td>    <b>if</b> (<a class="local col3 ref" href="#113AlignStack" title='AlignStack' data-ref="113AlignStack">AlignStack</a>) {</td></tr>
<tr><th id="628">628</th><td>      BuildMI(MBB, InsertPt, dl, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span>), SP)</td></tr>
<tr><th id="629">629</th><td>          .addReg(SP)</td></tr>
<tr><th id="630">630</th><td>          .addImm(-int64_t(MaxAlign));</td></tr>
<tr><th id="631">631</th><td>    }</td></tr>
<tr><th id="632">632</th><td>    <i>// If the stack-checking is enabled, and we spilled the callee-saved</i></td></tr>
<tr><th id="633">633</th><td><i>    // registers inline (i.e. did not use a spill function), then call</i></td></tr>
<tr><th id="634">634</th><td><i>    // the stack checker directly.</i></td></tr>
<tr><th id="635">635</th><td>    <b>if</b> (EnableStackOVFSanitizer &amp;&amp; !PrologueStubs)</td></tr>
<tr><th id="636">636</th><td>      BuildMI(MBB, InsertPt, dl, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;PS_call_stk&apos; in namespace &apos;llvm::Hexagon&apos;">PS_call_stk</span>))</td></tr>
<tr><th id="637">637</th><td>             .addExternalSymbol(<q>"__runtime_stack_check"</q>);</td></tr>
<tr><th id="638">638</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#114NumBytes" title='NumBytes' data-ref="114NumBytes">NumBytes</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="639">639</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (alignTo(NumBytes, 8) == NumBytes) ? void (0) : __assert_fail (&quot;alignTo(NumBytes, 8) == NumBytes&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 639, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col4 ref" href="#114NumBytes" title='NumBytes' data-ref="114NumBytes">NumBytes</a>, <var>8</var>) == <a class="local col4 ref" href="#114NumBytes" title='NumBytes' data-ref="114NumBytes">NumBytes</a>);</td></tr>
<tr><th id="640">640</th><td>    BuildMI(MBB, InsertPt, dl, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>), SP)</td></tr>
<tr><th id="641">641</th><td>      .addReg(SP)</td></tr>
<tr><th id="642">642</th><td>      .addImm(-<em>int</em>(NumBytes));</td></tr>
<tr><th id="643">643</th><td>  }</td></tr>
<tr><th id="644">644</th><td>}</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE" title='llvm::HexagonFrameLowering::insertEpilogueInBlock' data-ref="_ZNK4llvm20HexagonFrameLowering21insertEpilogueInBlockERNS_17MachineBasicBlockE">insertEpilogueInBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="123MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="123MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="647">647</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="124MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="124MF">MF</dfn> = *<a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="648">648</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="125HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="125HST">HST</dfn> = <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="649">649</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="126HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="126HII">HII</dfn> = *<a class="local col5 ref" href="#125HST" title='HST' data-ref="125HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="650">650</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="127HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="127HRI">HRI</dfn> = *<a class="local col5 ref" href="#125HST" title='HST' data-ref="125HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="651">651</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128SP" title='SP' data-type='unsigned int' data-ref="128SP">SP</dfn> = <a class="local col7 ref" href="#127HRI" title='HRI' data-ref="127HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" title='llvm::HexagonRegisterInfo::getStackRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv">getStackRegister</a>();</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="129InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="129InsertPt">InsertPt</dfn> = <a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="654">654</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="130dl" title='dl' data-type='llvm::DebugLoc' data-ref="130dl">dl</dfn> = <a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#129InsertPt" title='InsertPt' data-ref="129InsertPt">InsertPt</a>);</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <b>if</b> (!<a class="virtual member" href="#_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::hasFP' data-ref="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF">MF</a>)) {</td></tr>
<tr><th id="657">657</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="131MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="131MFI">MFI</dfn> = <a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="658">658</th><td>    <b>if</b> (<em>unsigned</em> <dfn class="local col2 decl" id="132NumBytes" title='NumBytes' data-type='unsigned int' data-ref="132NumBytes"><a class="local col2 ref" href="#132NumBytes" title='NumBytes' data-ref="132NumBytes">NumBytes</a></dfn> = <a class="local col1 ref" href="#131MFI" title='MFI' data-ref="131MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>()) {</td></tr>
<tr><th id="659">659</th><td>      BuildMI(MBB, InsertPt, dl, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>), SP)</td></tr>
<tr><th id="660">660</th><td>        .addReg(SP)</td></tr>
<tr><th id="661">661</th><td>        .addImm(NumBytes);</td></tr>
<tr><th id="662">662</th><td>    }</td></tr>
<tr><th id="663">663</th><td>    <b>return</b>;</td></tr>
<tr><th id="664">664</th><td>  }</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="133RetI" title='RetI' data-type='llvm::MachineInstr *' data-ref="133RetI">RetI</dfn> = <a class="tu ref" href="#_ZL9getReturnRN4llvm17MachineBasicBlockE" title='getReturn' data-use='c' data-ref="_ZL9getReturnRN4llvm17MachineBasicBlockE">getReturn</a>(<span class='refarg'><a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB">MBB</a></span>);</td></tr>
<tr><th id="667">667</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="134RetOpc" title='RetOpc' data-type='unsigned int' data-ref="134RetOpc">RetOpc</dfn> = <a class="local col3 ref" href="#133RetI" title='RetI' data-ref="133RetI">RetI</a> ? <a class="local col3 ref" href="#133RetI" title='RetI' data-ref="133RetI">RetI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() : <var>0</var>;</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <i>// Handle EH_RETURN.</i></td></tr>
<tr><th id="670">670</th><td>  <b>if</b> (RetOpc == Hexagon::<span class='error' title="no member named &apos;EH_RETURN_JMPR&apos; in namespace &apos;llvm::Hexagon&apos;">EH_RETURN_JMPR</span>) {</td></tr>
<tr><th id="671">671</th><td>    BuildMI(MBB, InsertPt, dl, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;L2_deallocframe&apos; in namespace &apos;llvm::Hexagon&apos;">L2_deallocframe</span>))</td></tr>
<tr><th id="672">672</th><td>        .addDef(Hexagon::<span class='error' title="no member named &apos;D15&apos; in namespace &apos;llvm::Hexagon&apos;">D15</span>)</td></tr>
<tr><th id="673">673</th><td>        .addReg(Hexagon::<span class='error' title="no member named &apos;R30&apos; in namespace &apos;llvm::Hexagon&apos;">R30</span>);</td></tr>
<tr><th id="674">674</th><td>    BuildMI(MBB, InsertPt, dl, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_add&apos; in namespace &apos;llvm::Hexagon&apos;">A2_add</span>), SP)</td></tr>
<tr><th id="675">675</th><td>        .addReg(SP)</td></tr>
<tr><th id="676">676</th><td>        .addReg(Hexagon::<span class='error' title="no member named &apos;R28&apos; in namespace &apos;llvm::Hexagon&apos;">R28</span>);</td></tr>
<tr><th id="677">677</th><td>    <b>return</b>;</td></tr>
<tr><th id="678">678</th><td>  }</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>  <i>// Check for RESTORE_DEALLOC_RET* tail call. Don't emit an extra dealloc-</i></td></tr>
<tr><th id="681">681</th><td><i>  // frame instruction if we encounter it.</i></td></tr>
<tr><th id="682">682</th><td>  <b>if</b> (RetOpc == Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4</span> ||</td></tr>
<tr><th id="683">683</th><td>      RetOpc == Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4_PIC</span> ||</td></tr>
<tr><th id="684">684</th><td>      RetOpc == Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4_EXT&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4_EXT</span> ||</td></tr>
<tr><th id="685">685</th><td>      RetOpc == Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC</span>) {</td></tr>
<tr><th id="686">686</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="135It" title='It' data-type='MachineBasicBlock::iterator' data-ref="135It">It</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#133RetI" title='RetI' data-ref="133RetI">RetI</a>;</td></tr>
<tr><th id="687">687</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#135It" title='It' data-ref="135It">It</a>;</td></tr>
<tr><th id="688">688</th><td>    <i>// Delete all instructions after the RESTORE (except labels).</i></td></tr>
<tr><th id="689">689</th><td>    <b>while</b> (<a class="local col5 ref" href="#135It" title='It' data-ref="135It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="690">690</th><td>      <b>if</b> (!<a class="local col5 ref" href="#135It" title='It' data-ref="135It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7isLabelEv" title='llvm::MachineInstr::isLabel' data-ref="_ZNK4llvm12MachineInstr7isLabelEv">isLabel</a>())</td></tr>
<tr><th id="691">691</th><td>        <a class="local col5 ref" href="#135It" title='It' data-ref="135It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#135It" title='It' data-ref="135It">It</a>);</td></tr>
<tr><th id="692">692</th><td>      <b>else</b></td></tr>
<tr><th id="693">693</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#135It" title='It' data-ref="135It">It</a>;</td></tr>
<tr><th id="694">694</th><td>    }</td></tr>
<tr><th id="695">695</th><td>    <b>return</b>;</td></tr>
<tr><th id="696">696</th><td>  }</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <i>// It is possible that the restoring code is a call to a library function.</i></td></tr>
<tr><th id="699">699</th><td><i>  // All of the restore* functions include "deallocframe", so we need to make</i></td></tr>
<tr><th id="700">700</th><td><i>  // sure that we don't add an extra one.</i></td></tr>
<tr><th id="701">701</th><td>  <em>bool</em> <dfn class="local col6 decl" id="136NeedsDeallocframe" title='NeedsDeallocframe' data-type='bool' data-ref="136NeedsDeallocframe">NeedsDeallocframe</dfn> = <b>true</b>;</td></tr>
<tr><th id="702">702</th><td>  <b>if</b> (!<a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>() &amp;&amp; <a class="local col9 ref" href="#129InsertPt" title='InsertPt' data-ref="129InsertPt">InsertPt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="703">703</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="137PrevIt" title='PrevIt' data-type='MachineBasicBlock::iterator' data-ref="137PrevIt">PrevIt</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#129InsertPt" title='InsertPt' data-ref="129InsertPt">InsertPt</a>);</td></tr>
<tr><th id="704">704</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="138COpc" title='COpc' data-type='unsigned int' data-ref="138COpc">COpc</dfn> = <a class="local col7 ref" href="#137PrevIt" title='PrevIt' data-ref="137PrevIt">PrevIt</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="705">705</th><td>    <b>if</b> (COpc == Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4</span> ||</td></tr>
<tr><th id="706">706</th><td>        COpc == Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC</span> ||</td></tr>
<tr><th id="707">707</th><td>        COpc == Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT</span> ||</td></tr>
<tr><th id="708">708</th><td>        COpc == Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC</span> ||</td></tr>
<tr><th id="709">709</th><td>        COpc == Hexagon::<span class='error' title="no member named &apos;PS_call_nr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_call_nr</span> || COpc == Hexagon::<span class='error' title="no member named &apos;PS_callr_nr&apos; in namespace &apos;llvm::Hexagon&apos;">PS_callr_nr</span>)</td></tr>
<tr><th id="710">710</th><td>      <a class="local col6 ref" href="#136NeedsDeallocframe" title='NeedsDeallocframe' data-ref="136NeedsDeallocframe">NeedsDeallocframe</a> = <b>false</b>;</td></tr>
<tr><th id="711">711</th><td>  }</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>  <b>if</b> (!<a class="local col6 ref" href="#136NeedsDeallocframe" title='NeedsDeallocframe' data-ref="136NeedsDeallocframe">NeedsDeallocframe</a>)</td></tr>
<tr><th id="714">714</th><td>    <b>return</b>;</td></tr>
<tr><th id="715">715</th><td>  <i>// If the returning instruction is PS_jmpret, replace it with dealloc_return,</i></td></tr>
<tr><th id="716">716</th><td><i>  // otherwise just add deallocframe. The function could be returning via a</i></td></tr>
<tr><th id="717">717</th><td><i>  // tail call.</i></td></tr>
<tr><th id="718">718</th><td>  <b>if</b> (RetOpc != Hexagon::<span class='error' title="no member named &apos;PS_jmpret&apos; in namespace &apos;llvm::Hexagon&apos;">PS_jmpret</span> || DisableDeallocRet) {</td></tr>
<tr><th id="719">719</th><td>    BuildMI(MBB, InsertPt, dl, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;L2_deallocframe&apos; in namespace &apos;llvm::Hexagon&apos;">L2_deallocframe</span>))</td></tr>
<tr><th id="720">720</th><td>      .addDef(Hexagon::<span class='error' title="no member named &apos;D15&apos; in namespace &apos;llvm::Hexagon&apos;">D15</span>)</td></tr>
<tr><th id="721">721</th><td>      .addReg(Hexagon::<span class='error' title="no member named &apos;R30&apos; in namespace &apos;llvm::Hexagon&apos;">R30</span>);</td></tr>
<tr><th id="722">722</th><td>    <b>return</b>;</td></tr>
<tr><th id="723">723</th><td>  }</td></tr>
<tr><th id="724">724</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="139NewOpc" title='NewOpc' data-type='unsigned int' data-ref="139NewOpc">NewOpc</dfn> = Hexagon::<span class='error' title="no member named &apos;L4_return&apos; in namespace &apos;llvm::Hexagon&apos;">L4_return</span>;</td></tr>
<tr><th id="725">725</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="140NewI" title='NewI' data-type='llvm::MachineInstr *' data-ref="140NewI">NewI</dfn> = BuildMI(MBB, RetI, dl, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOpc))</td></tr>
<tr><th id="726">726</th><td>      .addDef(Hexagon::<span class='error' title="no member named &apos;D15&apos; in namespace &apos;llvm::Hexagon&apos;">D15</span>)</td></tr>
<tr><th id="727">727</th><td>      .addReg(Hexagon::<span class='error' title="no member named &apos;R30&apos; in namespace &apos;llvm::Hexagon&apos;">R30</span>);</td></tr>
<tr><th id="728">728</th><td>  <i>// Transfer the function live-out registers.</i></td></tr>
<tr><th id="729">729</th><td>  <a class="local col0 ref" href="#140NewI" title='NewI' data-ref="140NewI">NewI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_" title='llvm::MachineInstr::copyImplicitOps' data-ref="_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_">copyImplicitOps</a>(<span class='refarg'><a class="local col4 ref" href="#124MF" title='MF' data-ref="124MF">MF</a></span>, *<a class="local col3 ref" href="#133RetI" title='RetI' data-ref="133RetI">RetI</a>);</td></tr>
<tr><th id="730">730</th><td>  <a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(<a class="local col3 ref" href="#133RetI" title='RetI' data-ref="133RetI">RetI</a>);</td></tr>
<tr><th id="731">731</th><td>}</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering16insertAllocframeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::HexagonFrameLowering::insertAllocframe' data-ref="_ZNK4llvm20HexagonFrameLowering16insertAllocframeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">insertAllocframe</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="141MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="141MBB">MBB</dfn>,</td></tr>
<tr><th id="734">734</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="142InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="142InsertPt">InsertPt</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="143NumBytes" title='NumBytes' data-type='unsigned int' data-ref="143NumBytes">NumBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="735">735</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="144MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="144MF">MF</dfn> = *<a class="local col1 ref" href="#141MBB" title='MBB' data-ref="141MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="736">736</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="145HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="145HST">HST</dfn> = <a class="local col4 ref" href="#144MF" title='MF' data-ref="144MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="737">737</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="146HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="146HII">HII</dfn> = *<a class="local col5 ref" href="#145HST" title='HST' data-ref="145HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="738">738</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="147HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="147HRI">HRI</dfn> = *<a class="local col5 ref" href="#145HST" title='HST' data-ref="145HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>  <i>// Check for overflow.</i></td></tr>
<tr><th id="741">741</th><td><i>  // Hexagon_TODO: Ugh! hardcoding. Is there an API that can be used?</i></td></tr>
<tr><th id="742">742</th><td>  <em>const</em> <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="148ALLOCFRAME_MAX" title='ALLOCFRAME_MAX' data-type='const unsigned int' data-ref="148ALLOCFRAME_MAX">ALLOCFRAME_MAX</dfn> = <var>16384</var>;</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <i>// Create a dummy memory operand to avoid allocframe from being treated as</i></td></tr>
<tr><th id="745">745</th><td><i>  // a volatile memory reference.</i></td></tr>
<tr><th id="746">746</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="149MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="149MMO">MMO</dfn> = <a class="local col4 ref" href="#144MF" title='MF' data-ref="144MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh" title='llvm::MachinePointerInfo::getStack' data-ref="_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh">getStack</a>(<span class='refarg'><a class="local col4 ref" href="#144MF" title='MF' data-ref="144MF">MF</a></span>, <var>0</var>),</td></tr>
<tr><th id="747">747</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>, <var>4</var>, <var>4</var>);</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="150dl" title='dl' data-type='llvm::DebugLoc' data-ref="150dl">dl</dfn> = <a class="local col1 ref" href="#141MBB" title='MBB' data-ref="141MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#142InsertPt" title='InsertPt' data-ref="142InsertPt">InsertPt</a>);</td></tr>
<tr><th id="750">750</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151SP" title='SP' data-type='unsigned int' data-ref="151SP">SP</dfn> = <a class="local col7 ref" href="#147HRI" title='HRI' data-ref="147HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" title='llvm::HexagonRegisterInfo::getStackRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv">getStackRegister</a>();</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <b>if</b> (<a class="local col3 ref" href="#143NumBytes" title='NumBytes' data-ref="143NumBytes">NumBytes</a> &gt;= <a class="local col8 ref" href="#148ALLOCFRAME_MAX" title='ALLOCFRAME_MAX' data-ref="148ALLOCFRAME_MAX">ALLOCFRAME_MAX</a>) {</td></tr>
<tr><th id="753">753</th><td>    <i>// Emit allocframe(#0).</i></td></tr>
<tr><th id="754">754</th><td>    BuildMI(MBB, InsertPt, dl, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>))</td></tr>
<tr><th id="755">755</th><td>      .addDef(SP)</td></tr>
<tr><th id="756">756</th><td>      .addReg(SP)</td></tr>
<tr><th id="757">757</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="758">758</th><td>      .addMemOperand(MMO);</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>    <i>// Subtract the size from the stack pointer.</i></td></tr>
<tr><th id="761">761</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="152SP" title='SP' data-type='unsigned int' data-ref="152SP">SP</dfn> = <a class="local col7 ref" href="#147HRI" title='HRI' data-ref="147HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" title='llvm::HexagonRegisterInfo::getStackRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv">getStackRegister</a>();</td></tr>
<tr><th id="762">762</th><td>    BuildMI(MBB, InsertPt, dl, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>), SP)</td></tr>
<tr><th id="763">763</th><td>      .addReg(SP)</td></tr>
<tr><th id="764">764</th><td>      .addImm(-<em>int</em>(NumBytes));</td></tr>
<tr><th id="765">765</th><td>  } <b>else</b> {</td></tr>
<tr><th id="766">766</th><td>    BuildMI(MBB, InsertPt, dl, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>))</td></tr>
<tr><th id="767">767</th><td>      .addDef(SP)</td></tr>
<tr><th id="768">768</th><td>      .addReg(SP)</td></tr>
<tr><th id="769">769</th><td>      .addImm(NumBytes)</td></tr>
<tr><th id="770">770</th><td>      .addMemOperand(MMO);</td></tr>
<tr><th id="771">771</th><td>  }</td></tr>
<tr><th id="772">772</th><td>}</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering16updateEntryPathsERNS_15MachineFunctionERNS_17MachineBasicBlockE" title='llvm::HexagonFrameLowering::updateEntryPaths' data-ref="_ZNK4llvm20HexagonFrameLowering16updateEntryPathsERNS_15MachineFunctionERNS_17MachineBasicBlockE">updateEntryPaths</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="153MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="153MF">MF</dfn>,</td></tr>
<tr><th id="775">775</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="154SaveB" title='SaveB' data-type='llvm::MachineBasicBlock &amp;' data-ref="154SaveB">SaveB</dfn>) <em>const</em> {</td></tr>
<tr><th id="776">776</th><td>  <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col5 decl" id="155Worklist" title='Worklist' data-type='SetVector&lt;unsigned int&gt;' data-ref="155Worklist">Worklist</dfn>;</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="156EntryB" title='EntryB' data-type='llvm::MachineBasicBlock &amp;' data-ref="156EntryB">EntryB</dfn> = <a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="779">779</th><td>  <a class="local col5 ref" href="#155Worklist" title='Worklist' data-ref="155Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col6 ref" href="#156EntryB" title='EntryB' data-ref="156EntryB">EntryB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>());</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="157SaveN" title='SaveN' data-type='unsigned int' data-ref="157SaveN">SaveN</dfn> = <a class="local col4 ref" href="#154SaveB" title='SaveB' data-ref="154SaveB">SaveB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="782">782</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="158CSI" title='CSI' data-type='std::vector&lt;llvm::CalleeSavedInfo, std::allocator&lt;llvm::CalleeSavedInfo&gt; &gt; &amp;' data-ref="158CSI">CSI</dfn> = <a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="159i" title='i' data-type='unsigned int' data-ref="159i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#159i" title='i' data-ref="159i">i</a> &lt; <a class="local col5 ref" href="#155Worklist" title='Worklist' data-ref="155Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector4sizeEv" title='llvm::SetVector::size' data-ref="_ZNK4llvm9SetVector4sizeEv">size</a>(); ++<a class="local col9 ref" href="#159i" title='i' data-ref="159i">i</a>) {</td></tr>
<tr><th id="785">785</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="160BN" title='BN' data-type='unsigned int' data-ref="160BN">BN</dfn> = <a class="local col5 ref" href="#155Worklist" title='Worklist' data-ref="155Worklist">Worklist</a><a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVectorixENT0_9size_typeE" title='llvm::SetVector::operator[]' data-ref="_ZNK4llvm9SetVectorixENT0_9size_typeE">[<a class="local col9 ref" href="#159i" title='i' data-ref="159i">i</a>]</a>;</td></tr>
<tr><th id="786">786</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="161MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="161MBB">MBB</dfn> = *<a class="local col3 ref" href="#153MF" title='MF' data-ref="153MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getBlockNumberedEj" title='llvm::MachineFunction::getBlockNumbered' data-ref="_ZNK4llvm15MachineFunction16getBlockNumberedEj">getBlockNumbered</a>(<a class="local col0 ref" href="#160BN" title='BN' data-ref="160BN">BN</a>);</td></tr>
<tr><th id="787">787</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="162R" title='R' data-type='llvm::CalleeSavedInfo &amp;' data-ref="162R">R</dfn> : <a class="local col8 ref" href="#158CSI" title='CSI' data-ref="158CSI">CSI</a>)</td></tr>
<tr><th id="788">788</th><td>      <b>if</b> (!<a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col2 ref" href="#162R" title='R' data-ref="162R">R</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>()))</td></tr>
<tr><th id="789">789</th><td>        <a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col2 ref" href="#162R" title='R' data-ref="162R">R</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>());</td></tr>
<tr><th id="790">790</th><td>    <b>if</b> (<a class="local col0 ref" href="#160BN" title='BN' data-ref="160BN">BN</a> != <a class="local col7 ref" href="#157SaveN" title='SaveN' data-ref="157SaveN">SaveN</a>)</td></tr>
<tr><th id="791">791</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="163SB" title='SB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="163SB">SB</dfn> : <a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="792">792</th><td>        <a class="local col5 ref" href="#155Worklist" title='Worklist' data-ref="155Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col3 ref" href="#163SB" title='SB' data-ref="163SB">SB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>());</td></tr>
<tr><th id="793">793</th><td>  }</td></tr>
<tr><th id="794">794</th><td>}</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering15updateExitPathsERNS_17MachineBasicBlockES2_RNS_9BitVectorES4_S4_" title='llvm::HexagonFrameLowering::updateExitPaths' data-ref="_ZNK4llvm20HexagonFrameLowering15updateExitPathsERNS_17MachineBasicBlockES2_RNS_9BitVectorES4_S4_">updateExitPaths</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="164MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="164MBB">MBB</dfn>,</td></tr>
<tr><th id="797">797</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="165RestoreB" title='RestoreB' data-type='llvm::MachineBasicBlock &amp;' data-ref="165RestoreB">RestoreB</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col6 decl" id="166DoneT" title='DoneT' data-type='llvm::BitVector &amp;' data-ref="166DoneT">DoneT</dfn>, <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col7 decl" id="167DoneF" title='DoneF' data-type='llvm::BitVector &amp;' data-ref="167DoneF">DoneF</dfn>,</td></tr>
<tr><th id="798">798</th><td>      <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col8 decl" id="168Path" title='Path' data-type='llvm::BitVector &amp;' data-ref="168Path">Path</dfn>) <em>const</em> {</td></tr>
<tr><th id="799">799</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB.getNumber() &gt;= 0) ? void (0) : __assert_fail (&quot;MBB.getNumber() &gt;= 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 799, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>() &gt;= <var>0</var>);</td></tr>
<tr><th id="800">800</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169BN" title='BN' data-type='unsigned int' data-ref="169BN">BN</dfn> = <a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="801">801</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col8 ref" href="#168Path" title='Path' data-ref="168Path">Path</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col9 ref" href="#169BN" title='BN' data-ref="169BN">BN</a>]</a> || <a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col7 ref" href="#167DoneF" title='DoneF' data-ref="167DoneF">DoneF</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col9 ref" href="#169BN" title='BN' data-ref="169BN">BN</a>]</a>)</td></tr>
<tr><th id="802">802</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="803">803</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col6 ref" href="#166DoneT" title='DoneT' data-ref="166DoneT">DoneT</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col9 ref" href="#169BN" title='BN' data-ref="169BN">BN</a>]</a>)</td></tr>
<tr><th id="804">804</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td>  <em>auto</em> &amp;<dfn class="local col0 decl" id="170CSI" title='CSI' data-type='std::vector&lt;llvm::CalleeSavedInfo, std::allocator&lt;llvm::CalleeSavedInfo&gt; &gt; &amp;' data-ref="170CSI">CSI</dfn> = <a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>  <a class="local col8 ref" href="#168Path" title='Path' data-ref="168Path">Path</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col9 ref" href="#169BN" title='BN' data-ref="169BN">BN</a>]</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector9referenceaSEb" title='llvm::BitVector::reference::operator=' data-ref="_ZN4llvm9BitVector9referenceaSEb">=</a> <b>true</b>;</td></tr>
<tr><th id="809">809</th><td>  <em>bool</em> <dfn class="local col1 decl" id="171ReachedExit" title='ReachedExit' data-type='bool' data-ref="171ReachedExit">ReachedExit</dfn> = <b>false</b>;</td></tr>
<tr><th id="810">810</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="172SB" title='SB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="172SB">SB</dfn> : <a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="811">811</th><td>    <a class="local col1 ref" href="#171ReachedExit" title='ReachedExit' data-ref="171ReachedExit">ReachedExit</a> |= <a class="member" href="#_ZNK4llvm20HexagonFrameLowering15updateExitPathsERNS_17MachineBasicBlockES2_RNS_9BitVectorES4_S4_" title='llvm::HexagonFrameLowering::updateExitPaths' data-ref="_ZNK4llvm20HexagonFrameLowering15updateExitPathsERNS_17MachineBasicBlockES2_RNS_9BitVectorES4_S4_">updateExitPaths</a>(<span class='refarg'>*<a class="local col2 ref" href="#172SB" title='SB' data-ref="172SB">SB</a></span>, <span class='refarg'><a class="local col5 ref" href="#165RestoreB" title='RestoreB' data-ref="165RestoreB">RestoreB</a></span>, <span class='refarg'><a class="local col6 ref" href="#166DoneT" title='DoneT' data-ref="166DoneT">DoneT</a></span>, <span class='refarg'><a class="local col7 ref" href="#167DoneF" title='DoneF' data-ref="167DoneF">DoneF</a></span>, <span class='refarg'><a class="local col8 ref" href="#168Path" title='Path' data-ref="168Path">Path</a></span>);</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <b>if</b> (!<a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>() &amp;&amp; <a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZN4llvm17MachineBasicBlock4backEv">back</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>()) {</td></tr>
<tr><th id="814">814</th><td>    <i>// Add implicit uses of all callee-saved registers to the reached</i></td></tr>
<tr><th id="815">815</th><td><i>    // return instructions. This is to prevent the anti-dependency breaker</i></td></tr>
<tr><th id="816">816</th><td><i>    // from renaming these registers.</i></td></tr>
<tr><th id="817">817</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="173RetI" title='RetI' data-type='llvm::MachineInstr &amp;' data-ref="173RetI">RetI</dfn> = <a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZN4llvm17MachineBasicBlock4backEv">back</a>();</td></tr>
<tr><th id="818">818</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL13isRestoreCallj" title='isRestoreCall' data-use='c' data-ref="_ZL13isRestoreCallj">isRestoreCall</a>(<a class="local col3 ref" href="#173RetI" title='RetI' data-ref="173RetI">RetI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="819">819</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="174R" title='R' data-type='llvm::CalleeSavedInfo &amp;' data-ref="174R">R</dfn> : <a class="local col0 ref" href="#170CSI" title='CSI' data-ref="170CSI">CSI</a>)</td></tr>
<tr><th id="820">820</th><td>        <a class="local col3 ref" href="#173RetI" title='RetI' data-ref="173RetI">RetI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col4 ref" href="#174R" title='R' data-ref="174R">R</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>(), <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="821">821</th><td>    <a class="local col1 ref" href="#171ReachedExit" title='ReachedExit' data-ref="171ReachedExit">ReachedExit</a> = <b>true</b>;</td></tr>
<tr><th id="822">822</th><td>  }</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>  <i>// We don't want to add unnecessary live-ins to the restore block: since</i></td></tr>
<tr><th id="825">825</th><td><i>  // the callee-saved registers are being defined in it, the entry of the</i></td></tr>
<tr><th id="826">826</th><td><i>  // restore block cannot be on the path from the definitions to any exit.</i></td></tr>
<tr><th id="827">827</th><td>  <b>if</b> (<a class="local col1 ref" href="#171ReachedExit" title='ReachedExit' data-ref="171ReachedExit">ReachedExit</a> &amp;&amp; &amp;<a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB">MBB</a> != &amp;<a class="local col5 ref" href="#165RestoreB" title='RestoreB' data-ref="165RestoreB">RestoreB</a>) {</td></tr>
<tr><th id="828">828</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="175R" title='R' data-type='llvm::CalleeSavedInfo &amp;' data-ref="175R">R</dfn> : <a class="local col0 ref" href="#170CSI" title='CSI' data-ref="170CSI">CSI</a>)</td></tr>
<tr><th id="829">829</th><td>      <b>if</b> (!<a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col5 ref" href="#175R" title='R' data-ref="175R">R</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>()))</td></tr>
<tr><th id="830">830</th><td>        <a class="local col4 ref" href="#164MBB" title='MBB' data-ref="164MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col5 ref" href="#175R" title='R' data-ref="175R">R</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>());</td></tr>
<tr><th id="831">831</th><td>    <a class="local col6 ref" href="#166DoneT" title='DoneT' data-ref="166DoneT">DoneT</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col9 ref" href="#169BN" title='BN' data-ref="169BN">BN</a>]</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector9referenceaSEb" title='llvm::BitVector::reference::operator=' data-ref="_ZN4llvm9BitVector9referenceaSEb">=</a> <b>true</b>;</td></tr>
<tr><th id="832">832</th><td>  }</td></tr>
<tr><th id="833">833</th><td>  <b>if</b> (!<a class="local col1 ref" href="#171ReachedExit" title='ReachedExit' data-ref="171ReachedExit">ReachedExit</a>)</td></tr>
<tr><th id="834">834</th><td>    <a class="local col7 ref" href="#167DoneF" title='DoneF' data-ref="167DoneF">DoneF</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col9 ref" href="#169BN" title='BN' data-ref="169BN">BN</a>]</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector9referenceaSEb" title='llvm::BitVector::reference::operator=' data-ref="_ZN4llvm9BitVector9referenceaSEb">=</a> <b>true</b>;</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td>  <a class="local col8 ref" href="#168Path" title='Path' data-ref="168Path">Path</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="local col9 ref" href="#169BN" title='BN' data-ref="169BN">BN</a>]</a> <a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector9referenceaSEb" title='llvm::BitVector::reference::operator=' data-ref="_ZN4llvm9BitVector9referenceaSEb">=</a> <b>false</b>;</td></tr>
<tr><th id="837">837</th><td>  <b>return</b> <a class="local col1 ref" href="#171ReachedExit" title='ReachedExit' data-ref="171ReachedExit">ReachedExit</a>;</td></tr>
<tr><th id="838">838</th><td>}</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a>&gt;</td></tr>
<tr><th id="841">841</th><td><dfn class="tu decl def" id="_ZL15findCFILocationRN4llvm17MachineBasicBlockE" title='findCFILocation' data-type='Optional&lt;MachineBasicBlock::iterator&gt; findCFILocation(llvm::MachineBasicBlock &amp; B)' data-ref="_ZL15findCFILocationRN4llvm17MachineBasicBlockE">findCFILocation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="176B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="176B">B</dfn>) {</td></tr>
<tr><th id="842">842</th><td>    <i>// The CFI instructions need to be inserted right after allocframe.</i></td></tr>
<tr><th id="843">843</th><td><i>    // An exception to this is a situation where allocframe is bundled</i></td></tr>
<tr><th id="844">844</th><td><i>    // with a call: then the CFI instructions need to be inserted before</i></td></tr>
<tr><th id="845">845</th><td><i>    // the packet with the allocframe+call (in case the call throws an</i></td></tr>
<tr><th id="846">846</th><td><i>    // exception).</i></td></tr>
<tr><th id="847">847</th><td>    <em>auto</em> <dfn class="local col7 decl" id="177End" title='End' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="177End">End</dfn> = <a class="local col6 ref" href="#176B" title='B' data-ref="176B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="178I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="178I">I</dfn> : <a class="local col6 ref" href="#176B" title='B' data-ref="176B">B</a>) {</td></tr>
<tr><th id="850">850</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="179It" title='It' data-type='MachineBasicBlock::iterator' data-ref="179It">It</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="851">851</th><td>      <b>if</b> (!<a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="852">852</th><td>        <b>if</b> (I.getOpcode() == Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>)</td></tr>
<tr><th id="853">853</th><td>          <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179It" title='It' data-ref="179It">It</a>);</td></tr>
<tr><th id="854">854</th><td>        <b>continue</b>;</td></tr>
<tr><th id="855">855</th><td>      }</td></tr>
<tr><th id="856">856</th><td>      <i>// I is a bundle.</i></td></tr>
<tr><th id="857">857</th><td>      <em>bool</em> <dfn class="local col0 decl" id="180HasCall" title='HasCall' data-type='bool' data-ref="180HasCall">HasCall</dfn> = <b>false</b>, <dfn class="local col1 decl" id="181HasAllocFrame" title='HasAllocFrame' data-type='bool' data-ref="181HasAllocFrame">HasAllocFrame</dfn> = <b>false</b>;</td></tr>
<tr><th id="858">858</th><td>      <em>auto</em> <dfn class="local col2 decl" id="182T" title='T' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="182T">T</dfn> = <a class="local col9 ref" href="#179It" title='It' data-ref="179It">It</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv" title='llvm::MachineInstrBundleIterator::getInstrIterator' data-ref="_ZNK4llvm26MachineInstrBundleIterator16getInstrIteratorEv">getInstrIterator</a>();</td></tr>
<tr><th id="859">859</th><td>      <b>while</b> (<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col2 ref" href="#182T" title='T' data-ref="182T">T</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col7 ref" href="#177End" title='End' data-ref="177End">End</a> &amp;&amp; <a class="local col2 ref" href="#182T" title='T' data-ref="182T">T</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBundledEv" title='llvm::MachineInstr::isBundled' data-ref="_ZNK4llvm12MachineInstr9isBundledEv">isBundled</a>()) {</td></tr>
<tr><th id="860">860</th><td>        <b>if</b> (T-&gt;getOpcode() == Hexagon::<span class='error' title="no member named &apos;S2_allocframe&apos; in namespace &apos;llvm::Hexagon&apos;">S2_allocframe</span>)</td></tr>
<tr><th id="861">861</th><td>          <a class="local col1 ref" href="#181HasAllocFrame" title='HasAllocFrame' data-ref="181HasAllocFrame">HasAllocFrame</a> = <b>true</b>;</td></tr>
<tr><th id="862">862</th><td>        <b>else</b> <b>if</b> (<a class="local col2 ref" href="#182T" title='T' data-ref="182T">T</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="863">863</th><td>          <a class="local col0 ref" href="#180HasCall" title='HasCall' data-ref="180HasCall">HasCall</a> = <b>true</b>;</td></tr>
<tr><th id="864">864</th><td>      }</td></tr>
<tr><th id="865">865</th><td>      <b>if</b> (<a class="local col1 ref" href="#181HasAllocFrame" title='HasAllocFrame' data-ref="181HasAllocFrame">HasAllocFrame</a>)</td></tr>
<tr><th id="866">866</th><td>        <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_"></a><a class="local col0 ref" href="#180HasCall" title='HasCall' data-ref="180HasCall">HasCall</a> ? <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179It" title='It' data-ref="179It">It</a> : <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#179It" title='It' data-ref="179It">It</a>);</td></tr>
<tr><th id="867">867</th><td>    }</td></tr>
<tr><th id="868">868</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="869">869</th><td>}</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering21insertCFIInstructionsERNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::insertCFIInstructions' data-ref="_ZNK4llvm20HexagonFrameLowering21insertCFIInstructionsERNS_15MachineFunctionE">insertCFIInstructions</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="183MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="183MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="872">872</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="184B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="184B">B</dfn> : <a class="local col3 ref" href="#183MF" title='MF' data-ref="183MF">MF</a>) {</td></tr>
<tr><th id="873">873</th><td>    <em>auto</em> <dfn class="local col5 decl" id="185At" title='At' data-type='llvm::Optional&lt;llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt; &gt;' data-ref="185At">At</dfn> = <a class="tu ref" href="#_ZL15findCFILocationRN4llvm17MachineBasicBlockE" title='findCFILocation' data-use='c' data-ref="_ZL15findCFILocationRN4llvm17MachineBasicBlockE">findCFILocation</a>(<span class='refarg'><a class="local col4 ref" href="#184B" title='B' data-ref="184B">B</a></span>);</td></tr>
<tr><th id="874">874</th><td>    <b>if</b> (<a class="local col5 ref" href="#185At" title='At' data-ref="185At">At</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8Optional8hasValueEv" title='llvm::Optional::hasValue' data-ref="_ZNK4llvm8Optional8hasValueEv">hasValue</a>())</td></tr>
<tr><th id="875">875</th><td>      <a class="member" href="#_ZNK4llvm20HexagonFrameLowering23insertCFIInstructionsAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::HexagonFrameLowering::insertCFIInstructionsAt' data-ref="_ZNK4llvm20HexagonFrameLowering23insertCFIInstructionsAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertCFIInstructionsAt</a>(<span class='refarg'><a class="local col4 ref" href="#184B" title='B' data-ref="184B">B</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#185At" title='At' data-ref="185At">At</a>.<a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8Optional8getValueEv" title='llvm::Optional::getValue' data-ref="_ZNR4llvm8Optional8getValueEv">getValue</a>());</td></tr>
<tr><th id="876">876</th><td>  }</td></tr>
<tr><th id="877">877</th><td>}</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering23insertCFIInstructionsAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::HexagonFrameLowering::insertCFIInstructionsAt' data-ref="_ZNK4llvm20HexagonFrameLowering23insertCFIInstructionsAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertCFIInstructionsAt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="186MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="186MBB">MBB</dfn>,</td></tr>
<tr><th id="880">880</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="187At" title='At' data-type='MachineBasicBlock::iterator' data-ref="187At">At</dfn>) <em>const</em> {</td></tr>
<tr><th id="881">881</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="188MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="188MF">MF</dfn> = *<a class="local col6 ref" href="#186MBB" title='MBB' data-ref="186MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="882">882</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="189MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="189MFI">MFI</dfn> = <a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="883">883</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#llvm::MachineModuleInfo" title='llvm::MachineModuleInfo' data-ref="llvm::MachineModuleInfo">MachineModuleInfo</a> &amp;<dfn class="local col0 decl" id="190MMI" title='MMI' data-type='llvm::MachineModuleInfo &amp;' data-ref="190MMI">MMI</dfn> = <a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6getMMIEv" title='llvm::MachineFunction::getMMI' data-ref="_ZNK4llvm15MachineFunction6getMMIEv">getMMI</a>();</td></tr>
<tr><th id="884">884</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="191HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="191HST">HST</dfn> = <a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="885">885</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="192HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="192HII">HII</dfn> = *<a class="local col1 ref" href="#191HST" title='HST' data-ref="191HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="886">886</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="193HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="193HRI">HRI</dfn> = *<a class="local col1 ref" href="#191HST" title='HST' data-ref="191HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>  <i>// If CFI instructions have debug information attached, something goes</i></td></tr>
<tr><th id="889">889</th><td><i>  // wrong with the final assembly generation: the prolog_end is placed</i></td></tr>
<tr><th id="890">890</th><td><i>  // in a wrong location.</i></td></tr>
<tr><th id="891">891</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col4 decl" id="194DL" title='DL' data-type='llvm::DebugLoc' data-ref="194DL">DL</dfn>;</td></tr>
<tr><th id="892">892</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="195CFID" title='CFID' data-type='const llvm::MCInstrDesc &amp;' data-ref="195CFID">CFID</dfn> = HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::CFI_INSTRUCTION);</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col6 decl" id="196FrameLabel" title='FrameLabel' data-type='llvm::MCSymbol *' data-ref="196FrameLabel">FrameLabel</dfn> = <a class="local col0 ref" href="#190MMI" title='MMI' data-ref="190MMI">MMI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html#_ZN4llvm17MachineModuleInfo10getContextEv" title='llvm::MachineModuleInfo::getContext' data-ref="_ZN4llvm17MachineModuleInfo10getContextEv">getContext</a>().<a class="ref" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext16createTempSymbolEb" title='llvm::MCContext::createTempSymbol' data-ref="_ZN4llvm9MCContext16createTempSymbolEb">createTempSymbol</a>();</td></tr>
<tr><th id="895">895</th><td>  <em>bool</em> <dfn class="local col7 decl" id="197HasFP" title='HasFP' data-type='bool' data-ref="197HasFP">HasFP</dfn> = <a class="virtual member" href="#_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::hasFP' data-ref="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>);</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>  <b>if</b> (<a class="local col7 ref" href="#197HasFP" title='HasFP' data-ref="197HasFP">HasFP</a>) {</td></tr>
<tr><th id="898">898</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="198DwFPReg" title='DwFPReg' data-type='unsigned int' data-ref="198DwFPReg">DwFPReg</dfn> = HRI.<span class='error' title="no member named &apos;getDwarfRegNum&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getDwarfRegNum</span>(HRI.getFrameRegister(), <b>true</b>);</td></tr>
<tr><th id="899">899</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="199DwRAReg" title='DwRAReg' data-type='unsigned int' data-ref="199DwRAReg">DwRAReg</dfn> = HRI.<span class='error' title="no member named &apos;getDwarfRegNum&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getDwarfRegNum</span>(HRI.getRARegister(), <b>true</b>);</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>    <i>// Define CFA via an offset from the value of FP.</i></td></tr>
<tr><th id="902">902</th><td><i>    //</i></td></tr>
<tr><th id="903">903</th><td><i>    //  -8   -4    0 (SP)</i></td></tr>
<tr><th id="904">904</th><td><i>    // --+----+----+---------------------</i></td></tr>
<tr><th id="905">905</th><td><i>    //   | FP | LR |          increasing addresses --&gt;</i></td></tr>
<tr><th id="906">906</th><td><i>    // --+----+----+---------------------</i></td></tr>
<tr><th id="907">907</th><td><i>    //   |         +-- Old SP (before allocframe)</i></td></tr>
<tr><th id="908">908</th><td><i>    //   +-- New FP (after allocframe)</i></td></tr>
<tr><th id="909">909</th><td><i>    //</i></td></tr>
<tr><th id="910">910</th><td><i>    // MCCFIInstruction::createDefCfa subtracts the offset from the register.</i></td></tr>
<tr><th id="911">911</th><td><i>    // MCCFIInstruction::createOffset takes the offset without sign change.</i></td></tr>
<tr><th id="912">912</th><td>    <em>auto</em> <dfn class="local col0 decl" id="200DefCfa" title='DefCfa' data-type='llvm::MCCFIInstruction' data-ref="200DefCfa">DefCfa</dfn> = <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createDefCfaEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createDefCfa' data-ref="_ZN4llvm16MCCFIInstruction12createDefCfaEPNS_8MCSymbolEji">createDefCfa</a>(<a class="local col6 ref" href="#196FrameLabel" title='FrameLabel' data-ref="196FrameLabel">FrameLabel</a>, <a class="local col8 ref" href="#198DwFPReg" title='DwFPReg' data-ref="198DwFPReg">DwFPReg</a>, -<var>8</var>);</td></tr>
<tr><th id="913">913</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#186MBB" title='MBB' data-ref="186MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#187At" title='At' data-ref="187At">At</a>, <a class="local col4 ref" href="#194DL" title='DL' data-ref="194DL">DL</a>, <a class="local col5 ref" href="#195CFID" title='CFID' data-ref="195CFID">CFID</a>)</td></tr>
<tr><th id="914">914</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="local col0 ref" href="#200DefCfa" title='DefCfa' data-ref="200DefCfa">DefCfa</a>));</td></tr>
<tr><th id="915">915</th><td>    <i>// R31 (return addr) = CFA - 4</i></td></tr>
<tr><th id="916">916</th><td>    <em>auto</em> <dfn class="local col1 decl" id="201OffR31" title='OffR31' data-type='llvm::MCCFIInstruction' data-ref="201OffR31">OffR31</dfn> = <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<a class="local col6 ref" href="#196FrameLabel" title='FrameLabel' data-ref="196FrameLabel">FrameLabel</a>, <a class="local col9 ref" href="#199DwRAReg" title='DwRAReg' data-ref="199DwRAReg">DwRAReg</a>, -<var>4</var>);</td></tr>
<tr><th id="917">917</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#186MBB" title='MBB' data-ref="186MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#187At" title='At' data-ref="187At">At</a>, <a class="local col4 ref" href="#194DL" title='DL' data-ref="194DL">DL</a>, <a class="local col5 ref" href="#195CFID" title='CFID' data-ref="195CFID">CFID</a>)</td></tr>
<tr><th id="918">918</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="local col1 ref" href="#201OffR31" title='OffR31' data-ref="201OffR31">OffR31</a>));</td></tr>
<tr><th id="919">919</th><td>    <i>// R30 (frame ptr) = CFA - 8</i></td></tr>
<tr><th id="920">920</th><td>    <em>auto</em> <dfn class="local col2 decl" id="202OffR30" title='OffR30' data-type='llvm::MCCFIInstruction' data-ref="202OffR30">OffR30</dfn> = <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<a class="local col6 ref" href="#196FrameLabel" title='FrameLabel' data-ref="196FrameLabel">FrameLabel</a>, <a class="local col8 ref" href="#198DwFPReg" title='DwFPReg' data-ref="198DwFPReg">DwFPReg</a>, -<var>8</var>);</td></tr>
<tr><th id="921">921</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#186MBB" title='MBB' data-ref="186MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#187At" title='At' data-ref="187At">At</a>, <a class="local col4 ref" href="#194DL" title='DL' data-ref="194DL">DL</a>, <a class="local col5 ref" href="#195CFID" title='CFID' data-ref="195CFID">CFID</a>)</td></tr>
<tr><th id="922">922</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="local col2 ref" href="#202OffR30" title='OffR30' data-ref="202OffR30">OffR30</a>));</td></tr>
<tr><th id="923">923</th><td>  }</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <em>static</em> <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="203RegsToMove" title='RegsToMove' data-type='unsigned int []' data-ref="203RegsToMove">RegsToMove</dfn>[] = {</td></tr>
<tr><th id="926">926</th><td>    Hexagon::<span class='error' title="no member named &apos;R1&apos; in namespace &apos;llvm::Hexagon&apos;">R1</span>,  Hexagon::<span class='error' title="no member named &apos;R0&apos; in namespace &apos;llvm::Hexagon&apos;">R0</span>,  Hexagon::<span class='error' title="no member named &apos;R3&apos; in namespace &apos;llvm::Hexagon&apos;">R3</span>,  Hexagon::<span class='error' title="no member named &apos;R2&apos; in namespace &apos;llvm::Hexagon&apos;">R2</span>,</td></tr>
<tr><th id="927">927</th><td>    Hexagon::<span class='error' title="no member named &apos;R17&apos; in namespace &apos;llvm::Hexagon&apos;">R17</span>, Hexagon::<span class='error' title="no member named &apos;R16&apos; in namespace &apos;llvm::Hexagon&apos;">R16</span>, Hexagon::<span class='error' title="no member named &apos;R19&apos; in namespace &apos;llvm::Hexagon&apos;">R19</span>, Hexagon::<span class='error' title="no member named &apos;R18&apos; in namespace &apos;llvm::Hexagon&apos;">R18</span>,</td></tr>
<tr><th id="928">928</th><td>    Hexagon::<span class='error' title="no member named &apos;R21&apos; in namespace &apos;llvm::Hexagon&apos;">R21</span>, Hexagon::<span class='error' title="no member named &apos;R20&apos; in namespace &apos;llvm::Hexagon&apos;">R20</span>, Hexagon::<span class='error' title="no member named &apos;R23&apos; in namespace &apos;llvm::Hexagon&apos;">R23</span>, Hexagon::<span class='error' title="no member named &apos;R22&apos; in namespace &apos;llvm::Hexagon&apos;">R22</span>,</td></tr>
<tr><th id="929">929</th><td>    Hexagon::<span class='error' title="no member named &apos;R25&apos; in namespace &apos;llvm::Hexagon&apos;">R25</span>, Hexagon::<span class='error' title="no member named &apos;R24&apos; in namespace &apos;llvm::Hexagon&apos;">R24</span>, Hexagon::<span class='error' title="no member named &apos;R27&apos; in namespace &apos;llvm::Hexagon&apos;">R27</span>, Hexagon::<span class='error' title="no member named &apos;R26&apos; in namespace &apos;llvm::Hexagon&apos;">R26</span>,</td></tr>
<tr><th id="930">930</th><td>    Hexagon::<span class='error' title="no member named &apos;D0&apos; in namespace &apos;llvm::Hexagon&apos;">D0</span>,  Hexagon::<span class='error' title="no member named &apos;D1&apos; in namespace &apos;llvm::Hexagon&apos;">D1</span>,  Hexagon::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::Hexagon&apos;">D8</span>,  Hexagon::<span class='error' title="no member named &apos;D9&apos; in namespace &apos;llvm::Hexagon&apos;">D9</span>,</td></tr>
<tr><th id="931">931</th><td>    Hexagon::<span class='error' title="no member named &apos;D10&apos; in namespace &apos;llvm::Hexagon&apos;">D10</span>, Hexagon::<span class='error' title="no member named &apos;D11&apos; in namespace &apos;llvm::Hexagon&apos;">D11</span>, Hexagon::<span class='error' title="no member named &apos;D12&apos; in namespace &apos;llvm::Hexagon&apos;">D12</span>, Hexagon::<span class='error' title="no member named &apos;D13&apos; in namespace &apos;llvm::Hexagon&apos;">D13</span>,</td></tr>
<tr><th id="932">932</th><td>    Hexagon::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::Hexagon&apos;">NoRegister</span></td></tr>
<tr><th id="933">933</th><td>  };</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col4 decl" id="204CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="204CSI">CSI</dfn> = <a class="local col9 ref" href="#189MFI" title='MFI' data-ref="189MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="936">936</th><td></td></tr>
<tr><th id="937">937</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="205i" title='i' data-type='unsigned int' data-ref="205i">i</dfn> = <var>0</var>; RegsToMove[i] != Hexagon::<span class='error' title="no member named &apos;NoRegister&apos; in namespace &apos;llvm::Hexagon&apos;">NoRegister</span>; ++<a class="local col5 ref" href="#205i" title='i' data-ref="205i">i</a>) {</td></tr>
<tr><th id="938">938</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="206Reg" title='Reg' data-type='unsigned int' data-ref="206Reg">Reg</dfn> = <a class="local col3 ref" href="#203RegsToMove" title='RegsToMove' data-ref="203RegsToMove">RegsToMove</a>[<a class="local col5 ref" href="#205i" title='i' data-ref="205i">i</a>];</td></tr>
<tr><th id="939">939</th><td>    <em>auto</em> <dfn class="local col7 decl" id="207IfR" title='IfR' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp:939:16)' data-ref="207IfR">IfR</dfn> = [Reg] (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a> &amp;<dfn class="local col8 decl" id="208C" title='C' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="208C">C</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="940">940</th><td>      <b>return</b> <a class="local col8 ref" href="#208C" title='C' data-ref="208C">C</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>() == <a class="local col6 ref" href="#206Reg" title='Reg' data-ref="206Reg">Reg</a>;</td></tr>
<tr><th id="941">941</th><td>    };</td></tr>
<tr><th id="942">942</th><td>    <em>auto</em> <dfn class="local col9 decl" id="209F" title='F' data-type='__gnu_cxx::__normal_iterator&lt;const llvm::CalleeSavedInfo *, std::vector&lt;llvm::CalleeSavedInfo, std::allocator&lt;llvm::CalleeSavedInfo&gt; &gt; &gt;' data-ref="209F">F</dfn> = <a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<a class="local col4 ref" href="#204CSI" title='CSI' data-ref="204CSI">CSI</a>, <a class="local col7 ref" href="#207IfR" title='IfR' data-ref="207IfR">IfR</a>);</td></tr>
<tr><th id="943">943</th><td>    <b>if</b> (<a class="local col9 ref" href="#209F" title='F' data-ref="209F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator==" title='__gnu_cxx::operator==' data-ref="__gnu_cxx::operator==">==</a> <a class="local col4 ref" href="#204CSI" title='CSI' data-ref="204CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>())</td></tr>
<tr><th id="944">944</th><td>      <b>continue</b>;</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="210Offset" title='Offset' data-type='int64_t' data-ref="210Offset">Offset</dfn>;</td></tr>
<tr><th id="947">947</th><td>    <b>if</b> (<a class="local col7 ref" href="#197HasFP" title='HasFP' data-ref="197HasFP">HasFP</a>) {</td></tr>
<tr><th id="948">948</th><td>      <i>// If the function has a frame pointer (i.e. has an allocframe),</i></td></tr>
<tr><th id="949">949</th><td><i>      // then the CFA has been defined in terms of FP. Any offsets in</i></td></tr>
<tr><th id="950">950</th><td><i>      // the following CFI instructions have to be defined relative</i></td></tr>
<tr><th id="951">951</th><td><i>      // to FP, which points to the bottom of the stack frame.</i></td></tr>
<tr><th id="952">952</th><td><i>      // The function getFrameIndexReference can still choose to use SP</i></td></tr>
<tr><th id="953">953</th><td><i>      // for the offset calculation, so we cannot simply call it here.</i></td></tr>
<tr><th id="954">954</th><td><i>      // Instead, get the offset (relative to the FP) directly.</i></td></tr>
<tr><th id="955">955</th><td>      <a class="local col0 ref" href="#210Offset" title='Offset' data-ref="210Offset">Offset</a> = <a class="local col9 ref" href="#189MFI" title='MFI' data-ref="189MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col9 ref" href="#209F" title='F' data-ref="209F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>());</td></tr>
<tr><th id="956">956</th><td>    } <b>else</b> {</td></tr>
<tr><th id="957">957</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="211FrameReg" title='FrameReg' data-type='unsigned int' data-ref="211FrameReg">FrameReg</dfn>;</td></tr>
<tr><th id="958">958</th><td>      <a class="local col0 ref" href="#210Offset" title='Offset' data-ref="210Offset">Offset</a> = <a class="virtual member" href="#_ZNK4llvm20HexagonFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj" title='llvm::HexagonFrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm20HexagonFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj">getFrameIndexReference</a>(<a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>, <a class="local col9 ref" href="#209F" title='F' data-ref="209F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-}" title='__gnu_cxx::__normal_iterator::operator-&gt;' data-ref="__gnu_cxx::__normal_iterator::operator-}">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>(), <span class='refarg'><a class="local col1 ref" href="#211FrameReg" title='FrameReg' data-ref="211FrameReg">FrameReg</a></span>);</td></tr>
<tr><th id="959">959</th><td>    }</td></tr>
<tr><th id="960">960</th><td>    <i>// Subtract 8 to make room for R30 and R31, which are added above.</i></td></tr>
<tr><th id="961">961</th><td>    <a class="local col0 ref" href="#210Offset" title='Offset' data-ref="210Offset">Offset</a> -= <var>8</var>;</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>    <b>if</b> (Reg &lt; Hexagon::<span class='error' title="no member named &apos;D0&apos; in namespace &apos;llvm::Hexagon&apos;">D0</span> || Reg &gt; Hexagon::<span class='error' title="no member named &apos;D15&apos; in namespace &apos;llvm::Hexagon&apos;">D15</span>) {</td></tr>
<tr><th id="964">964</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="212DwarfReg" title='DwarfReg' data-type='unsigned int' data-ref="212DwarfReg">DwarfReg</dfn> = HRI.<span class='error' title="no member named &apos;getDwarfRegNum&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getDwarfRegNum</span>(Reg, <b>true</b>);</td></tr>
<tr><th id="965">965</th><td>      <em>auto</em> <dfn class="local col3 decl" id="213OffReg" title='OffReg' data-type='llvm::MCCFIInstruction' data-ref="213OffReg">OffReg</dfn> = <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<a class="local col6 ref" href="#196FrameLabel" title='FrameLabel' data-ref="196FrameLabel">FrameLabel</a>, <a class="local col2 ref" href="#212DwarfReg" title='DwarfReg' data-ref="212DwarfReg">DwarfReg</a>,</td></tr>
<tr><th id="966">966</th><td>                                                   <a class="local col0 ref" href="#210Offset" title='Offset' data-ref="210Offset">Offset</a>);</td></tr>
<tr><th id="967">967</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#186MBB" title='MBB' data-ref="186MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#187At" title='At' data-ref="187At">At</a>, <a class="local col4 ref" href="#194DL" title='DL' data-ref="194DL">DL</a>, <a class="local col5 ref" href="#195CFID" title='CFID' data-ref="195CFID">CFID</a>)</td></tr>
<tr><th id="968">968</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="local col3 ref" href="#213OffReg" title='OffReg' data-ref="213OffReg">OffReg</a>));</td></tr>
<tr><th id="969">969</th><td>    } <b>else</b> {</td></tr>
<tr><th id="970">970</th><td>      <i>// Split the double regs into subregs, and generate appropriate</i></td></tr>
<tr><th id="971">971</th><td><i>      // cfi_offsets.</i></td></tr>
<tr><th id="972">972</th><td><i>      // The only reason, we are split double regs is, llvm-mc does not</i></td></tr>
<tr><th id="973">973</th><td><i>      // understand paired registers for cfi_offset.</i></td></tr>
<tr><th id="974">974</th><td><i>      // Eg .cfi_offset r1:0, -64</i></td></tr>
<tr><th id="975">975</th><td></td></tr>
<tr><th id="976">976</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="214HiReg" title='HiReg' data-type='unsigned int' data-ref="214HiReg">HiReg</dfn> = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Reg, Hexagon::<span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">isub_hi</span>);</td></tr>
<tr><th id="977">977</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="215LoReg" title='LoReg' data-type='unsigned int' data-ref="215LoReg">LoReg</dfn> = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(Reg, Hexagon::<span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">isub_lo</span>);</td></tr>
<tr><th id="978">978</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="216HiDwarfReg" title='HiDwarfReg' data-type='unsigned int' data-ref="216HiDwarfReg">HiDwarfReg</dfn> = HRI.<span class='error' title="no member named &apos;getDwarfRegNum&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getDwarfRegNum</span>(HiReg, <b>true</b>);</td></tr>
<tr><th id="979">979</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="217LoDwarfReg" title='LoDwarfReg' data-type='unsigned int' data-ref="217LoDwarfReg">LoDwarfReg</dfn> = HRI.<span class='error' title="no member named &apos;getDwarfRegNum&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getDwarfRegNum</span>(LoReg, <b>true</b>);</td></tr>
<tr><th id="980">980</th><td>      <em>auto</em> <dfn class="local col8 decl" id="218OffHi" title='OffHi' data-type='llvm::MCCFIInstruction' data-ref="218OffHi">OffHi</dfn> = <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<a class="local col6 ref" href="#196FrameLabel" title='FrameLabel' data-ref="196FrameLabel">FrameLabel</a>, <a class="local col6 ref" href="#216HiDwarfReg" title='HiDwarfReg' data-ref="216HiDwarfReg">HiDwarfReg</a>,</td></tr>
<tr><th id="981">981</th><td>                                                  <a class="local col0 ref" href="#210Offset" title='Offset' data-ref="210Offset">Offset</a>+<var>4</var>);</td></tr>
<tr><th id="982">982</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#186MBB" title='MBB' data-ref="186MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#187At" title='At' data-ref="187At">At</a>, <a class="local col4 ref" href="#194DL" title='DL' data-ref="194DL">DL</a>, <a class="local col5 ref" href="#195CFID" title='CFID' data-ref="195CFID">CFID</a>)</td></tr>
<tr><th id="983">983</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="local col8 ref" href="#218OffHi" title='OffHi' data-ref="218OffHi">OffHi</a>));</td></tr>
<tr><th id="984">984</th><td>      <em>auto</em> <dfn class="local col9 decl" id="219OffLo" title='OffLo' data-type='llvm::MCCFIInstruction' data-ref="219OffLo">OffLo</dfn> = <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createOffset' data-ref="_ZN4llvm16MCCFIInstruction12createOffsetEPNS_8MCSymbolEji">createOffset</a>(<a class="local col6 ref" href="#196FrameLabel" title='FrameLabel' data-ref="196FrameLabel">FrameLabel</a>, <a class="local col7 ref" href="#217LoDwarfReg" title='LoDwarfReg' data-ref="217LoDwarfReg">LoDwarfReg</a>,</td></tr>
<tr><th id="985">985</th><td>                                                  <a class="local col0 ref" href="#210Offset" title='Offset' data-ref="210Offset">Offset</a>);</td></tr>
<tr><th id="986">986</th><td>      <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#186MBB" title='MBB' data-ref="186MBB">MBB</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#187At" title='At' data-ref="187At">At</a>, <a class="local col4 ref" href="#194DL" title='DL' data-ref="194DL">DL</a>, <a class="local col5 ref" href="#195CFID" title='CFID' data-ref="195CFID">CFID</a>)</td></tr>
<tr><th id="987">987</th><td>          .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj" title='llvm::MachineInstrBuilder::addCFIIndex' data-ref="_ZNK4llvm19MachineInstrBuilder11addCFIIndexEj">addCFIIndex</a>(<a class="local col8 ref" href="#188MF" title='MF' data-ref="188MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE" title='llvm::MachineFunction::addFrameInst' data-ref="_ZN4llvm15MachineFunction12addFrameInstERKNS_16MCCFIInstructionE">addFrameInst</a>(<a class="local col9 ref" href="#219OffLo" title='OffLo' data-ref="219OffLo">OffLo</a>));</td></tr>
<tr><th id="988">988</th><td>    }</td></tr>
<tr><th id="989">989</th><td>  }</td></tr>
<tr><th id="990">990</th><td>}</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::hasFP' data-ref="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="220MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="220MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="993">993</th><td>  <b>if</b> (MF.getFunction().hasFnAttribute(Attribute::<span class='error' title="no member named &apos;Naked&apos; in &apos;llvm::Attribute&apos;">Naked</span>))</td></tr>
<tr><th id="994">994</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="221MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="221MFI">MFI</dfn> = <a class="local col0 ref" href="#220MF" title='MF' data-ref="220MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="997">997</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="222HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="222HRI">HRI</dfn> = *<a class="local col0 ref" href="#220MF" title='MF' data-ref="220MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="998">998</th><td>  <em>bool</em> <dfn class="local col3 decl" id="223HasExtraAlign" title='HasExtraAlign' data-type='bool' data-ref="223HasExtraAlign">HasExtraAlign</dfn> = HRI.<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::HexagonRegisterInfo&apos;">needsStackRealignment</span>(MF);</td></tr>
<tr><th id="999">999</th><td>  <em>bool</em> <dfn class="local col4 decl" id="224HasAlloca" title='HasAlloca' data-type='bool' data-ref="224HasAlloca">HasAlloca</dfn> = <a class="local col1 ref" href="#221MFI" title='MFI' data-ref="221MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>();</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <i>// Insert ALLOCFRAME if we need to or at -O0 for the debugger.  Think</i></td></tr>
<tr><th id="1002">1002</th><td><i>  // that this shouldn't be required, but doing so now because gcc does and</i></td></tr>
<tr><th id="1003">1003</th><td><i>  // gdb can't break at the start of the function without it.  Will remove if</i></td></tr>
<tr><th id="1004">1004</th><td><i>  // this turns out to be a gdb bug.</i></td></tr>
<tr><th id="1005">1005</th><td><i>  //</i></td></tr>
<tr><th id="1006">1006</th><td>  <b>if</b> (<a class="local col0 ref" href="#220MF" title='MF' data-ref="220MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>)</td></tr>
<tr><th id="1007">1007</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td>  <i>// By default we want to use SP (since it's always there). FP requires</i></td></tr>
<tr><th id="1010">1010</th><td><i>  // some setup (i.e. ALLOCFRAME).</i></td></tr>
<tr><th id="1011">1011</th><td><i>  // Both, alloca and stack alignment modify the stack pointer by an</i></td></tr>
<tr><th id="1012">1012</th><td><i>  // undetermined value, so we need to save it at the entry to the function</i></td></tr>
<tr><th id="1013">1013</th><td><i>  // (i.e. use allocframe).</i></td></tr>
<tr><th id="1014">1014</th><td>  <b>if</b> (<a class="local col4 ref" href="#224HasAlloca" title='HasAlloca' data-ref="224HasAlloca">HasAlloca</a> || <a class="local col3 ref" href="#223HasExtraAlign" title='HasExtraAlign' data-ref="223HasExtraAlign">HasExtraAlign</a>)</td></tr>
<tr><th id="1015">1015</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>  <b>if</b> (<a class="local col1 ref" href="#221MFI" title='MFI' data-ref="221MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="1018">1018</th><td>    <i>// If FP-elimination is disabled, we have to use FP at this point.</i></td></tr>
<tr><th id="1019">1019</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col5 decl" id="225TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="225TM">TM</dfn> = <a class="local col0 ref" href="#220MF" title='MF' data-ref="220MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="1020">1020</th><td>    <b>if</b> (<a class="local col5 ref" href="#225TM" title='TM' data-ref="225TM">TM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine::Options" title='llvm::TargetMachine::Options' data-ref="llvm::TargetMachine::Options">Options</a>.<a class="ref" href="../../../include/llvm/Target/TargetOptions.h.html#_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE" title='llvm::TargetOptions::DisableFramePointerElim' data-ref="_ZNK4llvm13TargetOptions23DisableFramePointerElimERKNS_15MachineFunctionE">DisableFramePointerElim</a>(<a class="local col0 ref" href="#220MF" title='MF' data-ref="220MF">MF</a>) || !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EliminateFramePointer" title='EliminateFramePointer' data-use='m' data-ref="EliminateFramePointer">EliminateFramePointer</a>)</td></tr>
<tr><th id="1021">1021</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1022">1022</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableStackOVFSanitizer" title='EnableStackOVFSanitizer' data-use='m' data-ref="EnableStackOVFSanitizer">EnableStackOVFSanitizer</a>)</td></tr>
<tr><th id="1023">1023</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1024">1024</th><td>  }</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="226HMFI" title='HMFI' data-type='const llvm::HexagonMachineFunctionInfo &amp;' data-ref="226HMFI">HMFI</dfn> = *<a class="local col0 ref" href="#220MF" title='MF' data-ref="220MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="HexagonMachineFunctionInfo.h.html#llvm::HexagonMachineFunctionInfo" title='llvm::HexagonMachineFunctionInfo' data-ref="llvm::HexagonMachineFunctionInfo">HexagonMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1027">1027</th><td>  <b>if</b> ((<a class="local col1 ref" href="#221MFI" title='MFI' data-ref="221MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo8hasCallsEv" title='llvm::MachineFrameInfo::hasCalls' data-ref="_ZNK4llvm16MachineFrameInfo8hasCallsEv">hasCalls</a>() &amp;&amp; !<a class="tu ref" href="#_ZL20enableAllocFrameElimRKN4llvm15MachineFunctionE" title='enableAllocFrameElim' data-use='c' data-ref="_ZL20enableAllocFrameElimRKN4llvm15MachineFunctionE">enableAllocFrameElim</a>(<a class="local col0 ref" href="#220MF" title='MF' data-ref="220MF">MF</a>)) || <a class="local col6 ref" href="#226HMFI" title='HMFI' data-ref="226HMFI">HMFI</a>.<a class="ref" href="HexagonMachineFunctionInfo.h.html#_ZNK4llvm26HexagonMachineFunctionInfo12hasClobberLREv" title='llvm::HexagonMachineFunctionInfo::hasClobberLR' data-ref="_ZNK4llvm26HexagonMachineFunctionInfo12hasClobberLREv">hasClobberLR</a>())</td></tr>
<tr><th id="1028">1028</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1031">1031</th><td>}</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td><b>enum</b> <dfn class="type def" id="SpillKind" title='SpillKind' data-ref="SpillKind">SpillKind</dfn> {</td></tr>
<tr><th id="1034">1034</th><td>  <dfn class="enum" id="SpillKind::SK_ToMem" title='SpillKind::SK_ToMem' data-ref="SpillKind::SK_ToMem">SK_ToMem</dfn>,</td></tr>
<tr><th id="1035">1035</th><td>  <dfn class="enum" id="SpillKind::SK_FromMem" title='SpillKind::SK_FromMem' data-ref="SpillKind::SK_FromMem">SK_FromMem</dfn>,</td></tr>
<tr><th id="1036">1036</th><td>  <dfn class="enum" id="SpillKind::SK_FromMemTailcall" title='SpillKind::SK_FromMemTailcall' data-ref="SpillKind::SK_FromMemTailcall">SK_FromMemTailcall</dfn></td></tr>
<tr><th id="1037">1037</th><td>};</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td><em>static</em> <em>const</em> <em>char</em> *<dfn class="tu decl def" id="_ZL19getSpillFunctionForj9SpillKindb" title='getSpillFunctionFor' data-type='const char * getSpillFunctionFor(unsigned int MaxReg, SpillKind SpillType, bool Stkchk = false)' data-ref="_ZL19getSpillFunctionForj9SpillKindb">getSpillFunctionFor</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="227MaxReg" title='MaxReg' data-type='unsigned int' data-ref="227MaxReg">MaxReg</dfn>, <a class="type" href="#SpillKind" title='SpillKind' data-ref="SpillKind">SpillKind</a> <dfn class="local col8 decl" id="228SpillType" title='SpillType' data-type='SpillKind' data-ref="228SpillType">SpillType</dfn>,</td></tr>
<tr><th id="1040">1040</th><td>      <em>bool</em> <dfn class="local col9 decl" id="229Stkchk" title='Stkchk' data-type='bool' data-ref="229Stkchk">Stkchk</dfn> = <b>false</b>) {</td></tr>
<tr><th id="1041">1041</th><td>  <em>const</em> <em>char</em> * <dfn class="local col0 decl" id="230V4SpillToMemoryFunctions" title='V4SpillToMemoryFunctions' data-type='const char *[6]' data-ref="230V4SpillToMemoryFunctions">V4SpillToMemoryFunctions</dfn>[] = {</td></tr>
<tr><th id="1042">1042</th><td>    <q>"__save_r16_through_r17"</q>,</td></tr>
<tr><th id="1043">1043</th><td>    <q>"__save_r16_through_r19"</q>,</td></tr>
<tr><th id="1044">1044</th><td>    <q>"__save_r16_through_r21"</q>,</td></tr>
<tr><th id="1045">1045</th><td>    <q>"__save_r16_through_r23"</q>,</td></tr>
<tr><th id="1046">1046</th><td>    <q>"__save_r16_through_r25"</q>,</td></tr>
<tr><th id="1047">1047</th><td>    <q>"__save_r16_through_r27"</q> };</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>  <em>const</em> <em>char</em> * <dfn class="local col1 decl" id="231V4SpillToMemoryStkchkFunctions" title='V4SpillToMemoryStkchkFunctions' data-type='const char *[6]' data-ref="231V4SpillToMemoryStkchkFunctions">V4SpillToMemoryStkchkFunctions</dfn>[] = {</td></tr>
<tr><th id="1050">1050</th><td>    <q>"__save_r16_through_r17_stkchk"</q>,</td></tr>
<tr><th id="1051">1051</th><td>    <q>"__save_r16_through_r19_stkchk"</q>,</td></tr>
<tr><th id="1052">1052</th><td>    <q>"__save_r16_through_r21_stkchk"</q>,</td></tr>
<tr><th id="1053">1053</th><td>    <q>"__save_r16_through_r23_stkchk"</q>,</td></tr>
<tr><th id="1054">1054</th><td>    <q>"__save_r16_through_r25_stkchk"</q>,</td></tr>
<tr><th id="1055">1055</th><td>    <q>"__save_r16_through_r27_stkchk"</q> };</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>  <em>const</em> <em>char</em> * <dfn class="local col2 decl" id="232V4SpillFromMemoryFunctions" title='V4SpillFromMemoryFunctions' data-type='const char *[6]' data-ref="232V4SpillFromMemoryFunctions">V4SpillFromMemoryFunctions</dfn>[] = {</td></tr>
<tr><th id="1058">1058</th><td>    <q>"__restore_r16_through_r17_and_deallocframe"</q>,</td></tr>
<tr><th id="1059">1059</th><td>    <q>"__restore_r16_through_r19_and_deallocframe"</q>,</td></tr>
<tr><th id="1060">1060</th><td>    <q>"__restore_r16_through_r21_and_deallocframe"</q>,</td></tr>
<tr><th id="1061">1061</th><td>    <q>"__restore_r16_through_r23_and_deallocframe"</q>,</td></tr>
<tr><th id="1062">1062</th><td>    <q>"__restore_r16_through_r25_and_deallocframe"</q>,</td></tr>
<tr><th id="1063">1063</th><td>    <q>"__restore_r16_through_r27_and_deallocframe"</q> };</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td>  <em>const</em> <em>char</em> * <dfn class="local col3 decl" id="233V4SpillFromMemoryTailcallFunctions" title='V4SpillFromMemoryTailcallFunctions' data-type='const char *[6]' data-ref="233V4SpillFromMemoryTailcallFunctions">V4SpillFromMemoryTailcallFunctions</dfn>[] = {</td></tr>
<tr><th id="1066">1066</th><td>    <q>"__restore_r16_through_r17_and_deallocframe_before_tailcall"</q>,</td></tr>
<tr><th id="1067">1067</th><td>    <q>"__restore_r16_through_r19_and_deallocframe_before_tailcall"</q>,</td></tr>
<tr><th id="1068">1068</th><td>    <q>"__restore_r16_through_r21_and_deallocframe_before_tailcall"</q>,</td></tr>
<tr><th id="1069">1069</th><td>    <q>"__restore_r16_through_r23_and_deallocframe_before_tailcall"</q>,</td></tr>
<tr><th id="1070">1070</th><td>    <q>"__restore_r16_through_r25_and_deallocframe_before_tailcall"</q>,</td></tr>
<tr><th id="1071">1071</th><td>    <q>"__restore_r16_through_r27_and_deallocframe_before_tailcall"</q></td></tr>
<tr><th id="1072">1072</th><td>  };</td></tr>
<tr><th id="1073">1073</th><td></td></tr>
<tr><th id="1074">1074</th><td>  <em>const</em> <em>char</em> **<dfn class="local col4 decl" id="234SpillFunc" title='SpillFunc' data-type='const char **' data-ref="234SpillFunc">SpillFunc</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>  <b>switch</b>(<a class="local col8 ref" href="#228SpillType" title='SpillType' data-ref="228SpillType">SpillType</a>) {</td></tr>
<tr><th id="1077">1077</th><td>  <b>case</b> <a class="enum" href="#SpillKind::SK_ToMem" title='SpillKind::SK_ToMem' data-ref="SpillKind::SK_ToMem">SK_ToMem</a>:</td></tr>
<tr><th id="1078">1078</th><td>    <a class="local col4 ref" href="#234SpillFunc" title='SpillFunc' data-ref="234SpillFunc">SpillFunc</a> = <a class="local col9 ref" href="#229Stkchk" title='Stkchk' data-ref="229Stkchk">Stkchk</a> ? <a class="local col1 ref" href="#231V4SpillToMemoryStkchkFunctions" title='V4SpillToMemoryStkchkFunctions' data-ref="231V4SpillToMemoryStkchkFunctions">V4SpillToMemoryStkchkFunctions</a></td></tr>
<tr><th id="1079">1079</th><td>                       : <a class="local col0 ref" href="#230V4SpillToMemoryFunctions" title='V4SpillToMemoryFunctions' data-ref="230V4SpillToMemoryFunctions">V4SpillToMemoryFunctions</a>;</td></tr>
<tr><th id="1080">1080</th><td>    <b>break</b>;</td></tr>
<tr><th id="1081">1081</th><td>  <b>case</b> <a class="enum" href="#SpillKind::SK_FromMem" title='SpillKind::SK_FromMem' data-ref="SpillKind::SK_FromMem">SK_FromMem</a>:</td></tr>
<tr><th id="1082">1082</th><td>    <a class="local col4 ref" href="#234SpillFunc" title='SpillFunc' data-ref="234SpillFunc">SpillFunc</a> = <a class="local col2 ref" href="#232V4SpillFromMemoryFunctions" title='V4SpillFromMemoryFunctions' data-ref="232V4SpillFromMemoryFunctions">V4SpillFromMemoryFunctions</a>;</td></tr>
<tr><th id="1083">1083</th><td>    <b>break</b>;</td></tr>
<tr><th id="1084">1084</th><td>  <b>case</b> <a class="enum" href="#SpillKind::SK_FromMemTailcall" title='SpillKind::SK_FromMemTailcall' data-ref="SpillKind::SK_FromMemTailcall">SK_FromMemTailcall</a>:</td></tr>
<tr><th id="1085">1085</th><td>    <a class="local col4 ref" href="#234SpillFunc" title='SpillFunc' data-ref="234SpillFunc">SpillFunc</a> = <a class="local col3 ref" href="#233V4SpillFromMemoryTailcallFunctions" title='V4SpillFromMemoryTailcallFunctions' data-ref="233V4SpillFromMemoryTailcallFunctions">V4SpillFromMemoryTailcallFunctions</a>;</td></tr>
<tr><th id="1086">1086</th><td>    <b>break</b>;</td></tr>
<tr><th id="1087">1087</th><td>  }</td></tr>
<tr><th id="1088">1088</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SpillFunc &amp;&amp; &quot;Unknown spill kind&quot;) ? void (0) : __assert_fail (&quot;SpillFunc &amp;&amp; \&quot;Unknown spill kind\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 1088, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#234SpillFunc" title='SpillFunc' data-ref="234SpillFunc">SpillFunc</a> &amp;&amp; <q>"Unknown spill kind"</q>);</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td>  <i>// Spill all callee-saved registers up to the highest register used.</i></td></tr>
<tr><th id="1091">1091</th><td>  <b>switch</b> (<a class="local col7 ref" href="#227MaxReg" title='MaxReg' data-ref="227MaxReg">MaxReg</a>) {</td></tr>
<tr><th id="1092">1092</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;R17&apos; in namespace &apos;llvm::Hexagon&apos;">R17</span>:</td></tr>
<tr><th id="1093">1093</th><td>    <b>return</b> SpillFunc[<var>0</var>];</td></tr>
<tr><th id="1094">1094</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;R19&apos; in namespace &apos;llvm::Hexagon&apos;">R19</span>:</td></tr>
<tr><th id="1095">1095</th><td>    <b>return</b> SpillFunc[<var>1</var>];</td></tr>
<tr><th id="1096">1096</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;R21&apos; in namespace &apos;llvm::Hexagon&apos;">R21</span>:</td></tr>
<tr><th id="1097">1097</th><td>    <b>return</b> SpillFunc[<var>2</var>];</td></tr>
<tr><th id="1098">1098</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;R23&apos; in namespace &apos;llvm::Hexagon&apos;">R23</span>:</td></tr>
<tr><th id="1099">1099</th><td>    <b>return</b> SpillFunc[<var>3</var>];</td></tr>
<tr><th id="1100">1100</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;R25&apos; in namespace &apos;llvm::Hexagon&apos;">R25</span>:</td></tr>
<tr><th id="1101">1101</th><td>    <b>return</b> SpillFunc[<var>4</var>];</td></tr>
<tr><th id="1102">1102</th><td>  <b>case</b> Hexagon::<span class='error' title="no member named &apos;R27&apos; in namespace &apos;llvm::Hexagon&apos;">R27</span>:</td></tr>
<tr><th id="1103">1103</th><td>    <b>return</b> SpillFunc[<var>5</var>];</td></tr>
<tr><th id="1104">1104</th><td>  <b>default</b>:</td></tr>
<tr><th id="1105">1105</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled maximum callee save register&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 1105)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled maximum callee save register"</q>);</td></tr>
<tr><th id="1106">1106</th><td>  }</td></tr>
<tr><th id="1107">1107</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1108">1108</th><td>}</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td><em>int</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20HexagonFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj" title='llvm::HexagonFrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm20HexagonFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj">getFrameIndexReference</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="235MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="235MF">MF</dfn>,</td></tr>
<tr><th id="1111">1111</th><td>      <em>int</em> <dfn class="local col6 decl" id="236FI" title='FI' data-type='int' data-ref="236FI">FI</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="237FrameReg" title='FrameReg' data-type='unsigned int &amp;' data-ref="237FrameReg">FrameReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1112">1112</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="238MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="238MFI">MFI</dfn> = <a class="local col5 ref" href="#235MF" title='MF' data-ref="235MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1113">1113</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="239HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="239HRI">HRI</dfn> = *<a class="local col5 ref" href="#235MF" title='MF' data-ref="235MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>  <em>int</em> <dfn class="local col0 decl" id="240Offset" title='Offset' data-type='int' data-ref="240Offset">Offset</dfn> = <a class="local col8 ref" href="#238MFI" title='MFI' data-ref="238MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col6 ref" href="#236FI" title='FI' data-ref="236FI">FI</a>);</td></tr>
<tr><th id="1116">1116</th><td>  <em>bool</em> <dfn class="local col1 decl" id="241HasAlloca" title='HasAlloca' data-type='bool' data-ref="241HasAlloca">HasAlloca</dfn> = <a class="local col8 ref" href="#238MFI" title='MFI' data-ref="238MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>();</td></tr>
<tr><th id="1117">1117</th><td>  <em>bool</em> <dfn class="local col2 decl" id="242HasExtraAlign" title='HasExtraAlign' data-type='bool' data-ref="242HasExtraAlign">HasExtraAlign</dfn> = HRI.<span class='error' title="no member named &apos;needsStackRealignment&apos; in &apos;llvm::HexagonRegisterInfo&apos;">needsStackRealignment</span>(MF);</td></tr>
<tr><th id="1118">1118</th><td>  <em>bool</em> <dfn class="local col3 decl" id="243NoOpt" title='NoOpt' data-type='bool' data-ref="243NoOpt">NoOpt</dfn> = <a class="local col5 ref" href="#235MF" title='MF' data-ref="235MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::None" title='llvm::CodeGenOpt::Level::None' data-ref="llvm::CodeGenOpt::Level::None">None</a>;</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>  <em>auto</em> &amp;<dfn class="local col4 decl" id="244HMFI" title='HMFI' data-type='const llvm::HexagonMachineFunctionInfo &amp;' data-ref="244HMFI">HMFI</dfn> = *<a class="local col5 ref" href="#235MF" title='MF' data-ref="235MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="HexagonMachineFunctionInfo.h.html#llvm::HexagonMachineFunctionInfo" title='llvm::HexagonMachineFunctionInfo' data-ref="llvm::HexagonMachineFunctionInfo">HexagonMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1121">1121</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="245FrameSize" title='FrameSize' data-type='unsigned int' data-ref="245FrameSize">FrameSize</dfn> = <a class="local col8 ref" href="#238MFI" title='MFI' data-ref="238MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo12getStackSizeEv" title='llvm::MachineFrameInfo::getStackSize' data-ref="_ZNK4llvm16MachineFrameInfo12getStackSizeEv">getStackSize</a>();</td></tr>
<tr><th id="1122">1122</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="246SP" title='SP' data-type='unsigned int' data-ref="246SP">SP</dfn> = <a class="local col9 ref" href="#239HRI" title='HRI' data-ref="239HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv" title='llvm::HexagonRegisterInfo::getStackRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getStackRegisterEv">getStackRegister</a>();</td></tr>
<tr><th id="1123">1123</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="247FP" title='FP' data-type='unsigned int' data-ref="247FP">FP</dfn> = <a class="local col9 ref" href="#239HRI" title='HRI' data-ref="239HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv" title='llvm::HexagonRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19HexagonRegisterInfo16getFrameRegisterEv">getFrameRegister</a>();</td></tr>
<tr><th id="1124">1124</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="248AP" title='AP' data-type='unsigned int' data-ref="248AP">AP</dfn> = <a class="local col4 ref" href="#244HMFI" title='HMFI' data-ref="244HMFI">HMFI</a>.<a class="ref" href="HexagonMachineFunctionInfo.h.html#_ZNK4llvm26HexagonMachineFunctionInfo24getStackAlignBasePhysRegEv" title='llvm::HexagonMachineFunctionInfo::getStackAlignBasePhysReg' data-ref="_ZNK4llvm26HexagonMachineFunctionInfo24getStackAlignBasePhysRegEv">getStackAlignBasePhysReg</a>();</td></tr>
<tr><th id="1125">1125</th><td>  <i>// It may happen that AP will be absent even HasAlloca &amp;&amp; HasExtraAlign</i></td></tr>
<tr><th id="1126">1126</th><td><i>  // is true. HasExtraAlign may be set because of vector spills, without</i></td></tr>
<tr><th id="1127">1127</th><td><i>  // aligned locals or aligned outgoing function arguments. Since vector</i></td></tr>
<tr><th id="1128">1128</th><td><i>  // spills will ultimately be "unaligned", it is safe to use FP as the</i></td></tr>
<tr><th id="1129">1129</th><td><i>  // base register.</i></td></tr>
<tr><th id="1130">1130</th><td><i>  // In fact, in such a scenario the stack is actually not required to be</i></td></tr>
<tr><th id="1131">1131</th><td><i>  // aligned, although it may end up being aligned anyway, since this</i></td></tr>
<tr><th id="1132">1132</th><td><i>  // particular case is not easily detectable. The alignment will be</i></td></tr>
<tr><th id="1133">1133</th><td><i>  // unnecessary, but not incorrect.</i></td></tr>
<tr><th id="1134">1134</th><td><i>  // Unfortunately there is no quick way to verify that the above is</i></td></tr>
<tr><th id="1135">1135</th><td><i>  // indeed the case (and that it's not a result of an error), so just</i></td></tr>
<tr><th id="1136">1136</th><td><i>  // assume that missing AP will be replaced by FP.</i></td></tr>
<tr><th id="1137">1137</th><td><i>  // (A better fix would be to rematerialize AP from FP and always align</i></td></tr>
<tr><th id="1138">1138</th><td><i>  // vector spills.)</i></td></tr>
<tr><th id="1139">1139</th><td>  <b>if</b> (<a class="local col8 ref" href="#248AP" title='AP' data-ref="248AP">AP</a> == <var>0</var>)</td></tr>
<tr><th id="1140">1140</th><td>    <a class="local col8 ref" href="#248AP" title='AP' data-ref="248AP">AP</a> = <a class="local col7 ref" href="#247FP" title='FP' data-ref="247FP">FP</a>;</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>  <em>bool</em> <dfn class="local col9 decl" id="249UseFP" title='UseFP' data-type='bool' data-ref="249UseFP">UseFP</dfn> = <b>false</b>, <dfn class="local col0 decl" id="250UseAP" title='UseAP' data-type='bool' data-ref="250UseAP">UseAP</dfn> = <b>false</b>;  <i>// Default: use SP (except at -O0).</i></td></tr>
<tr><th id="1143">1143</th><td>  <i>// Use FP at -O0, except when there are objects with extra alignment.</i></td></tr>
<tr><th id="1144">1144</th><td><i>  // That additional alignment requirement may cause a pad to be inserted,</i></td></tr>
<tr><th id="1145">1145</th><td><i>  // which will make it impossible to use FP to access objects located</i></td></tr>
<tr><th id="1146">1146</th><td><i>  // past the pad.</i></td></tr>
<tr><th id="1147">1147</th><td>  <b>if</b> (<a class="local col3 ref" href="#243NoOpt" title='NoOpt' data-ref="243NoOpt">NoOpt</a> &amp;&amp; !<a class="local col2 ref" href="#242HasExtraAlign" title='HasExtraAlign' data-ref="242HasExtraAlign">HasExtraAlign</a>)</td></tr>
<tr><th id="1148">1148</th><td>    <a class="local col9 ref" href="#249UseFP" title='UseFP' data-ref="249UseFP">UseFP</a> = <b>true</b>;</td></tr>
<tr><th id="1149">1149</th><td>  <b>if</b> (<a class="local col8 ref" href="#238MFI" title='MFI' data-ref="238MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi" title='llvm::MachineFrameInfo::isFixedObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo18isFixedObjectIndexEi">isFixedObjectIndex</a>(<a class="local col6 ref" href="#236FI" title='FI' data-ref="236FI">FI</a>) || <a class="local col8 ref" href="#238MFI" title='MFI' data-ref="238MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo20isObjectPreAllocatedEi" title='llvm::MachineFrameInfo::isObjectPreAllocated' data-ref="_ZNK4llvm16MachineFrameInfo20isObjectPreAllocatedEi">isObjectPreAllocated</a>(<a class="local col6 ref" href="#236FI" title='FI' data-ref="236FI">FI</a>)) {</td></tr>
<tr><th id="1150">1150</th><td>    <i>// Fixed and preallocated objects will be located before any padding</i></td></tr>
<tr><th id="1151">1151</th><td><i>    // so FP must be used to access them.</i></td></tr>
<tr><th id="1152">1152</th><td>    <a class="local col9 ref" href="#249UseFP" title='UseFP' data-ref="249UseFP">UseFP</a> |= (<a class="local col1 ref" href="#241HasAlloca" title='HasAlloca' data-ref="241HasAlloca">HasAlloca</a> || <a class="local col2 ref" href="#242HasExtraAlign" title='HasExtraAlign' data-ref="242HasExtraAlign">HasExtraAlign</a>);</td></tr>
<tr><th id="1153">1153</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1154">1154</th><td>    <b>if</b> (<a class="local col1 ref" href="#241HasAlloca" title='HasAlloca' data-ref="241HasAlloca">HasAlloca</a>) {</td></tr>
<tr><th id="1155">1155</th><td>      <b>if</b> (<a class="local col2 ref" href="#242HasExtraAlign" title='HasExtraAlign' data-ref="242HasExtraAlign">HasExtraAlign</a>)</td></tr>
<tr><th id="1156">1156</th><td>        <a class="local col0 ref" href="#250UseAP" title='UseAP' data-ref="250UseAP">UseAP</a> = <b>true</b>;</td></tr>
<tr><th id="1157">1157</th><td>      <b>else</b></td></tr>
<tr><th id="1158">1158</th><td>        <a class="local col9 ref" href="#249UseFP" title='UseFP' data-ref="249UseFP">UseFP</a> = <b>true</b>;</td></tr>
<tr><th id="1159">1159</th><td>    }</td></tr>
<tr><th id="1160">1160</th><td>  }</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>  <i>// If FP was picked, then there had better be FP.</i></td></tr>
<tr><th id="1163">1163</th><td>  <em>bool</em> <dfn class="local col1 decl" id="251HasFP" title='HasFP' data-type='bool' data-ref="251HasFP">HasFP</dfn> = <a class="virtual member" href="#_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::hasFP' data-ref="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col5 ref" href="#235MF" title='MF' data-ref="235MF">MF</a>);</td></tr>
<tr><th id="1164">1164</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((HasFP || !UseFP) &amp;&amp; &quot;This function must have frame pointer&quot;) ? void (0) : __assert_fail (&quot;(HasFP || !UseFP) &amp;&amp; \&quot;This function must have frame pointer\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 1164, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#251HasFP" title='HasFP' data-ref="251HasFP">HasFP</a> || !<a class="local col9 ref" href="#249UseFP" title='UseFP' data-ref="249UseFP">UseFP</a>) &amp;&amp; <q>"This function must have frame pointer"</q>);</td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td>  <i>// Having FP implies allocframe. Allocframe will store extra 8 bytes:</i></td></tr>
<tr><th id="1167">1167</th><td><i>  // FP/LR. If the base register is used to access an object across these</i></td></tr>
<tr><th id="1168">1168</th><td><i>  // 8 bytes, then the offset will need to be adjusted by 8.</i></td></tr>
<tr><th id="1169">1169</th><td><i>  //</i></td></tr>
<tr><th id="1170">1170</th><td><i>  // After allocframe:</i></td></tr>
<tr><th id="1171">1171</th><td><i>  //                    HexagonISelLowering adds 8 to ---+</i></td></tr>
<tr><th id="1172">1172</th><td><i>  //                    the offsets of all stack-based   |</i></td></tr>
<tr><th id="1173">1173</th><td><i>  //                    arguments (*)                    |</i></td></tr>
<tr><th id="1174">1174</th><td><i>  //                                                     |</i></td></tr>
<tr><th id="1175">1175</th><td><i>  //   getObjectOffset &lt; 0   0     8  getObjectOffset &gt;= 8</i></td></tr>
<tr><th id="1176">1176</th><td><i>  // ------------------------+-----+------------------------&gt; increasing</i></td></tr>
<tr><th id="1177">1177</th><td><i>  //     &lt;local objects&gt;     |FP/LR|    &lt;input arguments&gt;     addresses</i></td></tr>
<tr><th id="1178">1178</th><td><i>  // -----------------+------+-----+------------------------&gt;</i></td></tr>
<tr><th id="1179">1179</th><td><i>  //                  |      |</i></td></tr>
<tr><th id="1180">1180</th><td><i>  //    SP/AP point --+      +-- FP points here (**)</i></td></tr>
<tr><th id="1181">1181</th><td><i>  //    somewhere on</i></td></tr>
<tr><th id="1182">1182</th><td><i>  //    this side of FP/LR</i></td></tr>
<tr><th id="1183">1183</th><td><i>  //</i></td></tr>
<tr><th id="1184">1184</th><td><i>  // (*) See LowerFormalArguments. The FP/LR is assumed to be present.</i></td></tr>
<tr><th id="1185">1185</th><td><i>  // (**) *FP == old-FP. FP+0..7 are the bytes of FP/LR.</i></td></tr>
<tr><th id="1186">1186</th><td><i></i></td></tr>
<tr><th id="1187">1187</th><td><i>  // The lowering assumes that FP/LR is present, and so the offsets of</i></td></tr>
<tr><th id="1188">1188</th><td><i>  // the formal arguments start at 8. If FP/LR is not there we need to</i></td></tr>
<tr><th id="1189">1189</th><td><i>  // reduce the offset by 8.</i></td></tr>
<tr><th id="1190">1190</th><td>  <b>if</b> (<a class="local col0 ref" href="#240Offset" title='Offset' data-ref="240Offset">Offset</a> &gt; <var>0</var> &amp;&amp; !<a class="local col1 ref" href="#251HasFP" title='HasFP' data-ref="251HasFP">HasFP</a>)</td></tr>
<tr><th id="1191">1191</th><td>    <a class="local col0 ref" href="#240Offset" title='Offset' data-ref="240Offset">Offset</a> -= <var>8</var>;</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>  <b>if</b> (<a class="local col9 ref" href="#249UseFP" title='UseFP' data-ref="249UseFP">UseFP</a>)</td></tr>
<tr><th id="1194">1194</th><td>    <a class="local col7 ref" href="#237FrameReg" title='FrameReg' data-ref="237FrameReg">FrameReg</a> = <a class="local col7 ref" href="#247FP" title='FP' data-ref="247FP">FP</a>;</td></tr>
<tr><th id="1195">1195</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#250UseAP" title='UseAP' data-ref="250UseAP">UseAP</a>)</td></tr>
<tr><th id="1196">1196</th><td>    <a class="local col7 ref" href="#237FrameReg" title='FrameReg' data-ref="237FrameReg">FrameReg</a> = <a class="local col8 ref" href="#248AP" title='AP' data-ref="248AP">AP</a>;</td></tr>
<tr><th id="1197">1197</th><td>  <b>else</b></td></tr>
<tr><th id="1198">1198</th><td>    <a class="local col7 ref" href="#237FrameReg" title='FrameReg' data-ref="237FrameReg">FrameReg</a> = <a class="local col6 ref" href="#246SP" title='SP' data-ref="246SP">SP</a>;</td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td>  <i>// Calculate the actual offset in the instruction. If there is no FP</i></td></tr>
<tr><th id="1201">1201</th><td><i>  // (in other words, no allocframe), then SP will not be adjusted (i.e.</i></td></tr>
<tr><th id="1202">1202</th><td><i>  // there will be no SP -= FrameSize), so the frame size should not be</i></td></tr>
<tr><th id="1203">1203</th><td><i>  // added to the calculated offset.</i></td></tr>
<tr><th id="1204">1204</th><td>  <em>int</em> <dfn class="local col2 decl" id="252RealOffset" title='RealOffset' data-type='int' data-ref="252RealOffset">RealOffset</dfn> = <a class="local col0 ref" href="#240Offset" title='Offset' data-ref="240Offset">Offset</a>;</td></tr>
<tr><th id="1205">1205</th><td>  <b>if</b> (!<a class="local col9 ref" href="#249UseFP" title='UseFP' data-ref="249UseFP">UseFP</a> &amp;&amp; !<a class="local col0 ref" href="#250UseAP" title='UseAP' data-ref="250UseAP">UseAP</a>)</td></tr>
<tr><th id="1206">1206</th><td>    <a class="local col2 ref" href="#252RealOffset" title='RealOffset' data-ref="252RealOffset">RealOffset</a> = <a class="local col5 ref" href="#245FrameSize" title='FrameSize' data-ref="245FrameSize">FrameSize</a>+<a class="local col0 ref" href="#240Offset" title='Offset' data-ref="240Offset">Offset</a>;</td></tr>
<tr><th id="1207">1207</th><td>  <b>return</b> <a class="local col2 ref" href="#252RealOffset" title='RealOffset' data-ref="252RealOffset">RealOffset</a>;</td></tr>
<tr><th id="1208">1208</th><td>}</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering22insertCSRSpillsInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoERb" title='llvm::HexagonFrameLowering::insertCSRSpillsInBlock' data-ref="_ZNK4llvm20HexagonFrameLowering22insertCSRSpillsInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoERb">insertCSRSpillsInBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="253MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="253MBB">MBB</dfn>,</td></tr>
<tr><th id="1211">1211</th><td>      <em>const</em> <a class="typedef" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering::CSIVect" title='llvm::HexagonFrameLowering::CSIVect' data-type='std::vector&lt;CalleeSavedInfo&gt;' data-ref="llvm::HexagonFrameLowering::CSIVect">CSIVect</a> &amp;<dfn class="local col4 decl" id="254CSI" title='CSI' data-type='const CSIVect &amp;' data-ref="254CSI">CSI</dfn>, <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col5 decl" id="255HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="255HRI">HRI</dfn>,</td></tr>
<tr><th id="1212">1212</th><td>      <em>bool</em> &amp;<dfn class="local col6 decl" id="256PrologueStubs" title='PrologueStubs' data-type='bool &amp;' data-ref="256PrologueStubs">PrologueStubs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1213">1213</th><td>  <b>if</b> (<a class="local col4 ref" href="#254CSI" title='CSI' data-ref="254CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1214">1214</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="257MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="257MI">MI</dfn> = <a class="local col3 ref" href="#253MBB" title='MBB' data-ref="253MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1217">1217</th><td>  <a class="local col6 ref" href="#256PrologueStubs" title='PrologueStubs' data-ref="256PrologueStubs">PrologueStubs</a> = <b>false</b>;</td></tr>
<tr><th id="1218">1218</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="258MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="258MF">MF</dfn> = *<a class="local col3 ref" href="#253MBB" title='MBB' data-ref="253MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1219">1219</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="259HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="259HST">HST</dfn> = <a class="local col8 ref" href="#258MF" title='MF' data-ref="258MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="1220">1220</th><td>  <em>auto</em> &amp;<dfn class="local col0 decl" id="260HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="260HII">HII</dfn> = *<a class="local col9 ref" href="#259HST" title='HST' data-ref="259HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm20HexagonFrameLowering16useSpillFunctionERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE" title='llvm::HexagonFrameLowering::useSpillFunction' data-ref="_ZNK4llvm20HexagonFrameLowering16useSpillFunctionERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE">useSpillFunction</a>(<a class="local col8 ref" href="#258MF" title='MF' data-ref="258MF">MF</a>, <a class="local col4 ref" href="#254CSI" title='CSI' data-ref="254CSI">CSI</a>)) {</td></tr>
<tr><th id="1223">1223</th><td>    <a class="local col6 ref" href="#256PrologueStubs" title='PrologueStubs' data-ref="256PrologueStubs">PrologueStubs</a> = <b>true</b>;</td></tr>
<tr><th id="1224">1224</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="261MaxReg" title='MaxReg' data-type='unsigned int' data-ref="261MaxReg">MaxReg</dfn> = <span class='error' title="no matching function for call to &apos;getMaxCalleeSavedReg&apos;">getMaxCalleeSavedReg</span>(CSI, HRI);</td></tr>
<tr><th id="1225">1225</th><td>    <em>bool</em> <dfn class="local col2 decl" id="262StkOvrFlowEnabled" title='StkOvrFlowEnabled' data-type='bool' data-ref="262StkOvrFlowEnabled">StkOvrFlowEnabled</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableStackOVFSanitizer" title='EnableStackOVFSanitizer' data-use='m' data-ref="EnableStackOVFSanitizer">EnableStackOVFSanitizer</a>;</td></tr>
<tr><th id="1226">1226</th><td>    <em>const</em> <em>char</em> *<dfn class="local col3 decl" id="263SpillFun" title='SpillFun' data-type='const char *' data-ref="263SpillFun">SpillFun</dfn> = <a class="tu ref" href="#_ZL19getSpillFunctionForj9SpillKindb" title='getSpillFunctionFor' data-use='c' data-ref="_ZL19getSpillFunctionForj9SpillKindb">getSpillFunctionFor</a>(<a class="local col1 ref" href="#261MaxReg" title='MaxReg' data-ref="261MaxReg">MaxReg</a>, <a class="enum" href="#SpillKind::SK_ToMem" title='SpillKind::SK_ToMem' data-ref="SpillKind::SK_ToMem">SK_ToMem</a>,</td></tr>
<tr><th id="1227">1227</th><td>                                               <a class="local col2 ref" href="#262StkOvrFlowEnabled" title='StkOvrFlowEnabled' data-ref="262StkOvrFlowEnabled">StkOvrFlowEnabled</a>);</td></tr>
<tr><th id="1228">1228</th><td>    <em>auto</em> &amp;<dfn class="local col4 decl" id="264HTM" title='HTM' data-type='const llvm::HexagonTargetMachine &amp;' data-ref="264HTM">HTM</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="HexagonTargetMachine.h.html#llvm::HexagonTargetMachine" title='llvm::HexagonTargetMachine' data-ref="llvm::HexagonTargetMachine">HexagonTargetMachine</a>&amp;&gt;(<a class="local col8 ref" href="#258MF" title='MF' data-ref="258MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>());</td></tr>
<tr><th id="1229">1229</th><td>    <em>bool</em> <dfn class="local col5 decl" id="265IsPIC" title='IsPIC' data-type='bool' data-ref="265IsPIC">IsPIC</dfn> = <a class="local col4 ref" href="#264HTM" title='HTM' data-ref="264HTM">HTM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>();</td></tr>
<tr><th id="1230">1230</th><td>    <em>bool</em> <dfn class="local col6 decl" id="266LongCalls" title='LongCalls' data-type='bool' data-ref="266LongCalls">LongCalls</dfn> = <a class="local col9 ref" href="#259HST" title='HST' data-ref="259HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12useLongCallsEv" title='llvm::HexagonSubtarget::useLongCalls' data-ref="_ZNK4llvm16HexagonSubtarget12useLongCallsEv">useLongCalls</a>() || <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSaveRestoreLong" title='EnableSaveRestoreLong' data-use='m' data-ref="EnableSaveRestoreLong">EnableSaveRestoreLong</a>;</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>    <i>// Call spill function.</i></td></tr>
<tr><th id="1233">1233</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="267DL" title='DL' data-type='llvm::DebugLoc' data-ref="267DL">DL</dfn> = <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#253MBB" title='MBB' data-ref="253MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a><a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="1234">1234</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="268SpillOpc" title='SpillOpc' data-type='unsigned int' data-ref="268SpillOpc">SpillOpc</dfn>;</td></tr>
<tr><th id="1235">1235</th><td>    <b>if</b> (<a class="local col2 ref" href="#262StkOvrFlowEnabled" title='StkOvrFlowEnabled' data-ref="262StkOvrFlowEnabled">StkOvrFlowEnabled</a>) {</td></tr>
<tr><th id="1236">1236</th><td>      <b>if</b> (LongCalls)</td></tr>
<tr><th id="1237">1237</th><td>        SpillOpc = IsPIC ? Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4STK_EXT_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4STK_EXT_PIC</span></td></tr>
<tr><th id="1238">1238</th><td>                         : Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4STK_EXT&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4STK_EXT</span>;</td></tr>
<tr><th id="1239">1239</th><td>      <b>else</b></td></tr>
<tr><th id="1240">1240</th><td>        SpillOpc = IsPIC ? Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4STK_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4STK_PIC</span></td></tr>
<tr><th id="1241">1241</th><td>                         : Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4STK&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4STK</span>;</td></tr>
<tr><th id="1242">1242</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1243">1243</th><td>      <b>if</b> (LongCalls)</td></tr>
<tr><th id="1244">1244</th><td>        SpillOpc = IsPIC ? Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4_EXT_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4_EXT_PIC</span></td></tr>
<tr><th id="1245">1245</th><td>                         : Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4_EXT&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4_EXT</span>;</td></tr>
<tr><th id="1246">1246</th><td>      <b>else</b></td></tr>
<tr><th id="1247">1247</th><td>        SpillOpc = IsPIC ? Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4_PIC</span></td></tr>
<tr><th id="1248">1248</th><td>                         : Hexagon::<span class='error' title="no member named &apos;SAVE_REGISTERS_CALL_V4&apos; in namespace &apos;llvm::Hexagon&apos;">SAVE_REGISTERS_CALL_V4</span>;</td></tr>
<tr><th id="1249">1249</th><td>    }</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="269SaveRegsCall" title='SaveRegsCall' data-type='llvm::MachineInstr *' data-ref="269SaveRegsCall">SaveRegsCall</dfn> =</td></tr>
<tr><th id="1252">1252</th><td>        BuildMI(MBB, MI, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(SpillOpc))</td></tr>
<tr><th id="1253">1253</th><td>          .addExternalSymbol(SpillFun);</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>    <i>// Add callee-saved registers as use.</i></td></tr>
<tr><th id="1256">1256</th><td>    <a class="member" href="#_ZNK4llvm20HexagonFrameLowering34addCalleeSaveRegistersAsImpOperandEPNS_12MachineInstrERKSt6vectorINS_15CalleeSavedInfoESaIS4_EEbb" title='llvm::HexagonFrameLowering::addCalleeSaveRegistersAsImpOperand' data-ref="_ZNK4llvm20HexagonFrameLowering34addCalleeSaveRegistersAsImpOperandEPNS_12MachineInstrERKSt6vectorINS_15CalleeSavedInfoESaIS4_EEbb">addCalleeSaveRegistersAsImpOperand</a>(<a class="local col9 ref" href="#269SaveRegsCall" title='SaveRegsCall' data-ref="269SaveRegsCall">SaveRegsCall</a>, <a class="local col4 ref" href="#254CSI" title='CSI' data-ref="254CSI">CSI</a>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="1257">1257</th><td>    <i>// Add live in registers.</i></td></tr>
<tr><th id="1258">1258</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="270I" title='I' data-type='unsigned int' data-ref="270I">I</dfn> = <var>0</var>; <a class="local col0 ref" href="#270I" title='I' data-ref="270I">I</a> &lt; <a class="local col4 ref" href="#254CSI" title='CSI' data-ref="254CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col0 ref" href="#270I" title='I' data-ref="270I">I</a>)</td></tr>
<tr><th id="1259">1259</th><td>      <a class="local col3 ref" href="#253MBB" title='MBB' data-ref="253MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col4 ref" href="#254CSI" title='CSI' data-ref="254CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col0 ref" href="#270I" title='I' data-ref="270I">I</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>());</td></tr>
<tr><th id="1260">1260</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1261">1261</th><td>  }</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="271i" title='i' data-type='unsigned int' data-ref="271i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="272n" title='n' data-type='unsigned int' data-ref="272n">n</dfn> = <a class="local col4 ref" href="#254CSI" title='CSI' data-ref="254CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#271i" title='i' data-ref="271i">i</a> &lt; <a class="local col2 ref" href="#272n" title='n' data-ref="272n">n</a>; ++<a class="local col1 ref" href="#271i" title='i' data-ref="271i">i</a>) {</td></tr>
<tr><th id="1264">1264</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="273Reg" title='Reg' data-type='unsigned int' data-ref="273Reg">Reg</dfn> = <a class="local col4 ref" href="#254CSI" title='CSI' data-ref="254CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col1 ref" href="#271i" title='i' data-ref="271i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="1265">1265</th><td>    <i>// Add live in registers. We treat eh_return callee saved register r0 - r3</i></td></tr>
<tr><th id="1266">1266</th><td><i>    // specially. They are not really callee saved registers as they are not</i></td></tr>
<tr><th id="1267">1267</th><td><i>    // supposed to be killed.</i></td></tr>
<tr><th id="1268">1268</th><td>    <em>bool</em> <dfn class="local col4 decl" id="274IsKill" title='IsKill' data-type='bool' data-ref="274IsKill">IsKill</dfn> = !<a class="local col5 ref" href="#255HRI" title='HRI' data-ref="255HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo23isEHReturnCalleeSaveRegEj" title='llvm::HexagonRegisterInfo::isEHReturnCalleeSaveReg' data-ref="_ZNK4llvm19HexagonRegisterInfo23isEHReturnCalleeSaveRegEj">isEHReturnCalleeSaveReg</a>(<a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg">Reg</a>);</td></tr>
<tr><th id="1269">1269</th><td>    <em>int</em> <dfn class="local col5 decl" id="275FI" title='FI' data-type='int' data-ref="275FI">FI</dfn> = <a class="local col4 ref" href="#254CSI" title='CSI' data-ref="254CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col1 ref" href="#271i" title='i' data-ref="271i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="1270">1270</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="276RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="276RC">RC</dfn> = HRI.<span class='error' title="no member named &apos;getMinimalPhysRegClass&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getMinimalPhysRegClass</span>(Reg);</td></tr>
<tr><th id="1271">1271</th><td>    HII.storeRegToStackSlot(MBB, MI, Reg, IsKill, FI, RC, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::HexagonRegisterInfo *&apos;">&amp;</span>HRI);</td></tr>
<tr><th id="1272">1272</th><td>    <b>if</b> (<a class="local col4 ref" href="#274IsKill" title='IsKill' data-ref="274IsKill">IsKill</a>)</td></tr>
<tr><th id="1273">1273</th><td>      <a class="local col3 ref" href="#253MBB" title='MBB' data-ref="253MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg">Reg</a>);</td></tr>
<tr><th id="1274">1274</th><td>  }</td></tr>
<tr><th id="1275">1275</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1276">1276</th><td>}</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering24insertCSRRestoresInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoE" title='llvm::HexagonFrameLowering::insertCSRRestoresInBlock' data-ref="_ZNK4llvm20HexagonFrameLowering24insertCSRRestoresInBlockERNS_17MachineBasicBlockERKSt6vectorINS_15CalleeSavedInfoESaIS4_EERKNS_19HexagonRegisterInfoE">insertCSRRestoresInBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="277MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="277MBB">MBB</dfn>,</td></tr>
<tr><th id="1279">1279</th><td>      <em>const</em> <a class="typedef" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering::CSIVect" title='llvm::HexagonFrameLowering::CSIVect' data-type='std::vector&lt;CalleeSavedInfo&gt;' data-ref="llvm::HexagonFrameLowering::CSIVect">CSIVect</a> &amp;<dfn class="local col8 decl" id="278CSI" title='CSI' data-type='const CSIVect &amp;' data-ref="278CSI">CSI</dfn>, <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col9 decl" id="279HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="279HRI">HRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1280">1280</th><td>  <b>if</b> (<a class="local col8 ref" href="#278CSI" title='CSI' data-ref="278CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="1281">1281</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="280MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="280MI">MI</dfn> = <a class="local col7 ref" href="#277MBB" title='MBB' data-ref="277MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="1284">1284</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="281MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="281MF">MF</dfn> = *<a class="local col7 ref" href="#277MBB" title='MBB' data-ref="277MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1285">1285</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="282HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="282HST">HST</dfn> = <a class="local col1 ref" href="#281MF" title='MF' data-ref="281MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="1286">1286</th><td>  <em>auto</em> &amp;<dfn class="local col3 decl" id="283HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="283HII">HII</dfn> = *<a class="local col2 ref" href="#282HST" title='HST' data-ref="282HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm20HexagonFrameLowering18useRestoreFunctionERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE" title='llvm::HexagonFrameLowering::useRestoreFunction' data-ref="_ZNK4llvm20HexagonFrameLowering18useRestoreFunctionERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE">useRestoreFunction</a>(<a class="local col1 ref" href="#281MF" title='MF' data-ref="281MF">MF</a>, <a class="local col8 ref" href="#278CSI" title='CSI' data-ref="278CSI">CSI</a>)) {</td></tr>
<tr><th id="1289">1289</th><td>    <em>bool</em> <dfn class="local col4 decl" id="284HasTC" title='HasTC' data-type='bool' data-ref="284HasTC">HasTC</dfn> = <a class="tu ref" href="#_ZL11hasTailCallRKN4llvm17MachineBasicBlockE" title='hasTailCall' data-use='c' data-ref="_ZL11hasTailCallRKN4llvm17MachineBasicBlockE">hasTailCall</a>(<a class="local col7 ref" href="#277MBB" title='MBB' data-ref="277MBB">MBB</a>) || !<a class="tu ref" href="#_ZL9hasReturnRKN4llvm17MachineBasicBlockE" title='hasReturn' data-use='c' data-ref="_ZL9hasReturnRKN4llvm17MachineBasicBlockE">hasReturn</a>(<a class="local col7 ref" href="#277MBB" title='MBB' data-ref="277MBB">MBB</a>);</td></tr>
<tr><th id="1290">1290</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="285MaxR" title='MaxR' data-type='unsigned int' data-ref="285MaxR">MaxR</dfn> = <span class='error' title="no matching function for call to &apos;getMaxCalleeSavedReg&apos;">getMaxCalleeSavedReg</span>(CSI, HRI);</td></tr>
<tr><th id="1291">1291</th><td>    <a class="type" href="#SpillKind" title='SpillKind' data-ref="SpillKind">SpillKind</a> <dfn class="local col6 decl" id="286Kind" title='Kind' data-type='SpillKind' data-ref="286Kind">Kind</dfn> = <a class="local col4 ref" href="#284HasTC" title='HasTC' data-ref="284HasTC">HasTC</a> ? <a class="enum" href="#SpillKind::SK_FromMemTailcall" title='SpillKind::SK_FromMemTailcall' data-ref="SpillKind::SK_FromMemTailcall">SK_FromMemTailcall</a> : <a class="enum" href="#SpillKind::SK_FromMem" title='SpillKind::SK_FromMem' data-ref="SpillKind::SK_FromMem">SK_FromMem</a>;</td></tr>
<tr><th id="1292">1292</th><td>    <em>const</em> <em>char</em> *<dfn class="local col7 decl" id="287RestoreFn" title='RestoreFn' data-type='const char *' data-ref="287RestoreFn">RestoreFn</dfn> = <a class="tu ref" href="#_ZL19getSpillFunctionForj9SpillKindb" title='getSpillFunctionFor' data-use='c' data-ref="_ZL19getSpillFunctionForj9SpillKindb">getSpillFunctionFor</a>(<a class="local col5 ref" href="#285MaxR" title='MaxR' data-ref="285MaxR">MaxR</a>, <a class="local col6 ref" href="#286Kind" title='Kind' data-ref="286Kind">Kind</a>);</td></tr>
<tr><th id="1293">1293</th><td>    <em>auto</em> &amp;<dfn class="local col8 decl" id="288HTM" title='HTM' data-type='const llvm::HexagonTargetMachine &amp;' data-ref="288HTM">HTM</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="HexagonTargetMachine.h.html#llvm::HexagonTargetMachine" title='llvm::HexagonTargetMachine' data-ref="llvm::HexagonTargetMachine">HexagonTargetMachine</a>&amp;&gt;(<a class="local col1 ref" href="#281MF" title='MF' data-ref="281MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>());</td></tr>
<tr><th id="1294">1294</th><td>    <em>bool</em> <dfn class="local col9 decl" id="289IsPIC" title='IsPIC' data-type='bool' data-ref="289IsPIC">IsPIC</dfn> = <a class="local col8 ref" href="#288HTM" title='HTM' data-ref="288HTM">HTM</a>.<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>();</td></tr>
<tr><th id="1295">1295</th><td>    <em>bool</em> <dfn class="local col0 decl" id="290LongCalls" title='LongCalls' data-type='bool' data-ref="290LongCalls">LongCalls</dfn> = <a class="local col2 ref" href="#282HST" title='HST' data-ref="282HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12useLongCallsEv" title='llvm::HexagonSubtarget::useLongCalls' data-ref="_ZNK4llvm16HexagonSubtarget12useLongCallsEv">useLongCalls</a>() || <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableSaveRestoreLong" title='EnableSaveRestoreLong' data-use='m' data-ref="EnableSaveRestoreLong">EnableSaveRestoreLong</a>;</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td>    <i>// Call spill function.</i></td></tr>
<tr><th id="1298">1298</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="291DL" title='DL' data-type='llvm::DebugLoc' data-ref="291DL">DL</dfn> = <a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI">MI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#277MBB" title='MBB' data-ref="277MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#280MI" title='MI' data-ref="280MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>()</td></tr>
<tr><th id="1299">1299</th><td>                                  : <a class="local col7 ref" href="#277MBB" title='MBB' data-ref="277MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="local col7 ref" href="#277MBB" title='MBB' data-ref="277MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="1300">1300</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="292DeallocCall" title='DeallocCall' data-type='llvm::MachineInstr *' data-ref="292DeallocCall">DeallocCall</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1301">1301</th><td></td></tr>
<tr><th id="1302">1302</th><td>    <b>if</b> (<a class="local col4 ref" href="#284HasTC" title='HasTC' data-ref="284HasTC">HasTC</a>) {</td></tr>
<tr><th id="1303">1303</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="293RetOpc" title='RetOpc' data-type='unsigned int' data-ref="293RetOpc">RetOpc</dfn>;</td></tr>
<tr><th id="1304">1304</th><td>      <b>if</b> (LongCalls)</td></tr>
<tr><th id="1305">1305</th><td>        RetOpc = IsPIC ? Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT_PIC</span></td></tr>
<tr><th id="1306">1306</th><td>                       : Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4_EXT</span>;</td></tr>
<tr><th id="1307">1307</th><td>      <b>else</b></td></tr>
<tr><th id="1308">1308</th><td>        RetOpc = IsPIC ? Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4_PIC</span></td></tr>
<tr><th id="1309">1309</th><td>                       : Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_BEFORE_TAILCALL_V4&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_BEFORE_TAILCALL_V4</span>;</td></tr>
<tr><th id="1310">1310</th><td>      DeallocCall = BuildMI(MBB, MI, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(RetOpc))</td></tr>
<tr><th id="1311">1311</th><td>          .addExternalSymbol(RestoreFn);</td></tr>
<tr><th id="1312">1312</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1313">1313</th><td>      <i>// The block has a return.</i></td></tr>
<tr><th id="1314">1314</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="294It" title='It' data-type='MachineBasicBlock::iterator' data-ref="294It">It</dfn> = <a class="local col7 ref" href="#277MBB" title='MBB' data-ref="277MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="1315">1315</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (It-&gt;isReturn() &amp;&amp; std::next(It) == MBB.end()) ? void (0) : __assert_fail (&quot;It-&gt;isReturn() &amp;&amp; std::next(It) == MBB.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 1315, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#294It" title='It' data-ref="294It">It</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>() &amp;&amp; std::<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#294It" title='It' data-ref="294It">It</a>) <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#277MBB" title='MBB' data-ref="277MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="1316">1316</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="295RetOpc" title='RetOpc' data-type='unsigned int' data-ref="295RetOpc">RetOpc</dfn>;</td></tr>
<tr><th id="1317">1317</th><td>      <b>if</b> (LongCalls)</td></tr>
<tr><th id="1318">1318</th><td>        RetOpc = IsPIC ? Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4_EXT_PIC</span></td></tr>
<tr><th id="1319">1319</th><td>                       : Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4_EXT&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4_EXT</span>;</td></tr>
<tr><th id="1320">1320</th><td>      <b>else</b></td></tr>
<tr><th id="1321">1321</th><td>        RetOpc = IsPIC ? Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4_PIC&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4_PIC</span></td></tr>
<tr><th id="1322">1322</th><td>                       : Hexagon::<span class='error' title="no member named &apos;RESTORE_DEALLOC_RET_JMP_V4&apos; in namespace &apos;llvm::Hexagon&apos;">RESTORE_DEALLOC_RET_JMP_V4</span>;</td></tr>
<tr><th id="1323">1323</th><td>      DeallocCall = BuildMI(MBB, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(RetOpc))</td></tr>
<tr><th id="1324">1324</th><td>          .addExternalSymbol(RestoreFn);</td></tr>
<tr><th id="1325">1325</th><td>      <i>// Transfer the function live-out registers.</i></td></tr>
<tr><th id="1326">1326</th><td>      <a class="local col2 ref" href="#292DeallocCall" title='DeallocCall' data-ref="292DeallocCall">DeallocCall</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_" title='llvm::MachineInstr::copyImplicitOps' data-ref="_ZN4llvm12MachineInstr15copyImplicitOpsERNS_15MachineFunctionERKS0_">copyImplicitOps</a>(<span class='refarg'><a class="local col1 ref" href="#281MF" title='MF' data-ref="281MF">MF</a></span>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#294It" title='It' data-ref="294It">It</a>);</td></tr>
<tr><th id="1327">1327</th><td>    }</td></tr>
<tr><th id="1328">1328</th><td>    <a class="member" href="#_ZNK4llvm20HexagonFrameLowering34addCalleeSaveRegistersAsImpOperandEPNS_12MachineInstrERKSt6vectorINS_15CalleeSavedInfoESaIS4_EEbb" title='llvm::HexagonFrameLowering::addCalleeSaveRegistersAsImpOperand' data-ref="_ZNK4llvm20HexagonFrameLowering34addCalleeSaveRegistersAsImpOperandEPNS_12MachineInstrERKSt6vectorINS_15CalleeSavedInfoESaIS4_EEbb">addCalleeSaveRegistersAsImpOperand</a>(<a class="local col2 ref" href="#292DeallocCall" title='DeallocCall' data-ref="292DeallocCall">DeallocCall</a>, <a class="local col8 ref" href="#278CSI" title='CSI' data-ref="278CSI">CSI</a>, <b>true</b>, <b>false</b>);</td></tr>
<tr><th id="1329">1329</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1330">1330</th><td>  }</td></tr>
<tr><th id="1331">1331</th><td></td></tr>
<tr><th id="1332">1332</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="296i" title='i' data-type='unsigned int' data-ref="296i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a> &lt; <a class="local col8 ref" href="#278CSI" title='CSI' data-ref="278CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a>) {</td></tr>
<tr><th id="1333">1333</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="297Reg" title='Reg' data-type='unsigned int' data-ref="297Reg">Reg</dfn> = <a class="local col8 ref" href="#278CSI" title='CSI' data-ref="278CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="1334">1334</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="298RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="298RC">RC</dfn> = HRI.<span class='error' title="no member named &apos;getMinimalPhysRegClass&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getMinimalPhysRegClass</span>(Reg);</td></tr>
<tr><th id="1335">1335</th><td>    <em>int</em> <dfn class="local col9 decl" id="299FI" title='FI' data-type='int' data-ref="299FI">FI</dfn> = <a class="local col8 ref" href="#278CSI" title='CSI' data-ref="278CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col6 ref" href="#296i" title='i' data-ref="296i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="1336">1336</th><td>    HII.loadRegFromStackSlot(MBB, MI, Reg, FI, RC, <span class='error' title="cannot initialize a parameter of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::HexagonRegisterInfo *&apos;">&amp;</span>HRI);</td></tr>
<tr><th id="1337">1337</th><td>  }</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1340">1340</th><td>}</td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20HexagonFrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::HexagonFrameLowering::eliminateCallFramePseudoInstr' data-ref="_ZNK4llvm20HexagonFrameLowering29eliminateCallFramePseudoInstrERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">eliminateCallFramePseudoInstr</dfn>(</td></tr>
<tr><th id="1343">1343</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="300MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="300MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="301MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="301MBB">MBB</dfn>,</td></tr>
<tr><th id="1344">1344</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="302I" title='I' data-type='MachineBasicBlock::iterator' data-ref="302I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="1345">1345</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="303MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="303MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#302I" title='I' data-ref="302I">I</a>;</td></tr>
<tr><th id="1346">1346</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="304Opc" title='Opc' data-type='unsigned int' data-ref="304Opc">Opc</dfn> = <a class="local col3 ref" href="#303MI" title='MI' data-ref="303MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1347">1347</th><td>  (<em>void</em>)<a class="local col4 ref" href="#304Opc" title='Opc' data-ref="304Opc">Opc</a>; <i>// Silence compiler warning.</i></td></tr>
<tr><th id="1348">1348</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Opc == Hexagon::ADJCALLSTACKDOWN || Opc == Hexagon::ADJCALLSTACKUP) &amp;&amp; &quot;Cannot handle this call frame pseudo instruction&quot;) ? void (0) : __assert_fail (&quot;(Opc == Hexagon::ADJCALLSTACKDOWN || Opc == Hexagon::ADJCALLSTACKUP) &amp;&amp; \&quot;Cannot handle this call frame pseudo instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 1349, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((Opc == Hexagon::<span class='error' title="no member named &apos;ADJCALLSTACKDOWN&apos; in namespace &apos;llvm::Hexagon&apos;">ADJCALLSTACKDOWN</span> || Opc == Hexagon::<span class='error' title="no member named &apos;ADJCALLSTACKUP&apos; in namespace &apos;llvm::Hexagon&apos;">ADJCALLSTACKUP</span>) &amp;&amp;</td></tr>
<tr><th id="1349">1349</th><td>         <q>"Cannot handle this call frame pseudo instruction"</q>);</td></tr>
<tr><th id="1350">1350</th><td>  <b>return</b> <a class="local col1 ref" href="#301MBB" title='MBB' data-ref="301MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#302I" title='I' data-ref="302I">I</a>);</td></tr>
<tr><th id="1351">1351</th><td>}</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20HexagonFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE" title='llvm::HexagonFrameLowering::processFunctionBeforeFrameFinalized' data-ref="_ZNK4llvm20HexagonFrameLowering35processFunctionBeforeFrameFinalizedERNS_15MachineFunctionEPNS_12RegScavengerE">processFunctionBeforeFrameFinalized</dfn>(</td></tr>
<tr><th id="1354">1354</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="305MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="305MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col6 decl" id="306RS" title='RS' data-type='llvm::RegScavenger *' data-ref="306RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1355">1355</th><td>  <i>// If this function has uses aligned stack and also has variable sized stack</i></td></tr>
<tr><th id="1356">1356</th><td><i>  // objects, then we need to map all spill slots to fixed positions, so that</i></td></tr>
<tr><th id="1357">1357</th><td><i>  // they can be accessed through FP. Otherwise they would have to be accessed</i></td></tr>
<tr><th id="1358">1358</th><td><i>  // via AP, which may not be available at the particular place in the program.</i></td></tr>
<tr><th id="1359">1359</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col7 decl" id="307MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="307MFI">MFI</dfn> = <a class="local col5 ref" href="#305MF" title='MF' data-ref="305MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1360">1360</th><td>  <em>bool</em> <dfn class="local col8 decl" id="308HasAlloca" title='HasAlloca' data-type='bool' data-ref="308HasAlloca">HasAlloca</dfn> = <a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>();</td></tr>
<tr><th id="1361">1361</th><td>  <em>bool</em> <dfn class="local col9 decl" id="309NeedsAlign" title='NeedsAlign' data-type='bool' data-ref="309NeedsAlign">NeedsAlign</dfn> = (<a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>() &gt; <a class="member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>());</td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td>  <b>if</b> (!<a class="local col8 ref" href="#308HasAlloca" title='HasAlloca' data-ref="308HasAlloca">HasAlloca</a> || !<a class="local col9 ref" href="#309NeedsAlign" title='NeedsAlign' data-ref="309NeedsAlign">NeedsAlign</a>)</td></tr>
<tr><th id="1364">1364</th><td>    <b>return</b>;</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="310LFS" title='LFS' data-type='unsigned int' data-ref="310LFS">LFS</dfn> = <a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv" title='llvm::MachineFrameInfo::getLocalFrameSize' data-ref="_ZNK4llvm16MachineFrameInfo17getLocalFrameSizeEv">getLocalFrameSize</a>();</td></tr>
<tr><th id="1367">1367</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="311i" title='i' data-type='int' data-ref="311i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="312e" title='e' data-type='int' data-ref="312e">e</dfn> = <a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv" title='llvm::MachineFrameInfo::getObjectIndexEnd' data-ref="_ZNK4llvm16MachineFrameInfo17getObjectIndexEndEv">getObjectIndexEnd</a>(); <a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a> != <a class="local col2 ref" href="#312e" title='e' data-ref="312e">e</a>; ++<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>) {</td></tr>
<tr><th id="1368">1368</th><td>    <b>if</b> (!<a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi" title='llvm::MachineFrameInfo::isSpillSlotObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi">isSpillSlotObjectIndex</a>(<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>) || <a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17isDeadObjectIndexEi" title='llvm::MachineFrameInfo::isDeadObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo17isDeadObjectIndexEi">isDeadObjectIndex</a>(<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>))</td></tr>
<tr><th id="1369">1369</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1370">1370</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="313S" title='S' data-type='unsigned int' data-ref="313S">S</dfn> = <a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>);</td></tr>
<tr><th id="1371">1371</th><td>    <i>// Reduce the alignment to at most 8. This will require unaligned vector</i></td></tr>
<tr><th id="1372">1372</th><td><i>    // stores if they happen here.</i></td></tr>
<tr><th id="1373">1373</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="314A" title='A' data-type='unsigned int' data-ref="314A">A</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>), <var>8U</var>);</td></tr>
<tr><th id="1374">1374</th><td>    <a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij" title='llvm::MachineFrameInfo::setObjectAlignment' data-ref="_ZN4llvm16MachineFrameInfo18setObjectAlignmentEij">setObjectAlignment</a>(<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>, <var>8</var>);</td></tr>
<tr><th id="1375">1375</th><td>    <a class="local col0 ref" href="#310LFS" title='LFS' data-ref="310LFS">LFS</a> = <a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm7alignToEmmm" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmmm">alignTo</a>(<a class="local col0 ref" href="#310LFS" title='LFS' data-ref="310LFS">LFS</a>+<a class="local col3 ref" href="#313S" title='S' data-ref="313S">S</a>, <a class="local col4 ref" href="#314A" title='A' data-ref="314A">A</a>);</td></tr>
<tr><th id="1376">1376</th><td>    <a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo19mapLocalFrameObjectEil" title='llvm::MachineFrameInfo::mapLocalFrameObject' data-ref="_ZN4llvm16MachineFrameInfo19mapLocalFrameObjectEil">mapLocalFrameObject</a>(<a class="local col1 ref" href="#311i" title='i' data-ref="311i">i</a>, -<a class="local col0 ref" href="#310LFS" title='LFS' data-ref="310LFS">LFS</a>);</td></tr>
<tr><th id="1377">1377</th><td>  }</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>  <a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17setLocalFrameSizeEl" title='llvm::MachineFrameInfo::setLocalFrameSize' data-ref="_ZN4llvm16MachineFrameInfo17setLocalFrameSizeEl">setLocalFrameSize</a>(<a class="local col0 ref" href="#310LFS" title='LFS' data-ref="310LFS">LFS</a>);</td></tr>
<tr><th id="1380">1380</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="315A" title='A' data-type='unsigned int' data-ref="315A">A</dfn> = <a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo21getLocalFrameMaxAlignEv" title='llvm::MachineFrameInfo::getLocalFrameMaxAlign' data-ref="_ZNK4llvm16MachineFrameInfo21getLocalFrameMaxAlignEv">getLocalFrameMaxAlign</a>();</td></tr>
<tr><th id="1381">1381</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (A &lt;= 8 &amp;&amp; &quot;Unexpected local frame alignment&quot;) ? void (0) : __assert_fail (&quot;A &lt;= 8 &amp;&amp; \&quot;Unexpected local frame alignment\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 1381, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#315A" title='A' data-ref="315A">A</a> &lt;= <var>8</var> &amp;&amp; <q>"Unexpected local frame alignment"</q>);</td></tr>
<tr><th id="1382">1382</th><td>  <b>if</b> (<a class="local col5 ref" href="#315A" title='A' data-ref="315A">A</a> == <var>0</var>)</td></tr>
<tr><th id="1383">1383</th><td>    <a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo21setLocalFrameMaxAlignEj" title='llvm::MachineFrameInfo::setLocalFrameMaxAlign' data-ref="_ZN4llvm16MachineFrameInfo21setLocalFrameMaxAlignEj">setLocalFrameMaxAlign</a>(<var>8</var>);</td></tr>
<tr><th id="1384">1384</th><td>  <a class="local col7 ref" href="#307MFI" title='MFI' data-ref="307MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo31setUseLocalStackAllocationBlockEb" title='llvm::MachineFrameInfo::setUseLocalStackAllocationBlock' data-ref="_ZN4llvm16MachineFrameInfo31setUseLocalStackAllocationBlockEb">setUseLocalStackAllocationBlock</a>(<b>true</b>);</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td>  <i>// Set the physical aligned-stack base address register.</i></td></tr>
<tr><th id="1387">1387</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="316AP" title='AP' data-type='unsigned int' data-ref="316AP">AP</dfn> = <var>0</var>;</td></tr>
<tr><th id="1388">1388</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="317AI" title='AI' data-type='const llvm::MachineInstr *' data-ref="317AI"><a class="local col7 ref" href="#317AI" title='AI' data-ref="317AI">AI</a></dfn> = <a class="member" href="#_ZNK4llvm20HexagonFrameLowering14getAlignaInstrERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::getAlignaInstr' data-ref="_ZNK4llvm20HexagonFrameLowering14getAlignaInstrERKNS_15MachineFunctionE">getAlignaInstr</a>(<a class="local col5 ref" href="#305MF" title='MF' data-ref="305MF">MF</a>))</td></tr>
<tr><th id="1389">1389</th><td>    <a class="local col6 ref" href="#316AP" title='AP' data-ref="316AP">AP</a> = <a class="local col7 ref" href="#317AI" title='AI' data-ref="317AI">AI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1390">1390</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="318HMFI" title='HMFI' data-type='llvm::HexagonMachineFunctionInfo &amp;' data-ref="318HMFI">HMFI</dfn> = *<a class="local col5 ref" href="#305MF" title='MF' data-ref="305MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="HexagonMachineFunctionInfo.h.html#llvm::HexagonMachineFunctionInfo" title='llvm::HexagonMachineFunctionInfo' data-ref="llvm::HexagonMachineFunctionInfo">HexagonMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1391">1391</th><td>  <a class="local col8 ref" href="#318HMFI" title='HMFI' data-ref="318HMFI">HMFI</a>.<a class="ref" href="HexagonMachineFunctionInfo.h.html#_ZN4llvm26HexagonMachineFunctionInfo24setStackAlignBasePhysRegEj" title='llvm::HexagonMachineFunctionInfo::setStackAlignBasePhysReg' data-ref="_ZN4llvm26HexagonMachineFunctionInfo24setStackAlignBasePhysRegEj">setStackAlignBasePhysReg</a>(<a class="local col6 ref" href="#316AP" title='AP' data-ref="316AP">AP</a>);</td></tr>
<tr><th id="1392">1392</th><td>}</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td><i class="doc" data-doc="_ZL33needToReserveScavengingSpillSlotsRN4llvm15MachineFunctionERKNS_19HexagonRegisterInfoEPKNS_19TargetRegisterClassE">/// Returns true if there are no caller-saved registers available in class RC.</i></td></tr>
<tr><th id="1395">1395</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL33needToReserveScavengingSpillSlotsRN4llvm15MachineFunctionERKNS_19HexagonRegisterInfoEPKNS_19TargetRegisterClassE" title='needToReserveScavengingSpillSlots' data-type='bool needToReserveScavengingSpillSlots(llvm::MachineFunction &amp; MF, const llvm::HexagonRegisterInfo &amp; HRI, const llvm::TargetRegisterClass * RC)' data-ref="_ZL33needToReserveScavengingSpillSlotsRN4llvm15MachineFunctionERKNS_19HexagonRegisterInfoEPKNS_19TargetRegisterClassE">needToReserveScavengingSpillSlots</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="319MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="319MF">MF</dfn>,</td></tr>
<tr><th id="1396">1396</th><td>      <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col0 decl" id="320HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="320HRI">HRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="321RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="321RC">RC</dfn>) {</td></tr>
<tr><th id="1397">1397</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="322MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="322MRI">MRI</dfn> = <a class="local col9 ref" href="#319MF" title='MF' data-ref="319MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td>  <em>auto</em> <dfn class="local col3 decl" id="323IsUsed" title='IsUsed' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp:1399:17)' data-ref="323IsUsed">IsUsed</dfn> = [&amp;HRI,&amp;MRI] (<em>unsigned</em> <dfn class="local col4 decl" id="324Reg" title='Reg' data-type='unsigned int' data-ref="324Reg">Reg</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1400">1400</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::MCRegAliasIterator&apos;"><dfn class="local col5 decl" id="325AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="325AI">AI</dfn></span>(Reg, &amp;HRI, <b>true</b>); AI.isValid(); ++AI)</td></tr>
<tr><th id="1401">1401</th><td>      <b>if</b> (MRI.isPhysRegUsed(*AI))</td></tr>
<tr><th id="1402">1402</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1403">1403</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1404">1404</th><td>  };</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>  <i>// Check for an unused caller-saved register. Callee-saved registers</i></td></tr>
<tr><th id="1407">1407</th><td><i>  // have become pristine by now.</i></td></tr>
<tr><th id="1408">1408</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col6 decl" id="326P" title='P' data-type='const MCPhysReg *' data-ref="326P">P</dfn> = <a class="local col0 ref" href="#320HRI" title='HRI' data-ref="320HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo18getCallerSavedRegsEPKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::HexagonRegisterInfo::getCallerSavedRegs' data-ref="_ZNK4llvm19HexagonRegisterInfo18getCallerSavedRegsEPKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getCallerSavedRegs</a>(&amp;<a class="local col9 ref" href="#319MF" title='MF' data-ref="319MF">MF</a>, <a class="local col1 ref" href="#321RC" title='RC' data-ref="321RC">RC</a>); *<a class="local col6 ref" href="#326P" title='P' data-ref="326P">P</a>; ++<a class="local col6 ref" href="#326P" title='P' data-ref="326P">P</a>)</td></tr>
<tr><th id="1409">1409</th><td>    <b>if</b> (!<a class="local col3 ref" href="#323IsUsed" title='IsUsed' data-ref="323IsUsed">IsUsed</a>(*<a class="local col6 ref" href="#326P" title='P' data-ref="326P">P</a>))</td></tr>
<tr><th id="1410">1410</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td>  <i>// All caller-saved registers are used.</i></td></tr>
<tr><th id="1413">1413</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1414">1414</th><td>}</td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td><u>#<span data-ppcond="1416">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1417">1417</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14dump_registersRN4llvm9BitVectorERKNS_18TargetRegisterInfoE" title='dump_registers' data-type='void dump_registers(llvm::BitVector &amp; Regs, const llvm::TargetRegisterInfo &amp; TRI)' data-ref="_ZL14dump_registersRN4llvm9BitVectorERKNS_18TargetRegisterInfoE">dump_registers</dfn>(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col7 decl" id="327Regs" title='Regs' data-type='llvm::BitVector &amp;' data-ref="327Regs">Regs</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="328TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="328TRI">TRI</dfn>) {</td></tr>
<tr><th id="1418">1418</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'{'</kbd>;</td></tr>
<tr><th id="1419">1419</th><td>  <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="329x" title='x' data-type='int' data-ref="329x">x</dfn> = <a class="local col7 ref" href="#327Regs" title='Regs' data-ref="327Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>(); <a class="local col9 ref" href="#329x" title='x' data-ref="329x">x</a> &gt;= <var>0</var>; <a class="local col9 ref" href="#329x" title='x' data-ref="329x">x</a> = <a class="local col7 ref" href="#327Regs" title='Regs' data-ref="327Regs">Regs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col9 ref" href="#329x" title='x' data-ref="329x">x</a>)) {</td></tr>
<tr><th id="1420">1420</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="330R" title='R' data-type='unsigned int' data-ref="330R">R</dfn> = <a class="local col9 ref" href="#329x" title='x' data-ref="329x">x</a>;</td></tr>
<tr><th id="1421">1421</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#330R" title='R' data-ref="330R">R</a>, &amp;<a class="local col8 ref" href="#328TRI" title='TRI' data-ref="328TRI">TRI</a>);</td></tr>
<tr><th id="1422">1422</th><td>  }</td></tr>
<tr><th id="1423">1423</th><td>  <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }"</q>;</td></tr>
<tr><th id="1424">1424</th><td>}</td></tr>
<tr><th id="1425">1425</th><td><u>#<span data-ppcond="1416">endif</span></u></td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE" title='llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots' data-ref="_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE">assignCalleeSavedSpillSlots</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="331MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="331MF">MF</dfn>,</td></tr>
<tr><th id="1428">1428</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="332TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="332TRI">TRI</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col3 decl" id="333CSI" title='CSI' data-type='std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="333CSI">CSI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1429">1429</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; __func__ &lt;&lt; &quot; on &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <b>__func__</b> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" on "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col1 ref" href="#331MF" title='MF' data-ref="331MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1430">1430</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="334MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="334MFI">MFI</dfn> = <a class="local col1 ref" href="#331MF" title='MF' data-ref="331MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1431">1431</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZN4llvm5SRegsEi" title='llvm::SRegs' data-ref="_ZN4llvm5SRegsEi">SRegs</dfn>(Hexagon::<span class='error' title="no type named &apos;NUM_TARGET_REGS&apos; in namespace &apos;llvm::Hexagon&apos;">NUM_TARGET_REGS</span>);</td></tr>
<tr><th id="1432">1432</th><td></td></tr>
<tr><th id="1433">1433</th><td>  <i>// Generate a set of unique, callee-saved registers (SRegs), where each</i></td></tr>
<tr><th id="1434">1434</th><td><i>  // register in the set is maximal in terms of sub-/super-register relation,</i></td></tr>
<tr><th id="1435">1435</th><td><i>  // i.e. for each R in SRegs, no proper super-register of R is also in SRegs.</i></td></tr>
<tr><th id="1436">1436</th><td><i></i></td></tr>
<tr><th id="1437">1437</th><td><i>  // (1) For each callee-saved register, add that register and all of its</i></td></tr>
<tr><th id="1438">1438</th><td><i>  // sub-registers to SRegs.</i></td></tr>
<tr><th id="1439">1439</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;Initial CS registers: {&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Initial CS registers: {"</q>);</td></tr>
<tr><th id="1440">1440</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="335i" title='i' data-type='unsigned int' data-ref="335i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="336n" title='n' data-type='unsigned int' data-ref="336n">n</dfn> = <a class="local col3 ref" href="#333CSI" title='CSI' data-ref="333CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col5 ref" href="#335i" title='i' data-ref="335i">i</a> &lt; <a class="local col6 ref" href="#336n" title='n' data-ref="336n">n</a>; ++<a class="local col5 ref" href="#335i" title='i' data-ref="335i">i</a>) {</td></tr>
<tr><th id="1441">1441</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="337R" title='R' data-type='unsigned int' data-ref="337R">R</dfn> = <a class="local col3 ref" href="#333CSI" title='CSI' data-ref="333CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#335i" title='i' data-ref="335i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="1442">1442</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printReg(R, TRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#337R" title='R' data-ref="337R">R</a>, <a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>));</td></tr>
<tr><th id="1443">1443</th><td>    <b>for</b> (MCSubRegIterator SR(R, TRI, <b>true</b>); SR.isValid(); ++SR)</td></tr>
<tr><th id="1444">1444</th><td>      SRegs[*SR] = <b>true</b>;</td></tr>
<tr><th id="1445">1445</th><td>  }</td></tr>
<tr><th id="1446">1446</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot; }\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }\n"</q>);</td></tr>
<tr><th id="1447">1447</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;SRegs.1: &quot;; dump_registers(SRegs, *TRI); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SRegs.1: "</q>; dump_registers(SRegs, *TRI);</td></tr>
<tr><th id="1448">1448</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td>  <i>// (2) For each reserved register, remove that register and all of its</i></td></tr>
<tr><th id="1451">1451</th><td><i>  // sub- and super-registers from SRegs.</i></td></tr>
<tr><th id="1452">1452</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col8 decl" id="338Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="338Reserved">Reserved</dfn> = <a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</a>(<a class="local col1 ref" href="#331MF" title='MF' data-ref="331MF">MF</a>);</td></tr>
<tr><th id="1453">1453</th><td>  <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="339x" title='x' data-type='int' data-ref="339x">x</dfn> = <a class="local col8 ref" href="#338Reserved" title='Reserved' data-ref="338Reserved">Reserved</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv">find_first</a>(); <a class="local col9 ref" href="#339x" title='x' data-ref="339x">x</a> &gt;= <var>0</var>; <a class="local col9 ref" href="#339x" title='x' data-ref="339x">x</a> = <a class="local col8 ref" href="#338Reserved" title='Reserved' data-ref="338Reserved">Reserved</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9find_nextEj" title='llvm::BitVector::find_next' data-ref="_ZNK4llvm9BitVector9find_nextEj">find_next</a>(<a class="local col9 ref" href="#339x" title='x' data-ref="339x">x</a>)) {</td></tr>
<tr><th id="1454">1454</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="340R" title='R' data-type='unsigned int' data-ref="340R">R</dfn> = <a class="local col9 ref" href="#339x" title='x' data-ref="339x">x</a>;</td></tr>
<tr><th id="1455">1455</th><td>    <b>for</b> (MCSuperRegIterator SR(R, TRI, <b>true</b>); SR.isValid(); ++SR)</td></tr>
<tr><th id="1456">1456</th><td>      SRegs[*SR] = <b>false</b>;</td></tr>
<tr><th id="1457">1457</th><td>  }</td></tr>
<tr><th id="1458">1458</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;Res:     &quot;; dump_registers(Reserved, *TRI); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Res:     "</q>; <a class="tu ref" href="#_ZL14dump_registersRN4llvm9BitVectorERKNS_18TargetRegisterInfoE" title='dump_registers' data-use='c' data-ref="_ZL14dump_registersRN4llvm9BitVectorERKNS_18TargetRegisterInfoE">dump_registers</a>(<span class='refarg'><a class="local col8 ref" href="#338Reserved" title='Reserved' data-ref="338Reserved">Reserved</a></span>, *<a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>);</td></tr>
<tr><th id="1459">1459</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1460">1460</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;SRegs.2: &quot;; dump_registers(SRegs, *TRI); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SRegs.2: "</q>; dump_registers(SRegs, *TRI);</td></tr>
<tr><th id="1461">1461</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>  <i>// (3) Collect all registers that have at least one sub-register in SRegs,</i></td></tr>
<tr><th id="1464">1464</th><td><i>  // and also have no sub-registers that are reserved. These will be the can-</i></td></tr>
<tr><th id="1465">1465</th><td><i>  // didates for saving as a whole instead of their individual sub-registers.</i></td></tr>
<tr><th id="1466">1466</th><td><i>  // (Saving R17:16 instead of R16 is fine, but only if R17 was not reserved.)</i></td></tr>
<tr><th id="1467">1467</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZN4llvm6TmpSupEi" title='llvm::TmpSup' data-ref="_ZN4llvm6TmpSupEi">TmpSup</dfn>(Hexagon::<span class='error' title="no type named &apos;NUM_TARGET_REGS&apos; in namespace &apos;llvm::Hexagon&apos;">NUM_TARGET_REGS</span>);</td></tr>
<tr><th id="1468">1468</th><td>  <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="341x" title='x' data-type='int' data-ref="341x">x</dfn> = SRegs.find_first(); <a class="local col1 ref" href="#341x" title='x' data-ref="341x">x</a> &gt;= <var>0</var>; x = SRegs.find_next(x)) {</td></tr>
<tr><th id="1469">1469</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="342R" title='R' data-type='unsigned int' data-ref="342R">R</dfn> = <a class="local col1 ref" href="#341x" title='x' data-ref="341x">x</a>;</td></tr>
<tr><th id="1470">1470</th><td>    <b>for</b> (MCSuperRegIterator SR(R, TRI); SR.isValid(); ++SR)</td></tr>
<tr><th id="1471">1471</th><td>      TmpSup[*SR] = <b>true</b>;</td></tr>
<tr><th id="1472">1472</th><td>  }</td></tr>
<tr><th id="1473">1473</th><td>  <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="343x" title='x' data-type='int' data-ref="343x">x</dfn> = TmpSup.find_first(); <a class="local col3 ref" href="#343x" title='x' data-ref="343x">x</a> &gt;= <var>0</var>; x = TmpSup.find_next(x)) {</td></tr>
<tr><th id="1474">1474</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="344R" title='R' data-type='unsigned int' data-ref="344R">R</dfn> = <a class="local col3 ref" href="#343x" title='x' data-ref="343x">x</a>;</td></tr>
<tr><th id="1475">1475</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col5 decl" id="345SR" title='SR' data-type='llvm::MCSubRegIterator' data-ref="345SR">SR</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col4 ref" href="#344R" title='R' data-ref="344R">R</a>, <a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>, <b>true</b>); <a class="local col5 ref" href="#345SR" title='SR' data-ref="345SR">SR</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#345SR" title='SR' data-ref="345SR">SR</a>) {</td></tr>
<tr><th id="1476">1476</th><td>      <b>if</b> (!<a class="ref fake" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector9referencecvbEv" title='llvm::BitVector::reference::operator bool' data-ref="_ZNK4llvm9BitVector9referencecvbEv"></a><a class="local col8 ref" href="#338Reserved" title='Reserved' data-ref="338Reserved">Reserved</a><a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj">[<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#345SR" title='SR' data-ref="345SR">SR</a>]</a>)</td></tr>
<tr><th id="1477">1477</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1478">1478</th><td>      TmpSup[R] = <b>false</b>;</td></tr>
<tr><th id="1479">1479</th><td>      <b>break</b>;</td></tr>
<tr><th id="1480">1480</th><td>    }</td></tr>
<tr><th id="1481">1481</th><td>  }</td></tr>
<tr><th id="1482">1482</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;TmpSup:  &quot;; dump_registers(TmpSup, *TRI); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"TmpSup:  "</q>; dump_registers(TmpSup, *TRI);</td></tr>
<tr><th id="1483">1483</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>  <i>// (4) Include all super-registers found in (3) into SRegs.</i></td></tr>
<tr><th id="1486">1486</th><td>  SRegs |= TmpSup;</td></tr>
<tr><th id="1487">1487</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;SRegs.4: &quot;; dump_registers(SRegs, *TRI); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SRegs.4: "</q>; dump_registers(SRegs, *TRI);</td></tr>
<tr><th id="1488">1488</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td>  <i>// (5) For each register R in SRegs, if any super-register of R is in SRegs,</i></td></tr>
<tr><th id="1491">1491</th><td><i>  // remove R from SRegs.</i></td></tr>
<tr><th id="1492">1492</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="346x" title='x' data-type='int' data-ref="346x">x</dfn> = SRegs.find_first(); <a class="local col6 ref" href="#346x" title='x' data-ref="346x">x</a> &gt;= <var>0</var>; x = SRegs.find_next(x)) {</td></tr>
<tr><th id="1493">1493</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="347R" title='R' data-type='unsigned int' data-ref="347R">R</dfn> = <a class="local col6 ref" href="#346x" title='x' data-ref="346x">x</a>;</td></tr>
<tr><th id="1494">1494</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <dfn class="local col8 decl" id="348SR" title='SR' data-type='llvm::MCSuperRegIterator' data-ref="348SR">SR</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSuperRegIterator::MCSuperRegIterator' data-ref="_ZN4llvm18MCSuperRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col7 ref" href="#347R" title='R' data-ref="347R">R</a>, <a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>); <a class="local col8 ref" href="#348SR" title='SR' data-ref="348SR">SR</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col8 ref" href="#348SR" title='SR' data-ref="348SR">SR</a>) {</td></tr>
<tr><th id="1495">1495</th><td>      <b>if</b> (!SRegs[*SR])</td></tr>
<tr><th id="1496">1496</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1497">1497</th><td>      SRegs[R] = <b>false</b>;</td></tr>
<tr><th id="1498">1498</th><td>      <b>break</b>;</td></tr>
<tr><th id="1499">1499</th><td>    }</td></tr>
<tr><th id="1500">1500</th><td>  }</td></tr>
<tr><th id="1501">1501</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;SRegs.5: &quot;; dump_registers(SRegs, *TRI); dbgs() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SRegs.5: "</q>; dump_registers(SRegs, *TRI);</td></tr>
<tr><th id="1502">1502</th><td>             <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td>  <i>// Now, for each register that has a fixed stack slot, create the stack</i></td></tr>
<tr><th id="1505">1505</th><td><i>  // object for it.</i></td></tr>
<tr><th id="1506">1506</th><td>  <a class="local col3 ref" href="#333CSI" title='CSI' data-ref="333CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1507">1507</th><td></td></tr>
<tr><th id="1508">1508</th><td>  <b>using</b> <dfn class="local col9 typedef" id="349SpillSlot" title='SpillSlot' data-type='TargetFrameLowering::SpillSlot' data-ref="349SpillSlot">SpillSlot</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering::SpillSlot" title='llvm::TargetFrameLowering::SpillSlot' data-ref="llvm::TargetFrameLowering::SpillSlot">SpillSlot</a>;</td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="350NumFixed" title='NumFixed' data-type='unsigned int' data-ref="350NumFixed">NumFixed</dfn>;</td></tr>
<tr><th id="1511">1511</th><td>  <em>int</em> <dfn class="local col1 decl" id="351MinOffset" title='MinOffset' data-type='int' data-ref="351MinOffset">MinOffset</dfn> = <var>0</var>;  <i>// CS offsets are negative.</i></td></tr>
<tr><th id="1512">1512</th><td>  <em>const</em> <a class="local col9 typedef" href="#349SpillSlot" title='SpillSlot' data-type='TargetFrameLowering::SpillSlot' data-ref="349SpillSlot">SpillSlot</a> *<dfn class="local col2 decl" id="352FixedSlots" title='FixedSlots' data-type='const SpillSlot *' data-ref="352FixedSlots">FixedSlots</dfn> = <a class="virtual member" href="HexagonFrameLowering.h.html#_ZNK4llvm20HexagonFrameLowering24getCalleeSavedSpillSlotsERj" title='llvm::HexagonFrameLowering::getCalleeSavedSpillSlots' data-ref="_ZNK4llvm20HexagonFrameLowering24getCalleeSavedSpillSlotsERj">getCalleeSavedSpillSlots</a>(<span class='refarg'><a class="local col0 ref" href="#350NumFixed" title='NumFixed' data-ref="350NumFixed">NumFixed</a></span>);</td></tr>
<tr><th id="1513">1513</th><td>  <b>for</b> (<em>const</em> <a class="local col9 typedef" href="#349SpillSlot" title='SpillSlot' data-type='TargetFrameLowering::SpillSlot' data-ref="349SpillSlot">SpillSlot</a> *<dfn class="local col3 decl" id="353S" title='S' data-type='const SpillSlot *' data-ref="353S">S</dfn> = <a class="local col2 ref" href="#352FixedSlots" title='FixedSlots' data-ref="352FixedSlots">FixedSlots</a>; <a class="local col3 ref" href="#353S" title='S' data-ref="353S">S</a> != <a class="local col2 ref" href="#352FixedSlots" title='FixedSlots' data-ref="352FixedSlots">FixedSlots</a>+<a class="local col0 ref" href="#350NumFixed" title='NumFixed' data-ref="350NumFixed">NumFixed</a>; ++<a class="local col3 ref" href="#353S" title='S' data-ref="353S">S</a>) {</td></tr>
<tr><th id="1514">1514</th><td>    <b>if</b> (!SRegs[S-&gt;Reg])</td></tr>
<tr><th id="1515">1515</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1516">1516</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="354RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="354RC">RC</dfn> = <a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col3 ref" href="#353S" title='S' data-ref="353S">S</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering::SpillSlot::Reg" title='llvm::TargetFrameLowering::SpillSlot::Reg' data-ref="llvm::TargetFrameLowering::SpillSlot::Reg">Reg</a>);</td></tr>
<tr><th id="1517">1517</th><td>    <em>int</em> <dfn class="local col5 decl" id="355FI" title='FI' data-type='int' data-ref="355FI">FI</dfn> = <a class="local col4 ref" href="#334MFI" title='MFI' data-ref="334MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo27CreateFixedSpillStackObjectEmlb" title='llvm::MachineFrameInfo::CreateFixedSpillStackObject' data-ref="_ZN4llvm16MachineFrameInfo27CreateFixedSpillStackObjectEmlb">CreateFixedSpillStackObject</a>(<a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col4 ref" href="#354RC" title='RC' data-ref="354RC">RC</a>), <a class="local col3 ref" href="#353S" title='S' data-ref="353S">S</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering::SpillSlot::Offset" title='llvm::TargetFrameLowering::SpillSlot::Offset' data-ref="llvm::TargetFrameLowering::SpillSlot::Offset">Offset</a>);</td></tr>
<tr><th id="1518">1518</th><td>    <a class="local col1 ref" href="#351MinOffset" title='MinOffset' data-ref="351MinOffset">MinOffset</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col1 ref" href="#351MinOffset" title='MinOffset' data-ref="351MinOffset">MinOffset</a>, <a class="local col3 ref" href="#353S" title='S' data-ref="353S">S</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering::SpillSlot::Offset" title='llvm::TargetFrameLowering::SpillSlot::Offset' data-ref="llvm::TargetFrameLowering::SpillSlot::Offset">Offset</a>);</td></tr>
<tr><th id="1519">1519</th><td>    <a class="local col3 ref" href="#333CSI" title='CSI' data-ref="333CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm15CalleeSavedInfoC1Eji" title='llvm::CalleeSavedInfo::CalleeSavedInfo' data-ref="_ZN4llvm15CalleeSavedInfoC1Eji">(</a><a class="local col3 ref" href="#353S" title='S' data-ref="353S">S</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering::SpillSlot::Reg" title='llvm::TargetFrameLowering::SpillSlot::Reg' data-ref="llvm::TargetFrameLowering::SpillSlot::Reg">Reg</a>, <a class="local col5 ref" href="#355FI" title='FI' data-ref="355FI">FI</a>));</td></tr>
<tr><th id="1520">1520</th><td>    SRegs[S-&gt;Reg] = <b>false</b>;</td></tr>
<tr><th id="1521">1521</th><td>  }</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td>  <i>// There can be some registers that don't have fixed slots. For example,</i></td></tr>
<tr><th id="1524">1524</th><td><i>  // we need to store R0-R3 in functions with exception handling. For each</i></td></tr>
<tr><th id="1525">1525</th><td><i>  // such register, create a non-fixed stack object.</i></td></tr>
<tr><th id="1526">1526</th><td>  <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="356x" title='x' data-type='int' data-ref="356x">x</dfn> = SRegs.find_first(); <a class="local col6 ref" href="#356x" title='x' data-ref="356x">x</a> &gt;= <var>0</var>; x = SRegs.find_next(x)) {</td></tr>
<tr><th id="1527">1527</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="357R" title='R' data-type='unsigned int' data-ref="357R">R</dfn> = <a class="local col6 ref" href="#356x" title='x' data-ref="356x">x</a>;</td></tr>
<tr><th id="1528">1528</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="358RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="358RC">RC</dfn> = <a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col7 ref" href="#357R" title='R' data-ref="357R">R</a>);</td></tr>
<tr><th id="1529">1529</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="359Size" title='Size' data-type='unsigned int' data-ref="359Size">Size</dfn> = <a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col8 ref" href="#358RC" title='RC' data-ref="358RC">RC</a>);</td></tr>
<tr><th id="1530">1530</th><td>    <em>int</em> <dfn class="local col0 decl" id="360Off" title='Off' data-type='int' data-ref="360Off">Off</dfn> = <a class="local col1 ref" href="#351MinOffset" title='MinOffset' data-ref="351MinOffset">MinOffset</a> - <a class="local col9 ref" href="#359Size" title='Size' data-ref="359Size">Size</a>;</td></tr>
<tr><th id="1531">1531</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="361Align" title='Align' data-type='unsigned int' data-ref="361Align">Align</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillAlignment' data-ref="_ZNK4llvm18TargetRegisterInfo17getSpillAlignmentERKNS_19TargetRegisterClassE">getSpillAlignment</a>(*<a class="local col8 ref" href="#358RC" title='RC' data-ref="358RC">RC</a>), <a class="member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>());</td></tr>
<tr><th id="1532">1532</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isPowerOf2_32(Align)) ? void (0) : __assert_fail (&quot;isPowerOf2_32(Align)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 1532, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="local col1 ref" href="#361Align" title='Align' data-ref="361Align">Align</a>));</td></tr>
<tr><th id="1533">1533</th><td>    <a class="local col0 ref" href="#360Off" title='Off' data-ref="360Off">Off</a> &amp;= -<a class="local col1 ref" href="#361Align" title='Align' data-ref="361Align">Align</a>;</td></tr>
<tr><th id="1534">1534</th><td>    <em>int</em> <dfn class="local col2 decl" id="362FI" title='FI' data-type='int' data-ref="362FI">FI</dfn> = <a class="local col4 ref" href="#334MFI" title='MFI' data-ref="334MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo27CreateFixedSpillStackObjectEmlb" title='llvm::MachineFrameInfo::CreateFixedSpillStackObject' data-ref="_ZN4llvm16MachineFrameInfo27CreateFixedSpillStackObjectEmlb">CreateFixedSpillStackObject</a>(<a class="local col9 ref" href="#359Size" title='Size' data-ref="359Size">Size</a>, <a class="local col0 ref" href="#360Off" title='Off' data-ref="360Off">Off</a>);</td></tr>
<tr><th id="1535">1535</th><td>    <a class="local col1 ref" href="#351MinOffset" title='MinOffset' data-ref="351MinOffset">MinOffset</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col1 ref" href="#351MinOffset" title='MinOffset' data-ref="351MinOffset">MinOffset</a>, <a class="local col0 ref" href="#360Off" title='Off' data-ref="360Off">Off</a>);</td></tr>
<tr><th id="1536">1536</th><td>    <a class="local col3 ref" href="#333CSI" title='CSI' data-ref="333CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo">CalleeSavedInfo</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm15CalleeSavedInfoC1Eji" title='llvm::CalleeSavedInfo::CalleeSavedInfo' data-ref="_ZN4llvm15CalleeSavedInfoC1Eji">(</a><a class="local col7 ref" href="#357R" title='R' data-ref="357R">R</a>, <a class="local col2 ref" href="#362FI" title='FI' data-ref="362FI">FI</a>));</td></tr>
<tr><th id="1537">1537</th><td>    SRegs[R] = <b>false</b>;</td></tr>
<tr><th id="1538">1538</th><td>  }</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { { dbgs() &lt;&lt; &quot;CS information: {&quot;; for (unsigned i = 0, n = CSI.size(); i &lt; n; ++i) { int FI = CSI[i].getFrameIdx(); int Off = MFI.getObjectOffset(FI); dbgs() &lt;&lt; &apos; &apos; &lt;&lt; printReg(CSI[i].getReg(), TRI) &lt;&lt; &quot;:fi#&quot; &lt;&lt; FI &lt;&lt; &quot;:sp&quot;; if (Off &gt;= 0) dbgs() &lt;&lt; &apos;+&apos;; dbgs() &lt;&lt; Off; } dbgs() &lt;&lt; &quot; }\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1541">1541</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"CS information: {"</q>;</td></tr>
<tr><th id="1542">1542</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="363i" title='i' data-type='unsigned int' data-ref="363i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="364n" title='n' data-type='unsigned int' data-ref="364n">n</dfn> = <a class="local col3 ref" href="#333CSI" title='CSI' data-ref="333CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col3 ref" href="#1540" title='i' data-ref="363i">i</a> &lt; <a class="local col4 ref" href="#1540" title='n' data-ref="364n">n</a>; ++<a class="local col3 ref" href="#1540" title='i' data-ref="363i">i</a>) {</td></tr>
<tr><th id="1543">1543</th><td>      <em>int</em> <dfn class="local col5 decl" id="365FI" title='FI' data-type='int' data-ref="365FI">FI</dfn> = <a class="local col3 ref" href="#333CSI" title='CSI' data-ref="333CSI">CSI</a>[<a class="local col3 ref" href="#1540" title='i' data-ref="363i">i</a>].<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv" title='llvm::CalleeSavedInfo::getFrameIdx' data-ref="_ZNK4llvm15CalleeSavedInfo11getFrameIdxEv">getFrameIdx</a>();</td></tr>
<tr><th id="1544">1544</th><td>      <em>int</em> <dfn class="local col6 decl" id="366Off" title='Off' data-type='int' data-ref="366Off">Off</dfn> = <a class="local col4 ref" href="#334MFI" title='MFI' data-ref="334MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi" title='llvm::MachineFrameInfo::getObjectOffset' data-ref="_ZNK4llvm16MachineFrameInfo15getObjectOffsetEi">getObjectOffset</a>(<a class="local col5 ref" href="#1540" title='FI' data-ref="365FI">FI</a>);</td></tr>
<tr><th id="1545">1545</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col3 ref" href="#333CSI" title='CSI' data-ref="333CSI">CSI</a>[<a class="local col3 ref" href="#1540" title='i' data-ref="363i">i</a>].<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>(), <a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":fi#"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#1540" title='FI' data-ref="365FI">FI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":sp"</q>;</td></tr>
<tr><th id="1546">1546</th><td>      <b>if</b> (<a class="local col6 ref" href="#1540" title='Off' data-ref="366Off">Off</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="1547">1547</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'+'</kbd>;</td></tr>
<tr><th id="1548">1548</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col6 ref" href="#1540" title='Off' data-ref="366Off">Off</a>;</td></tr>
<tr><th id="1549">1549</th><td>    }</td></tr>
<tr><th id="1550">1550</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }\n"</q>;</td></tr>
<tr><th id="1551">1551</th><td>  });</td></tr>
<tr><th id="1552">1552</th><td></td></tr>
<tr><th id="1553">1553</th><td><u>#<span data-ppcond="1553">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1554">1554</th><td>  <i>// Verify that all registers were handled.</i></td></tr>
<tr><th id="1555">1555</th><td>  <em>bool</em> <dfn class="local col7 decl" id="367MissedReg" title='MissedReg' data-type='bool' data-ref="367MissedReg">MissedReg</dfn> = <b>false</b>;</td></tr>
<tr><th id="1556">1556</th><td>  <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="368x" title='x' data-type='int' data-ref="368x">x</dfn> = SRegs.find_first(); <a class="local col8 ref" href="#368x" title='x' data-ref="368x">x</a> &gt;= <var>0</var>; x = SRegs.find_next(x)) {</td></tr>
<tr><th id="1557">1557</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="369R" title='R' data-type='unsigned int' data-ref="369R">R</dfn> = <a class="local col8 ref" href="#368x" title='x' data-ref="368x">x</a>;</td></tr>
<tr><th id="1558">1558</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col9 ref" href="#369R" title='R' data-ref="369R">R</a>, <a class="local col2 ref" href="#332TRI" title='TRI' data-ref="332TRI">TRI</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd>;</td></tr>
<tr><th id="1559">1559</th><td>    <a class="local col7 ref" href="#367MissedReg" title='MissedReg' data-ref="367MissedReg">MissedReg</a> = <b>true</b>;</td></tr>
<tr><th id="1560">1560</th><td>  }</td></tr>
<tr><th id="1561">1561</th><td>  <b>if</b> (<a class="local col7 ref" href="#367MissedReg" title='MissedReg' data-ref="367MissedReg">MissedReg</a>)</td></tr>
<tr><th id="1562">1562</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;...there are unhandled callee-saved registers!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 1562)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"...there are unhandled callee-saved registers!"</q>);</td></tr>
<tr><th id="1563">1563</th><td><u>#<span data-ppcond="1553">endif</span></u></td></tr>
<tr><th id="1564">1564</th><td></td></tr>
<tr><th id="1565">1565</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1566">1566</th><td>}</td></tr>
<tr><th id="1567">1567</th><td></td></tr>
<tr><th id="1568">1568</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering10expandCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoE9563295" title='llvm::HexagonFrameLowering::expandCopy' data-ref="_ZNK4llvm20HexagonFrameLowering10expandCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoE9563295">expandCopy</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="370B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="370B">B</dfn>,</td></tr>
<tr><th id="1569">1569</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="371It" title='It' data-type='MachineBasicBlock::iterator' data-ref="371It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="372MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="372MRI">MRI</dfn>,</td></tr>
<tr><th id="1570">1570</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col3 decl" id="373HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="373HII">HII</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="374NewRegs" title='NewRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="374NewRegs">NewRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1571">1571</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="375MI" title='MI' data-type='llvm::MachineInstr *' data-ref="375MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#371It" title='It' data-ref="371It">It</a>;</td></tr>
<tr><th id="1572">1572</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="376DL" title='DL' data-type='llvm::DebugLoc' data-ref="376DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#375MI" title='MI' data-ref="375MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1573">1573</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="377DstR" title='DstR' data-type='unsigned int' data-ref="377DstR">DstR</dfn> = <a class="local col5 ref" href="#375MI" title='MI' data-ref="375MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1574">1574</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="378SrcR" title='SrcR' data-type='unsigned int' data-ref="378SrcR">SrcR</dfn> = <a class="local col5 ref" href="#375MI" title='MI' data-ref="375MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1575">1575</th><td>  <b>if</b> (!Hexagon::<span class='error' title="no member named &apos;ModRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">ModRegsRegClass</span>.contains(DstR) ||</td></tr>
<tr><th id="1576">1576</th><td>      !Hexagon::<span class='error' title="no member named &apos;ModRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">ModRegsRegClass</span>.contains(SrcR))</td></tr>
<tr><th id="1577">1577</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="379TmpR" title='TmpR' data-type='unsigned int' data-ref="379TmpR">TmpR</dfn> = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="1580">1580</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), TmpR).add(MI-&gt;getOperand(<var>1</var>));</td></tr>
<tr><th id="1581">1581</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), DstR)</td></tr>
<tr><th id="1582">1582</th><td>    .addReg(TmpR, RegState::Kill);</td></tr>
<tr><th id="1583">1583</th><td></td></tr>
<tr><th id="1584">1584</th><td>  <a class="local col4 ref" href="#374NewRegs" title='NewRegs' data-ref="374NewRegs">NewRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#379TmpR" title='TmpR' data-ref="379TmpR">TmpR</a>);</td></tr>
<tr><th id="1585">1585</th><td>  <a class="local col0 ref" href="#370B" title='B' data-ref="370B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#371It" title='It' data-ref="371It">It</a>);</td></tr>
<tr><th id="1586">1586</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1587">1587</th><td>}</td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering14expandStoreIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterI6614973" title='llvm::HexagonFrameLowering::expandStoreInt' data-ref="_ZNK4llvm20HexagonFrameLowering14expandStoreIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterI6614973">expandStoreInt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="380B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="380B">B</dfn>,</td></tr>
<tr><th id="1590">1590</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="381It" title='It' data-type='MachineBasicBlock::iterator' data-ref="381It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="382MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="382MRI">MRI</dfn>,</td></tr>
<tr><th id="1591">1591</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col3 decl" id="383HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="383HII">HII</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="384NewRegs" title='NewRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="384NewRegs">NewRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1592">1592</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="385MI" title='MI' data-type='llvm::MachineInstr *' data-ref="385MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#381It" title='It' data-ref="381It">It</a>;</td></tr>
<tr><th id="1593">1593</th><td>  <b>if</b> (!<a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1594">1594</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1595">1595</th><td></td></tr>
<tr><th id="1596">1596</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="386DL" title='DL' data-type='llvm::DebugLoc' data-ref="386DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1597">1597</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="387Opc" title='Opc' data-type='unsigned int' data-ref="387Opc">Opc</dfn> = <a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1598">1598</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="388SrcR" title='SrcR' data-type='unsigned int' data-ref="388SrcR">SrcR</dfn> = <a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1599">1599</th><td>  <em>bool</em> <dfn class="local col9 decl" id="389IsKill" title='IsKill' data-type='bool' data-ref="389IsKill">IsKill</dfn> = <a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1600">1600</th><td>  <em>int</em> <dfn class="local col0 decl" id="390FI" title='FI' data-type='int' data-ref="390FI">FI</dfn> = <a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1601">1601</th><td></td></tr>
<tr><th id="1602">1602</th><td>  <i>// TmpR = C2_tfrpr SrcR   if SrcR is a predicate register</i></td></tr>
<tr><th id="1603">1603</th><td><i>  // TmpR = A2_tfrcrr SrcR  if SrcR is a modifier register</i></td></tr>
<tr><th id="1604">1604</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="391TmpR" title='TmpR' data-type='unsigned int' data-ref="391TmpR">TmpR</dfn> = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="1605">1605</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="392TfrOpc" title='TfrOpc' data-type='unsigned int' data-ref="392TfrOpc">TfrOpc</dfn> = (Opc == Hexagon::<span class='error' title="no member named &apos;STriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">STriw_pred</span>) ? Hexagon::<span class='error' title="no member named &apos;C2_tfrpr&apos; in namespace &apos;llvm::Hexagon&apos;">C2_tfrpr</span></td></tr>
<tr><th id="1606">1606</th><td>                                                 : Hexagon::<span class='error' title="no member named &apos;A2_tfrcrr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrcrr</span>;</td></tr>
<tr><th id="1607">1607</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TfrOpc), TmpR)</td></tr>
<tr><th id="1608">1608</th><td>    .addReg(SrcR, getKillRegState(IsKill));</td></tr>
<tr><th id="1609">1609</th><td></td></tr>
<tr><th id="1610">1610</th><td>  <i>// S2_storeri_io FI, 0, TmpR</i></td></tr>
<tr><th id="1611">1611</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;S2_storeri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S2_storeri_io</span>))</td></tr>
<tr><th id="1612">1612</th><td>      .addFrameIndex(FI)</td></tr>
<tr><th id="1613">1613</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="1614">1614</th><td>      .addReg(TmpR, RegState::Kill)</td></tr>
<tr><th id="1615">1615</th><td>      .cloneMemRefs(*MI);</td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td>  <a class="local col4 ref" href="#384NewRegs" title='NewRegs' data-ref="384NewRegs">NewRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#391TmpR" title='TmpR' data-ref="391TmpR">TmpR</a>);</td></tr>
<tr><th id="1618">1618</th><td>  <a class="local col0 ref" href="#380B" title='B' data-ref="380B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#381It" title='It' data-ref="381It">It</a>);</td></tr>
<tr><th id="1619">1619</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1620">1620</th><td>}</td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering13expandLoadIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterIn414205" title='llvm::HexagonFrameLowering::expandLoadInt' data-ref="_ZNK4llvm20HexagonFrameLowering13expandLoadIntERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterIn414205">expandLoadInt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="393B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="393B">B</dfn>,</td></tr>
<tr><th id="1623">1623</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="394It" title='It' data-type='MachineBasicBlock::iterator' data-ref="394It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="395MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="395MRI">MRI</dfn>,</td></tr>
<tr><th id="1624">1624</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col6 decl" id="396HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="396HII">HII</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="397NewRegs" title='NewRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="397NewRegs">NewRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1625">1625</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="398MI" title='MI' data-type='llvm::MachineInstr *' data-ref="398MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#394It" title='It' data-ref="394It">It</a>;</td></tr>
<tr><th id="1626">1626</th><td>  <b>if</b> (!<a class="local col8 ref" href="#398MI" title='MI' data-ref="398MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1627">1627</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="399DL" title='DL' data-type='llvm::DebugLoc' data-ref="399DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#398MI" title='MI' data-ref="398MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1630">1630</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="400Opc" title='Opc' data-type='unsigned int' data-ref="400Opc">Opc</dfn> = <a class="local col8 ref" href="#398MI" title='MI' data-ref="398MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1631">1631</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="401DstR" title='DstR' data-type='unsigned int' data-ref="401DstR">DstR</dfn> = <a class="local col8 ref" href="#398MI" title='MI' data-ref="398MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1632">1632</th><td>  <em>int</em> <dfn class="local col2 decl" id="402FI" title='FI' data-type='int' data-ref="402FI">FI</dfn> = <a class="local col8 ref" href="#398MI" title='MI' data-ref="398MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td>  <i>// TmpR = L2_loadri_io FI, 0</i></td></tr>
<tr><th id="1635">1635</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="403TmpR" title='TmpR' data-type='unsigned int' data-ref="403TmpR">TmpR</dfn> = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="1636">1636</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;L2_loadri_io&apos; in namespace &apos;llvm::Hexagon&apos;">L2_loadri_io</span>), TmpR)</td></tr>
<tr><th id="1637">1637</th><td>      .addFrameIndex(FI)</td></tr>
<tr><th id="1638">1638</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="1639">1639</th><td>      .cloneMemRefs(*MI);</td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td>  <i>// DstR = C2_tfrrp TmpR   if DstR is a predicate register</i></td></tr>
<tr><th id="1642">1642</th><td><i>  // DstR = A2_tfrrcr TmpR  if DstR is a modifier register</i></td></tr>
<tr><th id="1643">1643</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="404TfrOpc" title='TfrOpc' data-type='unsigned int' data-ref="404TfrOpc">TfrOpc</dfn> = (Opc == Hexagon::<span class='error' title="no member named &apos;LDriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">LDriw_pred</span>) ? Hexagon::<span class='error' title="no member named &apos;C2_tfrrp&apos; in namespace &apos;llvm::Hexagon&apos;">C2_tfrrp</span></td></tr>
<tr><th id="1644">1644</th><td>                                                 : Hexagon::<span class='error' title="no member named &apos;A2_tfrrcr&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrrcr</span>;</td></tr>
<tr><th id="1645">1645</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TfrOpc), DstR)</td></tr>
<tr><th id="1646">1646</th><td>    .addReg(TmpR, RegState::Kill);</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td>  <a class="local col7 ref" href="#397NewRegs" title='NewRegs' data-ref="397NewRegs">NewRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#403TmpR" title='TmpR' data-ref="403TmpR">TmpR</a>);</td></tr>
<tr><th id="1649">1649</th><td>  <a class="local col3 ref" href="#393B" title='B' data-ref="393B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#394It" title='It' data-ref="394It">It</a>);</td></tr>
<tr><th id="1650">1650</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1651">1651</th><td>}</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering18expandStoreVecPredERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegis854881" title='llvm::HexagonFrameLowering::expandStoreVecPred' data-ref="_ZNK4llvm20HexagonFrameLowering18expandStoreVecPredERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegis854881">expandStoreVecPred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="405B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="405B">B</dfn>,</td></tr>
<tr><th id="1654">1654</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="406It" title='It' data-type='MachineBasicBlock::iterator' data-ref="406It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="407MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="407MRI">MRI</dfn>,</td></tr>
<tr><th id="1655">1655</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col8 decl" id="408HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="408HII">HII</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="409NewRegs" title='NewRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="409NewRegs">NewRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1656">1656</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="410MI" title='MI' data-type='llvm::MachineInstr *' data-ref="410MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#406It" title='It' data-ref="406It">It</a>;</td></tr>
<tr><th id="1657">1657</th><td>  <b>if</b> (!<a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1658">1658</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1659">1659</th><td></td></tr>
<tr><th id="1660">1660</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="411DL" title='DL' data-type='llvm::DebugLoc' data-ref="411DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1661">1661</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="412SrcR" title='SrcR' data-type='unsigned int' data-ref="412SrcR">SrcR</dfn> = <a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1662">1662</th><td>  <em>bool</em> <dfn class="local col3 decl" id="413IsKill" title='IsKill' data-type='bool' data-ref="413IsKill">IsKill</dfn> = <a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1663">1663</th><td>  <em>int</em> <dfn class="local col4 decl" id="414FI" title='FI' data-type='int' data-ref="414FI">FI</dfn> = <a class="local col0 ref" href="#410MI" title='MI' data-ref="410MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1664">1664</th><td>  <em>auto</em> *<dfn class="local col5 decl" id="415RC" title='RC' data-type='auto *' data-ref="415RC">RC</dfn> = &amp;Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>;</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td>  <i>// Insert transfer to general vector register.</i></td></tr>
<tr><th id="1667">1667</th><td><i>  //   TmpR0 = A2_tfrsi 0x01010101</i></td></tr>
<tr><th id="1668">1668</th><td><i>  //   TmpR1 = V6_vandqrt Qx, TmpR0</i></td></tr>
<tr><th id="1669">1669</th><td><i>  //   store FI, 0, TmpR1</i></td></tr>
<tr><th id="1670">1670</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="416TmpR0" title='TmpR0' data-type='unsigned int' data-ref="416TmpR0">TmpR0</dfn> = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="1671">1671</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="417TmpR1" title='TmpR1' data-type='unsigned int' data-ref="417TmpR1">TmpR1</dfn> = MRI.createVirtualRegister(RC);</td></tr>
<tr><th id="1672">1672</th><td></td></tr>
<tr><th id="1673">1673</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>), TmpR0)</td></tr>
<tr><th id="1674">1674</th><td>    .addImm(<var>0x01010101</var>);</td></tr>
<tr><th id="1675">1675</th><td></td></tr>
<tr><th id="1676">1676</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;V6_vandqrt&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vandqrt</span>), TmpR1)</td></tr>
<tr><th id="1677">1677</th><td>    .addReg(SrcR, getKillRegState(IsKill))</td></tr>
<tr><th id="1678">1678</th><td>    .addReg(TmpR0, RegState::Kill);</td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td>  <em>auto</em> *<dfn class="local col8 decl" id="418HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="418HRI">HRI</dfn> = <a class="local col5 ref" href="#405B" title='B' data-ref="405B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1681">1681</th><td>  HII.storeRegToStackSlot(B, It, TmpR1, <b>true</b>, FI, RC, HRI);</td></tr>
<tr><th id="1682">1682</th><td>  <a class="member" href="#_ZNK4llvm20HexagonFrameLowering14expandStoreVecERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterI1050907" title='llvm::HexagonFrameLowering::expandStoreVec' data-ref="_ZNK4llvm20HexagonFrameLowering14expandStoreVecERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterI1050907">expandStoreVec</a>(<span class='refarg'><a class="local col5 ref" href="#405B" title='B' data-ref="405B">B</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#406It" title='It' data-ref="406It">It</a>), <span class='refarg'><a class="local col7 ref" href="#407MRI" title='MRI' data-ref="407MRI">MRI</a></span>, <a class="local col8 ref" href="#408HII" title='HII' data-ref="408HII">HII</a>, <span class='refarg'><a class="local col9 ref" href="#409NewRegs" title='NewRegs' data-ref="409NewRegs">NewRegs</a></span>);</td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td>  <a class="local col9 ref" href="#409NewRegs" title='NewRegs' data-ref="409NewRegs">NewRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#416TmpR0" title='TmpR0' data-ref="416TmpR0">TmpR0</a>);</td></tr>
<tr><th id="1685">1685</th><td>  <a class="local col9 ref" href="#409NewRegs" title='NewRegs' data-ref="409NewRegs">NewRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#417TmpR1" title='TmpR1' data-ref="417TmpR1">TmpR1</a>);</td></tr>
<tr><th id="1686">1686</th><td>  <a class="local col5 ref" href="#405B" title='B' data-ref="405B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#406It" title='It' data-ref="406It">It</a>);</td></tr>
<tr><th id="1687">1687</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1688">1688</th><td>}</td></tr>
<tr><th id="1689">1689</th><td></td></tr>
<tr><th id="1690">1690</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering17expandLoadVecPredERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegist3883266" title='llvm::HexagonFrameLowering::expandLoadVecPred' data-ref="_ZNK4llvm20HexagonFrameLowering17expandLoadVecPredERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegist3883266">expandLoadVecPred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="419B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="419B">B</dfn>,</td></tr>
<tr><th id="1691">1691</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="420It" title='It' data-type='MachineBasicBlock::iterator' data-ref="420It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="421MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="421MRI">MRI</dfn>,</td></tr>
<tr><th id="1692">1692</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col2 decl" id="422HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="422HII">HII</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="423NewRegs" title='NewRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="423NewRegs">NewRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1693">1693</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="424MI" title='MI' data-type='llvm::MachineInstr *' data-ref="424MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#420It" title='It' data-ref="420It">It</a>;</td></tr>
<tr><th id="1694">1694</th><td>  <b>if</b> (!<a class="local col4 ref" href="#424MI" title='MI' data-ref="424MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1695">1695</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1696">1696</th><td></td></tr>
<tr><th id="1697">1697</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="425DL" title='DL' data-type='llvm::DebugLoc' data-ref="425DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#424MI" title='MI' data-ref="424MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1698">1698</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="426DstR" title='DstR' data-type='unsigned int' data-ref="426DstR">DstR</dfn> = <a class="local col4 ref" href="#424MI" title='MI' data-ref="424MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1699">1699</th><td>  <em>int</em> <dfn class="local col7 decl" id="427FI" title='FI' data-type='int' data-ref="427FI">FI</dfn> = <a class="local col4 ref" href="#424MI" title='MI' data-ref="424MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1700">1700</th><td>  <em>auto</em> *<dfn class="local col8 decl" id="428RC" title='RC' data-type='auto *' data-ref="428RC">RC</dfn> = &amp;Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>;</td></tr>
<tr><th id="1701">1701</th><td></td></tr>
<tr><th id="1702">1702</th><td>  <i>// TmpR0 = A2_tfrsi 0x01010101</i></td></tr>
<tr><th id="1703">1703</th><td><i>  // TmpR1 = load FI, 0</i></td></tr>
<tr><th id="1704">1704</th><td><i>  // DstR = V6_vandvrt TmpR1, TmpR0</i></td></tr>
<tr><th id="1705">1705</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="429TmpR0" title='TmpR0' data-type='unsigned int' data-ref="429TmpR0">TmpR0</dfn> = MRI.createVirtualRegister(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="1706">1706</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="430TmpR1" title='TmpR1' data-type='unsigned int' data-ref="430TmpR1">TmpR1</dfn> = MRI.createVirtualRegister(RC);</td></tr>
<tr><th id="1707">1707</th><td></td></tr>
<tr><th id="1708">1708</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_tfrsi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_tfrsi</span>), TmpR0)</td></tr>
<tr><th id="1709">1709</th><td>    .addImm(<var>0x01010101</var>);</td></tr>
<tr><th id="1710">1710</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="431MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="431MF">MF</dfn> = *<a class="local col9 ref" href="#419B" title='B' data-ref="419B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1711">1711</th><td>  <em>auto</em> *<dfn class="local col2 decl" id="432HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="432HRI">HRI</dfn> = <a class="local col1 ref" href="#431MF" title='MF' data-ref="431MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1712">1712</th><td>  HII.loadRegFromStackSlot(B, It, TmpR1, FI, RC, HRI);</td></tr>
<tr><th id="1713">1713</th><td>  <a class="member" href="#_ZNK4llvm20HexagonFrameLowering13expandLoadVecERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterIn15297472" title='llvm::HexagonFrameLowering::expandLoadVec' data-ref="_ZNK4llvm20HexagonFrameLowering13expandLoadVecERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterIn15297472">expandLoadVec</a>(<span class='refarg'><a class="local col9 ref" href="#419B" title='B' data-ref="419B">B</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#420It" title='It' data-ref="420It">It</a>), <span class='refarg'><a class="local col1 ref" href="#421MRI" title='MRI' data-ref="421MRI">MRI</a></span>, <a class="local col2 ref" href="#422HII" title='HII' data-ref="422HII">HII</a>, <span class='refarg'><a class="local col3 ref" href="#423NewRegs" title='NewRegs' data-ref="423NewRegs">NewRegs</a></span>);</td></tr>
<tr><th id="1714">1714</th><td></td></tr>
<tr><th id="1715">1715</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;V6_vandvrt&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vandvrt</span>), DstR)</td></tr>
<tr><th id="1716">1716</th><td>    .addReg(TmpR1, RegState::Kill)</td></tr>
<tr><th id="1717">1717</th><td>    .addReg(TmpR0, RegState::Kill);</td></tr>
<tr><th id="1718">1718</th><td></td></tr>
<tr><th id="1719">1719</th><td>  <a class="local col3 ref" href="#423NewRegs" title='NewRegs' data-ref="423NewRegs">NewRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#429TmpR0" title='TmpR0' data-ref="429TmpR0">TmpR0</a>);</td></tr>
<tr><th id="1720">1720</th><td>  <a class="local col3 ref" href="#423NewRegs" title='NewRegs' data-ref="423NewRegs">NewRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#430TmpR1" title='TmpR1' data-ref="430TmpR1">TmpR1</a>);</td></tr>
<tr><th id="1721">1721</th><td>  <a class="local col9 ref" href="#419B" title='B' data-ref="419B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#420It" title='It' data-ref="420It">It</a>);</td></tr>
<tr><th id="1722">1722</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1723">1723</th><td>}</td></tr>
<tr><th id="1724">1724</th><td></td></tr>
<tr><th id="1725">1725</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering15expandStoreVec2ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegister1173712" title='llvm::HexagonFrameLowering::expandStoreVec2' data-ref="_ZNK4llvm20HexagonFrameLowering15expandStoreVec2ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegister1173712">expandStoreVec2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="433B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="433B">B</dfn>,</td></tr>
<tr><th id="1726">1726</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="434It" title='It' data-type='MachineBasicBlock::iterator' data-ref="434It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="435MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="435MRI">MRI</dfn>,</td></tr>
<tr><th id="1727">1727</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col6 decl" id="436HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="436HII">HII</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="437NewRegs" title='NewRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="437NewRegs">NewRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1728">1728</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="438MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="438MF">MF</dfn> = *<a class="local col3 ref" href="#433B" title='B' data-ref="433B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1729">1729</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="439MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="439MFI">MFI</dfn> = <a class="local col8 ref" href="#438MF" title='MF' data-ref="438MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1730">1730</th><td>  <em>auto</em> &amp;<dfn class="local col0 decl" id="440HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="440HRI">HRI</dfn> = *<a class="local col8 ref" href="#438MF" title='MF' data-ref="438MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1731">1731</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="441MI" title='MI' data-type='llvm::MachineInstr *' data-ref="441MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#434It" title='It' data-ref="434It">It</a>;</td></tr>
<tr><th id="1732">1732</th><td>  <b>if</b> (!<a class="local col1 ref" href="#441MI" title='MI' data-ref="441MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1733">1733</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td>  <i>// It is possible that the double vector being stored is only partially</i></td></tr>
<tr><th id="1736">1736</th><td><i>  // defined. From the point of view of the liveness tracking, it is ok to</i></td></tr>
<tr><th id="1737">1737</th><td><i>  // store it as a whole, but if we break it up we may end up storing a</i></td></tr>
<tr><th id="1738">1738</th><td><i>  // register that is entirely undefined.</i></td></tr>
<tr><th id="1739">1739</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::LivePhysRegs&apos;"><dfn class="local col2 decl" id="442LPR" title='LPR' data-type='llvm::LivePhysRegs' data-ref="442LPR">LPR</dfn></span>(HRI);</td></tr>
<tr><th id="1740">1740</th><td>  LPR.addLiveIns(B);</td></tr>
<tr><th id="1741">1741</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*&gt;,<var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="443Clobbers" title='Clobbers' data-type='SmallVector&lt;std::pair&lt;MCPhysReg, const MachineOperand *&gt;, 2&gt;' data-ref="443Clobbers">Clobbers</dfn>;</td></tr>
<tr><th id="1742">1742</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="444R" title='R' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="444R">R</dfn> = <a class="local col3 ref" href="#433B" title='B' data-ref="433B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col4 ref" href="#444R" title='R' data-ref="444R">R</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#434It" title='It' data-ref="434It">It</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#444R" title='R' data-ref="444R">R</a>) {</td></tr>
<tr><th id="1743">1743</th><td>    <a class="local col3 ref" href="#443Clobbers" title='Clobbers' data-ref="443Clobbers">Clobbers</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1744">1744</th><td>    LPR.stepForward(*R, Clobbers);</td></tr>
<tr><th id="1745">1745</th><td>  }</td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="445DL" title='DL' data-type='llvm::DebugLoc' data-ref="445DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#441MI" title='MI' data-ref="441MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1748">1748</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="446SrcR" title='SrcR' data-type='unsigned int' data-ref="446SrcR">SrcR</dfn> = <a class="local col1 ref" href="#441MI" title='MI' data-ref="441MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1749">1749</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="447SrcLo" title='SrcLo' data-type='unsigned int' data-ref="447SrcLo">SrcLo</dfn> = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(SrcR, Hexagon::<span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_lo</span>);</td></tr>
<tr><th id="1750">1750</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="448SrcHi" title='SrcHi' data-type='unsigned int' data-ref="448SrcHi">SrcHi</dfn> = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(SrcR, Hexagon::<span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_hi</span>);</td></tr>
<tr><th id="1751">1751</th><td>  <em>bool</em> <dfn class="local col9 decl" id="449IsKill" title='IsKill' data-type='bool' data-ref="449IsKill">IsKill</dfn> = <a class="local col1 ref" href="#441MI" title='MI' data-ref="441MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1752">1752</th><td>  <em>int</em> <dfn class="local col0 decl" id="450FI" title='FI' data-type='int' data-ref="450FI">FI</dfn> = <a class="local col1 ref" href="#441MI" title='MI' data-ref="441MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1753">1753</th><td></td></tr>
<tr><th id="1754">1754</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="451Size" title='Size' data-type='unsigned int' data-ref="451Size">Size</dfn> = HRI.<span class='error' title="no member named &apos;getSpillSize&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSpillSize</span>(Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>);</td></tr>
<tr><th id="1755">1755</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="452NeedAlign" title='NeedAlign' data-type='unsigned int' data-ref="452NeedAlign">NeedAlign</dfn> = HRI.<span class='error' title="no member named &apos;getSpillAlignment&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSpillAlignment</span>(Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>);</td></tr>
<tr><th id="1756">1756</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="453HasAlign" title='HasAlign' data-type='unsigned int' data-ref="453HasAlign">HasAlign</dfn> = <a class="local col9 ref" href="#439MFI" title='MFI' data-ref="439MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col0 ref" href="#450FI" title='FI' data-ref="450FI">FI</a>);</td></tr>
<tr><th id="1757">1757</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="454StoreOpc" title='StoreOpc' data-type='unsigned int' data-ref="454StoreOpc">StoreOpc</dfn>;</td></tr>
<tr><th id="1758">1758</th><td></td></tr>
<tr><th id="1759">1759</th><td>  <i>// Store low part.</i></td></tr>
<tr><th id="1760">1760</th><td>  <b>if</b> (LPR.contains(SrcLo)) {</td></tr>
<tr><th id="1761">1761</th><td>    StoreOpc = NeedAlign &lt;= HasAlign ? Hexagon::<span class='error' title="no member named &apos;V6_vS32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_ai</span></td></tr>
<tr><th id="1762">1762</th><td>                                     : Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_ai</span>;</td></tr>
<tr><th id="1763">1763</th><td>    BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(StoreOpc))</td></tr>
<tr><th id="1764">1764</th><td>        .addFrameIndex(FI)</td></tr>
<tr><th id="1765">1765</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="1766">1766</th><td>        .addReg(SrcLo, getKillRegState(IsKill))</td></tr>
<tr><th id="1767">1767</th><td>        .cloneMemRefs(*MI);</td></tr>
<tr><th id="1768">1768</th><td>  }</td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td>  <i>// Store high part.</i></td></tr>
<tr><th id="1771">1771</th><td>  <b>if</b> (LPR.contains(SrcHi)) {</td></tr>
<tr><th id="1772">1772</th><td>    StoreOpc = NeedAlign &lt;= MinAlign(HasAlign, Size) ? Hexagon::<span class='error' title="no member named &apos;V6_vS32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_ai</span></td></tr>
<tr><th id="1773">1773</th><td>                                                     : Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_ai</span>;</td></tr>
<tr><th id="1774">1774</th><td>    BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(StoreOpc))</td></tr>
<tr><th id="1775">1775</th><td>        .addFrameIndex(FI)</td></tr>
<tr><th id="1776">1776</th><td>        .addImm(Size)</td></tr>
<tr><th id="1777">1777</th><td>        .addReg(SrcHi, getKillRegState(IsKill))</td></tr>
<tr><th id="1778">1778</th><td>        .cloneMemRefs(*MI);</td></tr>
<tr><th id="1779">1779</th><td>  }</td></tr>
<tr><th id="1780">1780</th><td></td></tr>
<tr><th id="1781">1781</th><td>  <a class="local col3 ref" href="#433B" title='B' data-ref="433B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#434It" title='It' data-ref="434It">It</a>);</td></tr>
<tr><th id="1782">1782</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1783">1783</th><td>}</td></tr>
<tr><th id="1784">1784</th><td></td></tr>
<tr><th id="1785">1785</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering14expandLoadVec2ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterI13612737" title='llvm::HexagonFrameLowering::expandLoadVec2' data-ref="_ZNK4llvm20HexagonFrameLowering14expandLoadVec2ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterI13612737">expandLoadVec2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="455B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="455B">B</dfn>,</td></tr>
<tr><th id="1786">1786</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="456It" title='It' data-type='MachineBasicBlock::iterator' data-ref="456It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="457MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="457MRI">MRI</dfn>,</td></tr>
<tr><th id="1787">1787</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col8 decl" id="458HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="458HII">HII</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="459NewRegs" title='NewRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="459NewRegs">NewRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1788">1788</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="460MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="460MF">MF</dfn> = *<a class="local col5 ref" href="#455B" title='B' data-ref="455B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1789">1789</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="461MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="461MFI">MFI</dfn> = <a class="local col0 ref" href="#460MF" title='MF' data-ref="460MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1790">1790</th><td>  <em>auto</em> &amp;<dfn class="local col2 decl" id="462HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="462HRI">HRI</dfn> = *<a class="local col0 ref" href="#460MF" title='MF' data-ref="460MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1791">1791</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="463MI" title='MI' data-type='llvm::MachineInstr *' data-ref="463MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#456It" title='It' data-ref="456It">It</a>;</td></tr>
<tr><th id="1792">1792</th><td>  <b>if</b> (!<a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1793">1793</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="464DL" title='DL' data-type='llvm::DebugLoc' data-ref="464DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1796">1796</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="465DstR" title='DstR' data-type='unsigned int' data-ref="465DstR">DstR</dfn> = <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1797">1797</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="466DstHi" title='DstHi' data-type='unsigned int' data-ref="466DstHi">DstHi</dfn> = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(DstR, Hexagon::<span class='error' title="no member named &apos;vsub_hi&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_hi</span>);</td></tr>
<tr><th id="1798">1798</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="467DstLo" title='DstLo' data-type='unsigned int' data-ref="467DstLo">DstLo</dfn> = HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(DstR, Hexagon::<span class='error' title="no member named &apos;vsub_lo&apos; in namespace &apos;llvm::Hexagon&apos;">vsub_lo</span>);</td></tr>
<tr><th id="1799">1799</th><td>  <em>int</em> <dfn class="local col8 decl" id="468FI" title='FI' data-type='int' data-ref="468FI">FI</dfn> = <a class="local col3 ref" href="#463MI" title='MI' data-ref="463MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="469Size" title='Size' data-type='unsigned int' data-ref="469Size">Size</dfn> = HRI.<span class='error' title="no member named &apos;getSpillSize&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSpillSize</span>(Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>);</td></tr>
<tr><th id="1802">1802</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="470NeedAlign" title='NeedAlign' data-type='unsigned int' data-ref="470NeedAlign">NeedAlign</dfn> = HRI.<span class='error' title="no member named &apos;getSpillAlignment&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSpillAlignment</span>(Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>);</td></tr>
<tr><th id="1803">1803</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="471HasAlign" title='HasAlign' data-type='unsigned int' data-ref="471HasAlign">HasAlign</dfn> = <a class="local col1 ref" href="#461MFI" title='MFI' data-ref="461MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col8 ref" href="#468FI" title='FI' data-ref="468FI">FI</a>);</td></tr>
<tr><th id="1804">1804</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="472LoadOpc" title='LoadOpc' data-type='unsigned int' data-ref="472LoadOpc">LoadOpc</dfn>;</td></tr>
<tr><th id="1805">1805</th><td></td></tr>
<tr><th id="1806">1806</th><td>  <i>// Load low part.</i></td></tr>
<tr><th id="1807">1807</th><td>  LoadOpc = NeedAlign &lt;= HasAlign ? Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ai</span></td></tr>
<tr><th id="1808">1808</th><td>                                  : Hexagon::<span class='error' title="no member named &apos;V6_vL32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32Ub_ai</span>;</td></tr>
<tr><th id="1809">1809</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(LoadOpc), DstLo)</td></tr>
<tr><th id="1810">1810</th><td>      .addFrameIndex(FI)</td></tr>
<tr><th id="1811">1811</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="1812">1812</th><td>      .cloneMemRefs(*MI);</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td>  <i>// Load high part.</i></td></tr>
<tr><th id="1815">1815</th><td>  LoadOpc = NeedAlign &lt;= MinAlign(HasAlign, Size) ? Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ai</span></td></tr>
<tr><th id="1816">1816</th><td>                                                  : Hexagon::<span class='error' title="no member named &apos;V6_vL32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32Ub_ai</span>;</td></tr>
<tr><th id="1817">1817</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(LoadOpc), DstHi)</td></tr>
<tr><th id="1818">1818</th><td>      .addFrameIndex(FI)</td></tr>
<tr><th id="1819">1819</th><td>      .addImm(Size)</td></tr>
<tr><th id="1820">1820</th><td>      .cloneMemRefs(*MI);</td></tr>
<tr><th id="1821">1821</th><td></td></tr>
<tr><th id="1822">1822</th><td>  <a class="local col5 ref" href="#455B" title='B' data-ref="455B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#456It" title='It' data-ref="456It">It</a>);</td></tr>
<tr><th id="1823">1823</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1824">1824</th><td>}</td></tr>
<tr><th id="1825">1825</th><td></td></tr>
<tr><th id="1826">1826</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering14expandStoreVecERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterI1050907" title='llvm::HexagonFrameLowering::expandStoreVec' data-ref="_ZNK4llvm20HexagonFrameLowering14expandStoreVecERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterI1050907">expandStoreVec</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="473B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="473B">B</dfn>,</td></tr>
<tr><th id="1827">1827</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="474It" title='It' data-type='MachineBasicBlock::iterator' data-ref="474It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="475MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="475MRI">MRI</dfn>,</td></tr>
<tr><th id="1828">1828</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col6 decl" id="476HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="476HII">HII</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="477NewRegs" title='NewRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="477NewRegs">NewRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1829">1829</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="478MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="478MF">MF</dfn> = *<a class="local col3 ref" href="#473B" title='B' data-ref="473B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1830">1830</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="479MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="479MFI">MFI</dfn> = <a class="local col8 ref" href="#478MF" title='MF' data-ref="478MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1831">1831</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="480MI" title='MI' data-type='llvm::MachineInstr *' data-ref="480MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#474It" title='It' data-ref="474It">It</a>;</td></tr>
<tr><th id="1832">1832</th><td>  <b>if</b> (!<a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1833">1833</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="481HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="481HRI">HRI</dfn> = *<a class="local col8 ref" href="#478MF" title='MF' data-ref="478MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1836">1836</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="482DL" title='DL' data-type='llvm::DebugLoc' data-ref="482DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1837">1837</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="483SrcR" title='SrcR' data-type='unsigned int' data-ref="483SrcR">SrcR</dfn> = <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1838">1838</th><td>  <em>bool</em> <dfn class="local col4 decl" id="484IsKill" title='IsKill' data-type='bool' data-ref="484IsKill">IsKill</dfn> = <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1839">1839</th><td>  <em>int</em> <dfn class="local col5 decl" id="485FI" title='FI' data-type='int' data-ref="485FI">FI</dfn> = <a class="local col0 ref" href="#480MI" title='MI' data-ref="480MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1840">1840</th><td></td></tr>
<tr><th id="1841">1841</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="486NeedAlign" title='NeedAlign' data-type='unsigned int' data-ref="486NeedAlign">NeedAlign</dfn> = HRI.<span class='error' title="no member named &apos;getSpillAlignment&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSpillAlignment</span>(Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>);</td></tr>
<tr><th id="1842">1842</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="487HasAlign" title='HasAlign' data-type='unsigned int' data-ref="487HasAlign">HasAlign</dfn> = <a class="local col9 ref" href="#479MFI" title='MFI' data-ref="479MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col5 ref" href="#485FI" title='FI' data-ref="485FI">FI</a>);</td></tr>
<tr><th id="1843">1843</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="488StoreOpc" title='StoreOpc' data-type='unsigned int' data-ref="488StoreOpc">StoreOpc</dfn> = NeedAlign &lt;= HasAlign ? Hexagon::<span class='error' title="no member named &apos;V6_vS32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32b_ai</span></td></tr>
<tr><th id="1844">1844</th><td>                                            : Hexagon::<span class='error' title="no member named &apos;V6_vS32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vS32Ub_ai</span>;</td></tr>
<tr><th id="1845">1845</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(StoreOpc))</td></tr>
<tr><th id="1846">1846</th><td>      .addFrameIndex(FI)</td></tr>
<tr><th id="1847">1847</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="1848">1848</th><td>      .addReg(SrcR, getKillRegState(IsKill))</td></tr>
<tr><th id="1849">1849</th><td>      .cloneMemRefs(*MI);</td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td>  <a class="local col3 ref" href="#473B" title='B' data-ref="473B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#474It" title='It' data-ref="474It">It</a>);</td></tr>
<tr><th id="1852">1852</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1853">1853</th><td>}</td></tr>
<tr><th id="1854">1854</th><td></td></tr>
<tr><th id="1855">1855</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering13expandLoadVecERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterIn15297472" title='llvm::HexagonFrameLowering::expandLoadVec' data-ref="_ZNK4llvm20HexagonFrameLowering13expandLoadVecERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterIn15297472">expandLoadVec</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="489B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="489B">B</dfn>,</td></tr>
<tr><th id="1856">1856</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="490It" title='It' data-type='MachineBasicBlock::iterator' data-ref="490It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="491MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="491MRI">MRI</dfn>,</td></tr>
<tr><th id="1857">1857</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col2 decl" id="492HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="492HII">HII</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="493NewRegs" title='NewRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="493NewRegs">NewRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1858">1858</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="494MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="494MF">MF</dfn> = *<a class="local col9 ref" href="#489B" title='B' data-ref="489B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1859">1859</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="495MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="495MFI">MFI</dfn> = <a class="local col4 ref" href="#494MF" title='MF' data-ref="494MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1860">1860</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="496MI" title='MI' data-type='llvm::MachineInstr *' data-ref="496MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#490It" title='It' data-ref="490It">It</a>;</td></tr>
<tr><th id="1861">1861</th><td>  <b>if</b> (!<a class="local col6 ref" href="#496MI" title='MI' data-ref="496MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="1862">1862</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1863">1863</th><td></td></tr>
<tr><th id="1864">1864</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="497HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="497HRI">HRI</dfn> = *<a class="local col4 ref" href="#494MF" title='MF' data-ref="494MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1865">1865</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="498DL" title='DL' data-type='llvm::DebugLoc' data-ref="498DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#496MI" title='MI' data-ref="496MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1866">1866</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="499DstR" title='DstR' data-type='unsigned int' data-ref="499DstR">DstR</dfn> = <a class="local col6 ref" href="#496MI" title='MI' data-ref="496MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1867">1867</th><td>  <em>int</em> <dfn class="local col0 decl" id="500FI" title='FI' data-type='int' data-ref="500FI">FI</dfn> = <a class="local col6 ref" href="#496MI" title='MI' data-ref="496MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1868">1868</th><td></td></tr>
<tr><th id="1869">1869</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="501NeedAlign" title='NeedAlign' data-type='unsigned int' data-ref="501NeedAlign">NeedAlign</dfn> = HRI.<span class='error' title="no member named &apos;getSpillAlignment&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSpillAlignment</span>(Hexagon::<span class='error' title="no member named &apos;HvxVRRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">HvxVRRegClass</span>);</td></tr>
<tr><th id="1870">1870</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="502HasAlign" title='HasAlign' data-type='unsigned int' data-ref="502HasAlign">HasAlign</dfn> = <a class="local col5 ref" href="#495MFI" title='MFI' data-ref="495MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col0 ref" href="#500FI" title='FI' data-ref="500FI">FI</a>);</td></tr>
<tr><th id="1871">1871</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="503LoadOpc" title='LoadOpc' data-type='unsigned int' data-ref="503LoadOpc">LoadOpc</dfn> = NeedAlign &lt;= HasAlign ? Hexagon::<span class='error' title="no member named &apos;V6_vL32b_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32b_ai</span></td></tr>
<tr><th id="1872">1872</th><td>                                           : Hexagon::<span class='error' title="no member named &apos;V6_vL32Ub_ai&apos; in namespace &apos;llvm::Hexagon&apos;">V6_vL32Ub_ai</span>;</td></tr>
<tr><th id="1873">1873</th><td>  BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(LoadOpc), DstR)</td></tr>
<tr><th id="1874">1874</th><td>      .addFrameIndex(FI)</td></tr>
<tr><th id="1875">1875</th><td>      .addImm(<var>0</var>)</td></tr>
<tr><th id="1876">1876</th><td>      .cloneMemRefs(*MI);</td></tr>
<tr><th id="1877">1877</th><td></td></tr>
<tr><th id="1878">1878</th><td>  <a class="local col9 ref" href="#489B" title='B' data-ref="489B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#490It" title='It' data-ref="490It">It</a>);</td></tr>
<tr><th id="1879">1879</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1880">1880</th><td>}</td></tr>
<tr><th id="1881">1881</th><td></td></tr>
<tr><th id="1882">1882</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering17expandSpillMacrosERNS_15MachineFunctionERNS_15SmallVectorImplIjEE" title='llvm::HexagonFrameLowering::expandSpillMacros' data-ref="_ZNK4llvm20HexagonFrameLowering17expandSpillMacrosERNS_15MachineFunctionERNS_15SmallVectorImplIjEE">expandSpillMacros</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="504MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="504MF">MF</dfn>,</td></tr>
<tr><th id="1883">1883</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="505NewRegs" title='NewRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="505NewRegs">NewRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1884">1884</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="506HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="506HII">HII</dfn> = *<a class="local col4 ref" href="#504MF" title='MF' data-ref="504MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1885">1885</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="507MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="507MRI">MRI</dfn> = <a class="local col4 ref" href="#504MF" title='MF' data-ref="504MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1886">1886</th><td>  <em>bool</em> <dfn class="local col8 decl" id="508Changed" title='Changed' data-type='bool' data-ref="508Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1887">1887</th><td></td></tr>
<tr><th id="1888">1888</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="509B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="509B">B</dfn> : <a class="local col4 ref" href="#504MF" title='MF' data-ref="504MF">MF</a>) {</td></tr>
<tr><th id="1889">1889</th><td>    <i>// Traverse the basic block.</i></td></tr>
<tr><th id="1890">1890</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col0 decl" id="510NextI" title='NextI' data-type='MachineBasicBlock::iterator' data-ref="510NextI">NextI</dfn>;</td></tr>
<tr><th id="1891">1891</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="511I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="511I">I</dfn> = <a class="local col9 ref" href="#509B" title='B' data-ref="509B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col2 decl" id="512E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="512E">E</dfn> = <a class="local col9 ref" href="#509B" title='B' data-ref="509B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col1 ref" href="#511I" title='I' data-ref="511I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#512E" title='E' data-ref="512E">E</a>; <a class="local col1 ref" href="#511I" title='I' data-ref="511I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#510NextI" title='NextI' data-ref="510NextI">NextI</a>) {</td></tr>
<tr><th id="1892">1892</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="513MI" title='MI' data-type='llvm::MachineInstr *' data-ref="513MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#511I" title='I' data-ref="511I">I</a>;</td></tr>
<tr><th id="1893">1893</th><td>      <a class="local col0 ref" href="#510NextI" title='NextI' data-ref="510NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#511I" title='I' data-ref="511I">I</a>);</td></tr>
<tr><th id="1894">1894</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="514Opc" title='Opc' data-type='unsigned int' data-ref="514Opc">Opc</dfn> = <a class="local col3 ref" href="#513MI" title='MI' data-ref="513MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1895">1895</th><td></td></tr>
<tr><th id="1896">1896</th><td>      <b>switch</b> (<a class="local col4 ref" href="#514Opc" title='Opc' data-ref="514Opc">Opc</a>) {</td></tr>
<tr><th id="1897">1897</th><td>        <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="1898">1898</th><td>          <a class="local col8 ref" href="#508Changed" title='Changed' data-ref="508Changed">Changed</a> |= <a class="member" href="#_ZNK4llvm20HexagonFrameLowering10expandCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoE9563295" title='llvm::HexagonFrameLowering::expandCopy' data-ref="_ZNK4llvm20HexagonFrameLowering10expandCopyERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_19MachineRegisterInfoE9563295">expandCopy</a>(<span class='refarg'><a class="local col9 ref" href="#509B" title='B' data-ref="509B">B</a></span>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#511I" title='I' data-ref="511I">I</a>, <span class='refarg'><a class="local col7 ref" href="#507MRI" title='MRI' data-ref="507MRI">MRI</a></span>, <a class="local col6 ref" href="#506HII" title='HII' data-ref="506HII">HII</a>, <span class='refarg'><a class="local col5 ref" href="#505NewRegs" title='NewRegs' data-ref="505NewRegs">NewRegs</a></span>);</td></tr>
<tr><th id="1899">1899</th><td>          <b>break</b>;</td></tr>
<tr><th id="1900">1900</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;STriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">STriw_pred</span>:</td></tr>
<tr><th id="1901">1901</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;STriw_ctr&apos; in namespace &apos;llvm::Hexagon&apos;">STriw_ctr</span>:</td></tr>
<tr><th id="1902">1902</th><td>          Changed |= expandStoreInt(B, I, MRI, HII, NewRegs);</td></tr>
<tr><th id="1903">1903</th><td>          <b>break</b>;</td></tr>
<tr><th id="1904">1904</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;LDriw_pred&apos; in namespace &apos;llvm::Hexagon&apos;">LDriw_pred</span>:</td></tr>
<tr><th id="1905">1905</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;LDriw_ctr&apos; in namespace &apos;llvm::Hexagon&apos;">LDriw_ctr</span>:</td></tr>
<tr><th id="1906">1906</th><td>          Changed |= expandLoadInt(B, I, MRI, HII, NewRegs);</td></tr>
<tr><th id="1907">1907</th><td>          <b>break</b>;</td></tr>
<tr><th id="1908">1908</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vstorerq_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerq_ai</span>:</td></tr>
<tr><th id="1909">1909</th><td>          Changed |= expandStoreVecPred(B, I, MRI, HII, NewRegs);</td></tr>
<tr><th id="1910">1910</th><td>          <b>break</b>;</td></tr>
<tr><th id="1911">1911</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vloadrq_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrq_ai</span>:</td></tr>
<tr><th id="1912">1912</th><td>          Changed |= expandLoadVecPred(B, I, MRI, HII, NewRegs);</td></tr>
<tr><th id="1913">1913</th><td>          <b>break</b>;</td></tr>
<tr><th id="1914">1914</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vloadrw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrw_ai</span>:</td></tr>
<tr><th id="1915">1915</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vloadrwu_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vloadrwu_ai</span>:</td></tr>
<tr><th id="1916">1916</th><td>          Changed |= expandLoadVec2(B, I, MRI, HII, NewRegs);</td></tr>
<tr><th id="1917">1917</th><td>          <b>break</b>;</td></tr>
<tr><th id="1918">1918</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vstorerw_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerw_ai</span>:</td></tr>
<tr><th id="1919">1919</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;PS_vstorerwu_ai&apos; in namespace &apos;llvm::Hexagon&apos;">PS_vstorerwu_ai</span>:</td></tr>
<tr><th id="1920">1920</th><td>          Changed |= expandStoreVec2(B, I, MRI, HII, NewRegs);</td></tr>
<tr><th id="1921">1921</th><td>          <b>break</b>;</td></tr>
<tr><th id="1922">1922</th><td>      }</td></tr>
<tr><th id="1923">1923</th><td>    }</td></tr>
<tr><th id="1924">1924</th><td>  }</td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td>  <b>return</b> <a class="local col8 ref" href="#508Changed" title='Changed' data-ref="508Changed">Changed</a>;</td></tr>
<tr><th id="1927">1927</th><td>}</td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="virtual decl def" id="_ZNK4llvm20HexagonFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::HexagonFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm20HexagonFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="515MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="515MF">MF</dfn>,</td></tr>
<tr><th id="1930">1930</th><td>                                                <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col6 decl" id="516SavedRegs" title='SavedRegs' data-type='llvm::BitVector &amp;' data-ref="516SavedRegs">SavedRegs</dfn>,</td></tr>
<tr><th id="1931">1931</th><td>                                                <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col7 decl" id="517RS" title='RS' data-type='llvm::RegScavenger *' data-ref="517RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1932">1932</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="518HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="518HRI">HRI</dfn> = *<a class="local col5 ref" href="#515MF" title='MF' data-ref="515MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1933">1933</th><td></td></tr>
<tr><th id="1934">1934</th><td>  SavedRegs.resize(HRI.<span class='error' title="no member named &apos;getNumRegs&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getNumRegs</span>());</td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td>  <i>// If we have a function containing __builtin_eh_return we want to spill and</i></td></tr>
<tr><th id="1937">1937</th><td><i>  // restore all callee saved registers. Pretend that they are used.</i></td></tr>
<tr><th id="1938">1938</th><td>  <b>if</b> (<a class="local col5 ref" href="#515MF" title='MF' data-ref="515MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="HexagonMachineFunctionInfo.h.html#llvm::HexagonMachineFunctionInfo" title='llvm::HexagonMachineFunctionInfo' data-ref="llvm::HexagonMachineFunctionInfo">HexagonMachineFunctionInfo</a>&gt;()-&gt;<a class="ref" href="HexagonMachineFunctionInfo.h.html#_ZNK4llvm26HexagonMachineFunctionInfo11hasEHReturnEv" title='llvm::HexagonMachineFunctionInfo::hasEHReturn' data-ref="_ZNK4llvm26HexagonMachineFunctionInfo11hasEHReturnEv">hasEHReturn</a>())</td></tr>
<tr><th id="1939">1939</th><td>    <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col9 decl" id="519R" title='R' data-type='const MCPhysReg *' data-ref="519R">R</dfn> = <a class="local col8 ref" href="#518HRI" title='HRI' data-ref="518HRI">HRI</a>.<a class="ref" href="HexagonRegisterInfo.h.html#_ZNK4llvm19HexagonRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::HexagonRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19HexagonRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</a>(&amp;<a class="local col5 ref" href="#515MF" title='MF' data-ref="515MF">MF</a>); *<a class="local col9 ref" href="#519R" title='R' data-ref="519R">R</a>; ++<a class="local col9 ref" href="#519R" title='R' data-ref="519R">R</a>)</td></tr>
<tr><th id="1940">1940</th><td>      <a class="local col6 ref" href="#516SavedRegs" title='SavedRegs' data-ref="516SavedRegs">SavedRegs</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(*<a class="local col9 ref" href="#519R" title='R' data-ref="519R">R</a>);</td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td>  <i>// Replace predicate register pseudo spill code.</i></td></tr>
<tr><th id="1943">1943</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>,<var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="520NewRegs" title='NewRegs' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="520NewRegs">NewRegs</dfn>;</td></tr>
<tr><th id="1944">1944</th><td>  <a class="member" href="#_ZNK4llvm20HexagonFrameLowering17expandSpillMacrosERNS_15MachineFunctionERNS_15SmallVectorImplIjEE" title='llvm::HexagonFrameLowering::expandSpillMacros' data-ref="_ZNK4llvm20HexagonFrameLowering17expandSpillMacrosERNS_15MachineFunctionERNS_15SmallVectorImplIjEE">expandSpillMacros</a>(<span class='refarg'><a class="local col5 ref" href="#515MF" title='MF' data-ref="515MF">MF</a></span>, <span class='refarg'><a class="local col0 ref" href="#520NewRegs" title='NewRegs' data-ref="520NewRegs">NewRegs</a></span>);</td></tr>
<tr><th id="1945">1945</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#OptimizeSpillSlots" title='OptimizeSpillSlots' data-use='m' data-ref="OptimizeSpillSlots">OptimizeSpillSlots</a> &amp;&amp; !<a class="tu ref" href="#_ZL9isOptNoneRKN4llvm15MachineFunctionE" title='isOptNone' data-use='c' data-ref="_ZL9isOptNoneRKN4llvm15MachineFunctionE">isOptNone</a>(<a class="local col5 ref" href="#515MF" title='MF' data-ref="515MF">MF</a>))</td></tr>
<tr><th id="1946">1946</th><td>    <a class="member" href="#_ZNK4llvm20HexagonFrameLowering18optimizeSpillSlotsERNS_15MachineFunctionERNS_15SmallVectorImplIjEE" title='llvm::HexagonFrameLowering::optimizeSpillSlots' data-ref="_ZNK4llvm20HexagonFrameLowering18optimizeSpillSlotsERNS_15MachineFunctionERNS_15SmallVectorImplIjEE">optimizeSpillSlots</a>(<span class='refarg'><a class="local col5 ref" href="#515MF" title='MF' data-ref="515MF">MF</a></span>, <span class='refarg'><a class="local col0 ref" href="#520NewRegs" title='NewRegs' data-ref="520NewRegs">NewRegs</a></span>);</td></tr>
<tr><th id="1947">1947</th><td></td></tr>
<tr><th id="1948">1948</th><td>  <i>// We need to reserve a spill slot if scavenging could potentially require</i></td></tr>
<tr><th id="1949">1949</th><td><i>  // spilling a scavenged register.</i></td></tr>
<tr><th id="1950">1950</th><td>  <b>if</b> (!<a class="local col0 ref" href="#520NewRegs" title='NewRegs' data-ref="520NewRegs">NewRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() || <a class="member" href="#_ZNK4llvm20HexagonFrameLowering22mayOverflowFrameOffsetERNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::mayOverflowFrameOffset' data-ref="_ZNK4llvm20HexagonFrameLowering22mayOverflowFrameOffsetERNS_15MachineFunctionE">mayOverflowFrameOffset</a>(<span class='refarg'><a class="local col5 ref" href="#515MF" title='MF' data-ref="515MF">MF</a></span>)) {</td></tr>
<tr><th id="1951">1951</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="521MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="521MFI">MFI</dfn> = <a class="local col5 ref" href="#515MF" title='MF' data-ref="515MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1952">1952</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="522MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="522MRI">MRI</dfn> = <a class="local col5 ref" href="#515MF" title='MF' data-ref="515MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1953">1953</th><td>    <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>*&gt; <a class="ref fake" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col3 decl" id="523SpillRCs" title='SpillRCs' data-type='SetVector&lt;const llvm::TargetRegisterClass *&gt;' data-ref="523SpillRCs">SpillRCs</dfn>;</td></tr>
<tr><th id="1954">1954</th><td>    <i>// Reserve an int register in any case, because it could be used to hold</i></td></tr>
<tr><th id="1955">1955</th><td><i>    // the stack offset in case it does not fit into a spill instruction.</i></td></tr>
<tr><th id="1956">1956</th><td>    SpillRCs.insert(&amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span>);</td></tr>
<tr><th id="1957">1957</th><td></td></tr>
<tr><th id="1958">1958</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="524VR" title='VR' data-type='unsigned int' data-ref="524VR">VR</dfn> : <a class="local col0 ref" href="#520NewRegs" title='NewRegs' data-ref="520NewRegs">NewRegs</a>)</td></tr>
<tr><th id="1959">1959</th><td>      <a class="local col3 ref" href="#523SpillRCs" title='SpillRCs' data-ref="523SpillRCs">SpillRCs</a>.<a class="ref" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col2 ref" href="#522MRI" title='MRI' data-ref="522MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#524VR" title='VR' data-ref="524VR">VR</a>));</td></tr>
<tr><th id="1960">1960</th><td></td></tr>
<tr><th id="1961">1961</th><td>    <b>for</b> (<em>auto</em> *<dfn class="local col5 decl" id="525RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="525RC">RC</dfn> : <a class="local col3 ref" href="#523SpillRCs" title='SpillRCs' data-ref="523SpillRCs">SpillRCs</a>) {</td></tr>
<tr><th id="1962">1962</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL33needToReserveScavengingSpillSlotsRN4llvm15MachineFunctionERKNS_19HexagonRegisterInfoEPKNS_19TargetRegisterClassE" title='needToReserveScavengingSpillSlots' data-use='c' data-ref="_ZL33needToReserveScavengingSpillSlotsRN4llvm15MachineFunctionERKNS_19HexagonRegisterInfoEPKNS_19TargetRegisterClassE">needToReserveScavengingSpillSlots</a>(<span class='refarg'><a class="local col5 ref" href="#515MF" title='MF' data-ref="515MF">MF</a></span>, <a class="local col8 ref" href="#518HRI" title='HRI' data-ref="518HRI">HRI</a>, <a class="local col5 ref" href="#525RC" title='RC' data-ref="525RC">RC</a>))</td></tr>
<tr><th id="1963">1963</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1964">1964</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="526Num" title='Num' data-type='unsigned int' data-ref="526Num">Num</dfn> = RC == &amp;Hexagon::<span class='error' title="no member named &apos;IntRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">IntRegsRegClass</span> ? NumberScavengerSlots : <var>1</var>;</td></tr>
<tr><th id="1965">1965</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="527S" title='S' data-type='unsigned int' data-ref="527S">S</dfn> = HRI.<span class='error' title="no member named &apos;getSpillSize&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSpillSize</span>(*RC), <dfn class="local col8 decl" id="528A" title='A' data-type='unsigned int' data-ref="528A">A</dfn> = HRI.<span class='error' title="no member named &apos;getSpillAlignment&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSpillAlignment</span>(*RC);</td></tr>
<tr><th id="1966">1966</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="529i" title='i' data-type='unsigned int' data-ref="529i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#529i" title='i' data-ref="529i">i</a> &lt; <a class="local col6 ref" href="#526Num" title='Num' data-ref="526Num">Num</a>; <a class="local col9 ref" href="#529i" title='i' data-ref="529i">i</a>++) {</td></tr>
<tr><th id="1967">1967</th><td>        <em>int</em> <dfn class="local col0 decl" id="530NewFI" title='NewFI' data-type='int' data-ref="530NewFI">NewFI</dfn> = <a class="local col1 ref" href="#521MFI" title='MFI' data-ref="521MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmj" title='llvm::MachineFrameInfo::CreateSpillStackObject' data-ref="_ZN4llvm16MachineFrameInfo22CreateSpillStackObjectEmj">CreateSpillStackObject</a>(<a class="local col7 ref" href="#527S" title='S' data-ref="527S">S</a>, <a class="local col8 ref" href="#528A" title='A' data-ref="528A">A</a>);</td></tr>
<tr><th id="1968">1968</th><td>        <a class="local col7 ref" href="#517RS" title='RS' data-ref="517RS">RS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger23addScavengingFrameIndexEi" title='llvm::RegScavenger::addScavengingFrameIndex' data-ref="_ZN4llvm12RegScavenger23addScavengingFrameIndexEi">addScavengingFrameIndex</a>(<a class="local col0 ref" href="#530NewFI" title='NewFI' data-ref="530NewFI">NewFI</a>);</td></tr>
<tr><th id="1969">1969</th><td>      }</td></tr>
<tr><th id="1970">1970</th><td>    }</td></tr>
<tr><th id="1971">1971</th><td>  }</td></tr>
<tr><th id="1972">1972</th><td></td></tr>
<tr><th id="1973">1973</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE" title='llvm::TargetFrameLowering::determineCalleeSaves' data-ref="_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE">determineCalleeSaves</a>(<span class='refarg'><a class="local col5 ref" href="#515MF" title='MF' data-ref="515MF">MF</a></span>, <span class='refarg'><a class="local col6 ref" href="#516SavedRegs" title='SavedRegs' data-ref="516SavedRegs">SavedRegs</a></span>, <a class="local col7 ref" href="#517RS" title='RS' data-ref="517RS">RS</a>);</td></tr>
<tr><th id="1974">1974</th><td>}</td></tr>
<tr><th id="1975">1975</th><td></td></tr>
<tr><th id="1976">1976</th><td><em>unsigned</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering11findPhysRegERNS_15MachineFunctionERNS_18HexagonBlockRanges10IndexRangeERNS3_13InstrIndexMapERSt3mapINS3_11RegisterRef13561114" title='llvm::HexagonFrameLowering::findPhysReg' data-ref="_ZNK4llvm20HexagonFrameLowering11findPhysRegERNS_15MachineFunctionERNS_18HexagonBlockRanges10IndexRangeERNS3_13InstrIndexMapERSt3mapINS3_11RegisterRef13561114">findPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="531MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="531MF">MF</dfn>,</td></tr>
<tr><th id="1977">1977</th><td>      <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexRange" title='llvm::HexagonBlockRanges::IndexRange' data-ref="llvm::HexagonBlockRanges::IndexRange">IndexRange</a> &amp;<dfn class="local col2 decl" id="532FIR" title='FIR' data-type='HexagonBlockRanges::IndexRange &amp;' data-ref="532FIR">FIR</dfn>,</td></tr>
<tr><th id="1978">1978</th><td>      <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::InstrIndexMap" title='llvm::HexagonBlockRanges::InstrIndexMap' data-ref="llvm::HexagonBlockRanges::InstrIndexMap">InstrIndexMap</a> &amp;<dfn class="local col3 decl" id="533IndexMap" title='IndexMap' data-type='HexagonBlockRanges::InstrIndexMap &amp;' data-ref="533IndexMap">IndexMap</dfn>,</td></tr>
<tr><th id="1979">1979</th><td>      <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="typedef" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::RegToRangeMap" title='llvm::HexagonBlockRanges::RegToRangeMap' data-type='std::map&lt;RegisterRef, RangeList&gt;' data-ref="llvm::HexagonBlockRanges::RegToRangeMap">RegToRangeMap</a> &amp;<dfn class="local col4 decl" id="534DeadMap" title='DeadMap' data-type='HexagonBlockRanges::RegToRangeMap &amp;' data-ref="534DeadMap">DeadMap</dfn>,</td></tr>
<tr><th id="1980">1980</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="535RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="535RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1981">1981</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="536HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="536HRI">HRI</dfn> = *<a class="local col1 ref" href="#531MF" title='MF' data-ref="531MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1982">1982</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="537MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="537MRI">MRI</dfn> = <a class="local col1 ref" href="#531MF" title='MF' data-ref="531MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1983">1983</th><td></td></tr>
<tr><th id="1984">1984</th><td>  <em>auto</em> <dfn class="local col8 decl" id="538isDead" title='isDead' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp:1984:17)' data-ref="538isDead">isDead</dfn> = [&amp;FIR,&amp;DeadMap] (<em>unsigned</em> <dfn class="local col9 decl" id="539Reg" title='Reg' data-type='unsigned int' data-ref="539Reg">Reg</dfn>) -&gt; <em>bool</em> {</td></tr>
<tr><th id="1985">1985</th><td>    <em>auto</em> <dfn class="local col0 decl" id="540F" title='F' data-type='std::_Rb_tree_iterator&lt;std::pair&lt;const llvm::HexagonBlockRanges::RegisterRef, llvm::HexagonBlockRanges::RangeList&gt; &gt;' data-ref="540F">F</dfn> = <a class="local col4 ref" href="#534DeadMap" title='DeadMap' data-ref="534DeadMap">DeadMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>({<a class="local col9 ref" href="#539Reg" title='Reg' data-ref="539Reg">Reg</a>,<var>0</var>});</td></tr>
<tr><th id="1986">1986</th><td>    <b>if</b> (<a class="local col0 ref" href="#540F" title='F' data-ref="540F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator==' data-ref="_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E">==</a> <a class="local col4 ref" href="#534DeadMap" title='DeadMap' data-ref="534DeadMap">DeadMap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>())</td></tr>
<tr><th id="1987">1987</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1988">1988</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="541DR" title='DR' data-type='llvm::HexagonBlockRanges::IndexRange &amp;' data-ref="541DR">DR</dfn> : <a class="local col0 ref" href="#540F" title='F' data-ref="540F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::HexagonBlockRanges::RegisterRef, llvm::HexagonBlockRanges::RangeList&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="1989">1989</th><td>      <b>if</b> (<a class="local col1 ref" href="#541DR" title='DR' data-ref="541DR">DR</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges10IndexRange8containsERKS1_" title='llvm::HexagonBlockRanges::IndexRange::contains' data-ref="_ZNK4llvm18HexagonBlockRanges10IndexRange8containsERKS1_">contains</a>(<a class="local col2 ref" href="#532FIR" title='FIR' data-ref="532FIR">FIR</a>))</td></tr>
<tr><th id="1990">1990</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1991">1991</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1992">1992</th><td>  };</td></tr>
<tr><th id="1993">1993</th><td></td></tr>
<tr><th id="1994">1994</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="542Reg" title='Reg' data-type='unsigned int' data-ref="542Reg">Reg</dfn> : <a class="local col5 ref" href="#535RC" title='RC' data-ref="535RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE" title='llvm::TargetRegisterClass::getRawAllocationOrder' data-ref="_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE">getRawAllocationOrder</a>(<a class="local col1 ref" href="#531MF" title='MF' data-ref="531MF">MF</a>)) {</td></tr>
<tr><th id="1995">1995</th><td>    <em>bool</em> <dfn class="local col3 decl" id="543Dead" title='Dead' data-type='bool' data-ref="543Dead">Dead</dfn> = <b>true</b>;</td></tr>
<tr><th id="1996">1996</th><td>    <b>for</b> (<em>auto</em> R : HexagonBlockRanges::expandToSubRegs({Reg,<var>0</var>}, MRI, <span class='error' title="no viable conversion from &apos;const llvm::HexagonRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">HRI</span>)) {</td></tr>
<tr><th id="1997">1997</th><td>      <b>if</b> (isDead(R.Reg))</td></tr>
<tr><th id="1998">1998</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1999">1999</th><td>      Dead = <b>false</b>;</td></tr>
<tr><th id="2000">2000</th><td>      <b>break</b>;</td></tr>
<tr><th id="2001">2001</th><td>    }</td></tr>
<tr><th id="2002">2002</th><td>    <b>if</b> (<a class="local col3 ref" href="#543Dead" title='Dead' data-ref="543Dead">Dead</a>)</td></tr>
<tr><th id="2003">2003</th><td>      <b>return</b> <a class="local col2 ref" href="#542Reg" title='Reg' data-ref="542Reg">Reg</a>;</td></tr>
<tr><th id="2004">2004</th><td>  }</td></tr>
<tr><th id="2005">2005</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2006">2006</th><td>}</td></tr>
<tr><th id="2007">2007</th><td></td></tr>
<tr><th id="2008">2008</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering18optimizeSpillSlotsERNS_15MachineFunctionERNS_15SmallVectorImplIjEE" title='llvm::HexagonFrameLowering::optimizeSpillSlots' data-ref="_ZNK4llvm20HexagonFrameLowering18optimizeSpillSlotsERNS_15MachineFunctionERNS_15SmallVectorImplIjEE">optimizeSpillSlots</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="544MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="544MF">MF</dfn>,</td></tr>
<tr><th id="2009">2009</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="545VRegs" title='VRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="545VRegs">VRegs</dfn>) <em>const</em> {</td></tr>
<tr><th id="2010">2010</th><td>  <em>auto</em> &amp;<dfn class="local col6 decl" id="546HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="546HST">HST</dfn> = <a class="local col4 ref" href="#544MF" title='MF' data-ref="544MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="2011">2011</th><td>  <em>auto</em> &amp;<dfn class="local col7 decl" id="547HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="547HII">HII</dfn> = *<a class="local col6 ref" href="#546HST" title='HST' data-ref="546HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget12getInstrInfoEv" title='llvm::HexagonSubtarget::getInstrInfo' data-ref="_ZNK4llvm16HexagonSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="2012">2012</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="548HRI" title='HRI' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="548HRI">HRI</dfn> = *<a class="local col6 ref" href="#546HST" title='HST' data-ref="546HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2013">2013</th><td>  <em>auto</em> &amp;<dfn class="local col9 decl" id="549MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="549MRI">MRI</dfn> = <a class="local col4 ref" href="#544MF" title='MF' data-ref="544MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="2014">2014</th><td>  <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a> <dfn class="local col0 decl" id="550HBR" title='HBR' data-type='llvm::HexagonBlockRanges' data-ref="550HBR">HBR</dfn><a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRangesC1ERNS_15MachineFunctionE" title='llvm::HexagonBlockRanges::HexagonBlockRanges' data-ref="_ZN4llvm18HexagonBlockRangesC1ERNS_15MachineFunctionE">(</a><a class="local col4 ref" href="#544MF" title='MF' data-ref="544MF">MF</a>);</td></tr>
<tr><th id="2015">2015</th><td></td></tr>
<tr><th id="2016">2016</th><td>  <b>using</b> <dfn class="local col1 typedef" id="551BlockIndexMap" title='BlockIndexMap' data-type='std::map&lt;MachineBasicBlock *, HexagonBlockRanges::InstrIndexMap&gt;' data-ref="551BlockIndexMap">BlockIndexMap</dfn> =</td></tr>
<tr><th id="2017">2017</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::InstrIndexMap" title='llvm::HexagonBlockRanges::InstrIndexMap' data-ref="llvm::HexagonBlockRanges::InstrIndexMap">InstrIndexMap</a>&gt;;</td></tr>
<tr><th id="2018">2018</th><td>  <b>using</b> <dfn class="local col2 typedef" id="552BlockRangeMap" title='BlockRangeMap' data-type='std::map&lt;MachineBasicBlock *, HexagonBlockRanges::RangeList&gt;' data-ref="552BlockRangeMap">BlockRangeMap</dfn> =</td></tr>
<tr><th id="2019">2019</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::RangeList" title='llvm::HexagonBlockRanges::RangeList' data-ref="llvm::HexagonBlockRanges::RangeList">RangeList</a>&gt;;</td></tr>
<tr><th id="2020">2020</th><td>  <b>using</b> <dfn class="local col3 typedef" id="553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</dfn> = <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType" title='llvm::HexagonBlockRanges::IndexType' data-ref="llvm::HexagonBlockRanges::IndexType">IndexType</a>;</td></tr>
<tr><th id="2021">2021</th><td></td></tr>
<tr><th id="2022">2022</th><td>  <b>struct</b> <dfn class="local col4 type" id="554SlotInfo" title='SlotInfo' data-ref="554SlotInfo">SlotInfo</dfn> {</td></tr>
<tr><th id="2023">2023</th><td>    <a class="local col2 typedef" href="#552BlockRangeMap" title='BlockRangeMap' data-type='std::map&lt;MachineBasicBlock *, HexagonBlockRanges::RangeList&gt;' data-ref="552BlockRangeMap">BlockRangeMap</a> <dfn class="local col5 decl" id="555Map" title='Map' data-type='BlockRangeMap' data-ref="555Map">Map</dfn>;</td></tr>
<tr><th id="2024">2024</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="556Size" title='Size' data-type='unsigned int' data-ref="556Size">Size</dfn> = <var>0</var>;</td></tr>
<tr><th id="2025">2025</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="557RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="557RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2026">2026</th><td></td></tr>
<tr><th id="2027">2027</th><td>    SlotInfo() = <b>default</b>;</td></tr>
<tr><th id="2028">2028</th><td>  };</td></tr>
<tr><th id="2029">2029</th><td></td></tr>
<tr><th id="2030">2030</th><td>  <a class="local col1 typedef" href="#551BlockIndexMap" title='BlockIndexMap' data-type='std::map&lt;MachineBasicBlock *, HexagonBlockRanges::InstrIndexMap&gt;' data-ref="551BlockIndexMap">BlockIndexMap</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col8 decl" id="558BlockIndexes" title='BlockIndexes' data-type='BlockIndexMap' data-ref="558BlockIndexes">BlockIndexes</dfn>;</td></tr>
<tr><th id="2031">2031</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>int</em>,<var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col9 decl" id="559BadFIs" title='BadFIs' data-type='SmallSet&lt;int, 4&gt;' data-ref="559BadFIs">BadFIs</dfn>;</td></tr>
<tr><th id="2032">2032</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>int</em>,<a class="local col4 type" href="#554SlotInfo" title='SlotInfo' data-ref="554SlotInfo">SlotInfo</a>&gt; <a class="tu ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-use='c' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col0 decl" id="560FIRangeMap" title='FIRangeMap' data-type='std::map&lt;int, SlotInfo&gt;' data-ref="560FIRangeMap">FIRangeMap</dfn>;</td></tr>
<tr><th id="2033">2033</th><td></td></tr>
<tr><th id="2034">2034</th><td>  <i>// Accumulate register classes: get a common class for a pre-existing</i></td></tr>
<tr><th id="2035">2035</th><td><i>  // class HaveRC and a new class NewRC. Return nullptr if a common class</i></td></tr>
<tr><th id="2036">2036</th><td><i>  // cannot be found, otherwise return the resulting class. If HaveRC is</i></td></tr>
<tr><th id="2037">2037</th><td><i>  // nullptr, assume that it is still unset.</i></td></tr>
<tr><th id="2038">2038</th><td>  <em>auto</em> <dfn class="local col1 decl" id="561getCommonRC" title='getCommonRC' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp:2039:7)' data-ref="561getCommonRC">getCommonRC</dfn> =</td></tr>
<tr><th id="2039">2039</th><td>      [](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="562HaveRC" title='HaveRC' data-type='const llvm::TargetRegisterClass *' data-ref="562HaveRC">HaveRC</dfn>,</td></tr>
<tr><th id="2040">2040</th><td>         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="563NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="563NewRC">NewRC</dfn>) -&gt; <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> * {</td></tr>
<tr><th id="2041">2041</th><td>    <b>if</b> (<a class="local col2 ref" href="#562HaveRC" title='HaveRC' data-ref="562HaveRC">HaveRC</a> == <b>nullptr</b> || <a class="local col2 ref" href="#562HaveRC" title='HaveRC' data-ref="562HaveRC">HaveRC</a> == <a class="local col3 ref" href="#563NewRC" title='NewRC' data-ref="563NewRC">NewRC</a>)</td></tr>
<tr><th id="2042">2042</th><td>      <b>return</b> <a class="local col3 ref" href="#563NewRC" title='NewRC' data-ref="563NewRC">NewRC</a>;</td></tr>
<tr><th id="2043">2043</th><td>    <i>// Different classes, both non-null. Pick the more general one.</i></td></tr>
<tr><th id="2044">2044</th><td>    <b>if</b> (<a class="local col2 ref" href="#562HaveRC" title='HaveRC' data-ref="562HaveRC">HaveRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col3 ref" href="#563NewRC" title='NewRC' data-ref="563NewRC">NewRC</a>))</td></tr>
<tr><th id="2045">2045</th><td>      <b>return</b> <a class="local col2 ref" href="#562HaveRC" title='HaveRC' data-ref="562HaveRC">HaveRC</a>;</td></tr>
<tr><th id="2046">2046</th><td>    <b>if</b> (<a class="local col3 ref" href="#563NewRC" title='NewRC' data-ref="563NewRC">NewRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col2 ref" href="#562HaveRC" title='HaveRC' data-ref="562HaveRC">HaveRC</a>))</td></tr>
<tr><th id="2047">2047</th><td>      <b>return</b> <a class="local col3 ref" href="#563NewRC" title='NewRC' data-ref="563NewRC">NewRC</a>;</td></tr>
<tr><th id="2048">2048</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2049">2049</th><td>  };</td></tr>
<tr><th id="2050">2050</th><td></td></tr>
<tr><th id="2051">2051</th><td>  <i>// Scan all blocks in the function. Check all occurrences of frame indexes,</i></td></tr>
<tr><th id="2052">2052</th><td><i>  // and collect relevant information.</i></td></tr>
<tr><th id="2053">2053</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="564B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="564B">B</dfn> : <a class="local col4 ref" href="#544MF" title='MF' data-ref="544MF">MF</a>) {</td></tr>
<tr><th id="2054">2054</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>int</em>,<a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col5 decl" id="565LastStore" title='LastStore' data-type='std::map&lt;int, IndexType&gt;' data-ref="565LastStore">LastStore</dfn>, <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col6 decl" id="566LastLoad" title='LastLoad' data-type='std::map&lt;int, IndexType&gt;' data-ref="566LastLoad">LastLoad</dfn>;</td></tr>
<tr><th id="2055">2055</th><td>    <i>// Emplace appears not to be supported in gcc 4.7.2-4.</i></td></tr>
<tr><th id="2056">2056</th><td><i>    //auto P = BlockIndexes.emplace(&amp;B, HexagonBlockRanges::InstrIndexMap(B));</i></td></tr>
<tr><th id="2057">2057</th><td>    <em>auto</em> <dfn class="local col7 decl" id="567P" title='P' data-type='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, llvm::HexagonBlockRanges::InstrIndexMap&gt; &gt;, bool&gt;' data-ref="567P">P</dfn> = <a class="local col8 ref" href="#558BlockIndexes" title='BlockIndexes' data-ref="558BlockIndexes">BlockIndexes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map6insertEOT_" title='std::map::insert' data-ref="_ZNSt3map6insertEOT_">insert</a>(</td></tr>
<tr><th id="2058">2058</th><td>                <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(&amp;<a class="local col4 ref" href="#564B" title='B' data-ref="564B">B</a>, <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::InstrIndexMap" title='llvm::HexagonBlockRanges::InstrIndexMap' data-ref="llvm::HexagonBlockRanges::InstrIndexMap">InstrIndexMap</a><a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges13InstrIndexMapC1ERNS_17MachineBasicBlockE" title='llvm::HexagonBlockRanges::InstrIndexMap::InstrIndexMap' data-ref="_ZN4llvm18HexagonBlockRanges13InstrIndexMapC1ERNS_17MachineBasicBlockE">(</a><a class="local col4 ref" href="#564B" title='B' data-ref="564B">B</a>)));</td></tr>
<tr><th id="2059">2059</th><td>    <em>auto</em> &amp;<dfn class="local col8 decl" id="568IndexMap" title='IndexMap' data-type='llvm::HexagonBlockRanges::InstrIndexMap &amp;' data-ref="568IndexMap">IndexMap</dfn> = <a class="local col7 ref" href="#567P" title='P' data-ref="567P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, llvm::HexagonBlockRanges::InstrIndexMap&gt; &gt;, bool&gt;::first' data-ref="std::pair::first">first</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *const, llvm::HexagonBlockRanges::InstrIndexMap&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="2060">2060</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;Index map for &quot; &lt;&lt; printMBBReference(B) &lt;&lt; &quot;\n&quot; &lt;&lt; IndexMap &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Index map for "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="local col4 ref" href="#564B" title='B' data-ref="564B">B</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q></td></tr>
<tr><th id="2061">2061</th><td>                      <a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_18HexagonBlockRanges13InstrIndexMapE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_18HexagonBlockRanges13InstrIndexMapE">&lt;&lt;</a> <a class="local col8 ref" href="#568IndexMap" title='IndexMap' data-ref="568IndexMap">IndexMap</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="569In" title='In' data-type='llvm::MachineInstr &amp;' data-ref="569In">In</dfn> : <a class="local col4 ref" href="#564B" title='B' data-ref="564B">B</a>) {</td></tr>
<tr><th id="2064">2064</th><td>      <em>int</em> <dfn class="local col0 decl" id="570LFI" title='LFI' data-type='int' data-ref="570LFI">LFI</dfn>, <dfn class="local col1 decl" id="571SFI" title='SFI' data-type='int' data-ref="571SFI">SFI</dfn>;</td></tr>
<tr><th id="2065">2065</th><td>      <em>bool</em> <dfn class="local col2 decl" id="572Load" title='Load' data-type='bool' data-ref="572Load">Load</dfn> = <a class="local col7 ref" href="#547HII" title='HII' data-ref="547HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::HexagonInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</a>(<a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>, <span class='refarg'><a class="local col0 ref" href="#570LFI" title='LFI' data-ref="570LFI">LFI</a></span>) &amp;&amp; !<a class="local col7 ref" href="#547HII" title='HII' data-ref="547HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>);</td></tr>
<tr><th id="2066">2066</th><td>      <em>bool</em> <dfn class="local col3 decl" id="573Store" title='Store' data-type='bool' data-ref="573Store">Store</dfn> = <a class="local col7 ref" href="#547HII" title='HII' data-ref="547HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::HexagonInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</a>(<a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>, <span class='refarg'><a class="local col1 ref" href="#571SFI" title='SFI' data-ref="571SFI">SFI</a></span>) &amp;&amp; !<a class="local col7 ref" href="#547HII" title='HII' data-ref="547HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>);</td></tr>
<tr><th id="2067">2067</th><td>      <b>if</b> (<a class="local col2 ref" href="#572Load" title='Load' data-ref="572Load">Load</a> &amp;&amp; <a class="local col3 ref" href="#573Store" title='Store' data-ref="573Store">Store</a>) {</td></tr>
<tr><th id="2068">2068</th><td>        <i>// If it's both a load and a store, then we won't handle it.</i></td></tr>
<tr><th id="2069">2069</th><td>        <a class="local col9 ref" href="#559BadFIs" title='BadFIs' data-ref="559BadFIs">BadFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col0 ref" href="#570LFI" title='LFI' data-ref="570LFI">LFI</a>);</td></tr>
<tr><th id="2070">2070</th><td>        <a class="local col9 ref" href="#559BadFIs" title='BadFIs' data-ref="559BadFIs">BadFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col1 ref" href="#571SFI" title='SFI' data-ref="571SFI">SFI</a>);</td></tr>
<tr><th id="2071">2071</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2072">2072</th><td>      }</td></tr>
<tr><th id="2073">2073</th><td>      <i>// Check for register classes of the register used as the source for</i></td></tr>
<tr><th id="2074">2074</th><td><i>      // the store, and the register used as the destination for the load.</i></td></tr>
<tr><th id="2075">2075</th><td><i>      // Also, only accept base+imm_offset addressing modes. Other addressing</i></td></tr>
<tr><th id="2076">2076</th><td><i>      // modes can have side-effects (post-increments, etc.). For stack</i></td></tr>
<tr><th id="2077">2077</th><td><i>      // slots they are very unlikely, so there is not much loss due to</i></td></tr>
<tr><th id="2078">2078</th><td><i>      // this restriction.</i></td></tr>
<tr><th id="2079">2079</th><td>      <b>if</b> (<a class="local col2 ref" href="#572Load" title='Load' data-ref="572Load">Load</a> || <a class="local col3 ref" href="#573Store" title='Store' data-ref="573Store">Store</a>) {</td></tr>
<tr><th id="2080">2080</th><td>        <em>int</em> <dfn class="local col4 decl" id="574TFI" title='TFI' data-type='int' data-ref="574TFI">TFI</dfn> = <a class="local col2 ref" href="#572Load" title='Load' data-ref="572Load">Load</a> ? <a class="local col0 ref" href="#570LFI" title='LFI' data-ref="570LFI">LFI</a> : <a class="local col1 ref" href="#571SFI" title='SFI' data-ref="571SFI">SFI</a>;</td></tr>
<tr><th id="2081">2081</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="575AM" title='AM' data-type='unsigned int' data-ref="575AM">AM</dfn> = <a class="local col7 ref" href="#547HII" title='HII' data-ref="547HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>);</td></tr>
<tr><th id="2082">2082</th><td>        <a class="local col4 type" href="#554SlotInfo" title='SlotInfo' data-ref="554SlotInfo">SlotInfo</a> &amp;<dfn class="local col6 decl" id="576SI" title='SI' data-type='SlotInfo &amp;' data-ref="576SI">SI</dfn> = <a class="local col0 ref" href="#560FIRangeMap" title='FIRangeMap' data-ref="560FIRangeMap">FIRangeMap</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-use='c' data-ref="_ZNSt3mapixERKT_">[<a class="local col4 ref" href="#574TFI" title='TFI' data-ref="574TFI">TFI</a>]</a>;</td></tr>
<tr><th id="2083">2083</th><td>        <em>bool</em> <dfn class="local col7 decl" id="577Bad" title='Bad' data-type='bool' data-ref="577Bad">Bad</dfn> = (<a class="local col5 ref" href="#575AM" title='AM' data-ref="575AM">AM</a> != <span class="namespace">HexagonII::</span><a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a>);</td></tr>
<tr><th id="2084">2084</th><td>        <b>if</b> (!<a class="local col7 ref" href="#577Bad" title='Bad' data-ref="577Bad">Bad</a>) {</td></tr>
<tr><th id="2085">2085</th><td>          <i>// If the addressing mode is ok, check the register class.</i></td></tr>
<tr><th id="2086">2086</th><td>          <em>unsigned</em> <dfn class="local col8 decl" id="578OpNum" title='OpNum' data-type='unsigned int' data-ref="578OpNum">OpNum</dfn> = <a class="local col2 ref" href="#572Load" title='Load' data-ref="572Load">Load</a> ? <var>0</var> : <var>2</var>;</td></tr>
<tr><th id="2087">2087</th><td>          <em>auto</em> *<dfn class="local col9 decl" id="579RC" title='RC' data-type='auto *' data-ref="579RC">RC</dfn> = HII.<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::HexagonInstrInfo&apos;">getRegClass</span>(In.getDesc(), OpNum, &amp;HRI, MF);</td></tr>
<tr><th id="2088">2088</th><td>          RC = getCommonRC(SI.RC, RC);</td></tr>
<tr><th id="2089">2089</th><td>          <b>if</b> (RC == <b>nullptr</b>)</td></tr>
<tr><th id="2090">2090</th><td>            <a class="local col7 ref" href="#577Bad" title='Bad' data-ref="577Bad">Bad</a> = <b>true</b>;</td></tr>
<tr><th id="2091">2091</th><td>          <b>else</b></td></tr>
<tr><th id="2092">2092</th><td>            SI.RC = RC;</td></tr>
<tr><th id="2093">2093</th><td>        }</td></tr>
<tr><th id="2094">2094</th><td>        <b>if</b> (!<a class="local col7 ref" href="#577Bad" title='Bad' data-ref="577Bad">Bad</a>) {</td></tr>
<tr><th id="2095">2095</th><td>          <i>// Check sizes.</i></td></tr>
<tr><th id="2096">2096</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="580S" title='S' data-type='unsigned int' data-ref="580S">S</dfn> = <a class="local col7 ref" href="#547HII" title='HII' data-ref="547HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMemAccessSize' data-ref="_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE">getMemAccessSize</a>(<a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>);</td></tr>
<tr><th id="2097">2097</th><td>          <b>if</b> (<a class="local col6 ref" href="#576SI" title='SI' data-ref="576SI">SI</a>.<a class="local col6 ref" href="#556Size" title='Size' data-ref="556Size">Size</a> != <var>0</var> &amp;&amp; <a class="local col6 ref" href="#576SI" title='SI' data-ref="576SI">SI</a>.<a class="local col6 ref" href="#556Size" title='Size' data-ref="556Size">Size</a> != <a class="local col0 ref" href="#580S" title='S' data-ref="580S">S</a>)</td></tr>
<tr><th id="2098">2098</th><td>            <a class="local col7 ref" href="#577Bad" title='Bad' data-ref="577Bad">Bad</a> = <b>true</b>;</td></tr>
<tr><th id="2099">2099</th><td>          <b>else</b></td></tr>
<tr><th id="2100">2100</th><td>            <a class="local col6 ref" href="#576SI" title='SI' data-ref="576SI">SI</a>.<a class="local col6 ref" href="#556Size" title='Size' data-ref="556Size">Size</a> = <a class="local col0 ref" href="#580S" title='S' data-ref="580S">S</a>;</td></tr>
<tr><th id="2101">2101</th><td>        }</td></tr>
<tr><th id="2102">2102</th><td>        <b>if</b> (!<a class="local col7 ref" href="#577Bad" title='Bad' data-ref="577Bad">Bad</a>) {</td></tr>
<tr><th id="2103">2103</th><td>          <b>for</b> (<em>auto</em> *<dfn class="local col1 decl" id="581Mo" title='Mo' data-type='llvm::MachineMemOperand *' data-ref="581Mo">Mo</dfn> : <a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="2104">2104</th><td>            <b>if</b> (!<a class="local col1 ref" href="#581Mo" title='Mo' data-ref="581Mo">Mo</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand10isVolatileEv" title='llvm::MachineMemOperand::isVolatile' data-ref="_ZNK4llvm17MachineMemOperand10isVolatileEv">isVolatile</a>() &amp;&amp; !<a class="local col1 ref" href="#581Mo" title='Mo' data-ref="581Mo">Mo</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8isAtomicEv" title='llvm::MachineMemOperand::isAtomic' data-ref="_ZNK4llvm17MachineMemOperand8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="2105">2105</th><td>              <b>continue</b>;</td></tr>
<tr><th id="2106">2106</th><td>            <a class="local col7 ref" href="#577Bad" title='Bad' data-ref="577Bad">Bad</a> = <b>true</b>;</td></tr>
<tr><th id="2107">2107</th><td>            <b>break</b>;</td></tr>
<tr><th id="2108">2108</th><td>          }</td></tr>
<tr><th id="2109">2109</th><td>        }</td></tr>
<tr><th id="2110">2110</th><td>        <b>if</b> (<a class="local col7 ref" href="#577Bad" title='Bad' data-ref="577Bad">Bad</a>)</td></tr>
<tr><th id="2111">2111</th><td>          <a class="local col9 ref" href="#559BadFIs" title='BadFIs' data-ref="559BadFIs">BadFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col4 ref" href="#574TFI" title='TFI' data-ref="574TFI">TFI</a>);</td></tr>
<tr><th id="2112">2112</th><td>      }</td></tr>
<tr><th id="2113">2113</th><td></td></tr>
<tr><th id="2114">2114</th><td>      <i>// Locate uses of frame indices.</i></td></tr>
<tr><th id="2115">2115</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="582i" title='i' data-type='unsigned int' data-ref="582i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="583n" title='n' data-type='unsigned int' data-ref="583n">n</dfn> = <a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#582i" title='i' data-ref="582i">i</a> &lt; <a class="local col3 ref" href="#583n" title='n' data-ref="583n">n</a>; ++<a class="local col2 ref" href="#582i" title='i' data-ref="582i">i</a>) {</td></tr>
<tr><th id="2116">2116</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="584Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="584Op">Op</dfn> = <a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#582i" title='i' data-ref="582i">i</a>);</td></tr>
<tr><th id="2117">2117</th><td>        <b>if</b> (!<a class="local col4 ref" href="#584Op" title='Op' data-ref="584Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="2118">2118</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2119">2119</th><td>        <em>int</em> <dfn class="local col5 decl" id="585FI" title='FI' data-type='int' data-ref="585FI">FI</dfn> = <a class="local col4 ref" href="#584Op" title='Op' data-ref="584Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="2120">2120</th><td>        <i>// Make sure that the following operand is an immediate and that</i></td></tr>
<tr><th id="2121">2121</th><td><i>        // it is 0. This is the offset in the stack object.</i></td></tr>
<tr><th id="2122">2122</th><td>        <b>if</b> (<a class="local col2 ref" href="#582i" title='i' data-ref="582i">i</a>+<var>1</var> &gt;= <a class="local col3 ref" href="#583n" title='n' data-ref="583n">n</a> || !<a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#582i" title='i' data-ref="582i">i</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="2123">2123</th><td>            <a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#582i" title='i' data-ref="582i">i</a>+<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="2124">2124</th><td>          <a class="local col9 ref" href="#559BadFIs" title='BadFIs' data-ref="559BadFIs">BadFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>);</td></tr>
<tr><th id="2125">2125</th><td>        <b>if</b> (<a class="local col9 ref" href="#559BadFIs" title='BadFIs' data-ref="559BadFIs">BadFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>))</td></tr>
<tr><th id="2126">2126</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td>        <a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a> <dfn class="local col6 decl" id="586Index" title='Index' data-type='IndexType' data-ref="586Index">Index</dfn> = <a class="local col8 ref" href="#568IndexMap" title='IndexMap' data-ref="568IndexMap">IndexMap</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges13InstrIndexMap8getIndexEPNS_12MachineInstrE" title='llvm::HexagonBlockRanges::InstrIndexMap::getIndex' data-ref="_ZNK4llvm18HexagonBlockRanges13InstrIndexMap8getIndexEPNS_12MachineInstrE">getIndex</a>(&amp;<a class="local col9 ref" href="#569In" title='In' data-ref="569In">In</a>);</td></tr>
<tr><th id="2129">2129</th><td>        <b>if</b> (<a class="local col2 ref" href="#572Load" title='Load' data-ref="572Load">Load</a>) {</td></tr>
<tr><th id="2130">2130</th><td>          <b>if</b> (<a class="local col5 ref" href="#565LastStore" title='LastStore' data-ref="565LastStore">LastStore</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>]</a> <a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges9IndexTypeeqEj" title='llvm::HexagonBlockRanges::IndexType::operator==' data-ref="_ZNK4llvm18HexagonBlockRanges9IndexTypeeqEj">==</a> <a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::None" title='llvm::HexagonBlockRanges::IndexType::None' data-ref="llvm::HexagonBlockRanges::IndexType::None">None</a>)</td></tr>
<tr><th id="2131">2131</th><td>            <a class="local col5 ref" href="#565LastStore" title='LastStore' data-ref="565LastStore">LastStore</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>]</a> <a class="ref" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::operator=' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeaSEOS1_">=</a> <a class="ref fake" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej"></a><a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::Entry" title='llvm::HexagonBlockRanges::IndexType::Entry' data-ref="llvm::HexagonBlockRanges::IndexType::Entry">Entry</a>;</td></tr>
<tr><th id="2132">2132</th><td>          <a class="local col6 ref" href="#566LastLoad" title='LastLoad' data-ref="566LastLoad">LastLoad</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>]</a> <a class="ref" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::operator=' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeaSERKS1_">=</a> <a class="local col6 ref" href="#586Index" title='Index' data-ref="586Index">Index</a>;</td></tr>
<tr><th id="2133">2133</th><td>        } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#573Store" title='Store' data-ref="573Store">Store</a>) {</td></tr>
<tr><th id="2134">2134</th><td>          <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::RangeList" title='llvm::HexagonBlockRanges::RangeList' data-ref="llvm::HexagonBlockRanges::RangeList">RangeList</a> &amp;<dfn class="local col7 decl" id="587RL" title='RL' data-type='HexagonBlockRanges::RangeList &amp;' data-ref="587RL">RL</dfn> = <a class="local col0 ref" href="#560FIRangeMap" title='FIRangeMap' data-ref="560FIRangeMap">FIRangeMap</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-use='c' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>]</a>.<a class="local col5 ref" href="#555Map" title='Map' data-ref="555Map">Map</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[&amp;<a class="local col4 ref" href="#564B" title='B' data-ref="564B">B</a>]</a>;</td></tr>
<tr><th id="2135">2135</th><td>          <b>if</b> (<a class="local col5 ref" href="#565LastStore" title='LastStore' data-ref="565LastStore">LastStore</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>]</a> <a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges9IndexTypeneEj" title='llvm::HexagonBlockRanges::IndexType::operator!=' data-ref="_ZNK4llvm18HexagonBlockRanges9IndexTypeneEj">!=</a> <a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::None" title='llvm::HexagonBlockRanges::IndexType::None' data-ref="llvm::HexagonBlockRanges::IndexType::None">None</a>)</td></tr>
<tr><th id="2136">2136</th><td>            <a class="local col7 ref" href="#587RL" title='RL' data-ref="587RL">RL</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9RangeList3addENS0_9IndexTypeES2_bb" title='llvm::HexagonBlockRanges::RangeList::add' data-ref="_ZN4llvm18HexagonBlockRanges9RangeList3addENS0_9IndexTypeES2_bb">add</a>(<a class="ref fake" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1ERKS1_"></a><a class="local col5 ref" href="#565LastStore" title='LastStore' data-ref="565LastStore">LastStore</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>]</a>, <a class="ref fake" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1ERKS1_"></a><a class="local col6 ref" href="#566LastLoad" title='LastLoad' data-ref="566LastLoad">LastLoad</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>]</a>, <b>false</b>, <b>false</b>);</td></tr>
<tr><th id="2137">2137</th><td>          <b>else</b> <b>if</b> (<a class="local col6 ref" href="#566LastLoad" title='LastLoad' data-ref="566LastLoad">LastLoad</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>]</a> <a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges9IndexTypeneEj" title='llvm::HexagonBlockRanges::IndexType::operator!=' data-ref="_ZNK4llvm18HexagonBlockRanges9IndexTypeneEj">!=</a> <a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::None" title='llvm::HexagonBlockRanges::IndexType::None' data-ref="llvm::HexagonBlockRanges::IndexType::None">None</a>)</td></tr>
<tr><th id="2138">2138</th><td>            <a class="local col7 ref" href="#587RL" title='RL' data-ref="587RL">RL</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9RangeList3addENS0_9IndexTypeES2_bb" title='llvm::HexagonBlockRanges::RangeList::add' data-ref="_ZN4llvm18HexagonBlockRanges9RangeList3addENS0_9IndexTypeES2_bb">add</a>(<a class="ref fake" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej"></a><a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::Entry" title='llvm::HexagonBlockRanges::IndexType::Entry' data-ref="llvm::HexagonBlockRanges::IndexType::Entry">Entry</a>, <a class="ref fake" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1ERKS1_"></a><a class="local col6 ref" href="#566LastLoad" title='LastLoad' data-ref="566LastLoad">LastLoad</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>]</a>, <b>false</b>, <b>false</b>);</td></tr>
<tr><th id="2139">2139</th><td>          <a class="local col6 ref" href="#566LastLoad" title='LastLoad' data-ref="566LastLoad">LastLoad</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>]</a> <a class="ref" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::operator=' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeaSEOS1_">=</a> <a class="ref fake" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej"></a><a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::None" title='llvm::HexagonBlockRanges::IndexType::None' data-ref="llvm::HexagonBlockRanges::IndexType::None">None</a>;</td></tr>
<tr><th id="2140">2140</th><td>          <a class="local col5 ref" href="#565LastStore" title='LastStore' data-ref="565LastStore">LastStore</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>]</a> <a class="ref" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::operator=' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeaSERKS1_">=</a> <a class="local col6 ref" href="#586Index" title='Index' data-ref="586Index">Index</a>;</td></tr>
<tr><th id="2141">2141</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2142">2142</th><td>          <a class="local col9 ref" href="#559BadFIs" title='BadFIs' data-ref="559BadFIs">BadFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col5 ref" href="#585FI" title='FI' data-ref="585FI">FI</a>);</td></tr>
<tr><th id="2143">2143</th><td>        }</td></tr>
<tr><th id="2144">2144</th><td>      }</td></tr>
<tr><th id="2145">2145</th><td>    }</td></tr>
<tr><th id="2146">2146</th><td></td></tr>
<tr><th id="2147">2147</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="588I" title='I' data-type='std::pair&lt;const int, llvm::HexagonBlockRanges::IndexType&gt; &amp;' data-ref="588I">I</dfn> : <a class="local col6 ref" href="#566LastLoad" title='LastLoad' data-ref="566LastLoad">LastLoad</a>) {</td></tr>
<tr><th id="2148">2148</th><td>      <a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a> <dfn class="local col9 decl" id="589LL" title='LL' data-type='IndexType' data-ref="589LL">LL</dfn> = <a class="ref fake" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1ERKS1_"></a><a class="local col8 ref" href="#588I" title='I' data-ref="588I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const int, llvm::HexagonBlockRanges::IndexType&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="2149">2149</th><td>      <b>if</b> (<a class="local col9 ref" href="#589LL" title='LL' data-ref="589LL">LL</a> <a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges9IndexTypeeqEj" title='llvm::HexagonBlockRanges::IndexType::operator==' data-ref="_ZNK4llvm18HexagonBlockRanges9IndexTypeeqEj">==</a> <a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::None" title='llvm::HexagonBlockRanges::IndexType::None' data-ref="llvm::HexagonBlockRanges::IndexType::None">None</a>)</td></tr>
<tr><th id="2150">2150</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2151">2151</th><td>      <em>auto</em> &amp;<dfn class="local col0 decl" id="590RL" title='RL' data-type='llvm::HexagonBlockRanges::RangeList &amp;' data-ref="590RL">RL</dfn> = <a class="local col0 ref" href="#560FIRangeMap" title='FIRangeMap' data-ref="560FIRangeMap">FIRangeMap</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-use='c' data-ref="_ZNSt3mapixERKT_">[<a class="local col8 ref" href="#588I" title='I' data-ref="588I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const int, llvm::HexagonBlockRanges::IndexType&gt;::first' data-ref="std::pair::first">first</a>]</a>.<a class="local col5 ref" href="#555Map" title='Map' data-ref="555Map">Map</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[&amp;<a class="local col4 ref" href="#564B" title='B' data-ref="564B">B</a>]</a>;</td></tr>
<tr><th id="2152">2152</th><td>      <a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a> &amp;<dfn class="local col1 decl" id="591LS" title='LS' data-type='IndexType &amp;' data-ref="591LS">LS</dfn> = <a class="local col5 ref" href="#565LastStore" title='LastStore' data-ref="565LastStore">LastStore</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col8 ref" href="#588I" title='I' data-ref="588I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const int, llvm::HexagonBlockRanges::IndexType&gt;::first' data-ref="std::pair::first">first</a>]</a>;</td></tr>
<tr><th id="2153">2153</th><td>      <b>if</b> (<a class="local col1 ref" href="#591LS" title='LS' data-ref="591LS">LS</a> <a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges9IndexTypeneEj" title='llvm::HexagonBlockRanges::IndexType::operator!=' data-ref="_ZNK4llvm18HexagonBlockRanges9IndexTypeneEj">!=</a> <a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::None" title='llvm::HexagonBlockRanges::IndexType::None' data-ref="llvm::HexagonBlockRanges::IndexType::None">None</a>)</td></tr>
<tr><th id="2154">2154</th><td>        <a class="local col0 ref" href="#590RL" title='RL' data-ref="590RL">RL</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9RangeList3addENS0_9IndexTypeES2_bb" title='llvm::HexagonBlockRanges::RangeList::add' data-ref="_ZN4llvm18HexagonBlockRanges9RangeList3addENS0_9IndexTypeES2_bb">add</a>(<a class="ref fake" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1ERKS1_"></a><a class="local col1 ref" href="#591LS" title='LS' data-ref="591LS">LS</a>, <a class="ref fake" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1ERKS1_"></a><a class="local col9 ref" href="#589LL" title='LL' data-ref="589LL">LL</a>, <b>false</b>, <b>false</b>);</td></tr>
<tr><th id="2155">2155</th><td>      <b>else</b></td></tr>
<tr><th id="2156">2156</th><td>        <a class="local col0 ref" href="#590RL" title='RL' data-ref="590RL">RL</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9RangeList3addENS0_9IndexTypeES2_bb" title='llvm::HexagonBlockRanges::RangeList::add' data-ref="_ZN4llvm18HexagonBlockRanges9RangeList3addENS0_9IndexTypeES2_bb">add</a>(<a class="ref fake" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej"></a><a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::Entry" title='llvm::HexagonBlockRanges::IndexType::Entry' data-ref="llvm::HexagonBlockRanges::IndexType::Entry">Entry</a>, <a class="ref fake" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1ERKS1_"></a><a class="local col9 ref" href="#589LL" title='LL' data-ref="589LL">LL</a>, <b>false</b>, <b>false</b>);</td></tr>
<tr><th id="2157">2157</th><td>      <a class="local col1 ref" href="#591LS" title='LS' data-ref="591LS">LS</a> <a class="ref" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::operator=' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeaSEOS1_">=</a> <a class="ref fake" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej"></a><a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::None" title='llvm::HexagonBlockRanges::IndexType::None' data-ref="llvm::HexagonBlockRanges::IndexType::None">None</a>;</td></tr>
<tr><th id="2158">2158</th><td>    }</td></tr>
<tr><th id="2159">2159</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="592I" title='I' data-type='std::pair&lt;const int, llvm::HexagonBlockRanges::IndexType&gt; &amp;' data-ref="592I">I</dfn> : <a class="local col5 ref" href="#565LastStore" title='LastStore' data-ref="565LastStore">LastStore</a>) {</td></tr>
<tr><th id="2160">2160</th><td>      <a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a> <dfn class="local col3 decl" id="593LS" title='LS' data-type='IndexType' data-ref="593LS">LS</dfn> = <a class="ref fake" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1ERKS1_"></a><a class="local col2 ref" href="#592I" title='I' data-ref="592I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const int, llvm::HexagonBlockRanges::IndexType&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="2161">2161</th><td>      <b>if</b> (<a class="local col3 ref" href="#593LS" title='LS' data-ref="593LS">LS</a> <a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges9IndexTypeeqEj" title='llvm::HexagonBlockRanges::IndexType::operator==' data-ref="_ZNK4llvm18HexagonBlockRanges9IndexTypeeqEj">==</a> <a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::None" title='llvm::HexagonBlockRanges::IndexType::None' data-ref="llvm::HexagonBlockRanges::IndexType::None">None</a>)</td></tr>
<tr><th id="2162">2162</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2163">2163</th><td>      <em>auto</em> &amp;<dfn class="local col4 decl" id="594RL" title='RL' data-type='llvm::HexagonBlockRanges::RangeList &amp;' data-ref="594RL">RL</dfn> = <a class="local col0 ref" href="#560FIRangeMap" title='FIRangeMap' data-ref="560FIRangeMap">FIRangeMap</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-use='c' data-ref="_ZNSt3mapixERKT_">[<a class="local col2 ref" href="#592I" title='I' data-ref="592I">I</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const int, llvm::HexagonBlockRanges::IndexType&gt;::first' data-ref="std::pair::first">first</a>]</a>.<a class="local col5 ref" href="#555Map" title='Map' data-ref="555Map">Map</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[&amp;<a class="local col4 ref" href="#564B" title='B' data-ref="564B">B</a>]</a>;</td></tr>
<tr><th id="2164">2164</th><td>      <a class="local col4 ref" href="#594RL" title='RL' data-ref="594RL">RL</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9RangeList3addENS0_9IndexTypeES2_bb" title='llvm::HexagonBlockRanges::RangeList::add' data-ref="_ZN4llvm18HexagonBlockRanges9RangeList3addENS0_9IndexTypeES2_bb">add</a>(<a class="ref fake" href="HexagonBlockRanges.h.html#44" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1ERKS1_"></a><a class="local col3 ref" href="#593LS" title='LS' data-ref="593LS">LS</a>, <a class="ref fake" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej" title='llvm::HexagonBlockRanges::IndexType::IndexType' data-ref="_ZN4llvm18HexagonBlockRanges9IndexTypeC1Ej"></a><a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::None" title='llvm::HexagonBlockRanges::IndexType::None' data-ref="llvm::HexagonBlockRanges::IndexType::None">None</a>, <b>false</b>, <b>false</b>);</td></tr>
<tr><th id="2165">2165</th><td>    }</td></tr>
<tr><th id="2166">2166</th><td>  }</td></tr>
<tr><th id="2167">2167</th><td></td></tr>
<tr><th id="2168">2168</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { { for (auto &amp;P : FIRangeMap) { dbgs() &lt;&lt; &quot;fi#&quot; &lt;&lt; P.first; if (BadFIs.count(P.first)) dbgs() &lt;&lt; &quot; (bad)&quot;; dbgs() &lt;&lt; &quot;  RC: &quot;; if (P.second.RC != nullptr) dbgs() &lt;&lt; HRI.getRegClassName(P.second.RC) &lt;&lt; &apos;\n&apos;; else dbgs() &lt;&lt; &quot;&lt;null&gt;\n&quot;; for (auto &amp;R : P.second.Map) dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; printMBBReference(*R.first) &lt;&lt; &quot; { &quot; &lt;&lt; R.second &lt;&lt; &quot;}\n&quot;; } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="2169">2169</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="595P" title='P' data-type='std::pair&lt;const int, SlotInfo&gt; &amp;' data-ref="595P">P</dfn> : <a class="local col0 ref" href="#560FIRangeMap" title='FIRangeMap' data-ref="560FIRangeMap">FIRangeMap</a>) {</td></tr>
<tr><th id="2170">2170</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"fi#"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#2168" title='P' data-ref="595P">P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const int, SlotInfo&gt;::first' data-use='r' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="2171">2171</th><td>      <b>if</b> (<a class="local col9 ref" href="#559BadFIs" title='BadFIs' data-ref="559BadFIs">BadFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col5 ref" href="#2168" title='P' data-ref="595P">P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const int, SlotInfo&gt;::first' data-use='r' data-ref="std::pair::first">first</a>))</td></tr>
<tr><th id="2172">2172</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (bad)"</q>;</td></tr>
<tr><th id="2173">2173</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  RC: "</q>;</td></tr>
<tr><th id="2174">2174</th><td>      <b>if</b> (<a class="local col5 ref" href="#2168" title='P' data-ref="595P">P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const int, SlotInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="local col7 ref" href="#557RC" title='RC' data-ref="557RC">RC</a> != <b>nullptr</b>)</td></tr>
<tr><th id="2175">2175</th><td>        dbgs() &lt;&lt; HRI.<span class='error' title="no member named &apos;getRegClassName&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getRegClassName</span>(P.second.RC) &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="2176">2176</th><td>      <b>else</b></td></tr>
<tr><th id="2177">2177</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&lt;null&gt;\n"</q>;</td></tr>
<tr><th id="2178">2178</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="596R" title='R' data-type='std::pair&lt;llvm::MachineBasicBlock *const, llvm::HexagonBlockRanges::RangeList&gt; &amp;' data-ref="596R">R</dfn> : <a class="local col5 ref" href="#2168" title='P' data-ref="595P">P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const int, SlotInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="local col5 ref" href="#555Map" title='Map' data-ref="555Map">Map</a>)</td></tr>
<tr><th id="2179">2179</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col6 ref" href="#2168" title='R' data-ref="596R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineBasicBlock *const, llvm::HexagonBlockRanges::RangeList&gt;::first' data-ref="std::pair::first">first</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" { "</q> <a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_18HexagonBlockRanges9RangeListE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_18HexagonBlockRanges9RangeListE">&lt;&lt;</a> <a class="local col6 ref" href="#2168" title='R' data-ref="596R">R</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *const, llvm::HexagonBlockRanges::RangeList&gt;::second' data-ref="std::pair::second">second</a></td></tr>
<tr><th id="2180">2180</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n"</q>;</td></tr>
<tr><th id="2181">2181</th><td>    }</td></tr>
<tr><th id="2182">2182</th><td>  });</td></tr>
<tr><th id="2183">2183</th><td></td></tr>
<tr><th id="2184">2184</th><td>  <i>// When a slot is loaded from in a block without being stored to in the</i></td></tr>
<tr><th id="2185">2185</th><td><i>  // same block, it is live-on-entry to this block. To avoid CFG analysis,</i></td></tr>
<tr><th id="2186">2186</th><td><i>  // consider this slot to be live-on-exit from all blocks.</i></td></tr>
<tr><th id="2187">2187</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>int</em>,<var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col7 decl" id="597LoxFIs" title='LoxFIs' data-type='SmallSet&lt;int, 4&gt;' data-ref="597LoxFIs">LoxFIs</dfn>;</td></tr>
<tr><th id="2188">2188</th><td></td></tr>
<tr><th id="2189">2189</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*,<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt;&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapC1Ev" title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev"></a><dfn class="local col8 decl" id="598BlockFIMap" title='BlockFIMap' data-type='std::map&lt;MachineBasicBlock *, std::vector&lt;int&gt; &gt;' data-ref="598BlockFIMap">BlockFIMap</dfn>;</td></tr>
<tr><th id="2190">2190</th><td></td></tr>
<tr><th id="2191">2191</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="599P" title='P' data-type='std::pair&lt;const int, SlotInfo&gt; &amp;' data-ref="599P">P</dfn> : <a class="local col0 ref" href="#560FIRangeMap" title='FIRangeMap' data-ref="560FIRangeMap">FIRangeMap</a>) {</td></tr>
<tr><th id="2192">2192</th><td>    <i>// P = pair(FI, map: BB-&gt;RangeList)</i></td></tr>
<tr><th id="2193">2193</th><td>    <b>if</b> (<a class="local col9 ref" href="#559BadFIs" title='BadFIs' data-ref="559BadFIs">BadFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col9 ref" href="#599P" title='P' data-ref="599P">P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const int, SlotInfo&gt;::first' data-use='r' data-ref="std::pair::first">first</a>))</td></tr>
<tr><th id="2194">2194</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2195">2195</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="600B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="600B">B</dfn> : <a class="local col4 ref" href="#544MF" title='MF' data-ref="544MF">MF</a>) {</td></tr>
<tr><th id="2196">2196</th><td>      <em>auto</em> <dfn class="local col1 decl" id="601F" title='F' data-type='std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, llvm::HexagonBlockRanges::RangeList&gt; &gt;' data-ref="601F">F</dfn> = <a class="local col9 ref" href="#599P" title='P' data-ref="599P">P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const int, SlotInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="local col5 ref" href="#555Map" title='Map' data-ref="555Map">Map</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(&amp;<a class="local col0 ref" href="#600B" title='B' data-ref="600B">B</a>);</td></tr>
<tr><th id="2197">2197</th><td>      <i>// F = pair(BB, RangeList)</i></td></tr>
<tr><th id="2198">2198</th><td>      <b>if</b> (<a class="local col1 ref" href="#601F" title='F' data-ref="601F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator==' data-ref="_ZNKSt17_Rb_tree_iteratoreqERKSt17_Rb_tree_iteratorIT_E">==</a> <a class="local col9 ref" href="#599P" title='P' data-ref="599P">P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const int, SlotInfo&gt;::second' data-use='m' data-ref="std::pair::second">second</a>.<a class="local col5 ref" href="#555Map" title='Map' data-ref="555Map">Map</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>() || <a class="local col1 ref" href="#601F" title='F' data-ref="601F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *const, llvm::HexagonBlockRanges::RangeList&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="2199">2199</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2200">2200</th><td>      <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexRange" title='llvm::HexagonBlockRanges::IndexRange' data-ref="llvm::HexagonBlockRanges::IndexRange">IndexRange</a> &amp;<dfn class="local col2 decl" id="602IR" title='IR' data-type='HexagonBlockRanges::IndexRange &amp;' data-ref="602IR">IR</dfn> = <a class="local col1 ref" href="#601F" title='F' data-ref="601F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *const, llvm::HexagonBlockRanges::RangeList&gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5frontEv" title='std::vector::front' data-ref="_ZNSt6vector5frontEv">front</a>();</td></tr>
<tr><th id="2201">2201</th><td>      <b>if</b> (<a class="local col2 ref" href="#602IR" title='IR' data-ref="602IR">IR</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges10IndexRange5startEv" title='llvm::HexagonBlockRanges::IndexRange::start' data-ref="_ZNK4llvm18HexagonBlockRanges10IndexRange5startEv">start</a>() <a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges9IndexTypeeqEj" title='llvm::HexagonBlockRanges::IndexType::operator==' data-ref="_ZNK4llvm18HexagonBlockRanges9IndexTypeeqEj">==</a> <a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="enum" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::IndexType::Entry" title='llvm::HexagonBlockRanges::IndexType::Entry' data-ref="llvm::HexagonBlockRanges::IndexType::Entry">Entry</a>)</td></tr>
<tr><th id="2202">2202</th><td>        <a class="local col7 ref" href="#597LoxFIs" title='LoxFIs' data-ref="597LoxFIs">LoxFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col9 ref" href="#599P" title='P' data-ref="599P">P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const int, SlotInfo&gt;::first' data-use='r' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="2203">2203</th><td>      <a class="local col8 ref" href="#598BlockFIMap" title='BlockFIMap' data-ref="598BlockFIMap">BlockFIMap</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[&amp;<a class="local col0 ref" href="#600B" title='B' data-ref="600B">B</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#599P" title='P' data-ref="599P">P</a>.<a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const int, SlotInfo&gt;::first' data-use='r' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="2204">2204</th><td>    }</td></tr>
<tr><th id="2205">2205</th><td>  }</td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { { dbgs() &lt;&lt; &quot;Block-to-FI map (* -- live-on-exit):\n&quot;; for (auto &amp;P : BlockFIMap) { auto &amp;FIs = P.second; if (FIs.empty()) continue; dbgs() &lt;&lt; &quot;  &quot; &lt;&lt; printMBBReference(*P.first) &lt;&lt; &quot;: {&quot;; for (auto I : FIs) { dbgs() &lt;&lt; &quot; fi#&quot; &lt;&lt; I; if (LoxFIs.count(I)) dbgs() &lt;&lt; &apos;*&apos;; } dbgs() &lt;&lt; &quot; }\n&quot;; } }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="2208">2208</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Block-to-FI map (* -- live-on-exit):\n"</q>;</td></tr>
<tr><th id="2209">2209</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="603P" title='P' data-type='std::pair&lt;llvm::MachineBasicBlock *const, std::vector&lt;int, std::allocator&lt;int&gt; &gt; &gt; &amp;' data-ref="603P">P</dfn> : <a class="local col8 ref" href="#598BlockFIMap" title='BlockFIMap' data-ref="598BlockFIMap">BlockFIMap</a>) {</td></tr>
<tr><th id="2210">2210</th><td>      <em>auto</em> &amp;<dfn class="local col4 decl" id="604FIs" title='FIs' data-type='std::vector&lt;int, std::allocator&lt;int&gt; &gt; &amp;' data-ref="604FIs">FIs</dfn> = <a class="local col3 ref" href="#2207" title='P' data-ref="603P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *const, std::vector&lt;int, std::allocator&lt;int&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="2211">2211</th><td>      <b>if</b> (<a class="local col4 ref" href="#2207" title='FIs' data-ref="604FIs">FIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="2212">2212</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2213">2213</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col3 ref" href="#2207" title='P' data-ref="603P">P</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineBasicBlock *const, std::vector&lt;int, std::allocator&lt;int&gt; &gt; &gt;::first' data-ref="std::pair::first">first</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": {"</q>;</td></tr>
<tr><th id="2214">2214</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="605I" title='I' data-type='int' data-ref="605I">I</dfn> : <a class="local col4 ref" href="#2207" title='FIs' data-ref="604FIs">FIs</a>) {</td></tr>
<tr><th id="2215">2215</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" fi#"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col5 ref" href="#2207" title='I' data-ref="605I">I</a>;</td></tr>
<tr><th id="2216">2216</th><td>        <b>if</b> (<a class="local col7 ref" href="#597LoxFIs" title='LoxFIs' data-ref="597LoxFIs">LoxFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col5 ref" href="#2207" title='I' data-ref="605I">I</a>))</td></tr>
<tr><th id="2217">2217</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'*'</kbd>;</td></tr>
<tr><th id="2218">2218</th><td>      }</td></tr>
<tr><th id="2219">2219</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" }\n"</q>;</td></tr>
<tr><th id="2220">2220</th><td>    }</td></tr>
<tr><th id="2221">2221</th><td>  });</td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td><u>#<span data-ppcond="2223">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="2224">2224</th><td>  <em>bool</em> <dfn class="local col6 decl" id="606HasOptLimit" title='HasOptLimit' data-type='bool' data-ref="606HasOptLimit">HasOptLimit</dfn> = <a class="tu ref" href="#SpillOptMax" title='SpillOptMax' data-use='m' data-ref="SpillOptMax">SpillOptMax</a>.<a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl6Option11getPositionEv" title='llvm::cl::Option::getPosition' data-ref="_ZNK4llvm2cl6Option11getPositionEv">getPosition</a>();</td></tr>
<tr><th id="2225">2225</th><td><u>#<span data-ppcond="2223">endif</span></u></td></tr>
<tr><th id="2226">2226</th><td></td></tr>
<tr><th id="2227">2227</th><td>  <i>// eliminate loads, when all loads eliminated, eliminate all stores.</i></td></tr>
<tr><th id="2228">2228</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="607B" title='B' data-type='llvm::MachineBasicBlock &amp;' data-ref="607B">B</dfn> : <a class="local col4 ref" href="#544MF" title='MF' data-ref="544MF">MF</a>) {</td></tr>
<tr><th id="2229">2229</th><td>    <em>auto</em> <dfn class="local col8 decl" id="608F" title='F' data-type='std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, llvm::HexagonBlockRanges::InstrIndexMap&gt; &gt;' data-ref="608F">F</dfn> = <a class="local col8 ref" href="#558BlockIndexes" title='BlockIndexes' data-ref="558BlockIndexes">BlockIndexes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(&amp;<a class="local col7 ref" href="#607B" title='B' data-ref="607B">B</a>);</td></tr>
<tr><th id="2230">2230</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != BlockIndexes.end()) ? void (0) : __assert_fail (&quot;F != BlockIndexes.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 2230, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#608F" title='F' data-ref="608F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="local col8 ref" href="#558BlockIndexes" title='BlockIndexes' data-ref="558BlockIndexes">BlockIndexes</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>());</td></tr>
<tr><th id="2231">2231</th><td>    <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::InstrIndexMap" title='llvm::HexagonBlockRanges::InstrIndexMap' data-ref="llvm::HexagonBlockRanges::InstrIndexMap">InstrIndexMap</a> &amp;<dfn class="local col9 decl" id="609IM" title='IM' data-type='HexagonBlockRanges::InstrIndexMap &amp;' data-ref="609IM">IM</dfn> = <a class="local col8 ref" href="#608F" title='F' data-ref="608F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorptEv" title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *const, llvm::HexagonBlockRanges::InstrIndexMap&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="2232">2232</th><td>    <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="typedef" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::RegToRangeMap" title='llvm::HexagonBlockRanges::RegToRangeMap' data-type='std::map&lt;RegisterRef, RangeList&gt;' data-ref="llvm::HexagonBlockRanges::RegToRangeMap">RegToRangeMap</a> <dfn class="local col0 decl" id="610LM" title='LM' data-type='HexagonBlockRanges::RegToRangeMap' data-ref="610LM">LM</dfn> = <a class="local col0 ref" href="#550HBR" title='HBR' data-ref="550HBR">HBR</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges14computeLiveMapERNS0_13InstrIndexMapE" title='llvm::HexagonBlockRanges::computeLiveMap' data-ref="_ZN4llvm18HexagonBlockRanges14computeLiveMapERNS0_13InstrIndexMapE">computeLiveMap</a>(<span class='refarg'><a class="local col9 ref" href="#609IM" title='IM' data-ref="609IM">IM</a></span>);</td></tr>
<tr><th id="2233">2233</th><td>    <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="typedef" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::RegToRangeMap" title='llvm::HexagonBlockRanges::RegToRangeMap' data-type='std::map&lt;RegisterRef, RangeList&gt;' data-ref="llvm::HexagonBlockRanges::RegToRangeMap">RegToRangeMap</a> <dfn class="local col1 decl" id="611DM" title='DM' data-type='HexagonBlockRanges::RegToRangeMap' data-ref="611DM">DM</dfn> = <a class="local col0 ref" href="#550HBR" title='HBR' data-ref="550HBR">HBR</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges14computeDeadMapERNS0_13InstrIndexMapERSt3mapINS0_11RegisterRefENS0_9RangeListESt4lessIS4_ESaISt4pairIKS4_S5_EEE" title='llvm::HexagonBlockRanges::computeDeadMap' data-ref="_ZN4llvm18HexagonBlockRanges14computeDeadMapERNS0_13InstrIndexMapERSt3mapINS0_11RegisterRefENS0_9RangeListESt4lessIS4_ESaISt4pairIKS4_S5_EEE">computeDeadMap</a>(<span class='refarg'><a class="local col9 ref" href="#609IM" title='IM' data-ref="609IM">IM</a></span>, <span class='refarg'><a class="local col0 ref" href="#610LM" title='LM' data-ref="610LM">LM</a></span>);</td></tr>
<tr><th id="2234">2234</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; printMBBReference(B) &lt;&lt; &quot; dead map\n&quot; &lt;&lt; HexagonBlockRanges::PrintRangeMap(DM, HRI); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; printMBBReference(B) &lt;&lt; <q>" dead map\n"</q></td></tr>
<tr><th id="2235">2235</th><td>                      &lt;&lt; <span class='error' title="no matching constructor for initialization of &apos;HexagonBlockRanges::PrintRangeMap&apos;">HexagonBlockRanges</span>::PrintRangeMap(DM, HRI));</td></tr>
<tr><th id="2236">2236</th><td></td></tr>
<tr><th id="2237">2237</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="612FI" title='FI' data-type='int' data-ref="612FI">FI</dfn> : <a class="local col8 ref" href="#598BlockFIMap" title='BlockFIMap' data-ref="598BlockFIMap">BlockFIMap</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[&amp;<a class="local col7 ref" href="#607B" title='B' data-ref="607B">B</a>]</a>) {</td></tr>
<tr><th id="2238">2238</th><td>      <b>if</b> (<a class="local col9 ref" href="#559BadFIs" title='BadFIs' data-ref="559BadFIs">BadFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col2 ref" href="#612FI" title='FI' data-ref="612FI">FI</a>))</td></tr>
<tr><th id="2239">2239</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2240">2240</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;Working on fi#&quot; &lt;&lt; FI &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Working on fi#"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#612FI" title='FI' data-ref="612FI">FI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2241">2241</th><td>      <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::RangeList" title='llvm::HexagonBlockRanges::RangeList' data-ref="llvm::HexagonBlockRanges::RangeList">RangeList</a> &amp;<dfn class="local col3 decl" id="613RL" title='RL' data-type='HexagonBlockRanges::RangeList &amp;' data-ref="613RL">RL</dfn> = <a class="local col0 ref" href="#560FIRangeMap" title='FIRangeMap' data-ref="560FIRangeMap">FIRangeMap</a><a class="tu ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-use='c' data-ref="_ZNSt3mapixERKT_">[<a class="local col2 ref" href="#612FI" title='FI' data-ref="612FI">FI</a>]</a>.<a class="local col5 ref" href="#555Map" title='Map' data-ref="555Map">Map</a><a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixEOT_" title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_">[&amp;<a class="local col7 ref" href="#607B" title='B' data-ref="607B">B</a>]</a>;</td></tr>
<tr><th id="2242">2242</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="614Range" title='Range' data-type='llvm::HexagonBlockRanges::IndexRange &amp;' data-ref="614Range">Range</dfn> : <a class="local col3 ref" href="#613RL" title='RL' data-ref="613RL">RL</a>) {</td></tr>
<tr><th id="2243">2243</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;--Examining range:&quot; &lt;&lt; RL &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"--Examining range:"</q> <a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_18HexagonBlockRanges9RangeListE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_18HexagonBlockRanges9RangeListE">&lt;&lt;</a> <a class="local col3 ref" href="#613RL" title='RL' data-ref="613RL">RL</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2244">2244</th><td>        <b>if</b> (!<a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9IndexType7isInstrES1_" title='llvm::HexagonBlockRanges::IndexType::isInstr' data-ref="_ZN4llvm18HexagonBlockRanges9IndexType7isInstrES1_">isInstr</a>(<a class="local col4 ref" href="#614Range" title='Range' data-ref="614Range">Range</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges10IndexRange5startEv" title='llvm::HexagonBlockRanges::IndexRange::start' data-ref="_ZNK4llvm18HexagonBlockRanges10IndexRange5startEv">start</a>()) ||</td></tr>
<tr><th id="2245">2245</th><td>            !<a class="local col3 typedef" href="#553IndexType" title='IndexType' data-type='HexagonBlockRanges::IndexType' data-ref="553IndexType">IndexType</a>::<a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges9IndexType7isInstrES1_" title='llvm::HexagonBlockRanges::IndexType::isInstr' data-ref="_ZN4llvm18HexagonBlockRanges9IndexType7isInstrES1_">isInstr</a>(<a class="local col4 ref" href="#614Range" title='Range' data-ref="614Range">Range</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges10IndexRange3endEv" title='llvm::HexagonBlockRanges::IndexRange::end' data-ref="_ZNK4llvm18HexagonBlockRanges10IndexRange3endEv">end</a>()))</td></tr>
<tr><th id="2246">2246</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2247">2247</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="615SI" title='SI' data-type='llvm::MachineInstr &amp;' data-ref="615SI">SI</dfn> = *<a class="local col9 ref" href="#609IM" title='IM' data-ref="609IM">IM</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges13InstrIndexMap8getInstrENS0_9IndexTypeE" title='llvm::HexagonBlockRanges::InstrIndexMap::getInstr' data-ref="_ZNK4llvm18HexagonBlockRanges13InstrIndexMap8getInstrENS0_9IndexTypeE">getInstr</a>(<a class="local col4 ref" href="#614Range" title='Range' data-ref="614Range">Range</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges10IndexRange5startEv" title='llvm::HexagonBlockRanges::IndexRange::start' data-ref="_ZNK4llvm18HexagonBlockRanges10IndexRange5startEv">start</a>());</td></tr>
<tr><th id="2248">2248</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="616EI" title='EI' data-type='llvm::MachineInstr &amp;' data-ref="616EI">EI</dfn> = *<a class="local col9 ref" href="#609IM" title='IM' data-ref="609IM">IM</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges13InstrIndexMap8getInstrENS0_9IndexTypeE" title='llvm::HexagonBlockRanges::InstrIndexMap::getInstr' data-ref="_ZNK4llvm18HexagonBlockRanges13InstrIndexMap8getInstrENS0_9IndexTypeE">getInstr</a>(<a class="local col4 ref" href="#614Range" title='Range' data-ref="614Range">Range</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZNK4llvm18HexagonBlockRanges10IndexRange3endEv" title='llvm::HexagonBlockRanges::IndexRange::end' data-ref="_ZNK4llvm18HexagonBlockRanges10IndexRange3endEv">end</a>());</td></tr>
<tr><th id="2249">2249</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SI.mayStore() &amp;&amp; &quot;Unexpected start instruction&quot;) ? void (0) : __assert_fail (&quot;SI.mayStore() &amp;&amp; \&quot;Unexpected start instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 2249, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#615SI" title='SI' data-ref="615SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() &amp;&amp; <q>"Unexpected start instruction"</q>);</td></tr>
<tr><th id="2250">2250</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (EI.mayLoad() &amp;&amp; &quot;Unexpected end instruction&quot;) ? void (0) : __assert_fail (&quot;EI.mayLoad() &amp;&amp; \&quot;Unexpected end instruction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 2250, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#616EI" title='EI' data-ref="616EI">EI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; <q>"Unexpected end instruction"</q>);</td></tr>
<tr><th id="2251">2251</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="617SrcOp" title='SrcOp' data-type='llvm::MachineOperand &amp;' data-ref="617SrcOp">SrcOp</dfn> = <a class="local col5 ref" href="#615SI" title='SI' data-ref="615SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="2252">2252</th><td></td></tr>
<tr><th id="2253">2253</th><td>        <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::RegisterRef" title='llvm::HexagonBlockRanges::RegisterRef' data-ref="llvm::HexagonBlockRanges::RegisterRef">RegisterRef</a> <dfn class="local col8 decl" id="618SrcRR" title='SrcRR' data-type='HexagonBlockRanges::RegisterRef' data-ref="618SrcRR">SrcRR</dfn> = { <a class="local col7 ref" href="#617SrcOp" title='SrcOp' data-ref="617SrcOp">SrcOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="2254">2254</th><td>                                                  <a class="local col7 ref" href="#617SrcOp" title='SrcOp' data-ref="617SrcOp">SrcOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() };</td></tr>
<tr><th id="2255">2255</th><td>        <em>auto</em> *<dfn class="local col9 decl" id="619RC" title='RC' data-type='auto *' data-ref="619RC">RC</dfn> = HII.<span class='error' title="no member named &apos;getRegClass&apos; in &apos;llvm::HexagonInstrInfo&apos;">getRegClass</span>(SI.getDesc(), <var>2</var>, &amp;HRI, MF);</td></tr>
<tr><th id="2256">2256</th><td>        <i>// The this-&gt; is needed to unconfuse MSVC.</i></td></tr>
<tr><th id="2257">2257</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="620FoundR" title='FoundR' data-type='unsigned int' data-ref="620FoundR">FoundR</dfn> = <b>this</b>-&gt;findPhysReg(MF, Range, IM, DM, RC);</td></tr>
<tr><th id="2258">2258</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;hexagon-pei&quot;)) { dbgs() &lt;&lt; &quot;Replacement reg:&quot; &lt;&lt; printReg(FoundR, &amp;HRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Replacement reg:"</q> &lt;&lt; <span class='error' title="no matching function for call to &apos;printReg&apos;">printReg</span>(FoundR, &amp;HRI)</td></tr>
<tr><th id="2259">2259</th><td>                          &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2260">2260</th><td>        <b>if</b> (<a class="local col0 ref" href="#620FoundR" title='FoundR' data-ref="620FoundR">FoundR</a> == <var>0</var>)</td></tr>
<tr><th id="2261">2261</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2262">2262</th><td><u>#<span data-ppcond="2262">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="2263">2263</th><td>        <b>if</b> (<a class="local col6 ref" href="#606HasOptLimit" title='HasOptLimit' data-ref="606HasOptLimit">HasOptLimit</a>) {</td></tr>
<tr><th id="2264">2264</th><td>          <b>if</b> (<a class="tu ref" href="#SpillOptCount" title='SpillOptCount' data-use='r' data-ref="SpillOptCount">SpillOptCount</a> &gt;= <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SpillOptMax" title='SpillOptMax' data-use='m' data-ref="SpillOptMax">SpillOptMax</a>)</td></tr>
<tr><th id="2265">2265</th><td>            <b>return</b>;</td></tr>
<tr><th id="2266">2266</th><td>          <a class="tu ref" href="#SpillOptCount" title='SpillOptCount' data-use='w' data-ref="SpillOptCount">SpillOptCount</a>++;</td></tr>
<tr><th id="2267">2267</th><td>        }</td></tr>
<tr><th id="2268">2268</th><td><u>#<span data-ppcond="2262">endif</span></u></td></tr>
<tr><th id="2269">2269</th><td></td></tr>
<tr><th id="2270">2270</th><td>        <i>// Generate the copy-in: "FoundR = COPY SrcR" at the store location.</i></td></tr>
<tr><th id="2271">2271</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="621StartIt" title='StartIt' data-type='MachineBasicBlock::iterator' data-ref="621StartIt">StartIt</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col5 ref" href="#615SI" title='SI' data-ref="615SI">SI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col2 decl" id="622NextIt" title='NextIt' data-type='MachineBasicBlock::iterator' data-ref="622NextIt">NextIt</dfn>;</td></tr>
<tr><th id="2272">2272</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="623CopyIn" title='CopyIn' data-type='llvm::MachineInstr *' data-ref="623CopyIn">CopyIn</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2273">2273</th><td>        <b>if</b> (<a class="local col8 ref" href="#618SrcRR" title='SrcRR' data-ref="618SrcRR">SrcRR</a>.<a class="ref" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::RegisterRef::Reg" title='llvm::HexagonBlockRanges::RegisterRef::Reg' data-ref="llvm::HexagonBlockRanges::RegisterRef::Reg">Reg</a> != <a class="local col0 ref" href="#620FoundR" title='FoundR' data-ref="620FoundR">FoundR</a> || <a class="local col8 ref" href="#618SrcRR" title='SrcRR' data-ref="618SrcRR">SrcRR</a>.<a class="ref" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::RegisterRef::Sub" title='llvm::HexagonBlockRanges::RegisterRef::Sub' data-ref="llvm::HexagonBlockRanges::RegisterRef::Sub">Sub</a> != <var>0</var>) {</td></tr>
<tr><th id="2274">2274</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="624DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="624DL">DL</dfn> = <a class="local col5 ref" href="#615SI" title='SI' data-ref="615SI">SI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2275">2275</th><td>          CopyIn = BuildMI(B, StartIt, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), FoundR)</td></tr>
<tr><th id="2276">2276</th><td>                       .add(SrcOp);</td></tr>
<tr><th id="2277">2277</th><td>        }</td></tr>
<tr><th id="2278">2278</th><td></td></tr>
<tr><th id="2279">2279</th><td>        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#621StartIt" title='StartIt' data-ref="621StartIt">StartIt</a>;</td></tr>
<tr><th id="2280">2280</th><td>        <i>// Check if this is a last store and the FI is live-on-exit.</i></td></tr>
<tr><th id="2281">2281</th><td>        <b>if</b> (<a class="local col7 ref" href="#597LoxFIs" title='LoxFIs' data-ref="597LoxFIs">LoxFIs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col2 ref" href="#612FI" title='FI' data-ref="612FI">FI</a>) &amp;&amp; (&amp;<a class="local col4 ref" href="#614Range" title='Range' data-ref="614Range">Range</a> == &amp;<a class="local col3 ref" href="#613RL" title='RL' data-ref="613RL">RL</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>())) {</td></tr>
<tr><th id="2282">2282</th><td>          <i>// Update store's source register.</i></td></tr>
<tr><th id="2283">2283</th><td>          <b>if</b> (<em>unsigned</em> <dfn class="local col5 decl" id="625SR" title='SR' data-type='unsigned int' data-ref="625SR"><a class="local col5 ref" href="#625SR" title='SR' data-ref="625SR">SR</a></dfn> = <a class="local col7 ref" href="#617SrcOp" title='SrcOp' data-ref="617SrcOp">SrcOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="2284">2284</th><td>            SrcOp.setReg(HRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::HexagonRegisterInfo&apos;">getSubReg</span>(FoundR, SR));</td></tr>
<tr><th id="2285">2285</th><td>          <b>else</b></td></tr>
<tr><th id="2286">2286</th><td>            <a class="local col7 ref" href="#617SrcOp" title='SrcOp' data-ref="617SrcOp">SrcOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#620FoundR" title='FoundR' data-ref="620FoundR">FoundR</a>);</td></tr>
<tr><th id="2287">2287</th><td>          <a class="local col7 ref" href="#617SrcOp" title='SrcOp' data-ref="617SrcOp">SrcOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="2288">2288</th><td>          <i>// We are keeping this register live.</i></td></tr>
<tr><th id="2289">2289</th><td>          <a class="local col7 ref" href="#617SrcOp" title='SrcOp' data-ref="617SrcOp">SrcOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="2290">2290</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2291">2291</th><td>          <a class="local col7 ref" href="#607B" title='B' data-ref="607B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseEPNS_12MachineInstrE">erase</a>(&amp;<a class="local col5 ref" href="#615SI" title='SI' data-ref="615SI">SI</a>);</td></tr>
<tr><th id="2292">2292</th><td>          <a class="local col9 ref" href="#609IM" title='IM' data-ref="609IM">IM</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges13InstrIndexMap12replaceInstrEPNS_12MachineInstrES3_" title='llvm::HexagonBlockRanges::InstrIndexMap::replaceInstr' data-ref="_ZN4llvm18HexagonBlockRanges13InstrIndexMap12replaceInstrEPNS_12MachineInstrES3_">replaceInstr</a>(&amp;<a class="local col5 ref" href="#615SI" title='SI' data-ref="615SI">SI</a>, <a class="local col3 ref" href="#623CopyIn" title='CopyIn' data-ref="623CopyIn">CopyIn</a>);</td></tr>
<tr><th id="2293">2293</th><td>        }</td></tr>
<tr><th id="2294">2294</th><td></td></tr>
<tr><th id="2295">2295</th><td>        <em>auto</em> <dfn class="local col6 decl" id="626EndIt" title='EndIt' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="626EndIt">EndIt</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col6 ref" href="#616EI" title='EI' data-ref="616EI">EI</a>.<a class="ref" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="2296">2296</th><td>        <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="627It" title='It' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="627It">It</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#621StartIt" title='StartIt' data-ref="621StartIt">StartIt</a>; <a class="local col7 ref" href="#627It" title='It' data-ref="627It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEERKNS_32MachineInstrBundleIteratorTraitsIS1_XT0_EE23nonconst_instr_iteratorE">!=</a> <a class="local col6 ref" href="#626EndIt" title='EndIt' data-ref="626EndIt">EndIt</a>; <a class="local col7 ref" href="#627It" title='It' data-ref="627It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#622NextIt" title='NextIt' data-ref="622NextIt">NextIt</a>) {</td></tr>
<tr><th id="2297">2297</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="628MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="628MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#627It" title='It' data-ref="627It">It</a>;</td></tr>
<tr><th id="2298">2298</th><td>          <a class="local col2 ref" href="#622NextIt" title='NextIt' data-ref="622NextIt">NextIt</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#627It" title='It' data-ref="627It">It</a>);</td></tr>
<tr><th id="2299">2299</th><td>          <em>int</em> <dfn class="local col9 decl" id="629TFI" title='TFI' data-type='int' data-ref="629TFI">TFI</dfn>;</td></tr>
<tr><th id="2300">2300</th><td>          <b>if</b> (!<a class="local col7 ref" href="#547HII" title='HII' data-ref="547HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::HexagonInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16HexagonInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</a>(<a class="local col8 ref" href="#628MI" title='MI' data-ref="628MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#629TFI" title='TFI' data-ref="629TFI">TFI</a></span>) || <a class="local col9 ref" href="#629TFI" title='TFI' data-ref="629TFI">TFI</a> != <a class="local col2 ref" href="#612FI" title='FI' data-ref="612FI">FI</a>)</td></tr>
<tr><th id="2301">2301</th><td>            <b>continue</b>;</td></tr>
<tr><th id="2302">2302</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="630DstR" title='DstR' data-type='unsigned int' data-ref="630DstR">DstR</dfn> = <a class="local col8 ref" href="#628MI" title='MI' data-ref="628MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2303">2303</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOperand(0).getSubReg() == 0) ? void (0) : __assert_fail (&quot;MI.getOperand(0).getSubReg() == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 2303, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#628MI" title='MI' data-ref="628MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>);</td></tr>
<tr><th id="2304">2304</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="631CopyOut" title='CopyOut' data-type='llvm::MachineInstr *' data-ref="631CopyOut">CopyOut</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2305">2305</th><td>          <b>if</b> (<a class="local col0 ref" href="#630DstR" title='DstR' data-ref="630DstR">DstR</a> != <a class="local col0 ref" href="#620FoundR" title='FoundR' data-ref="620FoundR">FoundR</a>) {</td></tr>
<tr><th id="2306">2306</th><td>            <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="632DL" title='DL' data-type='llvm::DebugLoc' data-ref="632DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#628MI" title='MI' data-ref="628MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2307">2307</th><td>            <em>unsigned</em> <dfn class="local col3 decl" id="633MemSize" title='MemSize' data-type='unsigned int' data-ref="633MemSize">MemSize</dfn> = <a class="local col7 ref" href="#547HII" title='HII' data-ref="547HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getMemAccessSize' data-ref="_ZNK4llvm16HexagonInstrInfo16getMemAccessSizeERKNS_12MachineInstrE">getMemAccessSize</a>(<a class="local col8 ref" href="#628MI" title='MI' data-ref="628MI">MI</a>);</td></tr>
<tr><th id="2308">2308</th><td>            <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HII.getAddrMode(MI) == HexagonII::BaseImmOffset) ? void (0) : __assert_fail (&quot;HII.getAddrMode(MI) == HexagonII::BaseImmOffset&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp&quot;, 2308, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#547HII" title='HII' data-ref="547HII">HII</a>.<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::getAddrMode' data-ref="_ZNK4llvm16HexagonInstrInfo11getAddrModeERKNS_12MachineInstrE">getAddrMode</a>(<a class="local col8 ref" href="#628MI" title='MI' data-ref="628MI">MI</a>) == HexagonII::<a class="enum" href="MCTargetDesc/HexagonBaseInfo.h.html#llvm::HexagonII::AddrMode::BaseImmOffset" title='llvm::HexagonII::AddrMode::BaseImmOffset' data-ref="llvm::HexagonII::AddrMode::BaseImmOffset">BaseImmOffset</a>);</td></tr>
<tr><th id="2309">2309</th><td>            <em>unsigned</em> <dfn class="local col4 decl" id="634CopyOpc" title='CopyOpc' data-type='unsigned int' data-ref="634CopyOpc">CopyOpc</dfn> = <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>;</td></tr>
<tr><th id="2310">2310</th><td>            <b>if</b> (HII.isSignExtendingLoad(MI))</td></tr>
<tr><th id="2311">2311</th><td>              CopyOpc = (MemSize == <var>1</var>) ? Hexagon::<span class='error' title="no member named &apos;A2_sxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxtb</span> : Hexagon::<span class='error' title="no member named &apos;A2_sxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxth</span>;</td></tr>
<tr><th id="2312">2312</th><td>            <b>else</b> <b>if</b> (HII.isZeroExtendingLoad(MI))</td></tr>
<tr><th id="2313">2313</th><td>              CopyOpc = (MemSize == <var>1</var>) ? Hexagon::<span class='error' title="no member named &apos;A2_zxtb&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxtb</span> : Hexagon::<span class='error' title="no member named &apos;A2_zxth&apos; in namespace &apos;llvm::Hexagon&apos;">A2_zxth</span>;</td></tr>
<tr><th id="2314">2314</th><td>            CopyOut = BuildMI(B, It, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(CopyOpc), DstR)</td></tr>
<tr><th id="2315">2315</th><td>                        .addReg(FoundR, getKillRegState(&amp;MI == &amp;EI));</td></tr>
<tr><th id="2316">2316</th><td>          }</td></tr>
<tr><th id="2317">2317</th><td>          <a class="local col9 ref" href="#609IM" title='IM' data-ref="609IM">IM</a>.<a class="ref" href="HexagonBlockRanges.h.html#_ZN4llvm18HexagonBlockRanges13InstrIndexMap12replaceInstrEPNS_12MachineInstrES3_" title='llvm::HexagonBlockRanges::InstrIndexMap::replaceInstr' data-ref="_ZN4llvm18HexagonBlockRanges13InstrIndexMap12replaceInstrEPNS_12MachineInstrES3_">replaceInstr</a>(&amp;<a class="local col8 ref" href="#628MI" title='MI' data-ref="628MI">MI</a>, <a class="local col1 ref" href="#631CopyOut" title='CopyOut' data-ref="631CopyOut">CopyOut</a>);</td></tr>
<tr><th id="2318">2318</th><td>          <a class="local col7 ref" href="#607B" title='B' data-ref="607B">B</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#627It" title='It' data-ref="627It">It</a>);</td></tr>
<tr><th id="2319">2319</th><td>        }</td></tr>
<tr><th id="2320">2320</th><td></td></tr>
<tr><th id="2321">2321</th><td>        <i>// Update the dead map.</i></td></tr>
<tr><th id="2322">2322</th><td>        <a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges" title='llvm::HexagonBlockRanges' data-ref="llvm::HexagonBlockRanges">HexagonBlockRanges</a>::<a class="type" href="HexagonBlockRanges.h.html#llvm::HexagonBlockRanges::RegisterRef" title='llvm::HexagonBlockRanges::RegisterRef' data-ref="llvm::HexagonBlockRanges::RegisterRef">RegisterRef</a> <dfn class="local col5 decl" id="635FoundRR" title='FoundRR' data-type='HexagonBlockRanges::RegisterRef' data-ref="635FoundRR">FoundRR</dfn> = { <a class="local col0 ref" href="#620FoundR" title='FoundR' data-ref="620FoundR">FoundR</a>, <var>0</var> };</td></tr>
<tr><th id="2323">2323</th><td>        <b>for</b> (<em>auto</em> RR : HexagonBlockRanges::expandToSubRegs(FoundRR, MRI, <span class='error' title="no viable conversion from &apos;const llvm::HexagonRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">HRI</span>))</td></tr>
<tr><th id="2324">2324</th><td>          DM[RR].subtract(Range);</td></tr>
<tr><th id="2325">2325</th><td>      } <i>// for Range in range list</i></td></tr>
<tr><th id="2326">2326</th><td>    }</td></tr>
<tr><th id="2327">2327</th><td>  }</td></tr>
<tr><th id="2328">2328</th><td>}</td></tr>
<tr><th id="2329">2329</th><td></td></tr>
<tr><th id="2330">2330</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering12expandAllocaEPNS_12MachineInstrERKNS_16HexagonInstrInfoEjj" title='llvm::HexagonFrameLowering::expandAlloca' data-ref="_ZNK4llvm20HexagonFrameLowering12expandAllocaEPNS_12MachineInstrERKNS_16HexagonInstrInfoEjj">expandAlloca</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="636AI" title='AI' data-type='llvm::MachineInstr *' data-ref="636AI">AI</dfn>,</td></tr>
<tr><th id="2331">2331</th><td>      <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col7 decl" id="637HII" title='HII' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="637HII">HII</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="638SP" title='SP' data-type='unsigned int' data-ref="638SP">SP</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="639CF" title='CF' data-type='unsigned int' data-ref="639CF">CF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2332">2332</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="640MB" title='MB' data-type='llvm::MachineBasicBlock &amp;' data-ref="640MB">MB</dfn> = *<a class="local col6 ref" href="#636AI" title='AI' data-ref="636AI">AI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2333">2333</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="641DL" title='DL' data-type='llvm::DebugLoc' data-ref="641DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#636AI" title='AI' data-ref="636AI">AI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2334">2334</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="642A" title='A' data-type='unsigned int' data-ref="642A">A</dfn> = <a class="local col6 ref" href="#636AI" title='AI' data-ref="636AI">AI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2335">2335</th><td></td></tr>
<tr><th id="2336">2336</th><td>  <i>// Have</i></td></tr>
<tr><th id="2337">2337</th><td><i>  //    Rd  = alloca Rs, #A</i></td></tr>
<tr><th id="2338">2338</th><td><i>  //</i></td></tr>
<tr><th id="2339">2339</th><td><i>  // If Rs and Rd are different registers, use this sequence:</i></td></tr>
<tr><th id="2340">2340</th><td><i>  //    Rd  = sub(r29, Rs)</i></td></tr>
<tr><th id="2341">2341</th><td><i>  //    r29 = sub(r29, Rs)</i></td></tr>
<tr><th id="2342">2342</th><td><i>  //    Rd  = and(Rd, #-A)    ; if necessary</i></td></tr>
<tr><th id="2343">2343</th><td><i>  //    r29 = and(r29, #-A)   ; if necessary</i></td></tr>
<tr><th id="2344">2344</th><td><i>  //    Rd  = add(Rd, #CF)    ; CF size aligned to at most A</i></td></tr>
<tr><th id="2345">2345</th><td><i>  // otherwise, do</i></td></tr>
<tr><th id="2346">2346</th><td><i>  //    Rd  = sub(r29, Rs)</i></td></tr>
<tr><th id="2347">2347</th><td><i>  //    Rd  = and(Rd, #-A)    ; if necessary</i></td></tr>
<tr><th id="2348">2348</th><td><i>  //    r29 = Rd</i></td></tr>
<tr><th id="2349">2349</th><td><i>  //    Rd  = add(Rd, #CF)    ; CF size aligned to at most A</i></td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="643RdOp" title='RdOp' data-type='llvm::MachineOperand &amp;' data-ref="643RdOp">RdOp</dfn> = <a class="local col6 ref" href="#636AI" title='AI' data-ref="636AI">AI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2352">2352</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="644RsOp" title='RsOp' data-type='llvm::MachineOperand &amp;' data-ref="644RsOp">RsOp</dfn> = <a class="local col6 ref" href="#636AI" title='AI' data-ref="636AI">AI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2353">2353</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="645Rd" title='Rd' data-type='unsigned int' data-ref="645Rd">Rd</dfn> = <a class="local col3 ref" href="#643RdOp" title='RdOp' data-ref="643RdOp">RdOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <dfn class="local col6 decl" id="646Rs" title='Rs' data-type='unsigned int' data-ref="646Rs">Rs</dfn> = <a class="local col4 ref" href="#644RsOp" title='RsOp' data-ref="644RsOp">RsOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2354">2354</th><td></td></tr>
<tr><th id="2355">2355</th><td>  <i>// Rd = sub(r29, Rs)</i></td></tr>
<tr><th id="2356">2356</th><td>  BuildMI(MB, AI, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_sub&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sub</span>), Rd)</td></tr>
<tr><th id="2357">2357</th><td>      .addReg(SP)</td></tr>
<tr><th id="2358">2358</th><td>      .addReg(Rs);</td></tr>
<tr><th id="2359">2359</th><td>  <b>if</b> (<a class="local col6 ref" href="#646Rs" title='Rs' data-ref="646Rs">Rs</a> != <a class="local col5 ref" href="#645Rd" title='Rd' data-ref="645Rd">Rd</a>) {</td></tr>
<tr><th id="2360">2360</th><td>    <i>// r29 = sub(r29, Rs)</i></td></tr>
<tr><th id="2361">2361</th><td>    BuildMI(MB, AI, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_sub&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sub</span>), SP)</td></tr>
<tr><th id="2362">2362</th><td>        .addReg(SP)</td></tr>
<tr><th id="2363">2363</th><td>        .addReg(Rs);</td></tr>
<tr><th id="2364">2364</th><td>  }</td></tr>
<tr><th id="2365">2365</th><td>  <b>if</b> (<a class="local col2 ref" href="#642A" title='A' data-ref="642A">A</a> &gt; <var>8</var>) {</td></tr>
<tr><th id="2366">2366</th><td>    <i>// Rd  = and(Rd, #-A)</i></td></tr>
<tr><th id="2367">2367</th><td>    BuildMI(MB, AI, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span>), Rd)</td></tr>
<tr><th id="2368">2368</th><td>        .addReg(Rd)</td></tr>
<tr><th id="2369">2369</th><td>        .addImm(-int64_t(A));</td></tr>
<tr><th id="2370">2370</th><td>    <b>if</b> (Rs != Rd)</td></tr>
<tr><th id="2371">2371</th><td>      BuildMI(MB, AI, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_andir&apos; in namespace &apos;llvm::Hexagon&apos;">A2_andir</span>), SP)</td></tr>
<tr><th id="2372">2372</th><td>          .addReg(SP)</td></tr>
<tr><th id="2373">2373</th><td>          .addImm(-int64_t(A));</td></tr>
<tr><th id="2374">2374</th><td>  }</td></tr>
<tr><th id="2375">2375</th><td>  <b>if</b> (<a class="local col6 ref" href="#646Rs" title='Rs' data-ref="646Rs">Rs</a> == <a class="local col5 ref" href="#645Rd" title='Rd' data-ref="645Rd">Rd</a>) {</td></tr>
<tr><th id="2376">2376</th><td>    <i>// r29 = Rd</i></td></tr>
<tr><th id="2377">2377</th><td>    BuildMI(MB, AI, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(TargetOpcode::COPY), SP)</td></tr>
<tr><th id="2378">2378</th><td>        .addReg(Rd);</td></tr>
<tr><th id="2379">2379</th><td>  }</td></tr>
<tr><th id="2380">2380</th><td>  <b>if</b> (<a class="local col9 ref" href="#639CF" title='CF' data-ref="639CF">CF</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="2381">2381</th><td>    <i>// Rd = add(Rd, #CF)</i></td></tr>
<tr><th id="2382">2382</th><td>    BuildMI(MB, AI, DL, HII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(Hexagon::<span class='error' title="no member named &apos;A2_addi&apos; in namespace &apos;llvm::Hexagon&apos;">A2_addi</span>), Rd)</td></tr>
<tr><th id="2383">2383</th><td>        .addReg(Rd)</td></tr>
<tr><th id="2384">2384</th><td>        .addImm(CF);</td></tr>
<tr><th id="2385">2385</th><td>  }</td></tr>
<tr><th id="2386">2386</th><td>}</td></tr>
<tr><th id="2387">2387</th><td></td></tr>
<tr><th id="2388">2388</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering11needsAlignaERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::needsAligna' data-ref="_ZNK4llvm20HexagonFrameLowering11needsAlignaERKNS_15MachineFunctionE">needsAligna</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="647MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="647MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2389">2389</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col8 decl" id="648MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="648MFI">MFI</dfn> = <a class="local col7 ref" href="#647MF" title='MF' data-ref="647MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="2390">2390</th><td>  <b>if</b> (!<a class="local col8 ref" href="#648MFI" title='MFI' data-ref="648MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>())</td></tr>
<tr><th id="2391">2391</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2392">2392</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="649MaxA" title='MaxA' data-type='unsigned int' data-ref="649MaxA">MaxA</dfn> = <a class="local col8 ref" href="#648MFI" title='MFI' data-ref="648MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv" title='llvm::MachineFrameInfo::getMaxAlignment' data-ref="_ZNK4llvm16MachineFrameInfo15getMaxAlignmentEv">getMaxAlignment</a>();</td></tr>
<tr><th id="2393">2393</th><td>  <b>if</b> (<a class="local col9 ref" href="#649MaxA" title='MaxA' data-ref="649MaxA">MaxA</a> &lt;= <a class="member" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv" title='llvm::TargetFrameLowering::getStackAlignment' data-ref="_ZNK4llvm19TargetFrameLowering17getStackAlignmentEv">getStackAlignment</a>())</td></tr>
<tr><th id="2394">2394</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2395">2395</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2396">2396</th><td>}</td></tr>
<tr><th id="2397">2397</th><td></td></tr>
<tr><th id="2398">2398</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering14getAlignaInstrERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::getAlignaInstr' data-ref="_ZNK4llvm20HexagonFrameLowering14getAlignaInstrERKNS_15MachineFunctionE">getAlignaInstr</dfn>(</td></tr>
<tr><th id="2399">2399</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="650MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="650MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2400">2400</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col1 decl" id="651B" title='B' data-type='const llvm::MachineBasicBlock &amp;' data-ref="651B">B</dfn> : <a class="local col0 ref" href="#650MF" title='MF' data-ref="650MF">MF</a>)</td></tr>
<tr><th id="2401">2401</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="652I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="652I">I</dfn> : <a class="local col1 ref" href="#651B" title='B' data-ref="651B">B</a>)</td></tr>
<tr><th id="2402">2402</th><td>      <b>if</b> (I.getOpcode() == Hexagon::<span class='error' title="no member named &apos;PS_aligna&apos; in namespace &apos;llvm::Hexagon&apos;">PS_aligna</span>)</td></tr>
<tr><th id="2403">2403</th><td>        <b>return</b> &amp;<a class="local col2 ref" href="#652I" title='I' data-ref="652I">I</a>;</td></tr>
<tr><th id="2404">2404</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2405">2405</th><td>}</td></tr>
<tr><th id="2406">2406</th><td></td></tr>
<tr><th id="2407">2407</th><td><i class="doc">/// Adds all callee-saved registers as implicit uses or defs to the</i></td></tr>
<tr><th id="2408">2408</th><td><i class="doc">/// instruction.</i></td></tr>
<tr><th id="2409">2409</th><td><em>void</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering34addCalleeSaveRegistersAsImpOperandEPNS_12MachineInstrERKSt6vectorINS_15CalleeSavedInfoESaIS4_EEbb" title='llvm::HexagonFrameLowering::addCalleeSaveRegistersAsImpOperand' data-ref="_ZNK4llvm20HexagonFrameLowering34addCalleeSaveRegistersAsImpOperandEPNS_12MachineInstrERKSt6vectorINS_15CalleeSavedInfoESaIS4_EEbb">addCalleeSaveRegistersAsImpOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="653MI" title='MI' data-type='llvm::MachineInstr *' data-ref="653MI">MI</dfn>,</td></tr>
<tr><th id="2410">2410</th><td>      <em>const</em> <a class="typedef" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering::CSIVect" title='llvm::HexagonFrameLowering::CSIVect' data-type='std::vector&lt;CalleeSavedInfo&gt;' data-ref="llvm::HexagonFrameLowering::CSIVect">CSIVect</a> &amp;<dfn class="local col4 decl" id="654CSI" title='CSI' data-type='const CSIVect &amp;' data-ref="654CSI">CSI</dfn>, <em>bool</em> <dfn class="local col5 decl" id="655IsDef" title='IsDef' data-type='bool' data-ref="655IsDef">IsDef</dfn>, <em>bool</em> <dfn class="local col6 decl" id="656IsKill" title='IsKill' data-type='bool' data-ref="656IsKill">IsKill</dfn>) <em>const</em> {</td></tr>
<tr><th id="2411">2411</th><td>  <i>// Add the callee-saved registers as implicit uses.</i></td></tr>
<tr><th id="2412">2412</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="657R" title='R' data-type='const llvm::CalleeSavedInfo &amp;' data-ref="657R">R</dfn> : <a class="local col4 ref" href="#654CSI" title='CSI' data-ref="654CSI">CSI</a>)</td></tr>
<tr><th id="2413">2413</th><td>    <a class="local col3 ref" href="#653MI" title='MI' data-ref="653MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col7 ref" href="#657R" title='R' data-ref="657R">R</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>(), <a class="local col5 ref" href="#655IsDef" title='IsDef' data-ref="655IsDef">IsDef</a>, <b>true</b>, <a class="local col6 ref" href="#656IsKill" title='IsKill' data-ref="656IsKill">IsKill</a>));</td></tr>
<tr><th id="2414">2414</th><td>}</td></tr>
<tr><th id="2415">2415</th><td></td></tr>
<tr><th id="2416">2416</th><td><i class="doc">/// Determine whether the callee-saved register saves and restores should</i></td></tr>
<tr><th id="2417">2417</th><td><i class="doc">/// be generated via inline code. If this function returns "true", inline</i></td></tr>
<tr><th id="2418">2418</th><td><i class="doc">/// code will be generated. If this function returns "false", additional</i></td></tr>
<tr><th id="2419">2419</th><td><i class="doc">/// checks are performed, which may still lead to the inline code.</i></td></tr>
<tr><th id="2420">2420</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering15shouldInlineCSRERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE" title='llvm::HexagonFrameLowering::shouldInlineCSR' data-ref="_ZNK4llvm20HexagonFrameLowering15shouldInlineCSRERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE">shouldInlineCSR</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="658MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="658MF">MF</dfn>,</td></tr>
<tr><th id="2421">2421</th><td>      <em>const</em> <a class="typedef" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering::CSIVect" title='llvm::HexagonFrameLowering::CSIVect' data-type='std::vector&lt;CalleeSavedInfo&gt;' data-ref="llvm::HexagonFrameLowering::CSIVect">CSIVect</a> &amp;<dfn class="local col9 decl" id="659CSI" title='CSI' data-type='const CSIVect &amp;' data-ref="659CSI">CSI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2422">2422</th><td>  <b>if</b> (<a class="local col8 ref" href="#658MF" title='MF' data-ref="658MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="HexagonMachineFunctionInfo.h.html#llvm::HexagonMachineFunctionInfo" title='llvm::HexagonMachineFunctionInfo' data-ref="llvm::HexagonMachineFunctionInfo">HexagonMachineFunctionInfo</a>&gt;()-&gt;<a class="ref" href="HexagonMachineFunctionInfo.h.html#_ZNK4llvm26HexagonMachineFunctionInfo11hasEHReturnEv" title='llvm::HexagonMachineFunctionInfo::hasEHReturn' data-ref="_ZNK4llvm26HexagonMachineFunctionInfo11hasEHReturnEv">hasEHReturn</a>())</td></tr>
<tr><th id="2423">2423</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2424">2424</th><td>  <b>if</b> (!<a class="virtual member" href="#_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::hasFP' data-ref="_ZNK4llvm20HexagonFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#658MF" title='MF' data-ref="658MF">MF</a>))</td></tr>
<tr><th id="2425">2425</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2426">2426</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL9isOptSizeRKN4llvm15MachineFunctionE" title='isOptSize' data-use='c' data-ref="_ZL9isOptSizeRKN4llvm15MachineFunctionE">isOptSize</a>(<a class="local col8 ref" href="#658MF" title='MF' data-ref="658MF">MF</a>) &amp;&amp; !<a class="tu ref" href="#_ZL9isMinSizeRKN4llvm15MachineFunctionE" title='isMinSize' data-use='c' data-ref="_ZL9isMinSizeRKN4llvm15MachineFunctionE">isMinSize</a>(<a class="local col8 ref" href="#658MF" title='MF' data-ref="658MF">MF</a>))</td></tr>
<tr><th id="2427">2427</th><td>    <b>if</b> (<a class="local col8 ref" href="#658MF" title='MF' data-ref="658MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() &gt; <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level::Default" title='llvm::CodeGenOpt::Level::Default' data-ref="llvm::CodeGenOpt::Level::Default">Default</a>)</td></tr>
<tr><th id="2428">2428</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2429">2429</th><td></td></tr>
<tr><th id="2430">2430</th><td>  <i>// Check if CSI only has double registers, and if the registers form</i></td></tr>
<tr><th id="2431">2431</th><td><i>  // a contiguous block starting from D8.</i></td></tr>
<tr><th id="2432">2432</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="_ZN4llvm4RegsEi" title='llvm::Regs' data-ref="_ZN4llvm4RegsEi">Regs</dfn>(Hexagon::<span class='error' title="no type named &apos;NUM_TARGET_REGS&apos; in namespace &apos;llvm::Hexagon&apos;">NUM_TARGET_REGS</span>);</td></tr>
<tr><th id="2433">2433</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="660i" title='i' data-type='unsigned int' data-ref="660i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="661n" title='n' data-type='unsigned int' data-ref="661n">n</dfn> = <a class="local col9 ref" href="#659CSI" title='CSI' data-ref="659CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col0 ref" href="#660i" title='i' data-ref="660i">i</a> &lt; <a class="local col1 ref" href="#661n" title='n' data-ref="661n">n</a>; ++<a class="local col0 ref" href="#660i" title='i' data-ref="660i">i</a>) {</td></tr>
<tr><th id="2434">2434</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="662R" title='R' data-type='unsigned int' data-ref="662R">R</dfn> = <a class="local col9 ref" href="#659CSI" title='CSI' data-ref="659CSI">CSI</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col0 ref" href="#660i" title='i' data-ref="660i">i</a>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="2435">2435</th><td>    <b>if</b> (!Hexagon::<span class='error' title="no member named &apos;DoubleRegsRegClass&apos; in namespace &apos;llvm::Hexagon&apos;">DoubleRegsRegClass</span>.contains(R))</td></tr>
<tr><th id="2436">2436</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2437">2437</th><td>    Regs[R] = <b>true</b>;</td></tr>
<tr><th id="2438">2438</th><td>  }</td></tr>
<tr><th id="2439">2439</th><td>  <em>int</em> <dfn class="local col3 decl" id="663F" title='F' data-type='int' data-ref="663F">F</dfn> = Regs.find_first();</td></tr>
<tr><th id="2440">2440</th><td>  <b>if</b> (F != Hexagon::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::Hexagon&apos;">D8</span>)</td></tr>
<tr><th id="2441">2441</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2442">2442</th><td>  <b>while</b> (<a class="local col3 ref" href="#663F" title='F' data-ref="663F">F</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="2443">2443</th><td>    <em>int</em> <dfn class="local col4 decl" id="664N" title='N' data-type='int' data-ref="664N">N</dfn> = Regs.find_next(F);</td></tr>
<tr><th id="2444">2444</th><td>    <b>if</b> (<a class="local col4 ref" href="#664N" title='N' data-ref="664N">N</a> &gt;= <var>0</var> &amp;&amp; <a class="local col4 ref" href="#664N" title='N' data-ref="664N">N</a> != <a class="local col3 ref" href="#663F" title='F' data-ref="663F">F</a>+<var>1</var>)</td></tr>
<tr><th id="2445">2445</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2446">2446</th><td>    <a class="local col3 ref" href="#663F" title='F' data-ref="663F">F</a> = <a class="local col4 ref" href="#664N" title='N' data-ref="664N">N</a>;</td></tr>
<tr><th id="2447">2447</th><td>  }</td></tr>
<tr><th id="2448">2448</th><td></td></tr>
<tr><th id="2449">2449</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2450">2450</th><td>}</td></tr>
<tr><th id="2451">2451</th><td></td></tr>
<tr><th id="2452">2452</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering16useSpillFunctionERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE" title='llvm::HexagonFrameLowering::useSpillFunction' data-ref="_ZNK4llvm20HexagonFrameLowering16useSpillFunctionERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE">useSpillFunction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="665MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="665MF">MF</dfn>,</td></tr>
<tr><th id="2453">2453</th><td>      <em>const</em> <a class="typedef" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering::CSIVect" title='llvm::HexagonFrameLowering::CSIVect' data-type='std::vector&lt;CalleeSavedInfo&gt;' data-ref="llvm::HexagonFrameLowering::CSIVect">CSIVect</a> &amp;<dfn class="local col6 decl" id="666CSI" title='CSI' data-type='const CSIVect &amp;' data-ref="666CSI">CSI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2454">2454</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm20HexagonFrameLowering15shouldInlineCSRERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE" title='llvm::HexagonFrameLowering::shouldInlineCSR' data-ref="_ZNK4llvm20HexagonFrameLowering15shouldInlineCSRERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE">shouldInlineCSR</a>(<a class="local col5 ref" href="#665MF" title='MF' data-ref="665MF">MF</a>, <a class="local col6 ref" href="#666CSI" title='CSI' data-ref="666CSI">CSI</a>))</td></tr>
<tr><th id="2455">2455</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2456">2456</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="667NumCSI" title='NumCSI' data-type='unsigned int' data-ref="667NumCSI">NumCSI</dfn> = <a class="local col6 ref" href="#666CSI" title='CSI' data-ref="666CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="2457">2457</th><td>  <b>if</b> (<a class="local col7 ref" href="#667NumCSI" title='NumCSI' data-ref="667NumCSI">NumCSI</a> &lt;= <var>1</var>)</td></tr>
<tr><th id="2458">2458</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2459">2459</th><td></td></tr>
<tr><th id="2460">2460</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="668Threshold" title='Threshold' data-type='unsigned int' data-ref="668Threshold">Threshold</dfn> = <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#_ZL9isOptSizeRKN4llvm15MachineFunctionE" title='isOptSize' data-use='c' data-ref="_ZL9isOptSizeRKN4llvm15MachineFunctionE">isOptSize</a>(<a class="local col5 ref" href="#665MF" title='MF' data-ref="665MF">MF</a>) ? <a class="tu ref" href="#SpillFuncThresholdOs" title='SpillFuncThresholdOs' data-use='m' data-ref="SpillFuncThresholdOs">SpillFuncThresholdOs</a></td></tr>
<tr><th id="2461">2461</th><td>                                     : <a class="tu ref" href="#SpillFuncThreshold" title='SpillFuncThreshold' data-use='m' data-ref="SpillFuncThreshold">SpillFuncThreshold</a>;</td></tr>
<tr><th id="2462">2462</th><td>  <b>return</b> <a class="local col8 ref" href="#668Threshold" title='Threshold' data-ref="668Threshold">Threshold</a> &lt; <a class="local col7 ref" href="#667NumCSI" title='NumCSI' data-ref="667NumCSI">NumCSI</a>;</td></tr>
<tr><th id="2463">2463</th><td>}</td></tr>
<tr><th id="2464">2464</th><td></td></tr>
<tr><th id="2465">2465</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering18useRestoreFunctionERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE" title='llvm::HexagonFrameLowering::useRestoreFunction' data-ref="_ZNK4llvm20HexagonFrameLowering18useRestoreFunctionERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE">useRestoreFunction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="669MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="669MF">MF</dfn>,</td></tr>
<tr><th id="2466">2466</th><td>      <em>const</em> <a class="typedef" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering::CSIVect" title='llvm::HexagonFrameLowering::CSIVect' data-type='std::vector&lt;CalleeSavedInfo&gt;' data-ref="llvm::HexagonFrameLowering::CSIVect">CSIVect</a> &amp;<dfn class="local col0 decl" id="670CSI" title='CSI' data-type='const CSIVect &amp;' data-ref="670CSI">CSI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2467">2467</th><td>  <b>if</b> (<a class="member" href="#_ZNK4llvm20HexagonFrameLowering15shouldInlineCSRERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE" title='llvm::HexagonFrameLowering::shouldInlineCSR' data-ref="_ZNK4llvm20HexagonFrameLowering15shouldInlineCSRERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE">shouldInlineCSR</a>(<a class="local col9 ref" href="#669MF" title='MF' data-ref="669MF">MF</a>, <a class="local col0 ref" href="#670CSI" title='CSI' data-ref="670CSI">CSI</a>))</td></tr>
<tr><th id="2468">2468</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2469">2469</th><td>  <i>// The restore functions do a bit more than just restoring registers.</i></td></tr>
<tr><th id="2470">2470</th><td><i>  // The non-returning versions will go back directly to the caller's</i></td></tr>
<tr><th id="2471">2471</th><td><i>  // caller, others will clean up the stack frame in preparation for</i></td></tr>
<tr><th id="2472">2472</th><td><i>  // a tail call. Using them can still save code size even if only one</i></td></tr>
<tr><th id="2473">2473</th><td><i>  // register is getting restores. Make the decision based on -Oz:</i></td></tr>
<tr><th id="2474">2474</th><td><i>  // using -Os will use inline restore for a single register.</i></td></tr>
<tr><th id="2475">2475</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL9isMinSizeRKN4llvm15MachineFunctionE" title='isMinSize' data-use='c' data-ref="_ZL9isMinSizeRKN4llvm15MachineFunctionE">isMinSize</a>(<a class="local col9 ref" href="#669MF" title='MF' data-ref="669MF">MF</a>))</td></tr>
<tr><th id="2476">2476</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2477">2477</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="671NumCSI" title='NumCSI' data-type='unsigned int' data-ref="671NumCSI">NumCSI</dfn> = <a class="local col0 ref" href="#670CSI" title='CSI' data-ref="670CSI">CSI</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="2478">2478</th><td>  <b>if</b> (<a class="local col1 ref" href="#671NumCSI" title='NumCSI' data-ref="671NumCSI">NumCSI</a> &lt;= <var>1</var>)</td></tr>
<tr><th id="2479">2479</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2480">2480</th><td></td></tr>
<tr><th id="2481">2481</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="672Threshold" title='Threshold' data-type='unsigned int' data-ref="672Threshold">Threshold</dfn> = <a class="tu ref" href="#_ZL9isOptSizeRKN4llvm15MachineFunctionE" title='isOptSize' data-use='c' data-ref="_ZL9isOptSizeRKN4llvm15MachineFunctionE">isOptSize</a>(<a class="local col9 ref" href="#669MF" title='MF' data-ref="669MF">MF</a>) ? <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SpillFuncThresholdOs" title='SpillFuncThresholdOs' data-use='m' data-ref="SpillFuncThresholdOs">SpillFuncThresholdOs</a>-<var>1</var></td></tr>
<tr><th id="2482">2482</th><td>                                     : <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SpillFuncThreshold" title='SpillFuncThreshold' data-use='m' data-ref="SpillFuncThreshold">SpillFuncThreshold</a>;</td></tr>
<tr><th id="2483">2483</th><td>  <b>return</b> <a class="local col2 ref" href="#672Threshold" title='Threshold' data-ref="672Threshold">Threshold</a> &lt; <a class="local col1 ref" href="#671NumCSI" title='NumCSI' data-ref="671NumCSI">NumCSI</a>;</td></tr>
<tr><th id="2484">2484</th><td>}</td></tr>
<tr><th id="2485">2485</th><td></td></tr>
<tr><th id="2486">2486</th><td><em>bool</em> <a class="type" href="HexagonFrameLowering.h.html#llvm::HexagonFrameLowering" title='llvm::HexagonFrameLowering' data-ref="llvm::HexagonFrameLowering">HexagonFrameLowering</a>::<dfn class="decl def" id="_ZNK4llvm20HexagonFrameLowering22mayOverflowFrameOffsetERNS_15MachineFunctionE" title='llvm::HexagonFrameLowering::mayOverflowFrameOffset' data-ref="_ZNK4llvm20HexagonFrameLowering22mayOverflowFrameOffsetERNS_15MachineFunctionE">mayOverflowFrameOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="673MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="673MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2487">2487</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="674StackSize" title='StackSize' data-type='unsigned int' data-ref="674StackSize">StackSize</dfn> = <a class="local col3 ref" href="#673MF" title='MF' data-ref="673MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo17estimateStackSizeERKNS_15MachineFunctionE" title='llvm::MachineFrameInfo::estimateStackSize' data-ref="_ZNK4llvm16MachineFrameInfo17estimateStackSizeERKNS_15MachineFunctionE">estimateStackSize</a>(<a class="local col3 ref" href="#673MF" title='MF' data-ref="673MF">MF</a>);</td></tr>
<tr><th id="2488">2488</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="675HST" title='HST' data-type='const llvm::HexagonSubtarget &amp;' data-ref="675HST">HST</dfn> = <a class="local col3 ref" href="#673MF" title='MF' data-ref="673MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;();</td></tr>
<tr><th id="2489">2489</th><td>  <i>// A fairly simplistic guess as to whether a potential load/store to a</i></td></tr>
<tr><th id="2490">2490</th><td><i>  // stack location could require an extra register.</i></td></tr>
<tr><th id="2491">2491</th><td>  <b>if</b> (<a class="local col5 ref" href="#675HST" title='HST' data-ref="675HST">HST</a>.<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget9useHVXOpsEv" title='llvm::HexagonSubtarget::useHVXOps' data-ref="_ZNK4llvm16HexagonSubtarget9useHVXOpsEv">useHVXOps</a>() &amp;&amp; <a class="local col4 ref" href="#674StackSize" title='StackSize' data-ref="674StackSize">StackSize</a> &gt; <var>256</var>)</td></tr>
<tr><th id="2492">2492</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2493">2493</th><td></td></tr>
<tr><th id="2494">2494</th><td>  <i>// Check if the function has store-immediate instructions that access</i></td></tr>
<tr><th id="2495">2495</th><td><i>  // the stack. Since the offset field is not extendable, if the stack</i></td></tr>
<tr><th id="2496">2496</th><td><i>  // size exceeds the offset limit (6 bits, shifted), the stores will</i></td></tr>
<tr><th id="2497">2497</th><td><i>  // require a new base register.</i></td></tr>
<tr><th id="2498">2498</th><td>  <em>bool</em> <dfn class="local col6 decl" id="676HasImmStack" title='HasImmStack' data-type='bool' data-ref="676HasImmStack">HasImmStack</dfn> = <b>false</b>;</td></tr>
<tr><th id="2499">2499</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="677MinLS" title='MinLS' data-type='unsigned int' data-ref="677MinLS">MinLS</dfn> = ~<var>0u</var>;   <i>// Log_2 of the memory access size.</i></td></tr>
<tr><th id="2500">2500</th><td></td></tr>
<tr><th id="2501">2501</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="678B" title='B' data-type='const llvm::MachineBasicBlock &amp;' data-ref="678B">B</dfn> : <a class="local col3 ref" href="#673MF" title='MF' data-ref="673MF">MF</a>) {</td></tr>
<tr><th id="2502">2502</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="679MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="679MI">MI</dfn> : <a class="local col8 ref" href="#678B" title='B' data-ref="678B">B</a>) {</td></tr>
<tr><th id="2503">2503</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="680LS" title='LS' data-type='unsigned int' data-ref="680LS">LS</dfn> = <var>0</var>;</td></tr>
<tr><th id="2504">2504</th><td>      <b>switch</b> (<a class="local col9 ref" href="#679MI" title='MI' data-ref="679MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2505">2505</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirit_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirit_io</span>:</td></tr>
<tr><th id="2506">2506</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirif_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirif_io</span>:</td></tr>
<tr><th id="2507">2507</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeiri_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeiri_io</span>:</td></tr>
<tr><th id="2508">2508</th><td>          ++LS;</td></tr>
<tr><th id="2509">2509</th><td>          <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2510">2510</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirht_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirht_io</span>:</td></tr>
<tr><th id="2511">2511</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirhf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirhf_io</span>:</td></tr>
<tr><th id="2512">2512</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirh_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirh_io</span>:</td></tr>
<tr><th id="2513">2513</th><td>          ++LS;</td></tr>
<tr><th id="2514">2514</th><td>          <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2515">2515</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirbt_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirbt_io</span>:</td></tr>
<tr><th id="2516">2516</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirbf_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirbf_io</span>:</td></tr>
<tr><th id="2517">2517</th><td>        <b>case</b> Hexagon::<span class='error' title="no member named &apos;S4_storeirb_io&apos; in namespace &apos;llvm::Hexagon&apos;">S4_storeirb_io</span>:</td></tr>
<tr><th id="2518">2518</th><td>          <b>if</b> (MI.getOperand(<var>0</var>).isFI())</td></tr>
<tr><th id="2519">2519</th><td>            HasImmStack = <b>true</b>;</td></tr>
<tr><th id="2520">2520</th><td>          <a class="local col7 ref" href="#677MinLS" title='MinLS' data-ref="677MinLS">MinLS</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col7 ref" href="#677MinLS" title='MinLS' data-ref="677MinLS">MinLS</a>, <a class="local col0 ref" href="#680LS" title='LS' data-ref="680LS">LS</a>);</td></tr>
<tr><th id="2521">2521</th><td>          <b>break</b>;</td></tr>
<tr><th id="2522">2522</th><td>      }</td></tr>
<tr><th id="2523">2523</th><td>    }</td></tr>
<tr><th id="2524">2524</th><td>  }</td></tr>
<tr><th id="2525">2525</th><td></td></tr>
<tr><th id="2526">2526</th><td>  <b>if</b> (<a class="local col6 ref" href="#676HasImmStack" title='HasImmStack' data-ref="676HasImmStack">HasImmStack</a>)</td></tr>
<tr><th id="2527">2527</th><td>    <b>return</b> !<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>6</var>&gt;(<a class="local col4 ref" href="#674StackSize" title='StackSize' data-ref="674StackSize">StackSize</a> &gt;&gt; <a class="local col7 ref" href="#677MinLS" title='MinLS' data-ref="677MinLS">MinLS</a>);</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2530">2530</th><td>}</td></tr>
<tr><th id="2531">2531</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
