{
  "module_name": "phy-qcom-qmp-usb.c",
  "hash_id": "334727612f3a44a901c6e1ec2e8b2db6627c1362f15ce581f3d1269a40808f91",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-usb.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/delay.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/iopoll.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/phy/phy.h>\n#include <linux/platform_device.h>\n#include <linux/regulator/consumer.h>\n#include <linux/reset.h>\n#include <linux/slab.h>\n\n#include \"phy-qcom-qmp.h\"\n#include \"phy-qcom-qmp-pcs-misc-v3.h\"\n#include \"phy-qcom-qmp-pcs-usb-v4.h\"\n#include \"phy-qcom-qmp-pcs-usb-v5.h\"\n\n \n#define SW_RESET\t\t\t\tBIT(0)\n \n#define SW_PWRDN\t\t\t\tBIT(0)\n \n#define SERDES_START\t\t\t\tBIT(0)\n#define PCS_START\t\t\t\tBIT(1)\n \n#define PHYSTATUS\t\t\t\tBIT(6)\n\n \n \n#define SW_DPPHY_RESET\t\t\t\tBIT(0)\n \n#define SW_DPPHY_RESET_MUX\t\t\tBIT(1)\n \n#define SW_USB3PHY_RESET\t\t\tBIT(2)\n \n#define SW_USB3PHY_RESET_MUX\t\t\tBIT(3)\n\n \n#define USB3_MODE\t\t\t\tBIT(0)  \n#define DP_MODE\t\t\t\t\tBIT(1)  \n\n \n#define ARCVR_DTCT_EN\t\t\t\tBIT(0)\n#define ALFPS_DTCT_EN\t\t\t\tBIT(1)\n#define ARCVR_DTCT_EVENT_SEL\t\t\tBIT(4)\n\n \n#define IRQ_CLEAR\t\t\t\tBIT(0)\n\n \n#define CLAMP_EN\t\t\t\tBIT(0)  \n\n#define PHY_INIT_COMPLETE_TIMEOUT\t\t10000\n\nstruct qmp_phy_init_tbl {\n\tunsigned int offset;\n\tunsigned int val;\n\t \n\tu8 lane_mask;\n};\n\n#define QMP_PHY_INIT_CFG(o, v)\t\t\\\n\t{\t\t\t\t\\\n\t\t.offset = o,\t\t\\\n\t\t.val = v,\t\t\\\n\t\t.lane_mask = 0xff,\t\\\n\t}\n\n#define QMP_PHY_INIT_CFG_LANE(o, v, l)\t\\\n\t{\t\t\t\t\\\n\t\t.offset = o,\t\t\\\n\t\t.val = v,\t\t\\\n\t\t.lane_mask = l,\t\t\\\n\t}\n\n \nenum qphy_reg_layout {\n\t \n\tQPHY_SW_RESET,\n\tQPHY_START_CTRL,\n\tQPHY_PCS_STATUS,\n\tQPHY_PCS_AUTONOMOUS_MODE_CTRL,\n\tQPHY_PCS_LFPS_RXTERM_IRQ_CLEAR,\n\tQPHY_PCS_POWER_DOWN_CONTROL,\n\t \n\tQPHY_LAYOUT_SIZE\n};\n\nstatic const unsigned int qmp_v2_usb3phy_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V2_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V2_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V2_PCS_USB_PCS_STATUS,\n\t[QPHY_PCS_AUTONOMOUS_MODE_CTRL]\t= QPHY_V2_PCS_AUTONOMOUS_MODE_CTRL,\n\t[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] = QPHY_V2_PCS_LFPS_RXTERM_IRQ_CLEAR,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V2_PCS_POWER_DOWN_CONTROL,\n};\n\nstatic const unsigned int qmp_v3_usb3phy_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V3_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V3_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V3_PCS_PCS_STATUS,\n\t[QPHY_PCS_AUTONOMOUS_MODE_CTRL]\t= QPHY_V3_PCS_AUTONOMOUS_MODE_CTRL,\n\t[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] = QPHY_V3_PCS_LFPS_RXTERM_IRQ_CLEAR,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V3_PCS_POWER_DOWN_CONTROL,\n};\n\nstatic const unsigned int qmp_v4_usb3phy_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V4_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V4_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V4_PCS_PCS_STATUS1,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V4_PCS_POWER_DOWN_CONTROL,\n\n\t \n\t[QPHY_PCS_AUTONOMOUS_MODE_CTRL]\t= QPHY_V4_PCS_USB3_AUTONOMOUS_MODE_CTRL,\n\t[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] = QPHY_V4_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR,\n};\n\nstatic const unsigned int qmp_v5_usb3phy_regs_layout[QPHY_LAYOUT_SIZE] = {\n\t[QPHY_SW_RESET]\t\t\t= QPHY_V5_PCS_SW_RESET,\n\t[QPHY_START_CTRL]\t\t= QPHY_V5_PCS_START_CONTROL,\n\t[QPHY_PCS_STATUS]\t\t= QPHY_V5_PCS_PCS_STATUS1,\n\t[QPHY_PCS_POWER_DOWN_CONTROL]\t= QPHY_V5_PCS_POWER_DOWN_CONTROL,\n\n\t \n\t[QPHY_PCS_AUTONOMOUS_MODE_CTRL]\t= QPHY_V5_PCS_USB3_AUTONOMOUS_MODE_CTRL,\n\t[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR] = QPHY_V5_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR,\n};\n\nstatic const struct qmp_phy_init_tbl ipq9574_usb3_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYSCLK_EN_SEL, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BIAS_EN_CLKBUFLR_EN, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TRIM, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_FASTLOCK_FO_GAIN, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SVS_MODE_CLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_HSCLK_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYS_CLK_CTRL, 0x06),\n\t \n\tQMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE0, 0x68),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE0, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE0, 0xaa),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CP_CTRL_MODE0, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_CCTRL_MODE0, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN0_MODE0, 0xa0),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE0, 0xaa),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE0, 0x29),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP_CFG, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TIMER, 0x0a),\n\t \n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_PER1, 0x7d),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_ADJ_PER1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_ADJ_PER2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_STEP_SIZE1, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_STEP_SIZE2, 0x05),\n};\n\nstatic const struct qmp_phy_init_tbl ipq9574_usb3_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN, 0x45),\n\tQMP_PHY_INIT_CFG(QSERDES_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_TX_LANE_MODE, 0x06),\n};\n\nstatic const struct qmp_phy_init_tbl ipq9574_usb3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_SO_GAIN, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL3, 0x6c),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4c),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL4, 0xb8),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x77),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_DEGLITCH_CNTRL, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_ENABLES, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl ipq9574_usb3_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V0, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0, 0x0e),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL2, 0x83),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL1, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_L, 0x09),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_H_TOL, 0xa2),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_MAN_CODE, 0x85),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG1, 0xd1),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG2, 0x1f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG3, 0x47),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_POWER_STATE_CONFIG2, 0x1b),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_WAIT_TIME, 0x75),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_RUN_TIME, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LFPS_TX_ECSTART_EQTLOCK, 0x86),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TSYNC_RSYNC_TIME, 0x44),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_L, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_H, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RX_SIGDET_LVL, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V0, 0x17),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_usb3_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYSCLK_EN_SEL, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BIAS_EN_CLKBUFLR_EN, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TRIM, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_FASTLOCK_FO_GAIN, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SVS_MODE_CLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_HSCLK_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYS_CLK_CTRL, 0x06),\n\t \n\tQMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CP_CTRL_MODE0, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_CCTRL_MODE0, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN0_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE0, 0x15),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP_CFG, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TIMER, 0x0a),\n\t \n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_ADJ_PER1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_ADJ_PER2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_STEP_SIZE1, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_STEP_SIZE2, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_usb3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_SO_GAIN, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4c),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL4, 0xb8),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x77),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_DEGLITCH_CNTRL, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_ENABLES, 0x0),\n};\n\nstatic const struct qmp_phy_init_tbl ipq8074_usb3_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V0, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0, 0x0e),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL2, 0x83),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL1, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_L, 0x09),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_H_TOL, 0xa2),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_MAN_CODE, 0x85),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG1, 0xd1),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG2, 0x1f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG3, 0x47),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_POWER_STATE_CONFIG2, 0x1b),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_WAIT_TIME, 0x75),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_RUN_TIME, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LFPS_TX_ECSTART_EQTLOCK, 0x86),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TSYNC_RSYNC_TIME, 0x44),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_L, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_H, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RX_SIGDET_LVL, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V0, 0x17),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0, 0x0f),\n};\n\nstatic const struct qmp_phy_init_tbl msm8996_usb3_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYSCLK_EN_SEL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BIAS_EN_CLKBUFLR_EN, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SVS_MODE_CLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_HSCLK_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TRIM, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYS_CLK_CTRL, 0x04),\n\t \n\tQMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CP_CTRL_MODE0, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_CCTRL_MODE0, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN0_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_CTRL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE0, 0x15),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP_CFG, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TIMER, 0x0a),\n\t \n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_ADJ_PER1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_ADJ_PER2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_STEP_SIZE1, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_STEP_SIZE2, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl msm8996_usb3_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN, 0x45),\n\tQMP_PHY_INIT_CFG(QSERDES_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_TX_LANE_MODE, 0x06),\n};\n\nstatic const struct qmp_phy_init_tbl msm8996_usb3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_FASTLOCK_FO_GAIN, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_UCDR_SO_GAIN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4c),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQU_ADAPTOR_CNTRL4, 0xbb),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x77),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_LVL, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_RX_SIGDET_DEGLITCH_CNTRL, 0x16),\n};\n\nstatic const struct qmp_phy_init_tbl msm8996_usb3_pcs_tbl[] = {\n\t \n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_FLL_CNTRL2, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_FLL_CNTRL1, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_FLL_CNT_VAL_L, 0x09),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_FLL_CNT_VAL_H_TOL, 0x42),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_FLL_MAN_CODE, 0x85),\n\n\t \n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_LOCK_DETECT_CONFIG1, 0xd1),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_LOCK_DETECT_CONFIG2, 0x1f),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_LOCK_DETECT_CONFIG3, 0x47),\n\tQMP_PHY_INIT_CFG(QPHY_V2_PCS_POWER_STATE_CONFIG2, 0x08),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_usb3_uniphy_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_IVCO, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_EN_SEL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYS_CLK_CTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_RESETSM_CNTRL2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SVS_MODE_CLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_HSCLK_SEL, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START1_MODE0, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START2_MODE0, 0xea),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START3_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN0_MODE0, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE2_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE1_MODE0, 0xc9),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP2_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP1_MODE0, 0x15),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_EN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_CFG, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_BUF_ENABLE, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_ADJ_PER1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_ADJ_PER2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_STEP_SIZE1, 0x85),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_STEP_SIZE2, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_usb3_uniphy_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_HIGHZ_DRVR_EN, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_LANE_MODE_1, 0xc6),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_RX, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TX, 0x06),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_usb3_uniphy_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_VGA_CAL_CNTRL2, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_MODE_00, 0x50),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_FO_GAIN, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x77),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRL, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x75),\n};\n\nstatic const struct qmp_phy_init_tbl qmp_v3_usb3_uniphy_pcs_tbl[] = {\n\t \n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL2, 0x83),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_L, 0x09),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_H_TOL, 0xa2),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_MAN_CODE, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL1, 0x02),\n\n\t \n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG1, 0xd1),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG2, 0x1f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG3, 0x47),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_POWER_STATE_CONFIG2, 0x1b),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RX_SIGDET_LVL, 0xba),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V0, 0x9f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V1, 0x9f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V2, 0xb5),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V3, 0x4c),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V4, 0x64),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_LS, 0x6a),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V0, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V1, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V1, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V2, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V2, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V3, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V3, 0x1d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V4, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V4, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_LS, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_LS, 0x0d),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RATE_SLEW_CNTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TSYNC_RSYNC_TIME, 0x44),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_L, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_H, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_WAIT_TIME, 0x75),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LFPS_TX_ECSTART_EQTLOCK, 0x86),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_RUN_TIME, 0x13),\n\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_REFGEN_REQ_CONFIG1, 0x21),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_REFGEN_REQ_CONFIG2, 0x60),\n};\n\nstatic const struct qmp_phy_init_tbl msm8998_usb3_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYSCLK_EN_SEL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SYS_CLK_CTRL, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_RESETSM_CNTRL2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SVS_MODE_CLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_HSCLK_SEL, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START1_MODE0, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START2_MODE0, 0xea),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_DIV_FRAC_START3_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_GAIN0_MODE0, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE2_MODE0, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE1_MODE0, 0xc9),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORECLK_DIV_MODE0, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP2_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP1_MODE0, 0x15),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_EN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_LOCK_CMP_CFG, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_PLL_IVCO, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_INTEGLOOP_INITVAL, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_CMN_MODE, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_ADJ_PER1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_ADJ_PER2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_STEP_SIZE1, 0x85),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_COM_SSC_STEP_SIZE2, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl msm8998_usb3_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_HIGHZ_DRVR_EN, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_LANE_MODE_1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TX, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl msm8998_usb3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_FO_GAIN, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_CNTRL, 0x43),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRL, 0x1c),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x75),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_LOW, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_PI_CONTROLS, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FO_GAIN, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_GAIN, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_ENABLES, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_VGA_CAL_CNTRL2, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_MODE_00, 0x05),\n};\n\nstatic const struct qmp_phy_init_tbl msm8998_usb3_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL2, 0x83),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_L, 0x09),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_H_TOL, 0xa2),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_MAN_CODE, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL1, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG1, 0xd1),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG2, 0x1f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG3, 0x47),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_POWER_STATE_CONFIG2, 0x1b),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V0, 0x9f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V1, 0x9f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V2, 0xb7),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V3, 0x4e),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V4, 0x65),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_LS, 0x6b),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V0, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V1, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V1, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V2, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V2, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V3, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V3, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V4, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V4, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_LS, 0x15),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_LS, 0x0d),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RATE_SLEW_CNTRL, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TSYNC_RSYNC_TIME, 0x44),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_L, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_H, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RX_SIGDET_LVL, 0x8a),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_WAIT_TIME, 0x75),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LFPS_TX_ECSTART_EQTLOCK, 0x86),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_RUN_TIME, 0x13),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_usb3_uniphy_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_EN_SEL, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_HSCLK_SEL, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_HSCLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START1_MODE0, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE0, 0xea),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0xca),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE1_MODE0, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE0, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP_EN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SYSCLK_BUF_ENABLE, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE2_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE1_MODE1, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CORECLK_DIV_MODE1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DEC_START_MODE1, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START1_MODE1, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START2_MODE1, 0xea),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_DIV_FRAC_START3_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP2_MODE1, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_LOCK_CMP1_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0xca),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_CMN_IPTRIM, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE1_MODE1, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE2_MODE1, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE1_MODE0, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_SSC_STEP_SIZE2_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_COM_VCO_TUNE_MAP, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_usb3_uniphy_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0x95),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_PI_QEC_CTRL, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_OFFSET_TX, 0x05),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_usb3_uniphy_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0xb8),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0x37),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0xef),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0xb3),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_THRESH1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_GAIN1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_GAIN2, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL1, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL2, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_GM_CAL, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_EN_TIMER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x47),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_CNTRL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_CTLE_POST_CAL_OFFSET, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DCC_CTRL1, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_usb3_uniphy_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG1, 0xd0),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG3, 0x20),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG6, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_SIGDET_LVL, 0xaa),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_CDR_RESET_TIME, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG1, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG2, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG1, 0x4b),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG5, 0x10),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_REFGEN_REQ_CONFIG1, 0x21),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCS_TX_RX_CONFIG, 0x0c),\n};\n\nstatic const struct qmp_phy_init_tbl sm8150_usb3_uniphy_pcs_usb_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_usb3_uniphy_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0xd5),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_2, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_PI_QEC_CTRL, 0x40),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_OFFSET_TX, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_OFFSET_RX, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_usb3_uniphy_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0xb8),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0xb4),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x7b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_THRESH1, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_GAIN1, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_GAIN2, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL1, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL2, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_EN_TIMER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x47),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_CNTRL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DCC_CTRL1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_GM_CAL, 0x1f),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_usb3_uniphy_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG1, 0xd0),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG3, 0x20),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG6, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_SIGDET_LVL, 0xa9),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCS_TX_RX_CONFIG, 0x0c),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_CDR_RESET_TIME, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG1, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG2, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG1, 0x4b),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG5, 0x10),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_REFGEN_REQ_CONFIG1, 0x21),\n};\n\nstatic const struct qmp_phy_init_tbl sm8250_usb3_uniphy_pcs_usb_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8),\n};\n\nstatic const struct qmp_phy_init_tbl sdx55_usb3_uniphy_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_1, 0xd5),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_LANE_MODE_2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_PI_QEC_CTRL, 0x20),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_TX_RES_CODE_LANE_OFFSET_TX, 0x08),\n};\n\nstatic const struct qmp_phy_init_tbl sdx55_usb3_uniphy_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH4, 0x26),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH3, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH2, 0xbf),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_HIGH, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_00_LOW, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH4, 0xb4),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH3, 0x7b),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH2, 0x5c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_HIGH, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_MODE_01_LOW, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_PI_CONTROLS, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_THRESH1, 0x048),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_GAIN1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SB2_GAIN2, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_FO_GAIN, 0x09),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL1, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_VGA_CAL_CNTRL2, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_EN_TIMER, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x47),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_CNTRL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW, 0xc0),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_UCDR_SO_GAIN, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_DCC_CTRL1, 0x0c),\n\tQMP_PHY_INIT_CFG(QSERDES_V4_RX_GM_CAL, 0x1f),\n};\n\nstatic const struct qmp_phy_init_tbl sdx65_usb3_uniphy_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_1, 0xa5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_2, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_3, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_4, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PI_QEC_CTRL, 0x21),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX, 0x1f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX, 0x0b),\n};\n\nstatic const struct qmp_phy_init_tbl sdx65_usb3_uniphy_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH4, 0xdb),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0xbd),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH2, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH4, 0xa9),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH3, 0x7b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH2, 0xe4),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_LOW, 0x64),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_PI_CONTROLS, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_GAIN1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_GAIN2, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FO_GAIN, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL1, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x47),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_CNTRL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_DEGLITCH_CNTRL, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SO_GAIN, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_GM_CAL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_ENABLES, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_usb3_uniphy_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_1, 0xa5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_2, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_3, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_4, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PI_QEC_CTRL, 0x21),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX, 0x0e),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_usb3_uniphy_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH4, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0xbd),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH2, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH4, 0xa9),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH3, 0x7b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH2, 0xe4),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_LOW, 0x64),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_PI_CONTROLS, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_GAIN1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_GAIN2, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FO_GAIN, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL1, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x47),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_CNTRL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_DEGLITCH_CNTRL, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SO_GAIN, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_GM_CAL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_ENABLES, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_usb3_uniphy_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG1, 0xd0),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG3, 0x20),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_LOCK_DETECT_CONFIG6, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_RX_SIGDET_LVL, 0xaa),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_PCS_TX_RX_CONFIG, 0x0c),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_CDR_RESET_TIME, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG1, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_ALIGN_DETECT_CONFIG2, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG1, 0x4b),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_EQ_CONFIG5, 0x10),\n\tQMP_PHY_INIT_CFG(QPHY_V4_PCS_REFGEN_REQ_CONFIG1, 0x21),\n};\n\nstatic const struct qmp_phy_init_tbl sm8350_usb3_uniphy_pcs_usb_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8),\n};\n\nstatic const struct qmp_phy_init_tbl qcm2290_usb3_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYSCLK_EN_SEL, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BIAS_EN_CLKBUFLR_EN, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CLK_SELECT, 0x30),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SYS_CLK_CTRL, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_RESETSM_CNTRL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_RESETSM_CNTRL2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TRIM, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SVS_MODE_CLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_HSCLK_SEL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START1_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START2_MODE0, 0x55),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_DIV_FRAC_START3_MODE0, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CP_CTRL_MODE0, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_CCTRL_MODE0, 0x28),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN0_MODE0, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_GAIN1_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORECLK_DIV, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP1_MODE0, 0x15),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP2_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP3_MODE0, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CORE_CLK_EN, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_LOCK_CMP_CFG, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_VCO_TUNE_MAP, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BG_TIMER, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_ADJ_PER1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_ADJ_PER2, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_STEP_SIZE1, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_SSC_STEP_SIZE2, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_PLL_IVCO, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_CMN_CONFIG, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_INTEGLOOP_INITVAL, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_COM_BIAS_EN_CTRL_BY_PSM, 0x01),\n};\n\nstatic const struct qmp_phy_init_tbl qcm2290_usb3_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_HIGHZ_DRVR_EN, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RCV_DETECT_LVL_2, 0x12),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_LANE_MODE_1, 0xc6),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TX, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_TX_RES_CODE_LANE_OFFSET_RX, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl qcm2290_usb3_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_FO_GAIN, 0x0b),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_PI_CONTROLS, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_LOW, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_FO_GAIN, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_GAIN, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLE, 0x75),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3, 0x4e),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4, 0x18),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x77),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_VGA_CAL_CNTRL2, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_CNTRL, 0x03),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRL, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_SIGDET_ENABLES, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V3_RX_RX_MODE_00, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl qcm2290_usb3_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXMGN_V0, 0x9f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M6DB_V0, 0x17),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0, 0x0f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL2, 0x83),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNTRL1, 0x02),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_L, 0x09),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_CNT_VAL_H_TOL, 0xa2),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_FLL_MAN_CODE, 0x85),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG1, 0xd1),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG2, 0x1f),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LOCK_DETECT_CONFIG3, 0x47),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_WAIT_TIME, 0x75),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RXEQTRAINING_RUN_TIME, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_LFPS_TX_ECSTART_EQTLOCK, 0x86),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK, 0x04),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_TSYNC_RSYNC_TIME, 0x44),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_L, 0x40),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RCVR_DTCT_DLY_U3_H, 0x00),\n\tQMP_PHY_INIT_CFG(QPHY_V3_PCS_RX_SIGDET_LVL, 0x88),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_usb3_uniphy_serdes_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_EN_SEL, 0x1a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_HSCLK_SEL, 0x11),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_HSCLK_SEL, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE0, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE0, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE0, 0xea),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE0, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE0, 0xca),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE0, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE0, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE0, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE0, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE1_MODE0, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE0, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE0, 0x14),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP_EN, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SYSCLK_BUF_ENABLE, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE2_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE1_MODE1, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CORECLK_DIV_MODE1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DEC_START_MODE1, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START1_MODE1, 0xab),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START2_MODE1, 0xea),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_DIV_FRAC_START3_MODE1, 0x02),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP2_MODE1, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_LOCK_CMP1_MODE1, 0x34),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_CP_CTRL_MODE1, 0x06),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_RCTRL_MODE1, 0x16),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_PLL_CCTRL_MODE1, 0x36),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE1, 0xca),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE1, 0x1e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_EN_CENTER, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER1, 0x31),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_PER2, 0x01),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE1, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE1, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE1_MODE0, 0xde),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_SSC_STEP_SIZE2_MODE0, 0x07),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_COM_VCO_TUNE_MAP, 0x02),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_usb3_uniphy_tx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_1, 0xa5),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_2, 0x82),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_3, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_LANE_MODE_4, 0x3f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_PI_QEC_CTRL, 0x21),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TX, 0x10),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_TX_RES_CODE_LANE_OFFSET_RX, 0x0e),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_usb3_uniphy_rx_tbl[] = {\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH4, 0xdc),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH3, 0xbd),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH2, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_HIGH, 0x7f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_00_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH4, 0xa9),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH3, 0x7b),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH2, 0xe4),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_HIGH, 0x24),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_MODE_01_LOW, 0x64),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_PI_CONTROLS, 0x99),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH1, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_THRESH2, 0x08),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_GAIN1, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SB2_GAIN2, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_FO_GAIN, 0x2f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_LOW, 0xff),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_FASTLOCK_COUNT_HIGH, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SO_GAIN, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL1, 0x54),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_VGA_CAL_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL2, 0x0f),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL4, 0x0a),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1, 0x47),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_RX_OFFSET_ADAPTOR_CNTRL2, 0x80),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_CNTRL, 0x04),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_DEGLITCH_CNTRL, 0x0e),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_DFE_CTLE_POST_CAL_OFFSET, 0x38),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_UCDR_SO_GAIN, 0x05),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_GM_CAL, 0x00),\n\tQMP_PHY_INIT_CFG(QSERDES_V5_RX_SIGDET_ENABLES, 0x00),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_usb3_uniphy_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG1, 0xd0),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG3, 0x20),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG6, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RX_SIGDET_LVL, 0xaa),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCS_TX_RX_CONFIG, 0x0c),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_CDR_RESET_TIME, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_ALIGN_DETECT_CONFIG1, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_ALIGN_DETECT_CONFIG2, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG1, 0x4b),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG5, 0x10),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_REFGEN_REQ_CONFIG1, 0x21),\n};\n\nstatic const struct qmp_phy_init_tbl sc8280xp_usb3_uniphy_pcs_usb_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_usb3_uniphy_pcs_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG1, 0xc4),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG2, 0x89),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG3, 0x20),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_LOCK_DETECT_CONFIG6, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RCVR_DTCT_DLY_P1U2_L, 0xe7),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RCVR_DTCT_DLY_P1U2_H, 0x03),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_RX_SIGDET_LVL, 0xaa),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_PCS_TX_RX_CONFIG, 0x0c),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_CDR_RESET_TIME, 0x0a),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_ALIGN_DETECT_CONFIG1, 0x88),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_ALIGN_DETECT_CONFIG2, 0x13),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG1, 0x4b),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_EQ_CONFIG5, 0x10),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_REFGEN_REQ_CONFIG1, 0x21),\n};\n\nstatic const struct qmp_phy_init_tbl sa8775p_usb3_uniphy_pcs_usb_tbl[] = {\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_RXEQTRAINING_DFE_TIME_S2, 0x07),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL, 0xf8),\n\tQMP_PHY_INIT_CFG(QPHY_V5_PCS_USB3_POWER_STATE_CONFIG1, 0x6f),\n};\n\nstruct qmp_usb_offsets {\n\tu16 serdes;\n\tu16 pcs;\n\tu16 pcs_misc;\n\tu16 pcs_usb;\n\tu16 tx;\n\tu16 rx;\n\t \n\tu16 tx2;\n\tu16 rx2;\n};\n\n \nstruct qmp_phy_cfg {\n\tint lanes;\n\n\tconst struct qmp_usb_offsets *offsets;\n\n\t \n\tconst struct qmp_phy_init_tbl *serdes_tbl;\n\tint serdes_tbl_num;\n\tconst struct qmp_phy_init_tbl *tx_tbl;\n\tint tx_tbl_num;\n\tconst struct qmp_phy_init_tbl *rx_tbl;\n\tint rx_tbl_num;\n\tconst struct qmp_phy_init_tbl *pcs_tbl;\n\tint pcs_tbl_num;\n\tconst struct qmp_phy_init_tbl *pcs_usb_tbl;\n\tint pcs_usb_tbl_num;\n\n\t \n\tconst char * const *clk_list;\n\tint num_clks;\n\t \n\tconst char * const *reset_list;\n\tint num_resets;\n\t \n\tconst char * const *vreg_list;\n\tint num_vregs;\n\n\t \n\tconst unsigned int *regs;\n\n\t \n\tbool has_pwrdn_delay;\n\n\t \n\tunsigned int pcs_usb_offset;\n};\n\nstruct qmp_usb {\n\tstruct device *dev;\n\n\tconst struct qmp_phy_cfg *cfg;\n\n\tvoid __iomem *serdes;\n\tvoid __iomem *pcs;\n\tvoid __iomem *pcs_misc;\n\tvoid __iomem *pcs_usb;\n\tvoid __iomem *tx;\n\tvoid __iomem *rx;\n\tvoid __iomem *tx2;\n\tvoid __iomem *rx2;\n\n\tstruct clk *pipe_clk;\n\tstruct clk_bulk_data *clks;\n\tstruct reset_control_bulk_data *resets;\n\tstruct regulator_bulk_data *vregs;\n\n\tenum phy_mode mode;\n\n\tstruct phy *phy;\n\n\tstruct clk_fixed_rate pipe_clk_fixed;\n};\n\nstatic inline void qphy_setbits(void __iomem *base, u32 offset, u32 val)\n{\n\tu32 reg;\n\n\treg = readl(base + offset);\n\treg |= val;\n\twritel(reg, base + offset);\n\n\t \n\treadl(base + offset);\n}\n\nstatic inline void qphy_clrbits(void __iomem *base, u32 offset, u32 val)\n{\n\tu32 reg;\n\n\treg = readl(base + offset);\n\treg &= ~val;\n\twritel(reg, base + offset);\n\n\t \n\treadl(base + offset);\n}\n\n \nstatic const char * const msm8996_phy_clk_l[] = {\n\t\"aux\", \"cfg_ahb\", \"ref\",\n};\n\nstatic const char * const qmp_v3_phy_clk_l[] = {\n\t\"aux\", \"cfg_ahb\", \"ref\", \"com_aux\",\n};\n\nstatic const char * const qmp_v4_phy_clk_l[] = {\n\t\"aux\", \"ref\", \"com_aux\",\n};\n\nstatic const char * const qmp_v4_ref_phy_clk_l[] = {\n\t\"aux\", \"ref_clk_src\", \"ref\", \"com_aux\",\n};\n\n \nstatic const char * const qmp_v4_sdx55_usbphy_clk_l[] = {\n\t\"aux\", \"cfg_ahb\", \"ref\"\n};\n\nstatic const char * const qcm2290_usb3phy_clk_l[] = {\n\t\"cfg_ahb\", \"ref\", \"com_aux\",\n};\n\n \nstatic const char * const msm8996_usb3phy_reset_l[] = {\n\t\"phy\", \"common\",\n};\n\nstatic const char * const qcm2290_usb3phy_reset_l[] = {\n\t\"phy_phy\", \"phy\",\n};\n\n \nstatic const char * const qmp_phy_vreg_l[] = {\n\t\"vdda-phy\", \"vdda-pll\",\n};\n\nstatic const struct qmp_usb_offsets qmp_usb_offsets_ipq9574 = {\n\t.serdes\t\t= 0,\n\t.pcs\t\t= 0x800,\n\t.pcs_usb\t= 0x800,\n\t.tx\t\t= 0x200,\n\t.rx\t\t= 0x400,\n};\n\nstatic const struct qmp_usb_offsets qmp_usb_offsets_v3 = {\n\t.serdes\t\t= 0,\n\t.pcs\t\t= 0xc00,\n\t.pcs_misc\t= 0xa00,\n\t.tx\t\t= 0x200,\n\t.rx\t\t= 0x400,\n\t.tx2\t\t= 0x600,\n\t.rx2\t\t= 0x800,\n};\n\nstatic const struct qmp_usb_offsets qmp_usb_offsets_v5 = {\n\t.serdes\t\t= 0,\n\t.pcs\t\t= 0x0200,\n\t.pcs_usb\t= 0x1200,\n\t.tx\t\t= 0x0e00,\n\t.rx\t\t= 0x1000,\n};\n\nstatic const struct qmp_phy_cfg ipq8074_usb3phy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.serdes_tbl\t\t= ipq8074_usb3_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(ipq8074_usb3_serdes_tbl),\n\t.tx_tbl\t\t\t= msm8996_usb3_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(msm8996_usb3_tx_tbl),\n\t.rx_tbl\t\t\t= ipq8074_usb3_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(ipq8074_usb3_rx_tbl),\n\t.pcs_tbl\t\t= ipq8074_usb3_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(ipq8074_usb3_pcs_tbl),\n\t.clk_list\t\t= msm8996_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(msm8996_phy_clk_l),\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v3_usb3phy_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg ipq9574_usb3phy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_usb_offsets_ipq9574,\n\n\t.serdes_tbl\t\t= ipq9574_usb3_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(ipq9574_usb3_serdes_tbl),\n\t.tx_tbl\t\t\t= ipq9574_usb3_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(ipq9574_usb3_tx_tbl),\n\t.rx_tbl\t\t\t= ipq9574_usb3_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(ipq9574_usb3_rx_tbl),\n\t.pcs_tbl\t\t= ipq9574_usb3_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(ipq9574_usb3_pcs_tbl),\n\t.clk_list\t\t= msm8996_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(msm8996_phy_clk_l),\n\t.reset_list\t\t= qcm2290_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(qcm2290_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v3_usb3phy_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg msm8996_usb3phy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.serdes_tbl\t\t= msm8996_usb3_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(msm8996_usb3_serdes_tbl),\n\t.tx_tbl\t\t\t= msm8996_usb3_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(msm8996_usb3_tx_tbl),\n\t.rx_tbl\t\t\t= msm8996_usb3_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(msm8996_usb3_rx_tbl),\n\t.pcs_tbl\t\t= msm8996_usb3_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(msm8996_usb3_pcs_tbl),\n\t.clk_list\t\t= msm8996_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(msm8996_phy_clk_l),\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v2_usb3phy_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg sa8775p_usb3_uniphy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_usb_offsets_v5,\n\n\t.serdes_tbl\t\t= sc8280xp_usb3_uniphy_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sc8280xp_usb3_uniphy_serdes_tbl),\n\t.tx_tbl\t\t\t= sc8280xp_usb3_uniphy_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sc8280xp_usb3_uniphy_tx_tbl),\n\t.rx_tbl\t\t\t= sc8280xp_usb3_uniphy_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sc8280xp_usb3_uniphy_rx_tbl),\n\t.pcs_tbl\t\t= sa8775p_usb3_uniphy_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sa8775p_usb3_uniphy_pcs_tbl),\n\t.pcs_usb_tbl\t\t= sa8775p_usb3_uniphy_pcs_usb_tbl,\n\t.pcs_usb_tbl_num\t= ARRAY_SIZE(sa8775p_usb3_uniphy_pcs_usb_tbl),\n\t.clk_list\t\t= qmp_v4_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(qmp_v4_phy_clk_l),\n\t.reset_list\t\t= qcm2290_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(qcm2290_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v5_usb3phy_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg sc8280xp_usb3_uniphy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.offsets\t\t= &qmp_usb_offsets_v5,\n\n\t.serdes_tbl\t\t= sc8280xp_usb3_uniphy_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sc8280xp_usb3_uniphy_serdes_tbl),\n\t.tx_tbl\t\t\t= sc8280xp_usb3_uniphy_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sc8280xp_usb3_uniphy_tx_tbl),\n\t.rx_tbl\t\t\t= sc8280xp_usb3_uniphy_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sc8280xp_usb3_uniphy_rx_tbl),\n\t.pcs_tbl\t\t= sc8280xp_usb3_uniphy_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sc8280xp_usb3_uniphy_pcs_tbl),\n\t.pcs_usb_tbl\t\t= sc8280xp_usb3_uniphy_pcs_usb_tbl,\n\t.pcs_usb_tbl_num\t= ARRAY_SIZE(sc8280xp_usb3_uniphy_pcs_usb_tbl),\n\t.clk_list\t\t= qmp_v4_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(qmp_v4_phy_clk_l),\n\t.reset_list\t\t= qcm2290_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(qcm2290_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v5_usb3phy_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg qmp_v3_usb3_uniphy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.serdes_tbl\t\t= qmp_v3_usb3_uniphy_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_uniphy_serdes_tbl),\n\t.tx_tbl\t\t\t= qmp_v3_usb3_uniphy_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_uniphy_tx_tbl),\n\t.rx_tbl\t\t\t= qmp_v3_usb3_uniphy_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_uniphy_rx_tbl),\n\t.pcs_tbl\t\t= qmp_v3_usb3_uniphy_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(qmp_v3_usb3_uniphy_pcs_tbl),\n\t.clk_list\t\t= qmp_v3_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(qmp_v3_phy_clk_l),\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v3_usb3phy_regs_layout,\n\n\t.has_pwrdn_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg msm8998_usb3phy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.serdes_tbl             = msm8998_usb3_serdes_tbl,\n\t.serdes_tbl_num         = ARRAY_SIZE(msm8998_usb3_serdes_tbl),\n\t.tx_tbl                 = msm8998_usb3_tx_tbl,\n\t.tx_tbl_num             = ARRAY_SIZE(msm8998_usb3_tx_tbl),\n\t.rx_tbl                 = msm8998_usb3_rx_tbl,\n\t.rx_tbl_num             = ARRAY_SIZE(msm8998_usb3_rx_tbl),\n\t.pcs_tbl                = msm8998_usb3_pcs_tbl,\n\t.pcs_tbl_num            = ARRAY_SIZE(msm8998_usb3_pcs_tbl),\n\t.clk_list               = msm8996_phy_clk_l,\n\t.num_clks               = ARRAY_SIZE(msm8996_phy_clk_l),\n\t.reset_list             = msm8996_usb3phy_reset_l,\n\t.num_resets             = ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list              = qmp_phy_vreg_l,\n\t.num_vregs              = ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs                   = qmp_v3_usb3phy_regs_layout,\n};\n\nstatic const struct qmp_phy_cfg sm8150_usb3_uniphy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.serdes_tbl\t\t= sm8150_usb3_uniphy_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_uniphy_serdes_tbl),\n\t.tx_tbl\t\t\t= sm8150_usb3_uniphy_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_uniphy_tx_tbl),\n\t.rx_tbl\t\t\t= sm8150_usb3_uniphy_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_uniphy_rx_tbl),\n\t.pcs_tbl\t\t= sm8150_usb3_uniphy_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_uniphy_pcs_tbl),\n\t.pcs_usb_tbl\t\t= sm8150_usb3_uniphy_pcs_usb_tbl,\n\t.pcs_usb_tbl_num\t= ARRAY_SIZE(sm8150_usb3_uniphy_pcs_usb_tbl),\n\t.clk_list\t\t= qmp_v4_ref_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(qmp_v4_ref_phy_clk_l),\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v4_usb3phy_regs_layout,\n\t.pcs_usb_offset\t\t= 0x600,\n\n\t.has_pwrdn_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg sm8250_usb3_uniphy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.serdes_tbl\t\t= sm8150_usb3_uniphy_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_uniphy_serdes_tbl),\n\t.tx_tbl\t\t\t= sm8250_usb3_uniphy_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sm8250_usb3_uniphy_tx_tbl),\n\t.rx_tbl\t\t\t= sm8250_usb3_uniphy_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sm8250_usb3_uniphy_rx_tbl),\n\t.pcs_tbl\t\t= sm8250_usb3_uniphy_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sm8250_usb3_uniphy_pcs_tbl),\n\t.pcs_usb_tbl\t\t= sm8250_usb3_uniphy_pcs_usb_tbl,\n\t.pcs_usb_tbl_num\t= ARRAY_SIZE(sm8250_usb3_uniphy_pcs_usb_tbl),\n\t.clk_list\t\t= qmp_v4_ref_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(qmp_v4_ref_phy_clk_l),\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v4_usb3phy_regs_layout,\n\t.pcs_usb_offset\t\t= 0x600,\n\n\t.has_pwrdn_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg sdx55_usb3_uniphy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.serdes_tbl\t\t= sm8150_usb3_uniphy_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_uniphy_serdes_tbl),\n\t.tx_tbl\t\t\t= sdx55_usb3_uniphy_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sdx55_usb3_uniphy_tx_tbl),\n\t.rx_tbl\t\t\t= sdx55_usb3_uniphy_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sdx55_usb3_uniphy_rx_tbl),\n\t.pcs_tbl\t\t= sm8250_usb3_uniphy_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sm8250_usb3_uniphy_pcs_tbl),\n\t.pcs_usb_tbl\t\t= sm8250_usb3_uniphy_pcs_usb_tbl,\n\t.pcs_usb_tbl_num\t= ARRAY_SIZE(sm8250_usb3_uniphy_pcs_usb_tbl),\n\t.clk_list\t\t= qmp_v4_sdx55_usbphy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(qmp_v4_sdx55_usbphy_clk_l),\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v4_usb3phy_regs_layout,\n\t.pcs_usb_offset\t\t= 0x600,\n\n\t.has_pwrdn_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg sdx65_usb3_uniphy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.serdes_tbl\t\t= sm8150_usb3_uniphy_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_uniphy_serdes_tbl),\n\t.tx_tbl\t\t\t= sdx65_usb3_uniphy_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sdx65_usb3_uniphy_tx_tbl),\n\t.rx_tbl\t\t\t= sdx65_usb3_uniphy_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sdx65_usb3_uniphy_rx_tbl),\n\t.pcs_tbl\t\t= sm8350_usb3_uniphy_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sm8350_usb3_uniphy_pcs_tbl),\n\t.pcs_usb_tbl\t\t= sm8350_usb3_uniphy_pcs_usb_tbl,\n\t.pcs_usb_tbl_num\t= ARRAY_SIZE(sm8350_usb3_uniphy_pcs_usb_tbl),\n\t.clk_list\t\t= qmp_v4_sdx55_usbphy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(qmp_v4_sdx55_usbphy_clk_l),\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v5_usb3phy_regs_layout,\n\t.pcs_usb_offset\t\t= 0x1000,\n\n\t.has_pwrdn_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg sm8350_usb3_uniphy_cfg = {\n\t.lanes\t\t\t= 1,\n\n\t.serdes_tbl\t\t= sm8150_usb3_uniphy_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(sm8150_usb3_uniphy_serdes_tbl),\n\t.tx_tbl\t\t\t= sm8350_usb3_uniphy_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(sm8350_usb3_uniphy_tx_tbl),\n\t.rx_tbl\t\t\t= sm8350_usb3_uniphy_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(sm8350_usb3_uniphy_rx_tbl),\n\t.pcs_tbl\t\t= sm8350_usb3_uniphy_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(sm8350_usb3_uniphy_pcs_tbl),\n\t.pcs_usb_tbl\t\t= sm8350_usb3_uniphy_pcs_usb_tbl,\n\t.pcs_usb_tbl_num\t= ARRAY_SIZE(sm8350_usb3_uniphy_pcs_usb_tbl),\n\t.clk_list\t\t= qmp_v4_ref_phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(qmp_v4_ref_phy_clk_l),\n\t.reset_list\t\t= msm8996_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(msm8996_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v5_usb3phy_regs_layout,\n\t.pcs_usb_offset\t\t= 0x1000,\n\n\t.has_pwrdn_delay\t= true,\n};\n\nstatic const struct qmp_phy_cfg qcm2290_usb3phy_cfg = {\n\t.lanes\t\t\t= 2,\n\n\t.offsets\t\t= &qmp_usb_offsets_v3,\n\n\t.serdes_tbl\t\t= qcm2290_usb3_serdes_tbl,\n\t.serdes_tbl_num\t\t= ARRAY_SIZE(qcm2290_usb3_serdes_tbl),\n\t.tx_tbl\t\t\t= qcm2290_usb3_tx_tbl,\n\t.tx_tbl_num\t\t= ARRAY_SIZE(qcm2290_usb3_tx_tbl),\n\t.rx_tbl\t\t\t= qcm2290_usb3_rx_tbl,\n\t.rx_tbl_num\t\t= ARRAY_SIZE(qcm2290_usb3_rx_tbl),\n\t.pcs_tbl\t\t= qcm2290_usb3_pcs_tbl,\n\t.pcs_tbl_num\t\t= ARRAY_SIZE(qcm2290_usb3_pcs_tbl),\n\t.clk_list\t\t= qcm2290_usb3phy_clk_l,\n\t.num_clks\t\t= ARRAY_SIZE(qcm2290_usb3phy_clk_l),\n\t.reset_list\t\t= qcm2290_usb3phy_reset_l,\n\t.num_resets\t\t= ARRAY_SIZE(qcm2290_usb3phy_reset_l),\n\t.vreg_list\t\t= qmp_phy_vreg_l,\n\t.num_vregs\t\t= ARRAY_SIZE(qmp_phy_vreg_l),\n\t.regs\t\t\t= qmp_v3_usb3phy_regs_layout,\n};\n\nstatic void qmp_usb_configure_lane(void __iomem *base,\n\t\t\t\t\tconst struct qmp_phy_init_tbl tbl[],\n\t\t\t\t\tint num,\n\t\t\t\t\tu8 lane_mask)\n{\n\tint i;\n\tconst struct qmp_phy_init_tbl *t = tbl;\n\n\tif (!t)\n\t\treturn;\n\n\tfor (i = 0; i < num; i++, t++) {\n\t\tif (!(t->lane_mask & lane_mask))\n\t\t\tcontinue;\n\n\t\twritel(t->val, base + t->offset);\n\t}\n}\n\nstatic void qmp_usb_configure(void __iomem *base,\n\t\t\t\t   const struct qmp_phy_init_tbl tbl[],\n\t\t\t\t   int num)\n{\n\tqmp_usb_configure_lane(base, tbl, num, 0xff);\n}\n\nstatic int qmp_usb_serdes_init(struct qmp_usb *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *serdes = qmp->serdes;\n\tconst struct qmp_phy_init_tbl *serdes_tbl = cfg->serdes_tbl;\n\tint serdes_tbl_num = cfg->serdes_tbl_num;\n\n\tqmp_usb_configure(serdes, serdes_tbl, serdes_tbl_num);\n\n\treturn 0;\n}\n\nstatic int qmp_usb_init(struct phy *phy)\n{\n\tstruct qmp_usb *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *pcs = qmp->pcs;\n\tint ret;\n\n\tret = regulator_bulk_enable(cfg->num_vregs, qmp->vregs);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"failed to enable regulators, err=%d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = reset_control_bulk_assert(cfg->num_resets, qmp->resets);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"reset assert failed\\n\");\n\t\tgoto err_disable_regulators;\n\t}\n\n\tret = reset_control_bulk_deassert(cfg->num_resets, qmp->resets);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"reset deassert failed\\n\");\n\t\tgoto err_disable_regulators;\n\t}\n\n\tret = clk_bulk_prepare_enable(cfg->num_clks, qmp->clks);\n\tif (ret)\n\t\tgoto err_assert_reset;\n\n\tqphy_setbits(pcs, cfg->regs[QPHY_PCS_POWER_DOWN_CONTROL], SW_PWRDN);\n\n\treturn 0;\n\nerr_assert_reset:\n\treset_control_bulk_assert(cfg->num_resets, qmp->resets);\nerr_disable_regulators:\n\tregulator_bulk_disable(cfg->num_vregs, qmp->vregs);\n\n\treturn ret;\n}\n\nstatic int qmp_usb_exit(struct phy *phy)\n{\n\tstruct qmp_usb *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\treset_control_bulk_assert(cfg->num_resets, qmp->resets);\n\n\tclk_bulk_disable_unprepare(cfg->num_clks, qmp->clks);\n\n\tregulator_bulk_disable(cfg->num_vregs, qmp->vregs);\n\n\treturn 0;\n}\n\nstatic int qmp_usb_power_on(struct phy *phy)\n{\n\tstruct qmp_usb *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *tx = qmp->tx;\n\tvoid __iomem *rx = qmp->rx;\n\tvoid __iomem *pcs = qmp->pcs;\n\tvoid __iomem *pcs_usb = qmp->pcs_usb;\n\tvoid __iomem *status;\n\tunsigned int val;\n\tint ret;\n\n\tqmp_usb_serdes_init(qmp);\n\n\tret = clk_prepare_enable(qmp->pipe_clk);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"pipe_clk enable failed err=%d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\t \n\tqmp_usb_configure_lane(tx, cfg->tx_tbl, cfg->tx_tbl_num, 1);\n\tqmp_usb_configure_lane(rx, cfg->rx_tbl, cfg->rx_tbl_num, 1);\n\n\tif (cfg->lanes >= 2) {\n\t\tqmp_usb_configure_lane(qmp->tx2, cfg->tx_tbl, cfg->tx_tbl_num, 2);\n\t\tqmp_usb_configure_lane(qmp->rx2, cfg->rx_tbl, cfg->rx_tbl_num, 2);\n\t}\n\n\tqmp_usb_configure(pcs, cfg->pcs_tbl, cfg->pcs_tbl_num);\n\n\tif (pcs_usb)\n\t\tqmp_usb_configure(pcs_usb, cfg->pcs_usb_tbl, cfg->pcs_usb_tbl_num);\n\n\tif (cfg->has_pwrdn_delay)\n\t\tusleep_range(10, 20);\n\n\t \n\tqphy_clrbits(pcs, cfg->regs[QPHY_SW_RESET], SW_RESET);\n\n\t \n\tqphy_setbits(pcs, cfg->regs[QPHY_START_CTRL], SERDES_START | PCS_START);\n\n\tstatus = pcs + cfg->regs[QPHY_PCS_STATUS];\n\tret = readl_poll_timeout(status, val, !(val & PHYSTATUS), 200,\n\t\t\t\t PHY_INIT_COMPLETE_TIMEOUT);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"phy initialization timed-out\\n\");\n\t\tgoto err_disable_pipe_clk;\n\t}\n\n\treturn 0;\n\nerr_disable_pipe_clk:\n\tclk_disable_unprepare(qmp->pipe_clk);\n\n\treturn ret;\n}\n\nstatic int qmp_usb_power_off(struct phy *phy)\n{\n\tstruct qmp_usb *qmp = phy_get_drvdata(phy);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\tclk_disable_unprepare(qmp->pipe_clk);\n\n\t \n\tqphy_setbits(qmp->pcs, cfg->regs[QPHY_SW_RESET], SW_RESET);\n\n\t \n\tqphy_clrbits(qmp->pcs, cfg->regs[QPHY_START_CTRL],\n\t\t\tSERDES_START | PCS_START);\n\n\t \n\tqphy_clrbits(qmp->pcs, cfg->regs[QPHY_PCS_POWER_DOWN_CONTROL],\n\t\t\tSW_PWRDN);\n\n\treturn 0;\n}\n\nstatic int qmp_usb_enable(struct phy *phy)\n{\n\tint ret;\n\n\tret = qmp_usb_init(phy);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_usb_power_on(phy);\n\tif (ret)\n\t\tqmp_usb_exit(phy);\n\n\treturn ret;\n}\n\nstatic int qmp_usb_disable(struct phy *phy)\n{\n\tint ret;\n\n\tret = qmp_usb_power_off(phy);\n\tif (ret)\n\t\treturn ret;\n\treturn qmp_usb_exit(phy);\n}\n\nstatic int qmp_usb_set_mode(struct phy *phy, enum phy_mode mode, int submode)\n{\n\tstruct qmp_usb *qmp = phy_get_drvdata(phy);\n\n\tqmp->mode = mode;\n\n\treturn 0;\n}\n\nstatic const struct phy_ops qmp_usb_phy_ops = {\n\t.init\t\t= qmp_usb_enable,\n\t.exit\t\t= qmp_usb_disable,\n\t.set_mode\t= qmp_usb_set_mode,\n\t.owner\t\t= THIS_MODULE,\n};\n\nstatic void qmp_usb_enable_autonomous_mode(struct qmp_usb *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *pcs_usb = qmp->pcs_usb ?: qmp->pcs;\n\tvoid __iomem *pcs_misc = qmp->pcs_misc;\n\tu32 intr_mask;\n\n\tif (qmp->mode == PHY_MODE_USB_HOST_SS ||\n\t    qmp->mode == PHY_MODE_USB_DEVICE_SS)\n\t\tintr_mask = ARCVR_DTCT_EN | ALFPS_DTCT_EN;\n\telse\n\t\tintr_mask = ARCVR_DTCT_EN | ARCVR_DTCT_EVENT_SEL;\n\n\t \n\tqphy_setbits(pcs_usb, cfg->regs[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR], IRQ_CLEAR);\n\t \n\tqphy_clrbits(pcs_usb, cfg->regs[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR], IRQ_CLEAR);\n\n\tqphy_clrbits(pcs_usb, cfg->regs[QPHY_PCS_AUTONOMOUS_MODE_CTRL],\n\t\t     ARCVR_DTCT_EN | ALFPS_DTCT_EN | ARCVR_DTCT_EVENT_SEL);\n\n\t \n\tqphy_setbits(pcs_usb, cfg->regs[QPHY_PCS_AUTONOMOUS_MODE_CTRL], intr_mask);\n\n\t \n\tif (pcs_misc)\n\t\tqphy_clrbits(pcs_misc, QPHY_V3_PCS_MISC_CLAMP_ENABLE, CLAMP_EN);\n}\n\nstatic void qmp_usb_disable_autonomous_mode(struct qmp_usb *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tvoid __iomem *pcs_usb = qmp->pcs_usb ?: qmp->pcs;\n\tvoid __iomem *pcs_misc = qmp->pcs_misc;\n\n\t \n\tif (pcs_misc)\n\t\tqphy_setbits(pcs_misc, QPHY_V3_PCS_MISC_CLAMP_ENABLE, CLAMP_EN);\n\n\tqphy_clrbits(pcs_usb, cfg->regs[QPHY_PCS_AUTONOMOUS_MODE_CTRL],\n\t\t     ARCVR_DTCT_EN | ARCVR_DTCT_EVENT_SEL | ALFPS_DTCT_EN);\n\n\tqphy_setbits(pcs_usb, cfg->regs[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR], IRQ_CLEAR);\n\t \n\tqphy_clrbits(pcs_usb, cfg->regs[QPHY_PCS_LFPS_RXTERM_IRQ_CLEAR], IRQ_CLEAR);\n}\n\nstatic int __maybe_unused qmp_usb_runtime_suspend(struct device *dev)\n{\n\tstruct qmp_usb *qmp = dev_get_drvdata(dev);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\n\tdev_vdbg(dev, \"Suspending QMP phy, mode:%d\\n\", qmp->mode);\n\n\tif (!qmp->phy->init_count) {\n\t\tdev_vdbg(dev, \"PHY not initialized, bailing out\\n\");\n\t\treturn 0;\n\t}\n\n\tqmp_usb_enable_autonomous_mode(qmp);\n\n\tclk_disable_unprepare(qmp->pipe_clk);\n\tclk_bulk_disable_unprepare(cfg->num_clks, qmp->clks);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused qmp_usb_runtime_resume(struct device *dev)\n{\n\tstruct qmp_usb *qmp = dev_get_drvdata(dev);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tint ret = 0;\n\n\tdev_vdbg(dev, \"Resuming QMP phy, mode:%d\\n\", qmp->mode);\n\n\tif (!qmp->phy->init_count) {\n\t\tdev_vdbg(dev, \"PHY not initialized, bailing out\\n\");\n\t\treturn 0;\n\t}\n\n\tret = clk_bulk_prepare_enable(cfg->num_clks, qmp->clks);\n\tif (ret)\n\t\treturn ret;\n\n\tret = clk_prepare_enable(qmp->pipe_clk);\n\tif (ret) {\n\t\tdev_err(dev, \"pipe_clk enable failed, err=%d\\n\", ret);\n\t\tclk_bulk_disable_unprepare(cfg->num_clks, qmp->clks);\n\t\treturn ret;\n\t}\n\n\tqmp_usb_disable_autonomous_mode(qmp);\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops qmp_usb_pm_ops = {\n\tSET_RUNTIME_PM_OPS(qmp_usb_runtime_suspend,\n\t\t\t   qmp_usb_runtime_resume, NULL)\n};\n\nstatic int qmp_usb_vreg_init(struct qmp_usb *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\tint num = cfg->num_vregs;\n\tint i;\n\n\tqmp->vregs = devm_kcalloc(dev, num, sizeof(*qmp->vregs), GFP_KERNEL);\n\tif (!qmp->vregs)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < num; i++)\n\t\tqmp->vregs[i].supply = cfg->vreg_list[i];\n\n\treturn devm_regulator_bulk_get(dev, num, qmp->vregs);\n}\n\nstatic int qmp_usb_reset_init(struct qmp_usb *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\tint i;\n\tint ret;\n\n\tqmp->resets = devm_kcalloc(dev, cfg->num_resets,\n\t\t\t\t   sizeof(*qmp->resets), GFP_KERNEL);\n\tif (!qmp->resets)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < cfg->num_resets; i++)\n\t\tqmp->resets[i].id = cfg->reset_list[i];\n\n\tret = devm_reset_control_bulk_get_exclusive(dev, cfg->num_resets, qmp->resets);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"failed to get resets\\n\");\n\n\treturn 0;\n}\n\nstatic int qmp_usb_clk_init(struct qmp_usb *qmp)\n{\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\tint num = cfg->num_clks;\n\tint i;\n\n\tqmp->clks = devm_kcalloc(dev, num, sizeof(*qmp->clks), GFP_KERNEL);\n\tif (!qmp->clks)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < num; i++)\n\t\tqmp->clks[i].id = cfg->clk_list[i];\n\n\treturn devm_clk_bulk_get(dev, num, qmp->clks);\n}\n\nstatic void phy_clk_release_provider(void *res)\n{\n\tof_clk_del_provider(res);\n}\n\n \nstatic int phy_pipe_clk_register(struct qmp_usb *qmp, struct device_node *np)\n{\n\tstruct clk_fixed_rate *fixed = &qmp->pipe_clk_fixed;\n\tstruct clk_init_data init = { };\n\tint ret;\n\n\tret = of_property_read_string(np, \"clock-output-names\", &init.name);\n\tif (ret) {\n\t\tdev_err(qmp->dev, \"%pOFn: No clock-output-names\\n\", np);\n\t\treturn ret;\n\t}\n\n\tinit.ops = &clk_fixed_rate_ops;\n\n\t \n\tfixed->fixed_rate = 125000000;\n\tfixed->hw.init = &init;\n\n\tret = devm_clk_hw_register(qmp->dev, &fixed->hw);\n\tif (ret)\n\t\treturn ret;\n\n\tret = of_clk_add_hw_provider(np, of_clk_hw_simple_get, &fixed->hw);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\treturn devm_add_action_or_reset(qmp->dev, phy_clk_release_provider, np);\n}\n\nstatic void __iomem *qmp_usb_iomap(struct device *dev, struct device_node *np,\n\t\t\t\t\tint index, bool exclusive)\n{\n\tstruct resource res;\n\n\tif (!exclusive) {\n\t\tif (of_address_to_resource(np, index, &res))\n\t\t\treturn IOMEM_ERR_PTR(-EINVAL);\n\n\t\treturn devm_ioremap(dev, res.start, resource_size(&res));\n\t}\n\n\treturn devm_of_iomap(dev, np, index, NULL);\n}\n\nstatic int qmp_usb_parse_dt_legacy(struct qmp_usb *qmp, struct device_node *np)\n{\n\tstruct platform_device *pdev = to_platform_device(qmp->dev);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tstruct device *dev = qmp->dev;\n\tbool exclusive = true;\n\n\tqmp->serdes = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(qmp->serdes))\n\t\treturn PTR_ERR(qmp->serdes);\n\n\t \n\tif (of_device_is_compatible(dev->of_node, \"qcom,sdx65-qmp-usb3-uni-phy\"))\n\t\texclusive = false;\n\tif (of_device_is_compatible(dev->of_node, \"qcom,sm8350-qmp-usb3-uni-phy\"))\n\t\texclusive = false;\n\n\t \n\tqmp->tx = devm_of_iomap(dev, np, 0, NULL);\n\tif (IS_ERR(qmp->tx))\n\t\treturn PTR_ERR(qmp->tx);\n\n\tqmp->rx = devm_of_iomap(dev, np, 1, NULL);\n\tif (IS_ERR(qmp->rx))\n\t\treturn PTR_ERR(qmp->rx);\n\n\tqmp->pcs = qmp_usb_iomap(dev, np, 2, exclusive);\n\tif (IS_ERR(qmp->pcs))\n\t\treturn PTR_ERR(qmp->pcs);\n\n\tif (cfg->pcs_usb_offset)\n\t\tqmp->pcs_usb = qmp->pcs + cfg->pcs_usb_offset;\n\n\tif (cfg->lanes >= 2) {\n\t\tqmp->tx2 = devm_of_iomap(dev, np, 3, NULL);\n\t\tif (IS_ERR(qmp->tx2))\n\t\t\treturn PTR_ERR(qmp->tx2);\n\n\t\tqmp->rx2 = devm_of_iomap(dev, np, 4, NULL);\n\t\tif (IS_ERR(qmp->rx2))\n\t\t\treturn PTR_ERR(qmp->rx2);\n\n\t\tqmp->pcs_misc = devm_of_iomap(dev, np, 5, NULL);\n\t} else {\n\t\tqmp->pcs_misc = devm_of_iomap(dev, np, 3, NULL);\n\t}\n\n\tif (IS_ERR(qmp->pcs_misc)) {\n\t\tdev_vdbg(dev, \"PHY pcs_misc-reg not used\\n\");\n\t\tqmp->pcs_misc = NULL;\n\t}\n\n\tqmp->pipe_clk = devm_get_clk_from_child(dev, np, NULL);\n\tif (IS_ERR(qmp->pipe_clk)) {\n\t\treturn dev_err_probe(dev, PTR_ERR(qmp->pipe_clk),\n\t\t\t\t     \"failed to get pipe clock\\n\");\n\t}\n\n\treturn 0;\n}\n\nstatic int qmp_usb_parse_dt(struct qmp_usb *qmp)\n{\n\tstruct platform_device *pdev = to_platform_device(qmp->dev);\n\tconst struct qmp_phy_cfg *cfg = qmp->cfg;\n\tconst struct qmp_usb_offsets *offs = cfg->offsets;\n\tstruct device *dev = qmp->dev;\n\tvoid __iomem *base;\n\n\tif (!offs)\n\t\treturn -EINVAL;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tqmp->serdes = base + offs->serdes;\n\tqmp->pcs = base + offs->pcs;\n\tqmp->pcs_misc = base + offs->pcs_misc;\n\tqmp->pcs_usb = base + offs->pcs_usb;\n\tqmp->tx = base + offs->tx;\n\tqmp->rx = base + offs->rx;\n\n\tif (cfg->lanes >= 2) {\n\t\tqmp->tx2 = base + offs->tx2;\n\t\tqmp->rx2 = base + offs->rx2;\n\t}\n\n\tqmp->pipe_clk = devm_clk_get(dev, \"pipe\");\n\tif (IS_ERR(qmp->pipe_clk)) {\n\t\treturn dev_err_probe(dev, PTR_ERR(qmp->pipe_clk),\n\t\t\t\t     \"failed to get pipe clock\\n\");\n\t}\n\n\treturn 0;\n}\n\nstatic int qmp_usb_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct phy_provider *phy_provider;\n\tstruct device_node *np;\n\tstruct qmp_usb *qmp;\n\tint ret;\n\n\tqmp = devm_kzalloc(dev, sizeof(*qmp), GFP_KERNEL);\n\tif (!qmp)\n\t\treturn -ENOMEM;\n\n\tqmp->dev = dev;\n\n\tqmp->cfg = of_device_get_match_data(dev);\n\tif (!qmp->cfg)\n\t\treturn -EINVAL;\n\n\tret = qmp_usb_clk_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_usb_reset_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qmp_usb_vreg_init(qmp);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tnp = of_get_next_available_child(dev->of_node, NULL);\n\tif (np) {\n\t\tret = qmp_usb_parse_dt_legacy(qmp, np);\n\t} else {\n\t\tnp = of_node_get(dev->of_node);\n\t\tret = qmp_usb_parse_dt(qmp);\n\t}\n\tif (ret)\n\t\tgoto err_node_put;\n\n\tpm_runtime_set_active(dev);\n\tret = devm_pm_runtime_enable(dev);\n\tif (ret)\n\t\tgoto err_node_put;\n\t \n\tpm_runtime_forbid(dev);\n\n\tret = phy_pipe_clk_register(qmp, np);\n\tif (ret)\n\t\tgoto err_node_put;\n\n\tqmp->phy = devm_phy_create(dev, np, &qmp_usb_phy_ops);\n\tif (IS_ERR(qmp->phy)) {\n\t\tret = PTR_ERR(qmp->phy);\n\t\tdev_err(dev, \"failed to create PHY: %d\\n\", ret);\n\t\tgoto err_node_put;\n\t}\n\n\tphy_set_drvdata(qmp->phy, qmp);\n\n\tof_node_put(np);\n\n\tphy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate);\n\n\treturn PTR_ERR_OR_ZERO(phy_provider);\n\nerr_node_put:\n\tof_node_put(np);\n\treturn ret;\n}\n\nstatic const struct of_device_id qmp_usb_of_match_table[] = {\n\t{\n\t\t.compatible = \"qcom,ipq6018-qmp-usb3-phy\",\n\t\t.data = &ipq8074_usb3phy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,ipq8074-qmp-usb3-phy\",\n\t\t.data = &ipq8074_usb3phy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,ipq9574-qmp-usb3-phy\",\n\t\t.data = &ipq9574_usb3phy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,msm8996-qmp-usb3-phy\",\n\t\t.data = &msm8996_usb3phy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,msm8998-qmp-usb3-phy\",\n\t\t.data = &msm8998_usb3phy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,qcm2290-qmp-usb3-phy\",\n\t\t.data = &qcm2290_usb3phy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sa8775p-qmp-usb3-uni-phy\",\n\t\t.data = &sa8775p_usb3_uniphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sc8280xp-qmp-usb3-uni-phy\",\n\t\t.data = &sc8280xp_usb3_uniphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sdm845-qmp-usb3-uni-phy\",\n\t\t.data = &qmp_v3_usb3_uniphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sdx55-qmp-usb3-uni-phy\",\n\t\t.data = &sdx55_usb3_uniphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sdx65-qmp-usb3-uni-phy\",\n\t\t.data = &sdx65_usb3_uniphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm6115-qmp-usb3-phy\",\n\t\t.data = &qcm2290_usb3phy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8150-qmp-usb3-uni-phy\",\n\t\t.data = &sm8150_usb3_uniphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8250-qmp-usb3-uni-phy\",\n\t\t.data = &sm8250_usb3_uniphy_cfg,\n\t}, {\n\t\t.compatible = \"qcom,sm8350-qmp-usb3-uni-phy\",\n\t\t.data = &sm8350_usb3_uniphy_cfg,\n\t},\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, qmp_usb_of_match_table);\n\nstatic struct platform_driver qmp_usb_driver = {\n\t.probe\t\t= qmp_usb_probe,\n\t.driver = {\n\t\t.name\t= \"qcom-qmp-usb-phy\",\n\t\t.pm\t= &qmp_usb_pm_ops,\n\t\t.of_match_table = qmp_usb_of_match_table,\n\t},\n};\n\nmodule_platform_driver(qmp_usb_driver);\n\nMODULE_AUTHOR(\"Vivek Gautam <vivek.gautam@codeaurora.org>\");\nMODULE_DESCRIPTION(\"Qualcomm QMP USB PHY driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}