// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_122_51 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_17_address0,
        A_17_ce0,
        A_17_q0,
        A_18_address0,
        A_18_ce0,
        A_18_q0,
        A_19_address0,
        A_19_ce0,
        A_19_q0,
        A_20_address0,
        A_20_ce0,
        A_20_q0,
        A_21_address0,
        A_21_ce0,
        A_21_q0,
        A_22_address0,
        A_22_ce0,
        A_22_q0,
        A_23_address0,
        A_23_ce0,
        A_23_q0,
        A_24_address0,
        A_24_ce0,
        A_24_q0,
        A_25_address0,
        A_25_ce0,
        A_25_q0,
        A_26_address0,
        A_26_ce0,
        A_26_q0,
        A_27_address0,
        A_27_ce0,
        A_27_q0,
        A_28_address0,
        A_28_ce0,
        A_28_q0,
        A_29_address0,
        A_29_ce0,
        A_29_q0,
        A_30_address0,
        A_30_ce0,
        A_30_q0,
        A_31_address0,
        A_31_ce0,
        A_31_q0,
        A_32_address0,
        A_32_ce0,
        A_32_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [8:0] A_17_address0;
output   A_17_ce0;
input  [23:0] A_17_q0;
output  [8:0] A_18_address0;
output   A_18_ce0;
input  [23:0] A_18_q0;
output  [8:0] A_19_address0;
output   A_19_ce0;
input  [23:0] A_19_q0;
output  [8:0] A_20_address0;
output   A_20_ce0;
input  [23:0] A_20_q0;
output  [8:0] A_21_address0;
output   A_21_ce0;
input  [23:0] A_21_q0;
output  [8:0] A_22_address0;
output   A_22_ce0;
input  [23:0] A_22_q0;
output  [8:0] A_23_address0;
output   A_23_ce0;
input  [23:0] A_23_q0;
output  [8:0] A_24_address0;
output   A_24_ce0;
input  [23:0] A_24_q0;
output  [8:0] A_25_address0;
output   A_25_ce0;
input  [23:0] A_25_q0;
output  [8:0] A_26_address0;
output   A_26_ce0;
input  [23:0] A_26_q0;
output  [8:0] A_27_address0;
output   A_27_ce0;
input  [23:0] A_27_q0;
output  [8:0] A_28_address0;
output   A_28_ce0;
input  [23:0] A_28_q0;
output  [8:0] A_29_address0;
output   A_29_ce0;
input  [23:0] A_29_q0;
output  [8:0] A_30_address0;
output   A_30_ce0;
input  [23:0] A_30_q0;
output  [8:0] A_31_address0;
output   A_31_ce0;
input  [23:0] A_31_q0;
output  [8:0] A_32_address0;
output   A_32_ce0;
input  [23:0] A_32_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_336_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_1533;
wire   [63:0] zext_ln125_fu_372_p1;
reg   [63:0] zext_ln125_reg_1537;
reg  signed [23:0] A_17_load_reg_1636;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_94;
wire   [23:0] select_ln125_31_fu_1501_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [6:0] j_fu_98;
wire   [6:0] add_ln122_fu_377_p2;
reg   [6:0] ap_sig_allocacmp_j_3;
wire    ap_block_pp0_stage0_01001;
reg    A_17_ce0_local;
reg    A_18_ce0_local;
reg    A_19_ce0_local;
reg    A_20_ce0_local;
reg    A_21_ce0_local;
reg    A_22_ce0_local;
reg    A_23_ce0_local;
reg    A_24_ce0_local;
reg    A_25_ce0_local;
reg    A_26_ce0_local;
reg    A_27_ce0_local;
reg    A_28_ce0_local;
reg    A_29_ce0_local;
reg    A_30_ce0_local;
reg    A_31_ce0_local;
reg    A_32_ce0_local;
wire   [6:0] tmp_417_fu_354_p4;
wire   [1:0] lshr_ln122_1_fu_344_p4;
wire   [8:0] tmp_s_fu_364_p3;
wire  signed [23:0] sext_ln125_fu_391_p0;
wire  signed [23:0] add_ln125_fu_398_p1;
wire  signed [24:0] sext_ln125_1_fu_395_p1;
wire  signed [24:0] sext_ln125_fu_391_p1;
wire   [24:0] add_ln125_1_fu_403_p2;
wire   [23:0] add_ln125_fu_398_p2;
wire   [0:0] tmp_418_fu_409_p3;
wire   [0:0] tmp_419_fu_417_p3;
wire   [0:0] xor_ln125_fu_425_p2;
wire   [0:0] and_ln125_fu_431_p2;
wire   [0:0] xor_ln125_1_fu_437_p2;
wire   [23:0] select_ln125_fu_443_p3;
wire  signed [23:0] select_ln125_1_fu_451_p3;
wire  signed [23:0] sext_ln125_3_fu_463_p0;
wire  signed [23:0] add_ln125_2_fu_467_p0;
wire  signed [24:0] sext_ln125_2_fu_459_p1;
wire  signed [24:0] sext_ln125_3_fu_463_p1;
wire   [24:0] add_ln125_3_fu_473_p2;
wire   [23:0] add_ln125_2_fu_467_p2;
wire   [0:0] tmp_420_fu_479_p3;
wire   [0:0] tmp_421_fu_487_p3;
wire   [0:0] xor_ln125_2_fu_495_p2;
wire   [0:0] and_ln125_1_fu_501_p2;
wire   [0:0] xor_ln125_3_fu_507_p2;
wire   [23:0] select_ln125_2_fu_513_p3;
wire  signed [23:0] select_ln125_3_fu_521_p3;
wire  signed [23:0] sext_ln125_5_fu_533_p0;
wire  signed [23:0] add_ln125_4_fu_537_p0;
wire  signed [24:0] sext_ln125_4_fu_529_p1;
wire  signed [24:0] sext_ln125_5_fu_533_p1;
wire   [24:0] add_ln125_5_fu_543_p2;
wire   [23:0] add_ln125_4_fu_537_p2;
wire   [0:0] tmp_422_fu_549_p3;
wire   [0:0] tmp_423_fu_557_p3;
wire   [0:0] xor_ln125_4_fu_565_p2;
wire   [0:0] and_ln125_2_fu_571_p2;
wire   [0:0] xor_ln125_5_fu_577_p2;
wire   [23:0] select_ln125_4_fu_583_p3;
wire  signed [23:0] select_ln125_5_fu_591_p3;
wire  signed [23:0] sext_ln125_7_fu_603_p0;
wire  signed [23:0] add_ln125_6_fu_607_p0;
wire  signed [24:0] sext_ln125_6_fu_599_p1;
wire  signed [24:0] sext_ln125_7_fu_603_p1;
wire   [24:0] add_ln125_7_fu_613_p2;
wire   [23:0] add_ln125_6_fu_607_p2;
wire   [0:0] tmp_424_fu_619_p3;
wire   [0:0] tmp_425_fu_627_p3;
wire   [0:0] xor_ln125_6_fu_635_p2;
wire   [0:0] and_ln125_3_fu_641_p2;
wire   [0:0] xor_ln125_7_fu_647_p2;
wire   [23:0] select_ln125_6_fu_653_p3;
wire  signed [23:0] select_ln125_7_fu_661_p3;
wire  signed [23:0] sext_ln125_9_fu_673_p0;
wire  signed [23:0] add_ln125_8_fu_677_p0;
wire  signed [24:0] sext_ln125_8_fu_669_p1;
wire  signed [24:0] sext_ln125_9_fu_673_p1;
wire   [24:0] add_ln125_9_fu_683_p2;
wire   [23:0] add_ln125_8_fu_677_p2;
wire   [0:0] tmp_426_fu_689_p3;
wire   [0:0] tmp_427_fu_697_p3;
wire   [0:0] xor_ln125_8_fu_705_p2;
wire   [0:0] and_ln125_4_fu_711_p2;
wire   [0:0] xor_ln125_9_fu_717_p2;
wire   [23:0] select_ln125_8_fu_723_p3;
wire  signed [23:0] select_ln125_9_fu_731_p3;
wire  signed [23:0] sext_ln125_11_fu_743_p0;
wire  signed [23:0] add_ln125_10_fu_747_p0;
wire  signed [24:0] sext_ln125_10_fu_739_p1;
wire  signed [24:0] sext_ln125_11_fu_743_p1;
wire   [24:0] add_ln125_11_fu_753_p2;
wire   [23:0] add_ln125_10_fu_747_p2;
wire   [0:0] tmp_428_fu_759_p3;
wire   [0:0] tmp_429_fu_767_p3;
wire   [0:0] xor_ln125_10_fu_775_p2;
wire   [0:0] and_ln125_5_fu_781_p2;
wire   [0:0] xor_ln125_11_fu_787_p2;
wire   [23:0] select_ln125_10_fu_793_p3;
wire  signed [23:0] select_ln125_11_fu_801_p3;
wire  signed [23:0] sext_ln125_13_fu_813_p0;
wire  signed [23:0] add_ln125_12_fu_817_p0;
wire  signed [24:0] sext_ln125_12_fu_809_p1;
wire  signed [24:0] sext_ln125_13_fu_813_p1;
wire   [24:0] add_ln125_13_fu_823_p2;
wire   [23:0] add_ln125_12_fu_817_p2;
wire   [0:0] tmp_430_fu_829_p3;
wire   [0:0] tmp_431_fu_837_p3;
wire   [0:0] xor_ln125_12_fu_845_p2;
wire   [0:0] and_ln125_6_fu_851_p2;
wire   [0:0] xor_ln125_13_fu_857_p2;
wire   [23:0] select_ln125_12_fu_863_p3;
wire  signed [23:0] select_ln125_13_fu_871_p3;
wire  signed [23:0] sext_ln125_15_fu_883_p0;
wire  signed [23:0] add_ln125_14_fu_887_p0;
wire  signed [24:0] sext_ln125_14_fu_879_p1;
wire  signed [24:0] sext_ln125_15_fu_883_p1;
wire   [24:0] add_ln125_15_fu_893_p2;
wire   [23:0] add_ln125_14_fu_887_p2;
wire   [0:0] tmp_432_fu_899_p3;
wire   [0:0] tmp_433_fu_907_p3;
wire   [0:0] xor_ln125_14_fu_915_p2;
wire   [0:0] and_ln125_7_fu_921_p2;
wire   [0:0] xor_ln125_15_fu_927_p2;
wire   [23:0] select_ln125_14_fu_933_p3;
wire  signed [23:0] select_ln125_15_fu_941_p3;
wire  signed [23:0] sext_ln125_17_fu_953_p0;
wire  signed [23:0] add_ln125_16_fu_957_p0;
wire  signed [24:0] sext_ln125_16_fu_949_p1;
wire  signed [24:0] sext_ln125_17_fu_953_p1;
wire   [24:0] add_ln125_17_fu_963_p2;
wire   [23:0] add_ln125_16_fu_957_p2;
wire   [0:0] tmp_434_fu_969_p3;
wire   [0:0] tmp_435_fu_977_p3;
wire   [0:0] xor_ln125_16_fu_985_p2;
wire   [0:0] and_ln125_8_fu_991_p2;
wire   [0:0] xor_ln125_17_fu_997_p2;
wire   [23:0] select_ln125_16_fu_1003_p3;
wire  signed [23:0] select_ln125_17_fu_1011_p3;
wire  signed [23:0] sext_ln125_19_fu_1023_p0;
wire  signed [23:0] add_ln125_18_fu_1027_p0;
wire  signed [24:0] sext_ln125_18_fu_1019_p1;
wire  signed [24:0] sext_ln125_19_fu_1023_p1;
wire   [24:0] add_ln125_19_fu_1033_p2;
wire   [23:0] add_ln125_18_fu_1027_p2;
wire   [0:0] tmp_436_fu_1039_p3;
wire   [0:0] tmp_437_fu_1047_p3;
wire   [0:0] xor_ln125_18_fu_1055_p2;
wire   [0:0] and_ln125_9_fu_1061_p2;
wire   [0:0] xor_ln125_19_fu_1067_p2;
wire   [23:0] select_ln125_18_fu_1073_p3;
wire  signed [23:0] select_ln125_19_fu_1081_p3;
wire  signed [23:0] sext_ln125_21_fu_1093_p0;
wire  signed [23:0] add_ln125_20_fu_1097_p0;
wire  signed [24:0] sext_ln125_20_fu_1089_p1;
wire  signed [24:0] sext_ln125_21_fu_1093_p1;
wire   [24:0] add_ln125_21_fu_1103_p2;
wire   [23:0] add_ln125_20_fu_1097_p2;
wire   [0:0] tmp_438_fu_1109_p3;
wire   [0:0] tmp_439_fu_1117_p3;
wire   [0:0] xor_ln125_20_fu_1125_p2;
wire   [0:0] and_ln125_10_fu_1131_p2;
wire   [0:0] xor_ln125_21_fu_1137_p2;
wire   [23:0] select_ln125_20_fu_1143_p3;
wire  signed [23:0] select_ln125_21_fu_1151_p3;
wire  signed [23:0] sext_ln125_23_fu_1163_p0;
wire  signed [23:0] add_ln125_22_fu_1167_p0;
wire  signed [24:0] sext_ln125_22_fu_1159_p1;
wire  signed [24:0] sext_ln125_23_fu_1163_p1;
wire   [24:0] add_ln125_23_fu_1173_p2;
wire   [23:0] add_ln125_22_fu_1167_p2;
wire   [0:0] tmp_440_fu_1179_p3;
wire   [0:0] tmp_441_fu_1187_p3;
wire   [0:0] xor_ln125_22_fu_1195_p2;
wire   [0:0] and_ln125_11_fu_1201_p2;
wire   [0:0] xor_ln125_23_fu_1207_p2;
wire   [23:0] select_ln125_22_fu_1213_p3;
wire  signed [23:0] select_ln125_23_fu_1221_p3;
wire  signed [23:0] sext_ln125_25_fu_1233_p0;
wire  signed [23:0] add_ln125_24_fu_1237_p0;
wire  signed [24:0] sext_ln125_24_fu_1229_p1;
wire  signed [24:0] sext_ln125_25_fu_1233_p1;
wire   [24:0] add_ln125_25_fu_1243_p2;
wire   [23:0] add_ln125_24_fu_1237_p2;
wire   [0:0] tmp_442_fu_1249_p3;
wire   [0:0] tmp_443_fu_1257_p3;
wire   [0:0] xor_ln125_24_fu_1265_p2;
wire   [0:0] and_ln125_12_fu_1271_p2;
wire   [0:0] xor_ln125_25_fu_1277_p2;
wire   [23:0] select_ln125_24_fu_1283_p3;
wire  signed [23:0] select_ln125_25_fu_1291_p3;
wire  signed [23:0] sext_ln125_27_fu_1303_p0;
wire  signed [23:0] add_ln125_26_fu_1307_p0;
wire  signed [24:0] sext_ln125_26_fu_1299_p1;
wire  signed [24:0] sext_ln125_27_fu_1303_p1;
wire   [24:0] add_ln125_27_fu_1313_p2;
wire   [23:0] add_ln125_26_fu_1307_p2;
wire   [0:0] tmp_444_fu_1319_p3;
wire   [0:0] tmp_445_fu_1327_p3;
wire   [0:0] xor_ln125_26_fu_1335_p2;
wire   [0:0] and_ln125_13_fu_1341_p2;
wire   [0:0] xor_ln125_27_fu_1347_p2;
wire   [23:0] select_ln125_26_fu_1353_p3;
wire  signed [23:0] select_ln125_27_fu_1361_p3;
wire  signed [23:0] sext_ln125_29_fu_1373_p0;
wire  signed [23:0] add_ln125_28_fu_1377_p0;
wire  signed [24:0] sext_ln125_28_fu_1369_p1;
wire  signed [24:0] sext_ln125_29_fu_1373_p1;
wire   [24:0] add_ln125_29_fu_1383_p2;
wire   [23:0] add_ln125_28_fu_1377_p2;
wire   [0:0] tmp_446_fu_1389_p3;
wire   [0:0] tmp_447_fu_1397_p3;
wire   [0:0] xor_ln125_28_fu_1405_p2;
wire   [0:0] and_ln125_14_fu_1411_p2;
wire   [0:0] xor_ln125_29_fu_1417_p2;
wire   [23:0] select_ln125_28_fu_1423_p3;
wire  signed [23:0] select_ln125_29_fu_1431_p3;
wire  signed [23:0] sext_ln125_31_fu_1443_p0;
wire  signed [23:0] add_ln125_30_fu_1447_p0;
wire  signed [24:0] sext_ln125_30_fu_1439_p1;
wire  signed [24:0] sext_ln125_31_fu_1443_p1;
wire   [24:0] add_ln125_31_fu_1453_p2;
wire   [23:0] add_ln125_30_fu_1447_p2;
wire   [0:0] tmp_448_fu_1459_p3;
wire   [0:0] tmp_449_fu_1467_p3;
wire   [0:0] xor_ln125_30_fu_1475_p2;
wire   [0:0] and_ln125_15_fu_1481_p2;
wire   [0:0] xor_ln125_31_fu_1487_p2;
wire   [23:0] select_ln125_30_fu_1493_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 empty_fu_94 = 24'd0;
#0 j_fu_98 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_94 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_fu_94 <= select_ln125_31_fu_1501_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_336_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_98 <= add_ln122_fu_377_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_98 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_17_load_reg_1636 <= A_17_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_reg_1533 <= ap_sig_allocacmp_j_3[32'd6];
        zext_ln125_reg_1537[8 : 0] <= zext_ln125_fu_372_p1[8 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_17_ce0_local = 1'b1;
    end else begin
        A_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_18_ce0_local = 1'b1;
    end else begin
        A_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_19_ce0_local = 1'b1;
    end else begin
        A_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_20_ce0_local = 1'b1;
    end else begin
        A_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_21_ce0_local = 1'b1;
    end else begin
        A_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_22_ce0_local = 1'b1;
    end else begin
        A_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_23_ce0_local = 1'b1;
    end else begin
        A_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_24_ce0_local = 1'b1;
    end else begin
        A_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_25_ce0_local = 1'b1;
    end else begin
        A_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_26_ce0_local = 1'b1;
    end else begin
        A_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_27_ce0_local = 1'b1;
    end else begin
        A_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_28_ce0_local = 1'b1;
    end else begin
        A_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_29_ce0_local = 1'b1;
    end else begin
        A_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_30_ce0_local = 1'b1;
    end else begin
        A_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_31_ce0_local = 1'b1;
    end else begin
        A_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_32_ce0_local = 1'b1;
    end else begin
        A_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_336_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_3 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_3 = j_fu_98;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1533 == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_17_address0 = zext_ln125_fu_372_p1;

assign A_17_ce0 = A_17_ce0_local;

assign A_18_address0 = zext_ln125_reg_1537;

assign A_18_ce0 = A_18_ce0_local;

assign A_19_address0 = zext_ln125_reg_1537;

assign A_19_ce0 = A_19_ce0_local;

assign A_20_address0 = zext_ln125_reg_1537;

assign A_20_ce0 = A_20_ce0_local;

assign A_21_address0 = zext_ln125_reg_1537;

assign A_21_ce0 = A_21_ce0_local;

assign A_22_address0 = zext_ln125_reg_1537;

assign A_22_ce0 = A_22_ce0_local;

assign A_23_address0 = zext_ln125_reg_1537;

assign A_23_ce0 = A_23_ce0_local;

assign A_24_address0 = zext_ln125_reg_1537;

assign A_24_ce0 = A_24_ce0_local;

assign A_25_address0 = zext_ln125_reg_1537;

assign A_25_ce0 = A_25_ce0_local;

assign A_26_address0 = zext_ln125_reg_1537;

assign A_26_ce0 = A_26_ce0_local;

assign A_27_address0 = zext_ln125_reg_1537;

assign A_27_ce0 = A_27_ce0_local;

assign A_28_address0 = zext_ln125_reg_1537;

assign A_28_ce0 = A_28_ce0_local;

assign A_29_address0 = zext_ln125_reg_1537;

assign A_29_ce0 = A_29_ce0_local;

assign A_30_address0 = zext_ln125_reg_1537;

assign A_30_ce0 = A_30_ce0_local;

assign A_31_address0 = zext_ln125_reg_1537;

assign A_31_ce0 = A_31_ce0_local;

assign A_32_address0 = zext_ln125_reg_1537;

assign A_32_ce0 = A_32_ce0_local;

assign add_ln122_fu_377_p2 = (ap_sig_allocacmp_j_3 + 7'd16);

assign add_ln125_10_fu_747_p0 = A_22_q0;

assign add_ln125_10_fu_747_p2 = ($signed(add_ln125_10_fu_747_p0) + $signed(select_ln125_9_fu_731_p3));

assign add_ln125_11_fu_753_p2 = ($signed(sext_ln125_10_fu_739_p1) + $signed(sext_ln125_11_fu_743_p1));

assign add_ln125_12_fu_817_p0 = A_23_q0;

assign add_ln125_12_fu_817_p2 = ($signed(add_ln125_12_fu_817_p0) + $signed(select_ln125_11_fu_801_p3));

assign add_ln125_13_fu_823_p2 = ($signed(sext_ln125_12_fu_809_p1) + $signed(sext_ln125_13_fu_813_p1));

assign add_ln125_14_fu_887_p0 = A_24_q0;

assign add_ln125_14_fu_887_p2 = ($signed(add_ln125_14_fu_887_p0) + $signed(select_ln125_13_fu_871_p3));

assign add_ln125_15_fu_893_p2 = ($signed(sext_ln125_14_fu_879_p1) + $signed(sext_ln125_15_fu_883_p1));

assign add_ln125_16_fu_957_p0 = A_25_q0;

assign add_ln125_16_fu_957_p2 = ($signed(add_ln125_16_fu_957_p0) + $signed(select_ln125_15_fu_941_p3));

assign add_ln125_17_fu_963_p2 = ($signed(sext_ln125_16_fu_949_p1) + $signed(sext_ln125_17_fu_953_p1));

assign add_ln125_18_fu_1027_p0 = A_26_q0;

assign add_ln125_18_fu_1027_p2 = ($signed(add_ln125_18_fu_1027_p0) + $signed(select_ln125_17_fu_1011_p3));

assign add_ln125_19_fu_1033_p2 = ($signed(sext_ln125_18_fu_1019_p1) + $signed(sext_ln125_19_fu_1023_p1));

assign add_ln125_1_fu_403_p2 = ($signed(sext_ln125_1_fu_395_p1) + $signed(sext_ln125_fu_391_p1));

assign add_ln125_20_fu_1097_p0 = A_27_q0;

assign add_ln125_20_fu_1097_p2 = ($signed(add_ln125_20_fu_1097_p0) + $signed(select_ln125_19_fu_1081_p3));

assign add_ln125_21_fu_1103_p2 = ($signed(sext_ln125_20_fu_1089_p1) + $signed(sext_ln125_21_fu_1093_p1));

assign add_ln125_22_fu_1167_p0 = A_28_q0;

assign add_ln125_22_fu_1167_p2 = ($signed(add_ln125_22_fu_1167_p0) + $signed(select_ln125_21_fu_1151_p3));

assign add_ln125_23_fu_1173_p2 = ($signed(sext_ln125_22_fu_1159_p1) + $signed(sext_ln125_23_fu_1163_p1));

assign add_ln125_24_fu_1237_p0 = A_29_q0;

assign add_ln125_24_fu_1237_p2 = ($signed(add_ln125_24_fu_1237_p0) + $signed(select_ln125_23_fu_1221_p3));

assign add_ln125_25_fu_1243_p2 = ($signed(sext_ln125_24_fu_1229_p1) + $signed(sext_ln125_25_fu_1233_p1));

assign add_ln125_26_fu_1307_p0 = A_30_q0;

assign add_ln125_26_fu_1307_p2 = ($signed(add_ln125_26_fu_1307_p0) + $signed(select_ln125_25_fu_1291_p3));

assign add_ln125_27_fu_1313_p2 = ($signed(sext_ln125_26_fu_1299_p1) + $signed(sext_ln125_27_fu_1303_p1));

assign add_ln125_28_fu_1377_p0 = A_31_q0;

assign add_ln125_28_fu_1377_p2 = ($signed(add_ln125_28_fu_1377_p0) + $signed(select_ln125_27_fu_1361_p3));

assign add_ln125_29_fu_1383_p2 = ($signed(sext_ln125_28_fu_1369_p1) + $signed(sext_ln125_29_fu_1373_p1));

assign add_ln125_2_fu_467_p0 = A_18_q0;

assign add_ln125_2_fu_467_p2 = ($signed(add_ln125_2_fu_467_p0) + $signed(select_ln125_1_fu_451_p3));

assign add_ln125_30_fu_1447_p0 = A_32_q0;

assign add_ln125_30_fu_1447_p2 = ($signed(add_ln125_30_fu_1447_p0) + $signed(select_ln125_29_fu_1431_p3));

assign add_ln125_31_fu_1453_p2 = ($signed(sext_ln125_30_fu_1439_p1) + $signed(sext_ln125_31_fu_1443_p1));

assign add_ln125_3_fu_473_p2 = ($signed(sext_ln125_2_fu_459_p1) + $signed(sext_ln125_3_fu_463_p1));

assign add_ln125_4_fu_537_p0 = A_19_q0;

assign add_ln125_4_fu_537_p2 = ($signed(add_ln125_4_fu_537_p0) + $signed(select_ln125_3_fu_521_p3));

assign add_ln125_5_fu_543_p2 = ($signed(sext_ln125_4_fu_529_p1) + $signed(sext_ln125_5_fu_533_p1));

assign add_ln125_6_fu_607_p0 = A_20_q0;

assign add_ln125_6_fu_607_p2 = ($signed(add_ln125_6_fu_607_p0) + $signed(select_ln125_5_fu_591_p3));

assign add_ln125_7_fu_613_p2 = ($signed(sext_ln125_6_fu_599_p1) + $signed(sext_ln125_7_fu_603_p1));

assign add_ln125_8_fu_677_p0 = A_21_q0;

assign add_ln125_8_fu_677_p2 = ($signed(add_ln125_8_fu_677_p0) + $signed(select_ln125_7_fu_661_p3));

assign add_ln125_9_fu_683_p2 = ($signed(sext_ln125_8_fu_669_p1) + $signed(sext_ln125_9_fu_673_p1));

assign add_ln125_fu_398_p1 = empty_fu_94;

assign add_ln125_fu_398_p2 = ($signed(A_17_load_reg_1636) + $signed(add_ln125_fu_398_p1));

assign and_ln125_10_fu_1131_p2 = (xor_ln125_20_fu_1125_p2 & tmp_439_fu_1117_p3);

assign and_ln125_11_fu_1201_p2 = (xor_ln125_22_fu_1195_p2 & tmp_441_fu_1187_p3);

assign and_ln125_12_fu_1271_p2 = (xor_ln125_24_fu_1265_p2 & tmp_443_fu_1257_p3);

assign and_ln125_13_fu_1341_p2 = (xor_ln125_26_fu_1335_p2 & tmp_445_fu_1327_p3);

assign and_ln125_14_fu_1411_p2 = (xor_ln125_28_fu_1405_p2 & tmp_447_fu_1397_p3);

assign and_ln125_15_fu_1481_p2 = (xor_ln125_30_fu_1475_p2 & tmp_449_fu_1467_p3);

assign and_ln125_1_fu_501_p2 = (xor_ln125_2_fu_495_p2 & tmp_421_fu_487_p3);

assign and_ln125_2_fu_571_p2 = (xor_ln125_4_fu_565_p2 & tmp_423_fu_557_p3);

assign and_ln125_3_fu_641_p2 = (xor_ln125_6_fu_635_p2 & tmp_425_fu_627_p3);

assign and_ln125_4_fu_711_p2 = (xor_ln125_8_fu_705_p2 & tmp_427_fu_697_p3);

assign and_ln125_5_fu_781_p2 = (xor_ln125_10_fu_775_p2 & tmp_429_fu_767_p3);

assign and_ln125_6_fu_851_p2 = (xor_ln125_12_fu_845_p2 & tmp_431_fu_837_p3);

assign and_ln125_7_fu_921_p2 = (xor_ln125_14_fu_915_p2 & tmp_433_fu_907_p3);

assign and_ln125_8_fu_991_p2 = (xor_ln125_16_fu_985_p2 & tmp_435_fu_977_p3);

assign and_ln125_9_fu_1061_p2 = (xor_ln125_18_fu_1055_p2 & tmp_437_fu_1047_p3);

assign and_ln125_fu_431_p2 = (xor_ln125_fu_425_p2 & tmp_419_fu_417_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign lshr_ln122_1_fu_344_p4 = {{ap_sig_allocacmp_j_3[5:4]}};

assign p_out = empty_fu_94;

assign select_ln125_10_fu_793_p3 = ((and_ln125_5_fu_781_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_11_fu_801_p3 = ((xor_ln125_11_fu_787_p2[0:0] == 1'b1) ? select_ln125_10_fu_793_p3 : add_ln125_10_fu_747_p2);

assign select_ln125_12_fu_863_p3 = ((and_ln125_6_fu_851_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_13_fu_871_p3 = ((xor_ln125_13_fu_857_p2[0:0] == 1'b1) ? select_ln125_12_fu_863_p3 : add_ln125_12_fu_817_p2);

assign select_ln125_14_fu_933_p3 = ((and_ln125_7_fu_921_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_15_fu_941_p3 = ((xor_ln125_15_fu_927_p2[0:0] == 1'b1) ? select_ln125_14_fu_933_p3 : add_ln125_14_fu_887_p2);

assign select_ln125_16_fu_1003_p3 = ((and_ln125_8_fu_991_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_17_fu_1011_p3 = ((xor_ln125_17_fu_997_p2[0:0] == 1'b1) ? select_ln125_16_fu_1003_p3 : add_ln125_16_fu_957_p2);

assign select_ln125_18_fu_1073_p3 = ((and_ln125_9_fu_1061_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_19_fu_1081_p3 = ((xor_ln125_19_fu_1067_p2[0:0] == 1'b1) ? select_ln125_18_fu_1073_p3 : add_ln125_18_fu_1027_p2);

assign select_ln125_1_fu_451_p3 = ((xor_ln125_1_fu_437_p2[0:0] == 1'b1) ? select_ln125_fu_443_p3 : add_ln125_fu_398_p2);

assign select_ln125_20_fu_1143_p3 = ((and_ln125_10_fu_1131_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_21_fu_1151_p3 = ((xor_ln125_21_fu_1137_p2[0:0] == 1'b1) ? select_ln125_20_fu_1143_p3 : add_ln125_20_fu_1097_p2);

assign select_ln125_22_fu_1213_p3 = ((and_ln125_11_fu_1201_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_23_fu_1221_p3 = ((xor_ln125_23_fu_1207_p2[0:0] == 1'b1) ? select_ln125_22_fu_1213_p3 : add_ln125_22_fu_1167_p2);

assign select_ln125_24_fu_1283_p3 = ((and_ln125_12_fu_1271_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_25_fu_1291_p3 = ((xor_ln125_25_fu_1277_p2[0:0] == 1'b1) ? select_ln125_24_fu_1283_p3 : add_ln125_24_fu_1237_p2);

assign select_ln125_26_fu_1353_p3 = ((and_ln125_13_fu_1341_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_27_fu_1361_p3 = ((xor_ln125_27_fu_1347_p2[0:0] == 1'b1) ? select_ln125_26_fu_1353_p3 : add_ln125_26_fu_1307_p2);

assign select_ln125_28_fu_1423_p3 = ((and_ln125_14_fu_1411_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_29_fu_1431_p3 = ((xor_ln125_29_fu_1417_p2[0:0] == 1'b1) ? select_ln125_28_fu_1423_p3 : add_ln125_28_fu_1377_p2);

assign select_ln125_2_fu_513_p3 = ((and_ln125_1_fu_501_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_30_fu_1493_p3 = ((and_ln125_15_fu_1481_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_31_fu_1501_p3 = ((xor_ln125_31_fu_1487_p2[0:0] == 1'b1) ? select_ln125_30_fu_1493_p3 : add_ln125_30_fu_1447_p2);

assign select_ln125_3_fu_521_p3 = ((xor_ln125_3_fu_507_p2[0:0] == 1'b1) ? select_ln125_2_fu_513_p3 : add_ln125_2_fu_467_p2);

assign select_ln125_4_fu_583_p3 = ((and_ln125_2_fu_571_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_5_fu_591_p3 = ((xor_ln125_5_fu_577_p2[0:0] == 1'b1) ? select_ln125_4_fu_583_p3 : add_ln125_4_fu_537_p2);

assign select_ln125_6_fu_653_p3 = ((and_ln125_3_fu_641_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_7_fu_661_p3 = ((xor_ln125_7_fu_647_p2[0:0] == 1'b1) ? select_ln125_6_fu_653_p3 : add_ln125_6_fu_607_p2);

assign select_ln125_8_fu_723_p3 = ((and_ln125_4_fu_711_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln125_9_fu_731_p3 = ((xor_ln125_9_fu_717_p2[0:0] == 1'b1) ? select_ln125_8_fu_723_p3 : add_ln125_8_fu_677_p2);

assign select_ln125_fu_443_p3 = ((and_ln125_fu_431_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln125_10_fu_739_p1 = select_ln125_9_fu_731_p3;

assign sext_ln125_11_fu_743_p0 = A_22_q0;

assign sext_ln125_11_fu_743_p1 = sext_ln125_11_fu_743_p0;

assign sext_ln125_12_fu_809_p1 = select_ln125_11_fu_801_p3;

assign sext_ln125_13_fu_813_p0 = A_23_q0;

assign sext_ln125_13_fu_813_p1 = sext_ln125_13_fu_813_p0;

assign sext_ln125_14_fu_879_p1 = select_ln125_13_fu_871_p3;

assign sext_ln125_15_fu_883_p0 = A_24_q0;

assign sext_ln125_15_fu_883_p1 = sext_ln125_15_fu_883_p0;

assign sext_ln125_16_fu_949_p1 = select_ln125_15_fu_941_p3;

assign sext_ln125_17_fu_953_p0 = A_25_q0;

assign sext_ln125_17_fu_953_p1 = sext_ln125_17_fu_953_p0;

assign sext_ln125_18_fu_1019_p1 = select_ln125_17_fu_1011_p3;

assign sext_ln125_19_fu_1023_p0 = A_26_q0;

assign sext_ln125_19_fu_1023_p1 = sext_ln125_19_fu_1023_p0;

assign sext_ln125_1_fu_395_p1 = A_17_load_reg_1636;

assign sext_ln125_20_fu_1089_p1 = select_ln125_19_fu_1081_p3;

assign sext_ln125_21_fu_1093_p0 = A_27_q0;

assign sext_ln125_21_fu_1093_p1 = sext_ln125_21_fu_1093_p0;

assign sext_ln125_22_fu_1159_p1 = select_ln125_21_fu_1151_p3;

assign sext_ln125_23_fu_1163_p0 = A_28_q0;

assign sext_ln125_23_fu_1163_p1 = sext_ln125_23_fu_1163_p0;

assign sext_ln125_24_fu_1229_p1 = select_ln125_23_fu_1221_p3;

assign sext_ln125_25_fu_1233_p0 = A_29_q0;

assign sext_ln125_25_fu_1233_p1 = sext_ln125_25_fu_1233_p0;

assign sext_ln125_26_fu_1299_p1 = select_ln125_25_fu_1291_p3;

assign sext_ln125_27_fu_1303_p0 = A_30_q0;

assign sext_ln125_27_fu_1303_p1 = sext_ln125_27_fu_1303_p0;

assign sext_ln125_28_fu_1369_p1 = select_ln125_27_fu_1361_p3;

assign sext_ln125_29_fu_1373_p0 = A_31_q0;

assign sext_ln125_29_fu_1373_p1 = sext_ln125_29_fu_1373_p0;

assign sext_ln125_2_fu_459_p1 = select_ln125_1_fu_451_p3;

assign sext_ln125_30_fu_1439_p1 = select_ln125_29_fu_1431_p3;

assign sext_ln125_31_fu_1443_p0 = A_32_q0;

assign sext_ln125_31_fu_1443_p1 = sext_ln125_31_fu_1443_p0;

assign sext_ln125_3_fu_463_p0 = A_18_q0;

assign sext_ln125_3_fu_463_p1 = sext_ln125_3_fu_463_p0;

assign sext_ln125_4_fu_529_p1 = select_ln125_3_fu_521_p3;

assign sext_ln125_5_fu_533_p0 = A_19_q0;

assign sext_ln125_5_fu_533_p1 = sext_ln125_5_fu_533_p0;

assign sext_ln125_6_fu_599_p1 = select_ln125_5_fu_591_p3;

assign sext_ln125_7_fu_603_p0 = A_20_q0;

assign sext_ln125_7_fu_603_p1 = sext_ln125_7_fu_603_p0;

assign sext_ln125_8_fu_669_p1 = select_ln125_7_fu_661_p3;

assign sext_ln125_9_fu_673_p0 = A_21_q0;

assign sext_ln125_9_fu_673_p1 = sext_ln125_9_fu_673_p0;

assign sext_ln125_fu_391_p0 = empty_fu_94;

assign sext_ln125_fu_391_p1 = sext_ln125_fu_391_p0;

assign tmp_417_fu_354_p4 = {{i_1[7:1]}};

assign tmp_418_fu_409_p3 = add_ln125_1_fu_403_p2[32'd24];

assign tmp_419_fu_417_p3 = add_ln125_fu_398_p2[32'd23];

assign tmp_420_fu_479_p3 = add_ln125_3_fu_473_p2[32'd24];

assign tmp_421_fu_487_p3 = add_ln125_2_fu_467_p2[32'd23];

assign tmp_422_fu_549_p3 = add_ln125_5_fu_543_p2[32'd24];

assign tmp_423_fu_557_p3 = add_ln125_4_fu_537_p2[32'd23];

assign tmp_424_fu_619_p3 = add_ln125_7_fu_613_p2[32'd24];

assign tmp_425_fu_627_p3 = add_ln125_6_fu_607_p2[32'd23];

assign tmp_426_fu_689_p3 = add_ln125_9_fu_683_p2[32'd24];

assign tmp_427_fu_697_p3 = add_ln125_8_fu_677_p2[32'd23];

assign tmp_428_fu_759_p3 = add_ln125_11_fu_753_p2[32'd24];

assign tmp_429_fu_767_p3 = add_ln125_10_fu_747_p2[32'd23];

assign tmp_430_fu_829_p3 = add_ln125_13_fu_823_p2[32'd24];

assign tmp_431_fu_837_p3 = add_ln125_12_fu_817_p2[32'd23];

assign tmp_432_fu_899_p3 = add_ln125_15_fu_893_p2[32'd24];

assign tmp_433_fu_907_p3 = add_ln125_14_fu_887_p2[32'd23];

assign tmp_434_fu_969_p3 = add_ln125_17_fu_963_p2[32'd24];

assign tmp_435_fu_977_p3 = add_ln125_16_fu_957_p2[32'd23];

assign tmp_436_fu_1039_p3 = add_ln125_19_fu_1033_p2[32'd24];

assign tmp_437_fu_1047_p3 = add_ln125_18_fu_1027_p2[32'd23];

assign tmp_438_fu_1109_p3 = add_ln125_21_fu_1103_p2[32'd24];

assign tmp_439_fu_1117_p3 = add_ln125_20_fu_1097_p2[32'd23];

assign tmp_440_fu_1179_p3 = add_ln125_23_fu_1173_p2[32'd24];

assign tmp_441_fu_1187_p3 = add_ln125_22_fu_1167_p2[32'd23];

assign tmp_442_fu_1249_p3 = add_ln125_25_fu_1243_p2[32'd24];

assign tmp_443_fu_1257_p3 = add_ln125_24_fu_1237_p2[32'd23];

assign tmp_444_fu_1319_p3 = add_ln125_27_fu_1313_p2[32'd24];

assign tmp_445_fu_1327_p3 = add_ln125_26_fu_1307_p2[32'd23];

assign tmp_446_fu_1389_p3 = add_ln125_29_fu_1383_p2[32'd24];

assign tmp_447_fu_1397_p3 = add_ln125_28_fu_1377_p2[32'd23];

assign tmp_448_fu_1459_p3 = add_ln125_31_fu_1453_p2[32'd24];

assign tmp_449_fu_1467_p3 = add_ln125_30_fu_1447_p2[32'd23];

assign tmp_fu_336_p3 = ap_sig_allocacmp_j_3[32'd6];

assign tmp_s_fu_364_p3 = {{tmp_417_fu_354_p4}, {lshr_ln122_1_fu_344_p4}};

assign xor_ln125_10_fu_775_p2 = (tmp_428_fu_759_p3 ^ 1'd1);

assign xor_ln125_11_fu_787_p2 = (tmp_429_fu_767_p3 ^ tmp_428_fu_759_p3);

assign xor_ln125_12_fu_845_p2 = (tmp_430_fu_829_p3 ^ 1'd1);

assign xor_ln125_13_fu_857_p2 = (tmp_431_fu_837_p3 ^ tmp_430_fu_829_p3);

assign xor_ln125_14_fu_915_p2 = (tmp_432_fu_899_p3 ^ 1'd1);

assign xor_ln125_15_fu_927_p2 = (tmp_433_fu_907_p3 ^ tmp_432_fu_899_p3);

assign xor_ln125_16_fu_985_p2 = (tmp_434_fu_969_p3 ^ 1'd1);

assign xor_ln125_17_fu_997_p2 = (tmp_435_fu_977_p3 ^ tmp_434_fu_969_p3);

assign xor_ln125_18_fu_1055_p2 = (tmp_436_fu_1039_p3 ^ 1'd1);

assign xor_ln125_19_fu_1067_p2 = (tmp_437_fu_1047_p3 ^ tmp_436_fu_1039_p3);

assign xor_ln125_1_fu_437_p2 = (tmp_419_fu_417_p3 ^ tmp_418_fu_409_p3);

assign xor_ln125_20_fu_1125_p2 = (tmp_438_fu_1109_p3 ^ 1'd1);

assign xor_ln125_21_fu_1137_p2 = (tmp_439_fu_1117_p3 ^ tmp_438_fu_1109_p3);

assign xor_ln125_22_fu_1195_p2 = (tmp_440_fu_1179_p3 ^ 1'd1);

assign xor_ln125_23_fu_1207_p2 = (tmp_441_fu_1187_p3 ^ tmp_440_fu_1179_p3);

assign xor_ln125_24_fu_1265_p2 = (tmp_442_fu_1249_p3 ^ 1'd1);

assign xor_ln125_25_fu_1277_p2 = (tmp_443_fu_1257_p3 ^ tmp_442_fu_1249_p3);

assign xor_ln125_26_fu_1335_p2 = (tmp_444_fu_1319_p3 ^ 1'd1);

assign xor_ln125_27_fu_1347_p2 = (tmp_445_fu_1327_p3 ^ tmp_444_fu_1319_p3);

assign xor_ln125_28_fu_1405_p2 = (tmp_446_fu_1389_p3 ^ 1'd1);

assign xor_ln125_29_fu_1417_p2 = (tmp_447_fu_1397_p3 ^ tmp_446_fu_1389_p3);

assign xor_ln125_2_fu_495_p2 = (tmp_420_fu_479_p3 ^ 1'd1);

assign xor_ln125_30_fu_1475_p2 = (tmp_448_fu_1459_p3 ^ 1'd1);

assign xor_ln125_31_fu_1487_p2 = (tmp_449_fu_1467_p3 ^ tmp_448_fu_1459_p3);

assign xor_ln125_3_fu_507_p2 = (tmp_421_fu_487_p3 ^ tmp_420_fu_479_p3);

assign xor_ln125_4_fu_565_p2 = (tmp_422_fu_549_p3 ^ 1'd1);

assign xor_ln125_5_fu_577_p2 = (tmp_423_fu_557_p3 ^ tmp_422_fu_549_p3);

assign xor_ln125_6_fu_635_p2 = (tmp_424_fu_619_p3 ^ 1'd1);

assign xor_ln125_7_fu_647_p2 = (tmp_425_fu_627_p3 ^ tmp_424_fu_619_p3);

assign xor_ln125_8_fu_705_p2 = (tmp_426_fu_689_p3 ^ 1'd1);

assign xor_ln125_9_fu_717_p2 = (tmp_427_fu_697_p3 ^ tmp_426_fu_689_p3);

assign xor_ln125_fu_425_p2 = (tmp_418_fu_409_p3 ^ 1'd1);

assign zext_ln125_fu_372_p1 = tmp_s_fu_364_p3;

always @ (posedge ap_clk) begin
    zext_ln125_reg_1537[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_122_51
