#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x581d2fd29d40 .scope module, "lnTop_tb" "lnTop_tb" 2 3;
 .timescale -9 -12;
v0x581d2fd519c0_0 .var "clk", 0 0;
v0x581d2fd51a80_0 .net "done", 0 0, v0x581d2fcfdc90_0;  1 drivers
o0x7e68050f0338 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0x581d2fd51b90_0 .net "rBus", 17 0, o0x7e68050f0338;  0 drivers
v0x581d2fd51c30_0 .var "rst", 0 0;
v0x581d2fd51cd0_0 .var "start", 0 0;
v0x581d2fd51e10_0 .var "xBus", 15 0;
E_0x581d2fd06940 .event anyedge, v0x581d2fcfdc90_0;
S_0x581d2fcf5530 .scope module, "dut" "lnTop" 2 10, 3 234 0, S_0x581d2fd29d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "xBus";
    .port_info 4 /OUTPUT 18 "rBus";
    .port_info 5 /OUTPUT 1 "done";
v0x581d2fd50e00_0 .net "clk", 0 0, v0x581d2fd519c0_0;  1 drivers
v0x581d2fd50ec0_0 .net "cnt8", 0 0, L_0x581d2fd636c0;  1 drivers
v0x581d2fd50fd0_0 .net "cntUp", 0 0, v0x581d2fd015b0_0;  1 drivers
v0x581d2fd51070_0 .net "done", 0 0, v0x581d2fcfdc90_0;  alias, 1 drivers
v0x581d2fd51110_0 .net "init0", 0 0, v0x581d2fcfdd90_0;  1 drivers
v0x581d2fd51200_0 .net "initLn0", 0 0, v0x581d2fd2a460_0;  1 drivers
v0x581d2fd512a0_0 .net "initT1", 0 0, v0x581d2fd4b0c0_0;  1 drivers
v0x581d2fd51340_0 .net "ldLn", 0 0, v0x581d2fd4b180_0;  1 drivers
v0x581d2fd513e0_0 .net "ldT", 0 0, v0x581d2fd4b240_0;  1 drivers
v0x581d2fd51480_0 .net "ldX", 0 0, v0x581d2fd4b300_0;  1 drivers
v0x581d2fd51520_0 .net "ln_result", 0 0, L_0x581d2fd63890;  1 drivers
v0x581d2fd515c0_0 .net "rBus", 17 0, o0x7e68050f0338;  alias, 0 drivers
v0x581d2fd51660_0 .net "rst", 0 0, v0x581d2fd51c30_0;  1 drivers
v0x581d2fd51700_0 .net "selXorI", 0 0, v0x581d2fd4b560_0;  1 drivers
v0x581d2fd517a0_0 .net "start", 0 0, v0x581d2fd51cd0_0;  1 drivers
v0x581d2fd51840_0 .net "xBus", 15 0, v0x581d2fd51e10_0;  1 drivers
L_0x581d2fd63890 .part L_0x581d2fd62ec0, 0, 1;
S_0x581d2fd13c80 .scope module, "controller" "expControlUnit" 3 262, 3 142 0, S_0x581d2fcf5530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "cnt8";
    .port_info 4 /OUTPUT 1 "ldX";
    .port_info 5 /OUTPUT 1 "initT1";
    .port_info 6 /OUTPUT 1 "initExp1";
    .port_info 7 /OUTPUT 1 "init0";
    .port_info 8 /OUTPUT 1 "ldT";
    .port_info 9 /OUTPUT 1 "ldLN";
    .port_info 10 /OUTPUT 1 "selXorI";
    .port_info 11 /OUTPUT 1 "cntUp";
    .port_info 12 /OUTPUT 1 "done";
P_0x581d2fd0ae60 .param/l "DONE" 0 3 163, C4<101>;
P_0x581d2fd0aea0 .param/l "IDLE" 0 3 158, C4<000>;
P_0x581d2fd0aee0 .param/l "INIT" 0 3 159, C4<001>;
P_0x581d2fd0af20 .param/l "ITERATE1" 0 3 160, C4<010>;
P_0x581d2fd0af60 .param/l "ITERATE2" 0 3 161, C4<011>;
P_0x581d2fd0afa0 .param/l "LN" 0 3 162, C4<100>;
v0x581d2fd00b30_0 .net "clk", 0 0, v0x581d2fd519c0_0;  alias, 1 drivers
v0x581d2fd014b0_0 .net "cnt8", 0 0, L_0x581d2fd636c0;  alias, 1 drivers
v0x581d2fd015b0_0 .var "cntUp", 0 0;
v0x581d2fcfdc90_0 .var "done", 0 0;
v0x581d2fcfdd90_0 .var "init0", 0 0;
v0x581d2fd2a460_0 .var "initExp1", 0 0;
v0x581d2fd4b0c0_0 .var "initT1", 0 0;
v0x581d2fd4b180_0 .var "ldLN", 0 0;
v0x581d2fd4b240_0 .var "ldT", 0 0;
v0x581d2fd4b300_0 .var "ldX", 0 0;
v0x581d2fd4b3c0_0 .var "next", 2 0;
v0x581d2fd4b4a0_0 .net "rst", 0 0, v0x581d2fd51c30_0;  alias, 1 drivers
v0x581d2fd4b560_0 .var "selXorI", 0 0;
v0x581d2fd4b620_0 .net "start", 0 0, v0x581d2fd51cd0_0;  alias, 1 drivers
v0x581d2fd4b6e0_0 .var "state", 2 0;
E_0x581d2fd066f0 .event anyedge, v0x581d2fd4b6e0_0, v0x581d2fd4b620_0, v0x581d2fd014b0_0;
E_0x581d2fcef2f0 .event posedge, v0x581d2fd4b4a0_0, v0x581d2fd00b30_0;
S_0x581d2fd4b960 .scope module, "datapath" "lnDataPathUnit" 3 245, 3 67 0, S_0x581d2fcf5530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cntUp";
    .port_info 3 /INPUT 1 "init0";
    .port_info 4 /INPUT 1 "ldX";
    .port_info 5 /INPUT 1 "ldT";
    .port_info 6 /INPUT 1 "initT1";
    .port_info 7 /INPUT 1 "initLn0";
    .port_info 8 /INPUT 1 "ldLn";
    .port_info 9 /INPUT 1 "selXorI";
    .port_info 10 /INPUT 16 "xBus";
    .port_info 11 /OUTPUT 1 "cnt8";
    .port_info 12 /OUTPUT 18 "rBus";
L_0x7e68050a6060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x581d2fcfdaf0 .functor XNOR 1, L_0x581d2fd51f00, L_0x7e68050a6060, C4<0>, C4<0>;
L_0x581d2fd62ec0 .functor BUFZ 18, v0x581d2fd4c9f0_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v0x581d2fd4e630_0 .net *"_ivl_12", 31 0, L_0x581d2fd523d0;  1 drivers
L_0x7e68050a60a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x581d2fd4e730_0 .net *"_ivl_15", 15 0, L_0x7e68050a60a8;  1 drivers
v0x581d2fd4e810_0 .net *"_ivl_16", 31 0, L_0x581d2fd624d0;  1 drivers
L_0x7e68050a60f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x581d2fd4e8d0_0 .net *"_ivl_19", 15 0, L_0x7e68050a60f0;  1 drivers
L_0x7e68050a6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x581d2fd4e9b0_0 .net/2u *"_ivl_24", 0 0, L_0x7e68050a6138;  1 drivers
v0x581d2fd4ea90_0 .net *"_ivl_26", 18 0, L_0x581d2fd628d0;  1 drivers
L_0x7e68050a6180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x581d2fd4eb70_0 .net/2u *"_ivl_28", 2 0, L_0x7e68050a6180;  1 drivers
v0x581d2fd4ec50_0 .net *"_ivl_3", 0 0, L_0x581d2fd51f00;  1 drivers
v0x581d2fd4ed30_0 .net *"_ivl_30", 18 0, L_0x581d2fd62a60;  1 drivers
v0x581d2fd4eea0_0 .net *"_ivl_32", 18 0, L_0x581d2fd62b50;  1 drivers
L_0x7e68050a61c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x581d2fd4ef80_0 .net/2u *"_ivl_34", 0 0, L_0x7e68050a61c8;  1 drivers
v0x581d2fd4f060_0 .net *"_ivl_36", 18 0, L_0x581d2fd62cf0;  1 drivers
L_0x7e68050a6210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x581d2fd4f140_0 .net/2u *"_ivl_38", 2 0, L_0x7e68050a6210;  1 drivers
v0x581d2fd4f220_0 .net/2u *"_ivl_4", 0 0, L_0x7e68050a6060;  1 drivers
v0x581d2fd4f300_0 .net *"_ivl_40", 18 0, L_0x581d2fd62d90;  1 drivers
v0x581d2fd4f3e0_0 .net *"_ivl_42", 18 0, L_0x581d2fd62f30;  1 drivers
v0x581d2fd4f4c0_0 .net *"_ivl_47", 0 0, L_0x581d2fd63280;  1 drivers
L_0x7e68050a6258 .functor BUFT 1, C4<111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x581d2fd4f5a0_0 .net/2u *"_ivl_48", 17 0, L_0x7e68050a6258;  1 drivers
v0x581d2fd4f680_0 .net *"_ivl_51", 17 0, L_0x581d2fd63400;  1 drivers
L_0x7e68050a62a0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x581d2fd4f760_0 .net/2u *"_ivl_54", 2 0, L_0x7e68050a62a0;  1 drivers
v0x581d2fd4f840_0 .net "addOut", 17 0, L_0x581d2fd63530;  1 drivers
v0x581d2fd4f900_0 .net "clk", 0 0, v0x581d2fd519c0_0;  alias, 1 drivers
v0x581d2fd4f9a0_0 .net "cnt8", 0 0, L_0x581d2fd636c0;  alias, 1 drivers
v0x581d2fd4fa70_0 .net "cntOut", 2 0, v0x581d2fd4c010_0;  1 drivers
v0x581d2fd4fb10_0 .net "cntUp", 0 0, v0x581d2fd015b0_0;  alias, 1 drivers
v0x581d2fd4fbb0_0 .net "fullAdd", 18 0, L_0x581d2fd63070;  1 drivers
v0x581d2fd4fc70_0 .net "init0", 0 0, v0x581d2fcfdd90_0;  alias, 1 drivers
v0x581d2fd4fd60_0 .net "initLn0", 0 0, v0x581d2fd2a460_0;  alias, 1 drivers
v0x581d2fd4fe50_0 .net "initT1", 0 0, v0x581d2fd4b0c0_0;  alias, 1 drivers
v0x581d2fd4ff40_0 .net "ldLn", 0 0, v0x581d2fd4b180_0;  alias, 1 drivers
v0x581d2fd50030_0 .net "ldT", 0 0, v0x581d2fd4b240_0;  alias, 1 drivers
v0x581d2fd50120_0 .net "ldX", 0 0, v0x581d2fd4b300_0;  alias, 1 drivers
v0x581d2fd50210_0 .net "lnOut", 17 0, v0x581d2fd4c9f0_0;  1 drivers
v0x581d2fd504e0_0 .net "lutOut", 15 0, v0x581d2fd4cfb0_0;  1 drivers
v0x581d2fd50580_0 .net "multOut", 15 0, L_0x581d2fd62740;  1 drivers
v0x581d2fd50620_0 .net "multResult", 31 0, L_0x581d2fd625c0;  1 drivers
RS_0x7e68050f0008 .resolv tri, L_0x581d2fd520d0, L_0x581d2fd521c0;
v0x581d2fd506e0_0 .net8 "muxOut", 15 0, RS_0x7e68050f0008;  2 drivers
v0x581d2fd507c0_0 .net "rBus", 17 0, L_0x581d2fd62ec0;  1 drivers
v0x581d2fd508a0_0 .net "rst", 0 0, v0x581d2fd51c30_0;  alias, 1 drivers
v0x581d2fd50940_0 .net "selXorI", 0 0, v0x581d2fd4b560_0;  alias, 1 drivers
v0x581d2fd509e0_0 .net "signToggle", 0 0, L_0x581d2fcfdaf0;  1 drivers
v0x581d2fd50a80_0 .net "tOut", 15 0, v0x581d2fd4d9a0_0;  1 drivers
L_0x7e68050a62e8 .functor BUFT 1, C4<000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x581d2fd50b40_0 .net "xBus", 15 0, L_0x7e68050a62e8;  1 drivers
v0x581d2fd50be0_0 .net "xOut", 15 0, v0x581d2fd4e340_0;  1 drivers
L_0x581d2fd51f00 .part v0x581d2fd4c010_0, 0, 1;
L_0x581d2fd520d0 .functor MUXZ 16, v0x581d2fd4cfb0_0, v0x581d2fd4e340_0, v0x581d2fd4b560_0, C4<>;
L_0x581d2fd521c0 .functor MUXZ 16, v0x581d2fd4cfb0_0, v0x581d2fd4e340_0, v0x581d2fd4b560_0, C4<>;
L_0x581d2fd523d0 .concat [ 16 16 0 0], v0x581d2fd4d9a0_0, L_0x7e68050a60a8;
L_0x581d2fd624d0 .concat [ 16 16 0 0], RS_0x7e68050f0008, L_0x7e68050a60f0;
L_0x581d2fd625c0 .arith/mult 32, L_0x581d2fd523d0, L_0x581d2fd624d0;
L_0x581d2fd62740 .part L_0x581d2fd625c0, 16, 16;
L_0x581d2fd628d0 .concat [ 18 1 0 0], v0x581d2fd4c9f0_0, L_0x7e68050a6138;
L_0x581d2fd62a60 .concat [ 16 3 0 0], v0x581d2fd4d9a0_0, L_0x7e68050a6180;
L_0x581d2fd62b50 .arith/sub 19, L_0x581d2fd628d0, L_0x581d2fd62a60;
L_0x581d2fd62cf0 .concat [ 18 1 0 0], v0x581d2fd4c9f0_0, L_0x7e68050a61c8;
L_0x581d2fd62d90 .concat [ 16 3 0 0], v0x581d2fd4d9a0_0, L_0x7e68050a6210;
L_0x581d2fd62f30 .arith/sum 19, L_0x581d2fd62cf0, L_0x581d2fd62d90;
L_0x581d2fd63070 .functor MUXZ 19, L_0x581d2fd62f30, L_0x581d2fd62b50, L_0x581d2fcfdaf0, C4<>;
L_0x581d2fd63280 .part L_0x581d2fd63070, 18, 1;
L_0x581d2fd63400 .part L_0x581d2fd63070, 0, 18;
L_0x581d2fd63530 .functor MUXZ 18, L_0x581d2fd63400, L_0x7e68050a6258, L_0x581d2fd63280, C4<>;
L_0x581d2fd636c0 .cmp/eq 3, v0x581d2fd4c010_0, L_0x7e68050a62a0;
S_0x581d2fd4bc50 .scope module, "cntr" "cntReg" 3 90, 3 27 0, S_0x581d2fd4b960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "cntUp";
    .port_info 3 /INPUT 1 "init0";
    .port_info 4 /OUTPUT 3 "cnt";
P_0x581d2fd4be30 .param/l "m" 0 3 28, +C4<00000000000000000000000000000011>;
v0x581d2fd4bf50_0 .net "clk", 0 0, v0x581d2fd519c0_0;  alias, 1 drivers
v0x581d2fd4c010_0 .var "cnt", 2 0;
v0x581d2fd4c0d0_0 .net "cntUp", 0 0, v0x581d2fd015b0_0;  alias, 1 drivers
v0x581d2fd4c170_0 .net "init0", 0 0, v0x581d2fcfdd90_0;  alias, 1 drivers
v0x581d2fd4c210_0 .net "rst", 0 0, v0x581d2fd51c30_0;  alias, 1 drivers
S_0x581d2fd4c320 .scope module, "lnReg" "nBitReg" 3 112, 3 6 0, S_0x581d2fd4b960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 18 "in";
    .port_info 5 /OUTPUT 18 "out";
P_0x581d2fd2e290 .param/l "INIT_VALUE" 0 3 8, C4<000000000000000000>;
P_0x581d2fd2e2d0 .param/l "n" 0 3 7, +C4<00000000000000000000000000010010>;
v0x581d2fd4c6b0_0 .net "clk", 0 0, v0x581d2fd519c0_0;  alias, 1 drivers
v0x581d2fd4c770_0 .net "in", 17 0, L_0x581d2fd63530;  alias, 1 drivers
v0x581d2fd4c850_0 .net "init", 0 0, v0x581d2fd2a460_0;  alias, 1 drivers
v0x581d2fd4c920_0 .net "load", 0 0, v0x581d2fd4b180_0;  alias, 1 drivers
v0x581d2fd4c9f0_0 .var "out", 17 0;
v0x581d2fd4cae0_0 .net "rst", 0 0, v0x581d2fd51c30_0;  alias, 1 drivers
S_0x581d2fd4cc70 .scope module, "lut" "lnLUT" 3 95, 3 46 0, S_0x581d2fd4b960;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "addr";
    .port_info 1 /OUTPUT 16 "out";
v0x581d2fd4ced0_0 .net "addr", 2 0, v0x581d2fd4c010_0;  alias, 1 drivers
v0x581d2fd4cfb0_0 .var "dataOut", 15 0;
v0x581d2fd4d070_0 .net "out", 15 0, v0x581d2fd4cfb0_0;  alias, 1 drivers
E_0x581d2fd4ce50 .event anyedge, v0x581d2fd4c010_0;
S_0x581d2fd4d1c0 .scope module, "tReg" "nBitReg" 3 106, 3 6 0, S_0x581d2fd4b960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_0x581d2fd2fc50 .param/l "INIT_VALUE" 0 3 8, C4<0000000000000000>;
P_0x581d2fd2fc90 .param/l "n" 0 3 7, +C4<00000000000000000000000000010000>;
v0x581d2fd4d630_0 .net "clk", 0 0, v0x581d2fd519c0_0;  alias, 1 drivers
v0x581d2fd4d6f0_0 .net "in", 15 0, L_0x581d2fd62740;  alias, 1 drivers
v0x581d2fd4d7d0_0 .net "init", 0 0, v0x581d2fd4b0c0_0;  alias, 1 drivers
v0x581d2fd4d8d0_0 .net "load", 0 0, v0x581d2fd4b240_0;  alias, 1 drivers
v0x581d2fd4d9a0_0 .var "out", 15 0;
v0x581d2fd4da40_0 .net "rst", 0 0, v0x581d2fd51c30_0;  alias, 1 drivers
S_0x581d2fd4dbc0 .scope module, "xReg" "nBitReg" 3 100, 3 6 0, S_0x581d2fd4b960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "init";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
P_0x581d2fd4d490 .param/l "INIT_VALUE" 0 3 8, C4<0000000000000000>;
P_0x581d2fd4d4d0 .param/l "n" 0 3 7, +C4<00000000000000000000000000010000>;
v0x581d2fd4e030_0 .net "clk", 0 0, v0x581d2fd519c0_0;  alias, 1 drivers
v0x581d2fd4e0f0_0 .net "in", 15 0, L_0x7e68050a62e8;  alias, 1 drivers
L_0x7e68050a6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x581d2fd4e1d0_0 .net "init", 0 0, L_0x7e68050a6018;  1 drivers
v0x581d2fd4e270_0 .net "load", 0 0, v0x581d2fd4b300_0;  alias, 1 drivers
v0x581d2fd4e340_0 .var "out", 15 0;
v0x581d2fd4e400_0 .net "rst", 0 0, v0x581d2fd51c30_0;  alias, 1 drivers
    .scope S_0x581d2fd4bc50;
T_0 ;
    %wait E_0x581d2fcef2f0;
    %load/vec4 v0x581d2fd4c210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x581d2fd4c010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x581d2fd4c170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x581d2fd4c010_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x581d2fd4c0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x581d2fd4c010_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x581d2fd4c010_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x581d2fd4cc70;
T_1 ;
    %wait E_0x581d2fd4ce50;
    %load/vec4 v0x581d2fd4ced0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x581d2fd4cfb0_0, 0, 16;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x581d2fd4cfb0_0, 0, 16;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x581d2fd4cfb0_0, 0, 16;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x581d2fd4cfb0_0, 0, 16;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x581d2fd4cfb0_0, 0, 16;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 13107, 0, 16;
    %store/vec4 v0x581d2fd4cfb0_0, 0, 16;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 10922, 0, 16;
    %store/vec4 v0x581d2fd4cfb0_0, 0, 16;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 9362, 0, 16;
    %store/vec4 v0x581d2fd4cfb0_0, 0, 16;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x581d2fd4cfb0_0, 0, 16;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x581d2fd4dbc0;
T_2 ;
    %wait E_0x581d2fcef2f0;
    %load/vec4 v0x581d2fd4e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x581d2fd4e340_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x581d2fd4e1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x581d2fd4e340_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x581d2fd4e270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x581d2fd4e0f0_0;
    %assign/vec4 v0x581d2fd4e340_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x581d2fd4d1c0;
T_3 ;
    %wait E_0x581d2fcef2f0;
    %load/vec4 v0x581d2fd4da40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x581d2fd4d9a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x581d2fd4d7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x581d2fd4d9a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x581d2fd4d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x581d2fd4d6f0_0;
    %assign/vec4 v0x581d2fd4d9a0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x581d2fd4c320;
T_4 ;
    %wait E_0x581d2fcef2f0;
    %load/vec4 v0x581d2fd4cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x581d2fd4c9f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x581d2fd4c850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x581d2fd4c9f0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x581d2fd4c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x581d2fd4c770_0;
    %assign/vec4 v0x581d2fd4c9f0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x581d2fd13c80;
T_5 ;
    %wait E_0x581d2fcef2f0;
    %load/vec4 v0x581d2fd4b4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x581d2fd4b6e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x581d2fd4b3c0_0;
    %assign/vec4 v0x581d2fd4b6e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x581d2fd13c80;
T_6 ;
    %wait E_0x581d2fd066f0;
    %load/vec4 v0x581d2fd4b6e0_0;
    %store/vec4 v0x581d2fd4b3c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd4b300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd4b0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd2a460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fcfdd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd4b240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd4b180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd4b560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd015b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fcfdc90_0, 0, 1;
    %load/vec4 v0x581d2fd4b6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x581d2fd4b3c0_0, 0, 3;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x581d2fd4b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x581d2fd4b3c0_0, 0, 3;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x581d2fd4b3c0_0, 0, 3;
T_6.9 ;
    %jmp T_6.7;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fd4b0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fd2a460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fcfdd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fd4b300_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x581d2fd4b3c0_0, 0, 3;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fd4b560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fd4b240_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x581d2fd4b3c0_0, 0, 3;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd4b560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fd4b240_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x581d2fd4b3c0_0, 0, 3;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fd4b180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fd015b0_0, 0, 1;
    %load/vec4 v0x581d2fd014b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x581d2fd4b3c0_0, 0, 3;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x581d2fd4b3c0_0, 0, 3;
T_6.11 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fcfdc90_0, 0, 1;
    %load/vec4 v0x581d2fd4b620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x581d2fd4b3c0_0, 0, 3;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x581d2fd4b3c0_0, 0, 3;
T_6.13 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x581d2fd29d40;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x581d2fd519c0_0;
    %inv;
    %store/vec4 v0x581d2fd519c0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x581d2fd29d40;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd519c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fd51c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd51cd0_0, 0, 1;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x581d2fd51e10_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd51c30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x581d2fd51cd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x581d2fd51cd0_0, 0, 1;
    %vpi_call 2 36 "$dumpfile", "ln_test.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x581d2fd29d40 {0 0 0};
T_8.0 ;
    %load/vec4 v0x581d2fd51a80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0x581d2fd06940;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 42 "$display", "ln(1+0.25) = 0x%h", v0x581d2fd51b90_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lnTB.v";
    "ln.v";
