INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/fib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/fib/fib.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/projects/fib/fib.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
