counter.vhd,vhdl,xil_defaultlib,../../../../lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd,incdir="$ref_dir/../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_counter_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_counter_0_0/sim/design_1_counter_0_0.vhd,incdir="$ref_dir/../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd,incdir="$ref_dir/../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,incdir="$ref_dir/../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_clk_wiz_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v,incdir="$ref_dir/../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1_clk_wiz_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.v,incdir="$ref_dir/../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"incdir="../../../../lab4.srcs/sources_1/bd/design_1/ipshared/b65a"
glbl.v,Verilog,xil_defaultlib,glbl.v
