

================================================================
== Vitis HLS Report for 'SHA512Digest_64u_512u_s'
================================================================
* Date:           Thu Aug  3 21:15:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        DESHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.869 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  0.672 us|  0.672 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA1_DIGEST_NBLK  |      166|      166|       166|          -|          -|     1|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_V = alloca i32 1"   --->   Operation 6 'alloca' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_V = alloca i32 1"   --->   Operation 7 'alloca' 'b_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c_V = alloca i32 1"   --->   Operation 8 'alloca' 'c_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%d_V = alloca i32 1"   --->   Operation 9 'alloca' 'd_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%e_V = alloca i32 1"   --->   Operation 10 'alloca' 'e_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%f_V = alloca i32 1"   --->   Operation 11 'alloca' 'f_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%g_V = alloca i32 1"   --->   Operation 12 'alloca' 'g_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%h_V = alloca i32 1"   --->   Operation 13 'alloca' 'h_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_V_3_loc = alloca i64 1"   --->   Operation 14 'alloca' 'a_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_V_3_loc = alloca i64 1"   --->   Operation 15 'alloca' 'b_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_V_3_loc = alloca i64 1"   --->   Operation 16 'alloca' 'c_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%d_V_1_loc = alloca i64 1"   --->   Operation 17 'alloca' 'd_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%e_V_3_loc = alloca i64 1"   --->   Operation 18 'alloca' 'e_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f_V_3_loc = alloca i64 1"   --->   Operation 19 'alloca' 'f_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%g_V_3_loc = alloca i64 1"   --->   Operation 20 'alloca' 'g_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%h_V_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'h_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %tid_strm8, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tkeep_strm7, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %w_strm6, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %end_nblk_strm25, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i583 %output2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %tid_strm8, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tkeep_strm7, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w_strm6, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_nblk_strm25, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i583 %output2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 6620516959819538809, i64 %h_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 32 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 2270897969802886507, i64 %g_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 33 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 11170449401992604703, i64 %f_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 34 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 5840696475078001361, i64 %e_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 35 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 11912009170470909681, i64 %d_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 36 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 4354685564936845355, i64 %c_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 37 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 13503953896175478587, i64 %b_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 38 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln629 = store i64 7640891576956012808, i64 %a_V" [SHA512CODE/sha512.cpp:629]   --->   Operation 39 'store' 'store_ln629' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln629 = br void %do.body" [SHA512CODE/sha512.cpp:629]   --->   Operation 40 'br' 'br_ln629' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln630 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1" [SHA512CODE/sha512.cpp:630]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.35ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %end_nblk_strm25" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'tmp' <Predicate = true> <Delay = 1.35> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln633 = br i1 %tmp, void %for.inc.preheader, void %do.end" [SHA512CODE/sha512.cpp:633]   --->   Operation 44 'br' 'br_ln633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%a_V_load = load i64 %a_V"   --->   Operation 45 'load' 'a_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%b_V_load = load i64 %b_V"   --->   Operation 46 'load' 'b_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%c_V_load = load i64 %c_V"   --->   Operation 47 'load' 'c_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%d_V_load = load i64 %d_V"   --->   Operation 48 'load' 'd_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%e_V_load = load i64 %e_V"   --->   Operation 49 'load' 'e_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%f_V_load = load i64 %f_V"   --->   Operation 50 'load' 'f_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%g_V_load = load i64 %g_V"   --->   Operation 51 'load' 'g_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%h_V_load = load i64 %h_V"   --->   Operation 52 'load' 'h_V_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (0.38ns)   --->   "%call_ln232 = call void @SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS, i64 %h_V_load, i64 %g_V_load, i64 %f_V_load, i64 %e_V_load, i64 %d_V_load, i64 %c_V_load, i64 %b_V_load, i64 %a_V_load, i64 %w_strm6, i64 %h_V_1_loc, i64 %g_V_3_loc, i64 %f_V_3_loc, i64 %e_V_3_loc, i64 %d_V_1_loc, i64 %c_V_3_loc, i64 %b_V_3_loc, i64 %a_V_3_loc"   --->   Operation 54 'call' 'call_ln232' <Predicate = (!tmp)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln232 = call void @SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS, i64 %h_V_load, i64 %g_V_load, i64 %f_V_load, i64 %e_V_load, i64 %d_V_load, i64 %c_V_load, i64 %b_V_load, i64 %a_V_load, i64 %w_strm6, i64 %h_V_1_loc, i64 %g_V_3_loc, i64 %f_V_3_loc, i64 %e_V_3_loc, i64 %d_V_1_loc, i64 %c_V_3_loc, i64 %b_V_3_loc, i64 %a_V_3_loc"   --->   Operation 55 'call' 'call_ln232' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%h_V_1_loc_load = load i64 %h_V_1_loc"   --->   Operation 56 'load' 'h_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%g_V_3_loc_load = load i64 %g_V_3_loc"   --->   Operation 57 'load' 'g_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%f_V_3_loc_load = load i64 %f_V_3_loc"   --->   Operation 58 'load' 'f_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%e_V_3_loc_load = load i64 %e_V_3_loc"   --->   Operation 59 'load' 'e_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%d_V_1_loc_load = load i64 %d_V_1_loc"   --->   Operation 60 'load' 'd_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%c_V_3_loc_load = load i64 %c_V_3_loc"   --->   Operation 61 'load' 'c_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%b_V_3_loc_load = load i64 %b_V_3_loc"   --->   Operation 62 'load' 'b_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%a_V_3_loc_load = load i64 %a_V_3_loc"   --->   Operation 63 'load' 'a_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_257 = wait i32 @_ssdm_op_Wait"   --->   Operation 64 'wait' 'empty_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.14ns)   --->   "%add_ln232 = add i64 %a_V_3_loc_load, i64 %a_V_load"   --->   Operation 65 'add' 'add_ln232' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.14ns)   --->   "%add_ln232_3 = add i64 %b_V_3_loc_load, i64 %b_V_load"   --->   Operation 66 'add' 'add_ln232_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.14ns)   --->   "%add_ln232_4 = add i64 %c_V_3_loc_load, i64 %c_V_load"   --->   Operation 67 'add' 'add_ln232_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.14ns)   --->   "%add_ln232_5 = add i64 %d_V_1_loc_load, i64 %d_V_load"   --->   Operation 68 'add' 'add_ln232_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.14ns)   --->   "%add_ln232_6 = add i64 %e_V_3_loc_load, i64 %e_V_load"   --->   Operation 69 'add' 'add_ln232_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.14ns)   --->   "%add_ln232_7 = add i64 %f_V_3_loc_load, i64 %f_V_load"   --->   Operation 70 'add' 'add_ln232_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.14ns)   --->   "%add_ln232_8 = add i64 %g_V_3_loc_load, i64 %g_V_load"   --->   Operation 71 'add' 'add_ln232_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.14ns)   --->   "%add_ln232_9 = add i64 %h_V_1_loc_load, i64 %h_V_load"   --->   Operation 72 'add' 'add_ln232_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_9, i64 %h_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 73 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_8, i64 %g_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 74 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_7, i64 %f_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 75 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_6, i64 %e_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 76 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_5, i64 %d_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 77 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_4, i64 %c_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 78 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232_3, i64 %b_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 79 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln694 = store i64 %add_ln232, i64 %a_V" [SHA512CODE/sha512.cpp:694]   --->   Operation 80 'store' 'store_ln694' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln695 = br void %do.body" [SHA512CODE/sha512.cpp:695]   --->   Operation 81 'br' 'br_ln695' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.86>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%a_V_load_1 = load i64 %a_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'load' 'a_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%b_V_load_1 = load i64 %b_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'load' 'b_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%c_V_load_1 = load i64 %c_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'load' 'c_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%d_V_load_1 = load i64 %d_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'load' 'd_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%e_V_load_1 = load i64 %e_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'load' 'e_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%f_V_load_1 = load i64 %f_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'load' 'f_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%g_V_load_1 = load i64 %g_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'load' 'g_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%h_V_load_1 = load i64 %h_V" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'load' 'h_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.97ns)   --->   "%tmp_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %tkeep_strm7" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'read' 'tmp_4' <Predicate = true> <Delay = 0.97> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_5 : Operation 91 [1/1] (1.40ns)   --->   "%tmp_5 = read i6 @_ssdm_op_Read.ap_fifo.volatile.i6P0A, i6 %tid_strm8" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'tmp_5' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 32> <FIFO>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i583 @_ssdm_op_BitConcatenate.i583.i1.i6.i64.i64.i64.i64.i64.i64.i64.i64.i64, i1 1, i6 %tmp_5, i64 %tmp_4, i64 %a_V_load_1, i64 %b_V_load_1, i64 %c_V_load_1, i64 %d_V_load_1, i64 %e_V_load_1, i64 %f_V_load_1, i64 %g_V_load_1, i64 %h_V_load_1" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'bitconcatenate' 'p_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i583P0A, i583 %output2, i583 %p_s" [/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'write' 'write_ln174' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 583> <Depth = 32> <FIFO>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln729 = ret" [SHA512CODE/sha512.cpp:729]   --->   Operation 94 'ret' 'ret_ln729' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('h.V') [13]  (0 ns)
	'store' operation ('store_ln629', SHA512CODE/sha512.cpp:629) of constant 6620516959819538809 on local variable 'h.V' [32]  (0.387 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	fifo read operation ('tmp', /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'end_nblk_strm25' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [44]  (1.36 ns)
	blocking operation 0.387 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.53ns
The critical path consists of the following:
	'load' operation ('h_V_1_loc_load') on local variable 'h_V_1_loc' [57]  (0 ns)
	'add' operation ('add_ln232_9') [73]  (1.15 ns)
	'store' operation ('store_ln694', SHA512CODE/sha512.cpp:694) of variable 'add_ln232_9' on local variable 'h.V' [74]  (0.387 ns)

 <State 5>: 2.87ns
The critical path consists of the following:
	fifo read operation ('tmp', /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'tid_strm8' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [93]  (1.41 ns)
	fifo write operation ('write_ln174', /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'output2' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [95]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
