<stg><name>HLS_accel</name>


<trans_list>

<trans id="1425" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="8" to="226">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1695" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1711" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="225" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="227" to="231">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="227" to="228">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="230" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_data_V), !map !48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_keep_V), !map !54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_strb_V), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_user_V), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_last_V), !map !66

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_id_V), !map !70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_dest_V), !map !74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_data_V), !map !78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_keep_V), !map !84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_strb_V), !map !88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_user_V), !map !92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_last_V), !map !96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_id_V), !map !100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_dest_V), !map !104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:14  %a = alloca [1764 x float], align 4

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:15  %b = alloca [1764 x float], align 4

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:16  %out = alloca [1764 x float], align 4

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @HLS_accel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %.preheader8.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader8.i:0  %indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.preheader8.preheader.i ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader8.i:1  %i_0_i = phi i6 [ 0, %0 ], [ %tmp_1_mid2_v, %.preheader8.preheader.i ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader8.i:2  %j_0_i = phi i6 [ 0, %0 ], [ %j, %.preheader8.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader8.i:3  %exitcond_flatten = icmp eq i11 %indvar_flatten, -284

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader8.i:4  %indvar_flatten_next = add i11 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i:5  br i1 %exitcond_flatten, label %.preheader6.i.preheader, label %.preheader8.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8.preheader.i:0  %i = add i6 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8.preheader.i:1  %exitcond4_i = icmp eq i6 %j_0_i, -22

]]></Node>
<StgValue><ssdm name="exitcond4_i"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader8.preheader.i:2  %j_0_i_mid2 = select i1 %exitcond4_i, i6 0, i6 %j_0_i

]]></Node>
<StgValue><ssdm name="j_0_i_mid2"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader8.preheader.i:3  %tmp_1_mid2_v = select i1 %exitcond4_i, i6 %i, i6 %i_0_i

]]></Node>
<StgValue><ssdm name="tmp_1_mid2_v"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
.preheader8.preheader.i:8  %empty = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="55">
<![CDATA[
.preheader8.preheader.i:9  %INPUT_STREAM_data_V_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty, 0

]]></Node>
<StgValue><ssdm name="INPUT_STREAM_data_V_s"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8.preheader.i:17  %j = add i6 %j_0_i_mid2, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="6">
<![CDATA[
.preheader8.preheader.i:4  %tmp_1_mid2_cast = zext i6 %tmp_1_mid2_v to i12

]]></Node>
<StgValue><ssdm name="tmp_1_mid2_cast"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader.i:5  %tmp = mul i12 %tmp_1_mid2_cast, 42

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.preheader.i:6  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader8.preheader.i:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader.i:10  %ret = bitcast i32 %INPUT_STREAM_data_V_s to float

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="6">
<![CDATA[
.preheader8.preheader.i:11  %tmp_7_cast = zext i6 %j_0_i_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader.i:12  %tmp_1 = add i12 %tmp, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader.i:13  %tmp_1_cast = sext i12 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader.i:14  %a_addr = getelementptr [1764 x float]* %a, i64 0, i64 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader8.preheader.i:15  store float %ret, float* %a_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader8.preheader.i:16  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader.i:18  br label %.preheader8.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.i.preheader:0  br label %.preheader6.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader6.i:0  %indvar_flatten6 = phi i11 [ %indvar_flatten_next7, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader6.i:1  %i1_0_i = phi i6 [ %tmp_3_mid2_v, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader6.i:2  %j2_0_i = phi i6 [ %j_1, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0_i"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6.i:3  %exitcond_flatten8 = icmp eq i11 %indvar_flatten6, -284

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader6.i:4  %indvar_flatten_next7 = add i11 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.i:5  br i1 %exitcond_flatten8, label %.preheader.preheader.preheader, label %.preheader7.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.i:0  %i_1 = add i6 %i1_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.i:1  %exitcond2_i = icmp eq i6 %j2_0_i, -22

]]></Node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7.i:2  %j2_0_i_mid2 = select i1 %exitcond2_i, i6 0, i6 %j2_0_i

]]></Node>
<StgValue><ssdm name="j2_0_i_mid2"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7.i:3  %tmp_3_mid2_v = select i1 %exitcond2_i, i6 %i_1, i6 %i1_0_i

]]></Node>
<StgValue><ssdm name="tmp_3_mid2_v"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5">
<![CDATA[
.preheader7.i:8  %empty_13 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="55">
<![CDATA[
.preheader7.i:9  %INPUT_STREAM_data_V_1 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_13, 0

]]></Node>
<StgValue><ssdm name="INPUT_STREAM_data_V_1"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.i:17  %j_1 = add i6 %j2_0_i_mid2, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="6">
<![CDATA[
.preheader7.i:4  %tmp_3_mid2_cast = zext i6 %tmp_3_mid2_v to i12

]]></Node>
<StgValue><ssdm name="tmp_3_mid2_cast"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader7.i:5  %tmp_2 = mul i12 %tmp_3_mid2_cast, 42

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.i:6  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7.i:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
.preheader7.i:10  %ret_1 = bitcast i32 %INPUT_STREAM_data_V_1 to float

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="6">
<![CDATA[
.preheader7.i:11  %tmp_6_cast = zext i6 %j2_0_i_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader7.i:12  %tmp_3 = add i12 %tmp_2, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="12">
<![CDATA[
.preheader7.i:13  %tmp_3_cast = sext i12 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.i:14  %b_addr = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.i:15  store float %ret_1, float* %b_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.i:16  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.i:18  br label %.preheader6.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="305" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  %ia_0_i_i = phi i6 [ %tmp_9_mid2, %.preheader ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ia_0_i_i"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.preheader:2  %ib_0_i_i = phi i6 [ %ib, %.preheader ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ib_0_i_i"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -284

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %indvar_flatten_next1 = add i11 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %exitcond_flatten1, label %.preheader.i.preheader, label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:0  %ia = add i6 %ia_0_i_i, 1

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2  %exitcond1_i_i = icmp eq i6 %ib_0_i_i, -22

]]></Node>
<StgValue><ssdm name="exitcond1_i_i"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:3  %ib_0_i_i_mid2 = select i1 %exitcond1_i_i, i6 0, i6 %ib_0_i_i

]]></Node>
<StgValue><ssdm name="ib_0_i_i_mid2"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4  %tmp_9_mid2 = select i1 %exitcond1_i_i, i6 %ia, i6 %ia_0_i_i

]]></Node>
<StgValue><ssdm name="tmp_9_mid2"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="6">
<![CDATA[
.preheader:177  %tmp_7 = zext i6 %ib_0_i_i_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="6">
<![CDATA[
.preheader:183  %tmp_11_cast = zext i6 %ib_0_i_i_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:184  %b_addr_1 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:185  %tmp_8 = add i7 %tmp_11_cast, 42

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="7">
<![CDATA[
.preheader:186  %tmp_99_cast = zext i7 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:187  %b_addr_2 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="11">
<![CDATA[
.preheader:321  %b_load = load float* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="11">
<![CDATA[
.preheader:330  %b_load_1 = load float* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="6">
<![CDATA[
.preheader:5  %tmp_9_mid2_cast = zext i6 %tmp_9_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_9_mid2_cast"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:6  %tmp_5 = mul i12 %tmp_9_mid2_cast, 42

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="12">
<![CDATA[
.preheader:7  %a_load_mid2_cast = sext i12 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="a_load_mid2_cast"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:8  %a_addr_1 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="11">
<![CDATA[
.preheader:9  %a_load = load float* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:10  %a_load_1_mid2 = or i12 %tmp_5, 1

]]></Node>
<StgValue><ssdm name="a_load_1_mid2"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12">
<![CDATA[
.preheader:11  %a_load_1_mid2_cast = zext i12 %a_load_1_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_1_mid2_cast"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:12  %a_addr_2 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_1_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="11">
<![CDATA[
.preheader:13  %a_load_1 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="6">
<![CDATA[
.preheader:181  %tmp_11_cast160_cast1 = zext i6 %ib_0_i_i_mid2 to i8

]]></Node>
<StgValue><ssdm name="tmp_11_cast160_cast1"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:188  %tmp_9 = add i8 %tmp_11_cast160_cast1, 84

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="8">
<![CDATA[
.preheader:189  %tmp_100_cast = zext i8 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:190  %b_addr_3 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="b_addr_3"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:191  %tmp_10 = add i8 %tmp_11_cast160_cast1, 126

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="8">
<![CDATA[
.preheader:192  %tmp_101_cast = zext i8 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:193  %b_addr_4 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="b_addr_4"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="11">
<![CDATA[
.preheader:321  %b_load = load float* %b_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="11">
<![CDATA[
.preheader:330  %b_load_1 = load float* %b_addr_2, align 4

]]></Node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="11">
<![CDATA[
.preheader:339  %b_load_2 = load float* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="11">
<![CDATA[
.preheader:348  %b_load_3 = load float* %b_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="344" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="11">
<![CDATA[
.preheader:9  %a_load = load float* %a_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="11">
<![CDATA[
.preheader:13  %a_load_1 = load float* %a_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:14  %a_load_2_mid2 = add i12 %tmp_5, 2

]]></Node>
<StgValue><ssdm name="a_load_2_mid2"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="12">
<![CDATA[
.preheader:15  %a_load_2_mid2_cast = sext i12 %a_load_2_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_2_mid2_cast"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:16  %a_addr_3 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_2_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="11">
<![CDATA[
.preheader:17  %a_load_2 = load float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:18  %a_load_3_mid2 = add i12 %tmp_5, 3

]]></Node>
<StgValue><ssdm name="a_load_3_mid2"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
.preheader:19  %a_load_3_mid2_cast = sext i12 %a_load_3_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_3_mid2_cast"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:20  %a_addr_4 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_3_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="11">
<![CDATA[
.preheader:21  %a_load_3 = load float* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="6">
<![CDATA[
.preheader:182  %tmp_11_cast160_cast = zext i6 %ib_0_i_i_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_11_cast160_cast"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:194  %tmp_11 = add i8 %tmp_11_cast160_cast1, -88

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="8">
<![CDATA[
.preheader:195  %tmp_102_cast = zext i8 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_102_cast"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:196  %b_addr_5 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_102_cast

]]></Node>
<StgValue><ssdm name="b_addr_5"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:197  %tmp_13 = add i9 %tmp_11_cast160_cast, 210

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="9">
<![CDATA[
.preheader:198  %tmp_103_cast = zext i9 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:199  %b_addr_6 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="b_addr_6"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="11">
<![CDATA[
.preheader:339  %b_load_2 = load float* %b_addr_3, align 4

]]></Node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="11">
<![CDATA[
.preheader:348  %b_load_3 = load float* %b_addr_4, align 4

]]></Node>
<StgValue><ssdm name="b_load_3"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="11">
<![CDATA[
.preheader:357  %b_load_4 = load float* %b_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="11">
<![CDATA[
.preheader:366  %b_load_5 = load float* %b_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="365" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="11">
<![CDATA[
.preheader:17  %a_load_2 = load float* %a_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="11">
<![CDATA[
.preheader:21  %a_load_3 = load float* %a_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_load_3"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:22  %a_load_4_mid2 = add i12 %tmp_5, 4

]]></Node>
<StgValue><ssdm name="a_load_4_mid2"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="12">
<![CDATA[
.preheader:23  %a_load_4_mid2_cast = sext i12 %a_load_4_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_4_mid2_cast"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:24  %a_addr_5 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_4_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="11">
<![CDATA[
.preheader:25  %a_load_4 = load float* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:26  %a_load_5_mid2 = add i12 %tmp_5, 5

]]></Node>
<StgValue><ssdm name="a_load_5_mid2"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="12">
<![CDATA[
.preheader:27  %a_load_5_mid2_cast = sext i12 %a_load_5_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_5_mid2_cast"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:28  %a_addr_6 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_5_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_6"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="11">
<![CDATA[
.preheader:29  %a_load_5 = load float* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:200  %tmp_98 = add i9 %tmp_11_cast160_cast, 252

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="9">
<![CDATA[
.preheader:201  %tmp_104_cast = zext i9 %tmp_98 to i64

]]></Node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:202  %b_addr_7 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_104_cast

]]></Node>
<StgValue><ssdm name="b_addr_7"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:203  %tmp_99 = add i9 %tmp_11_cast160_cast, -218

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="9">
<![CDATA[
.preheader:204  %tmp_105_cast = zext i9 %tmp_99 to i64

]]></Node>
<StgValue><ssdm name="tmp_105_cast"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:205  %b_addr_8 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="b_addr_8"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:322  %temp = fmul float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:331  %temp_1 = fmul float %a_load_1, %b_load_1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="11">
<![CDATA[
.preheader:357  %b_load_4 = load float* %b_addr_5, align 4

]]></Node>
<StgValue><ssdm name="b_load_4"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="11">
<![CDATA[
.preheader:366  %b_load_5 = load float* %b_addr_6, align 4

]]></Node>
<StgValue><ssdm name="b_load_5"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="11">
<![CDATA[
.preheader:375  %b_load_6 = load float* %b_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="11">
<![CDATA[
.preheader:384  %b_load_7 = load float* %b_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="387" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="11">
<![CDATA[
.preheader:25  %a_load_4 = load float* %a_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_load_4"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="11">
<![CDATA[
.preheader:29  %a_load_5 = load float* %a_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_load_5"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:30  %a_load_6_mid2 = add i12 %tmp_5, 6

]]></Node>
<StgValue><ssdm name="a_load_6_mid2"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="12">
<![CDATA[
.preheader:31  %a_load_6_mid2_cast = sext i12 %a_load_6_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_6_mid2_cast"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:32  %a_addr_7 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_6_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_7"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="11">
<![CDATA[
.preheader:33  %a_load_6 = load float* %a_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:34  %a_load_7_mid2 = add i12 %tmp_5, 7

]]></Node>
<StgValue><ssdm name="a_load_7_mid2"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="12">
<![CDATA[
.preheader:35  %a_load_7_mid2_cast = sext i12 %a_load_7_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_7_mid2_cast"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:36  %a_addr_8 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_7_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_8"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="11">
<![CDATA[
.preheader:37  %a_load_7 = load float* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:206  %tmp_100 = add i9 %tmp_11_cast160_cast, -176

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="9">
<![CDATA[
.preheader:207  %tmp_106_cast = zext i9 %tmp_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_cast"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:208  %b_addr_9 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_106_cast

]]></Node>
<StgValue><ssdm name="b_addr_9"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:209  %tmp_101 = add i9 %tmp_11_cast160_cast, -134

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="9">
<![CDATA[
.preheader:210  %tmp_107_cast = zext i9 %tmp_101 to i64

]]></Node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:211  %b_addr_10 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="b_addr_10"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:322  %temp = fmul float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:331  %temp_1 = fmul float %a_load_1, %b_load_1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:340  %temp_2 = fmul float %a_load_2, %b_load_2

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:349  %temp_3 = fmul float %a_load_3, %b_load_3

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="11">
<![CDATA[
.preheader:375  %b_load_6 = load float* %b_addr_7, align 4

]]></Node>
<StgValue><ssdm name="b_load_6"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="11">
<![CDATA[
.preheader:384  %b_load_7 = load float* %b_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_load_7"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="11">
<![CDATA[
.preheader:393  %b_load_8 = load float* %b_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="11">
<![CDATA[
.preheader:402  %b_load_9 = load float* %b_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="411" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="11">
<![CDATA[
.preheader:33  %a_load_6 = load float* %a_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_load_6"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="11">
<![CDATA[
.preheader:37  %a_load_7 = load float* %a_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_load_7"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:38  %a_load_8_mid2 = add i12 %tmp_5, 8

]]></Node>
<StgValue><ssdm name="a_load_8_mid2"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="12">
<![CDATA[
.preheader:39  %a_load_8_mid2_cast = sext i12 %a_load_8_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_8_mid2_cast"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:40  %a_addr_9 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_8_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_9"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="11">
<![CDATA[
.preheader:41  %a_load_8 = load float* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:42  %a_load_9_mid2 = add i12 %tmp_5, 9

]]></Node>
<StgValue><ssdm name="a_load_9_mid2"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="12">
<![CDATA[
.preheader:43  %a_load_9_mid2_cast = sext i12 %a_load_9_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_9_mid2_cast"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:44  %a_addr_10 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_9_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_10"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="11">
<![CDATA[
.preheader:45  %a_load_9 = load float* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="6">
<![CDATA[
.preheader:180  %tmp_11_cast161_cast = zext i6 %ib_0_i_i_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_11_cast161_cast"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:212  %tmp_102 = add i8 %tmp_11_cast160_cast1, -92

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="8">
<![CDATA[
.preheader:213  %tmp_108_cast1 = sext i8 %tmp_102 to i9

]]></Node>
<StgValue><ssdm name="tmp_108_cast1"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="9">
<![CDATA[
.preheader:214  %tmp_108_cast = zext i9 %tmp_108_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:215  %b_addr_11 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_108_cast

]]></Node>
<StgValue><ssdm name="b_addr_11"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:216  %tmp_103 = add i10 %tmp_11_cast161_cast, 462

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="10">
<![CDATA[
.preheader:217  %tmp_109_cast = zext i10 %tmp_103 to i64

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:218  %b_addr_12 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="b_addr_12"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:322  %temp = fmul float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:331  %temp_1 = fmul float %a_load_1, %b_load_1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:340  %temp_2 = fmul float %a_load_2, %b_load_2

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:349  %temp_3 = fmul float %a_load_3, %b_load_3

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:358  %temp_4 = fmul float %a_load_4, %b_load_4

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:367  %temp_5 = fmul float %a_load_5, %b_load_5

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="11">
<![CDATA[
.preheader:393  %b_load_8 = load float* %b_addr_9, align 4

]]></Node>
<StgValue><ssdm name="b_load_8"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="11">
<![CDATA[
.preheader:402  %b_load_9 = load float* %b_addr_10, align 4

]]></Node>
<StgValue><ssdm name="b_load_9"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="11">
<![CDATA[
.preheader:411  %b_load_10 = load float* %b_addr_11, align 4

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="11">
<![CDATA[
.preheader:420  %b_load_11 = load float* %b_addr_12, align 4

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="439" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="11">
<![CDATA[
.preheader:41  %a_load_8 = load float* %a_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="11">
<![CDATA[
.preheader:45  %a_load_9 = load float* %a_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:46  %a_load_10_mid2 = add i12 %tmp_5, 10

]]></Node>
<StgValue><ssdm name="a_load_10_mid2"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="12">
<![CDATA[
.preheader:47  %a_load_10_mid2_cast = sext i12 %a_load_10_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_10_mid2_cast"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:48  %a_addr_11 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_10_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_11"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="11">
<![CDATA[
.preheader:49  %a_load_10 = load float* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:50  %a_load_11_mid2 = add i12 %tmp_5, 11

]]></Node>
<StgValue><ssdm name="a_load_11_mid2"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="12">
<![CDATA[
.preheader:51  %a_load_11_mid2_cast = sext i12 %a_load_11_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_11_mid2_cast"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:52  %a_addr_12 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_11_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_12"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="11">
<![CDATA[
.preheader:53  %a_load_11 = load float* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:219  %tmp_104 = add i10 %tmp_11_cast161_cast, 504

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="10">
<![CDATA[
.preheader:220  %tmp_110_cast = zext i10 %tmp_104 to i64

]]></Node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:221  %b_addr_13 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_110_cast

]]></Node>
<StgValue><ssdm name="b_addr_13"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:222  %tmp_105 = add i10 %tmp_11_cast161_cast, -478

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
.preheader:223  %tmp_111_cast = zext i10 %tmp_105 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:224  %b_addr_14 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="b_addr_14"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:322  %temp = fmul float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:331  %temp_1 = fmul float %a_load_1, %b_load_1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:340  %temp_2 = fmul float %a_load_2, %b_load_2

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:349  %temp_3 = fmul float %a_load_3, %b_load_3

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:358  %temp_4 = fmul float %a_load_4, %b_load_4

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:367  %temp_5 = fmul float %a_load_5, %b_load_5

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:376  %temp_6 = fmul float %a_load_6, %b_load_6

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:385  %temp_7 = fmul float %a_load_7, %b_load_7

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="11">
<![CDATA[
.preheader:411  %b_load_10 = load float* %b_addr_11, align 4

]]></Node>
<StgValue><ssdm name="b_load_10"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="11">
<![CDATA[
.preheader:420  %b_load_11 = load float* %b_addr_12, align 4

]]></Node>
<StgValue><ssdm name="b_load_11"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="11">
<![CDATA[
.preheader:429  %b_load_12 = load float* %b_addr_13, align 4

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="11">
<![CDATA[
.preheader:438  %b_load_13 = load float* %b_addr_14, align 4

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="467" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="11">
<![CDATA[
.preheader:49  %a_load_10 = load float* %a_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_load_10"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="11">
<![CDATA[
.preheader:53  %a_load_11 = load float* %a_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_load_11"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:54  %a_load_12_mid2 = add i12 %tmp_5, 12

]]></Node>
<StgValue><ssdm name="a_load_12_mid2"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
.preheader:55  %a_load_12_mid2_cast = sext i12 %a_load_12_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_12_mid2_cast"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:56  %a_addr_13 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_12_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_13"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="11">
<![CDATA[
.preheader:57  %a_load_12 = load float* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:58  %a_load_13_mid2 = add i12 %tmp_5, 13

]]></Node>
<StgValue><ssdm name="a_load_13_mid2"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="12">
<![CDATA[
.preheader:59  %a_load_13_mid2_cast = sext i12 %a_load_13_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_13_mid2_cast"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:60  %a_addr_14 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_13_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_14"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="11">
<![CDATA[
.preheader:61  %a_load_13 = load float* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:225  %tmp_106 = add i10 %tmp_11_cast161_cast, -436

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="10">
<![CDATA[
.preheader:226  %tmp_112_cast = zext i10 %tmp_106 to i64

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:227  %b_addr_15 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_112_cast

]]></Node>
<StgValue><ssdm name="b_addr_15"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:228  %tmp_107 = add i10 %tmp_11_cast161_cast, -394

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="10">
<![CDATA[
.preheader:229  %tmp_113_cast = zext i10 %tmp_107 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:230  %b_addr_16 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_113_cast

]]></Node>
<StgValue><ssdm name="b_addr_16"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:323  call void (...)* @_ssdm_op_SpecFUCore(float %temp, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="15" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:326  %sum = fadd float %temp, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:340  %temp_2 = fmul float %a_load_2, %b_load_2

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:349  %temp_3 = fmul float %a_load_3, %b_load_3

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:358  %temp_4 = fmul float %a_load_4, %b_load_4

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:367  %temp_5 = fmul float %a_load_5, %b_load_5

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:376  %temp_6 = fmul float %a_load_6, %b_load_6

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:385  %temp_7 = fmul float %a_load_7, %b_load_7

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:394  %temp_8 = fmul float %a_load_8, %b_load_8

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:403  %temp_9 = fmul float %a_load_9, %b_load_9

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="11">
<![CDATA[
.preheader:429  %b_load_12 = load float* %b_addr_13, align 4

]]></Node>
<StgValue><ssdm name="b_load_12"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="11">
<![CDATA[
.preheader:438  %b_load_13 = load float* %b_addr_14, align 4

]]></Node>
<StgValue><ssdm name="b_load_13"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="11">
<![CDATA[
.preheader:447  %b_load_14 = load float* %b_addr_15, align 4

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="11">
<![CDATA[
.preheader:456  %b_load_15 = load float* %b_addr_16, align 4

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="497" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="11">
<![CDATA[
.preheader:57  %a_load_12 = load float* %a_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_load_12"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="11">
<![CDATA[
.preheader:61  %a_load_13 = load float* %a_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_load_13"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:62  %a_load_14_mid2 = add i12 %tmp_5, 14

]]></Node>
<StgValue><ssdm name="a_load_14_mid2"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="12">
<![CDATA[
.preheader:63  %a_load_14_mid2_cast = sext i12 %a_load_14_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_14_mid2_cast"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:64  %a_addr_15 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_14_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_15"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="11">
<![CDATA[
.preheader:65  %a_load_14 = load float* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:66  %a_load_15_mid2 = add i12 %tmp_5, 15

]]></Node>
<StgValue><ssdm name="a_load_15_mid2"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="12">
<![CDATA[
.preheader:67  %a_load_15_mid2_cast = sext i12 %a_load_15_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_15_mid2_cast"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:68  %a_addr_16 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_15_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_16"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="11">
<![CDATA[
.preheader:69  %a_load_15 = load float* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:231  %tmp_108 = add i10 %tmp_11_cast161_cast, -352

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="10">
<![CDATA[
.preheader:232  %tmp_114_cast = zext i10 %tmp_108 to i64

]]></Node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:233  %b_addr_17 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_114_cast

]]></Node>
<StgValue><ssdm name="b_addr_17"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:234  %tmp_109 = add i10 %tmp_11_cast161_cast, -310

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
.preheader:235  %tmp_115_cast = zext i10 %tmp_109 to i64

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:236  %b_addr_18 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="b_addr_18"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:326  %sum = fadd float %temp, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:358  %temp_4 = fmul float %a_load_4, %b_load_4

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:367  %temp_5 = fmul float %a_load_5, %b_load_5

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:376  %temp_6 = fmul float %a_load_6, %b_load_6

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:385  %temp_7 = fmul float %a_load_7, %b_load_7

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:394  %temp_8 = fmul float %a_load_8, %b_load_8

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:403  %temp_9 = fmul float %a_load_9, %b_load_9

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:412  %temp_s = fmul float %a_load_10, %b_load_10

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:421  %temp_10 = fmul float %a_load_11, %b_load_11

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="11">
<![CDATA[
.preheader:447  %b_load_14 = load float* %b_addr_15, align 4

]]></Node>
<StgValue><ssdm name="b_load_14"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="11">
<![CDATA[
.preheader:456  %b_load_15 = load float* %b_addr_16, align 4

]]></Node>
<StgValue><ssdm name="b_load_15"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="11">
<![CDATA[
.preheader:465  %b_load_16 = load float* %b_addr_17, align 4

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="11">
<![CDATA[
.preheader:474  %b_load_17 = load float* %b_addr_18, align 4

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="526" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="11">
<![CDATA[
.preheader:65  %a_load_14 = load float* %a_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_load_14"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="11">
<![CDATA[
.preheader:69  %a_load_15 = load float* %a_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_load_15"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:70  %a_load_16_mid2 = add i12 %tmp_5, 16

]]></Node>
<StgValue><ssdm name="a_load_16_mid2"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="12">
<![CDATA[
.preheader:71  %a_load_16_mid2_cast = sext i12 %a_load_16_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_16_mid2_cast"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:72  %a_addr_17 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_16_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_17"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="11">
<![CDATA[
.preheader:73  %a_load_16 = load float* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:74  %a_load_17_mid2 = add i12 %tmp_5, 17

]]></Node>
<StgValue><ssdm name="a_load_17_mid2"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="12">
<![CDATA[
.preheader:75  %a_load_17_mid2_cast = sext i12 %a_load_17_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_17_mid2_cast"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:76  %a_addr_18 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_17_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_18"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="11">
<![CDATA[
.preheader:77  %a_load_17 = load float* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:237  %tmp_110 = add i10 %tmp_11_cast161_cast, -268

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="10">
<![CDATA[
.preheader:238  %tmp_116_cast = zext i10 %tmp_110 to i64

]]></Node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:239  %b_addr_19 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_116_cast

]]></Node>
<StgValue><ssdm name="b_addr_19"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:240  %tmp_111 = add i9 %tmp_11_cast160_cast, -226

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="9">
<![CDATA[
.preheader:241  %tmp_117_cast1 = sext i9 %tmp_111 to i10

]]></Node>
<StgValue><ssdm name="tmp_117_cast1"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="10">
<![CDATA[
.preheader:242  %tmp_117_cast = zext i10 %tmp_117_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:243  %b_addr_20 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="b_addr_20"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:326  %sum = fadd float %temp, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:376  %temp_6 = fmul float %a_load_6, %b_load_6

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:385  %temp_7 = fmul float %a_load_7, %b_load_7

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:394  %temp_8 = fmul float %a_load_8, %b_load_8

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:403  %temp_9 = fmul float %a_load_9, %b_load_9

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:412  %temp_s = fmul float %a_load_10, %b_load_10

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:421  %temp_10 = fmul float %a_load_11, %b_load_11

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:430  %temp_11 = fmul float %a_load_12, %b_load_12

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:439  %temp_12 = fmul float %a_load_13, %b_load_13

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="11">
<![CDATA[
.preheader:465  %b_load_16 = load float* %b_addr_17, align 4

]]></Node>
<StgValue><ssdm name="b_load_16"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="11">
<![CDATA[
.preheader:474  %b_load_17 = load float* %b_addr_18, align 4

]]></Node>
<StgValue><ssdm name="b_load_17"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="11">
<![CDATA[
.preheader:483  %b_load_18 = load float* %b_addr_19, align 4

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="11">
<![CDATA[
.preheader:492  %b_load_19 = load float* %b_addr_20, align 4

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="556" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="11">
<![CDATA[
.preheader:73  %a_load_16 = load float* %a_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_load_16"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="11">
<![CDATA[
.preheader:77  %a_load_17 = load float* %a_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_load_17"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:78  %a_load_18_mid2 = add i12 %tmp_5, 18

]]></Node>
<StgValue><ssdm name="a_load_18_mid2"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="12">
<![CDATA[
.preheader:79  %a_load_18_mid2_cast = sext i12 %a_load_18_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_18_mid2_cast"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:80  %a_addr_19 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_18_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_19"/></StgValue>
</operation>

<operation id="561" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="11">
<![CDATA[
.preheader:81  %a_load_18 = load float* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="562" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:82  %a_load_19_mid2 = add i12 %tmp_5, 19

]]></Node>
<StgValue><ssdm name="a_load_19_mid2"/></StgValue>
</operation>

<operation id="563" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="12">
<![CDATA[
.preheader:83  %a_load_19_mid2_cast = sext i12 %a_load_19_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_19_mid2_cast"/></StgValue>
</operation>

<operation id="564" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:84  %a_addr_20 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_19_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_20"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="11">
<![CDATA[
.preheader:85  %a_load_19 = load float* %a_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:244  %tmp_112 = add i9 %tmp_11_cast160_cast, -184

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="9">
<![CDATA[
.preheader:245  %tmp_118_cast1 = sext i9 %tmp_112 to i10

]]></Node>
<StgValue><ssdm name="tmp_118_cast1"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="10">
<![CDATA[
.preheader:246  %tmp_118_cast = zext i10 %tmp_118_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:247  %b_addr_21 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="b_addr_21"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:248  %tmp_113 = add i9 %tmp_11_cast160_cast, -142

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="9">
<![CDATA[
.preheader:249  %tmp_119_cast1 = sext i9 %tmp_113 to i10

]]></Node>
<StgValue><ssdm name="tmp_119_cast1"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="10">
<![CDATA[
.preheader:250  %tmp_119_cast = zext i10 %tmp_119_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:251  %b_addr_22 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="b_addr_22"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:326  %sum = fadd float %temp, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:394  %temp_8 = fmul float %a_load_8, %b_load_8

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:403  %temp_9 = fmul float %a_load_9, %b_load_9

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:412  %temp_s = fmul float %a_load_10, %b_load_10

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:421  %temp_10 = fmul float %a_load_11, %b_load_11

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="579" st_id="18" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:430  %temp_11 = fmul float %a_load_12, %b_load_12

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="580" st_id="18" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:439  %temp_12 = fmul float %a_load_13, %b_load_13

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="581" st_id="18" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:448  %temp_13 = fmul float %a_load_14, %b_load_14

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="582" st_id="18" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:457  %temp_14 = fmul float %a_load_15, %b_load_15

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="583" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="11">
<![CDATA[
.preheader:483  %b_load_18 = load float* %b_addr_19, align 4

]]></Node>
<StgValue><ssdm name="b_load_18"/></StgValue>
</operation>

<operation id="584" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="11">
<![CDATA[
.preheader:492  %b_load_19 = load float* %b_addr_20, align 4

]]></Node>
<StgValue><ssdm name="b_load_19"/></StgValue>
</operation>

<operation id="585" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="11">
<![CDATA[
.preheader:501  %b_load_20 = load float* %b_addr_21, align 4

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>

<operation id="586" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="11">
<![CDATA[
.preheader:510  %b_load_21 = load float* %b_addr_22, align 4

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="587" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="11">
<![CDATA[
.preheader:81  %a_load_18 = load float* %a_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_load_18"/></StgValue>
</operation>

<operation id="588" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="11">
<![CDATA[
.preheader:85  %a_load_19 = load float* %a_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_load_19"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:86  %a_load_20_mid2 = add i12 %tmp_5, 20

]]></Node>
<StgValue><ssdm name="a_load_20_mid2"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="12">
<![CDATA[
.preheader:87  %a_load_20_mid2_cast = sext i12 %a_load_20_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_20_mid2_cast"/></StgValue>
</operation>

<operation id="591" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:88  %a_addr_21 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_20_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_21"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="11">
<![CDATA[
.preheader:89  %a_load_20 = load float* %a_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="593" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:90  %a_load_21_mid2 = add i12 %tmp_5, 21

]]></Node>
<StgValue><ssdm name="a_load_21_mid2"/></StgValue>
</operation>

<operation id="594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
.preheader:91  %a_load_21_mid2_cast = sext i12 %a_load_21_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_21_mid2_cast"/></StgValue>
</operation>

<operation id="595" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:92  %a_addr_22 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_21_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_22"/></StgValue>
</operation>

<operation id="596" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="11">
<![CDATA[
.preheader:93  %a_load_21 = load float* %a_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="597" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="6">
<![CDATA[
.preheader:179  %tmp_11_cast2 = zext i6 %ib_0_i_i_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_11_cast2"/></StgValue>
</operation>

<operation id="598" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:252  %tmp_114 = add i8 %tmp_11_cast160_cast1, -100

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="8">
<![CDATA[
.preheader:253  %tmp_120_cast1 = sext i8 %tmp_114 to i10

]]></Node>
<StgValue><ssdm name="tmp_120_cast1"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="10">
<![CDATA[
.preheader:254  %tmp_120_cast = zext i10 %tmp_120_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:255  %b_addr_23 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_120_cast

]]></Node>
<StgValue><ssdm name="b_addr_23"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:256  %tmp_115 = add i11 %tmp_11_cast2, 966

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="11">
<![CDATA[
.preheader:257  %tmp_121_cast = zext i11 %tmp_115 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:258  %b_addr_24 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_121_cast

]]></Node>
<StgValue><ssdm name="b_addr_24"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:326  %sum = fadd float %temp, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:412  %temp_s = fmul float %a_load_10, %b_load_10

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:421  %temp_10 = fmul float %a_load_11, %b_load_11

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:430  %temp_11 = fmul float %a_load_12, %b_load_12

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="609" st_id="19" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:439  %temp_12 = fmul float %a_load_13, %b_load_13

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="610" st_id="19" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:448  %temp_13 = fmul float %a_load_14, %b_load_14

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="611" st_id="19" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:457  %temp_14 = fmul float %a_load_15, %b_load_15

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="612" st_id="19" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:466  %temp_15 = fmul float %a_load_16, %b_load_16

]]></Node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>

<operation id="613" st_id="19" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:475  %temp_16 = fmul float %a_load_17, %b_load_17

]]></Node>
<StgValue><ssdm name="temp_16"/></StgValue>
</operation>

<operation id="614" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="11">
<![CDATA[
.preheader:501  %b_load_20 = load float* %b_addr_21, align 4

]]></Node>
<StgValue><ssdm name="b_load_20"/></StgValue>
</operation>

<operation id="615" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="11">
<![CDATA[
.preheader:510  %b_load_21 = load float* %b_addr_22, align 4

]]></Node>
<StgValue><ssdm name="b_load_21"/></StgValue>
</operation>

<operation id="616" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="11">
<![CDATA[
.preheader:519  %b_load_22 = load float* %b_addr_23, align 4

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>

<operation id="617" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="11">
<![CDATA[
.preheader:528  %b_load_23 = load float* %b_addr_24, align 4

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="618" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="11">
<![CDATA[
.preheader:89  %a_load_20 = load float* %a_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_load_20"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="11">
<![CDATA[
.preheader:93  %a_load_21 = load float* %a_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_load_21"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:94  %a_load_22_mid2 = add i12 %tmp_5, 22

]]></Node>
<StgValue><ssdm name="a_load_22_mid2"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="12">
<![CDATA[
.preheader:95  %a_load_22_mid2_cast = sext i12 %a_load_22_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_22_mid2_cast"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:96  %a_addr_23 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_22_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_23"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="11">
<![CDATA[
.preheader:97  %a_load_22 = load float* %a_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:98  %a_load_23_mid2 = add i12 %tmp_5, 23

]]></Node>
<StgValue><ssdm name="a_load_23_mid2"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="12">
<![CDATA[
.preheader:99  %a_load_23_mid2_cast = sext i12 %a_load_23_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_23_mid2_cast"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:100  %a_addr_24 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_23_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_24"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="11">
<![CDATA[
.preheader:101  %a_load_23 = load float* %a_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:259  %tmp_116 = add i11 %tmp_11_cast2, 1008

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="11">
<![CDATA[
.preheader:260  %tmp_122_cast = zext i11 %tmp_116 to i64

]]></Node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:261  %b_addr_25 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_122_cast

]]></Node>
<StgValue><ssdm name="b_addr_25"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:262  %tmp_117 = add i11 %tmp_11_cast2, -998

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="11">
<![CDATA[
.preheader:263  %tmp_123_cast = zext i11 %tmp_117 to i64

]]></Node>
<StgValue><ssdm name="tmp_123_cast"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:264  %b_addr_26 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="b_addr_26"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:327  call void (...)* @_ssdm_op_SpecFUCore(float %sum, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:332  call void (...)* @_ssdm_op_SpecFUCore(float %temp_1, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="20" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:335  %sum_1 = fadd float %sum, %temp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:430  %temp_11 = fmul float %a_load_12, %b_load_12

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:439  %temp_12 = fmul float %a_load_13, %b_load_13

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:448  %temp_13 = fmul float %a_load_14, %b_load_14

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:457  %temp_14 = fmul float %a_load_15, %b_load_15

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:466  %temp_15 = fmul float %a_load_16, %b_load_16

]]></Node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:475  %temp_16 = fmul float %a_load_17, %b_load_17

]]></Node>
<StgValue><ssdm name="temp_16"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:484  %temp_17 = fmul float %a_load_18, %b_load_18

]]></Node>
<StgValue><ssdm name="temp_17"/></StgValue>
</operation>

<operation id="644" st_id="20" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:493  %temp_18 = fmul float %a_load_19, %b_load_19

]]></Node>
<StgValue><ssdm name="temp_18"/></StgValue>
</operation>

<operation id="645" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="11">
<![CDATA[
.preheader:519  %b_load_22 = load float* %b_addr_23, align 4

]]></Node>
<StgValue><ssdm name="b_load_22"/></StgValue>
</operation>

<operation id="646" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="11">
<![CDATA[
.preheader:528  %b_load_23 = load float* %b_addr_24, align 4

]]></Node>
<StgValue><ssdm name="b_load_23"/></StgValue>
</operation>

<operation id="647" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="11">
<![CDATA[
.preheader:537  %b_load_24 = load float* %b_addr_25, align 4

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>

<operation id="648" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="11">
<![CDATA[
.preheader:546  %b_load_25 = load float* %b_addr_26, align 4

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="649" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="11">
<![CDATA[
.preheader:97  %a_load_22 = load float* %a_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_load_22"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="11">
<![CDATA[
.preheader:101  %a_load_23 = load float* %a_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_load_23"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:102  %a_load_24_mid2 = add i12 %tmp_5, 24

]]></Node>
<StgValue><ssdm name="a_load_24_mid2"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
.preheader:103  %a_load_24_mid2_cast = sext i12 %a_load_24_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_24_mid2_cast"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:104  %a_addr_25 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_24_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_25"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="11">
<![CDATA[
.preheader:105  %a_load_24 = load float* %a_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:106  %a_load_25_mid2 = add i12 %tmp_5, 25

]]></Node>
<StgValue><ssdm name="a_load_25_mid2"/></StgValue>
</operation>

<operation id="656" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
.preheader:107  %a_load_25_mid2_cast = sext i12 %a_load_25_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_25_mid2_cast"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:108  %a_addr_26 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_25_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_26"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="11">
<![CDATA[
.preheader:109  %a_load_25 = load float* %a_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:265  %tmp_118 = add i11 %tmp_11_cast2, -956

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="11">
<![CDATA[
.preheader:266  %tmp_124_cast = zext i11 %tmp_118 to i64

]]></Node>
<StgValue><ssdm name="tmp_124_cast"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:267  %b_addr_27 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_124_cast

]]></Node>
<StgValue><ssdm name="b_addr_27"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:268  %tmp_119 = add i11 %tmp_11_cast2, -914

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="11">
<![CDATA[
.preheader:269  %tmp_125_cast = zext i11 %tmp_119 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="664" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:270  %b_addr_28 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_125_cast

]]></Node>
<StgValue><ssdm name="b_addr_28"/></StgValue>
</operation>

<operation id="665" st_id="21" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:335  %sum_1 = fadd float %sum, %temp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="666" st_id="21" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:448  %temp_13 = fmul float %a_load_14, %b_load_14

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>

<operation id="667" st_id="21" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:457  %temp_14 = fmul float %a_load_15, %b_load_15

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="668" st_id="21" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:466  %temp_15 = fmul float %a_load_16, %b_load_16

]]></Node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>

<operation id="669" st_id="21" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:475  %temp_16 = fmul float %a_load_17, %b_load_17

]]></Node>
<StgValue><ssdm name="temp_16"/></StgValue>
</operation>

<operation id="670" st_id="21" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:484  %temp_17 = fmul float %a_load_18, %b_load_18

]]></Node>
<StgValue><ssdm name="temp_17"/></StgValue>
</operation>

<operation id="671" st_id="21" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:493  %temp_18 = fmul float %a_load_19, %b_load_19

]]></Node>
<StgValue><ssdm name="temp_18"/></StgValue>
</operation>

<operation id="672" st_id="21" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:502  %temp_19 = fmul float %a_load_20, %b_load_20

]]></Node>
<StgValue><ssdm name="temp_19"/></StgValue>
</operation>

<operation id="673" st_id="21" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:511  %temp_20 = fmul float %a_load_21, %b_load_21

]]></Node>
<StgValue><ssdm name="temp_20"/></StgValue>
</operation>

<operation id="674" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="11">
<![CDATA[
.preheader:537  %b_load_24 = load float* %b_addr_25, align 4

]]></Node>
<StgValue><ssdm name="b_load_24"/></StgValue>
</operation>

<operation id="675" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="11">
<![CDATA[
.preheader:546  %b_load_25 = load float* %b_addr_26, align 4

]]></Node>
<StgValue><ssdm name="b_load_25"/></StgValue>
</operation>

<operation id="676" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="11">
<![CDATA[
.preheader:555  %b_load_26 = load float* %b_addr_27, align 4

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>

<operation id="677" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="11">
<![CDATA[
.preheader:564  %b_load_27 = load float* %b_addr_28, align 4

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="678" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="11">
<![CDATA[
.preheader:105  %a_load_24 = load float* %a_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a_load_24"/></StgValue>
</operation>

<operation id="679" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="11">
<![CDATA[
.preheader:109  %a_load_25 = load float* %a_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a_load_25"/></StgValue>
</operation>

<operation id="680" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:110  %a_load_26_mid2 = add i12 %tmp_5, 26

]]></Node>
<StgValue><ssdm name="a_load_26_mid2"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="12">
<![CDATA[
.preheader:111  %a_load_26_mid2_cast = sext i12 %a_load_26_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_26_mid2_cast"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:112  %a_addr_27 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_26_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_27"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="11">
<![CDATA[
.preheader:113  %a_load_26 = load float* %a_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:114  %a_load_27_mid2 = add i12 %tmp_5, 27

]]></Node>
<StgValue><ssdm name="a_load_27_mid2"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="12">
<![CDATA[
.preheader:115  %a_load_27_mid2_cast = sext i12 %a_load_27_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_27_mid2_cast"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:116  %a_addr_28 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_27_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_28"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="11">
<![CDATA[
.preheader:117  %a_load_27 = load float* %a_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:271  %tmp_120 = add i11 %tmp_11_cast2, -872

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="11">
<![CDATA[
.preheader:272  %tmp_126_cast = zext i11 %tmp_120 to i64

]]></Node>
<StgValue><ssdm name="tmp_126_cast"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:273  %b_addr_29 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_126_cast

]]></Node>
<StgValue><ssdm name="b_addr_29"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:274  %tmp_121 = add i11 %tmp_11_cast2, -830

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="11">
<![CDATA[
.preheader:275  %tmp_127_cast = zext i11 %tmp_121 to i64

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:276  %b_addr_30 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="b_addr_30"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:335  %sum_1 = fadd float %sum, %temp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:466  %temp_15 = fmul float %a_load_16, %b_load_16

]]></Node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:475  %temp_16 = fmul float %a_load_17, %b_load_17

]]></Node>
<StgValue><ssdm name="temp_16"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:484  %temp_17 = fmul float %a_load_18, %b_load_18

]]></Node>
<StgValue><ssdm name="temp_17"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:493  %temp_18 = fmul float %a_load_19, %b_load_19

]]></Node>
<StgValue><ssdm name="temp_18"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:502  %temp_19 = fmul float %a_load_20, %b_load_20

]]></Node>
<StgValue><ssdm name="temp_19"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:511  %temp_20 = fmul float %a_load_21, %b_load_21

]]></Node>
<StgValue><ssdm name="temp_20"/></StgValue>
</operation>

<operation id="701" st_id="22" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:520  %temp_21 = fmul float %a_load_22, %b_load_22

]]></Node>
<StgValue><ssdm name="temp_21"/></StgValue>
</operation>

<operation id="702" st_id="22" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:529  %temp_22 = fmul float %a_load_23, %b_load_23

]]></Node>
<StgValue><ssdm name="temp_22"/></StgValue>
</operation>

<operation id="703" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="11">
<![CDATA[
.preheader:555  %b_load_26 = load float* %b_addr_27, align 4

]]></Node>
<StgValue><ssdm name="b_load_26"/></StgValue>
</operation>

<operation id="704" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="11">
<![CDATA[
.preheader:564  %b_load_27 = load float* %b_addr_28, align 4

]]></Node>
<StgValue><ssdm name="b_load_27"/></StgValue>
</operation>

<operation id="705" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="11">
<![CDATA[
.preheader:573  %b_load_28 = load float* %b_addr_29, align 4

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>

<operation id="706" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="11">
<![CDATA[
.preheader:582  %b_load_29 = load float* %b_addr_30, align 4

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="707" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="11">
<![CDATA[
.preheader:113  %a_load_26 = load float* %a_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a_load_26"/></StgValue>
</operation>

<operation id="708" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="11">
<![CDATA[
.preheader:117  %a_load_27 = load float* %a_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a_load_27"/></StgValue>
</operation>

<operation id="709" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:118  %a_load_28_mid2 = add i12 %tmp_5, 28

]]></Node>
<StgValue><ssdm name="a_load_28_mid2"/></StgValue>
</operation>

<operation id="710" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="12">
<![CDATA[
.preheader:119  %a_load_28_mid2_cast = sext i12 %a_load_28_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_28_mid2_cast"/></StgValue>
</operation>

<operation id="711" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:120  %a_addr_29 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_28_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_29"/></StgValue>
</operation>

<operation id="712" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="11">
<![CDATA[
.preheader:121  %a_load_28 = load float* %a_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="713" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:122  %a_load_29_mid2 = add i12 %tmp_5, 29

]]></Node>
<StgValue><ssdm name="a_load_29_mid2"/></StgValue>
</operation>

<operation id="714" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="12">
<![CDATA[
.preheader:123  %a_load_29_mid2_cast = sext i12 %a_load_29_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_29_mid2_cast"/></StgValue>
</operation>

<operation id="715" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:124  %a_addr_30 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_29_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_30"/></StgValue>
</operation>

<operation id="716" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="11">
<![CDATA[
.preheader:125  %a_load_29 = load float* %a_addr_30, align 4

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="717" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:277  %tmp_122 = add i11 %tmp_11_cast2, -788

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="718" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="11">
<![CDATA[
.preheader:278  %tmp_128_cast = zext i11 %tmp_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="719" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:279  %b_addr_31 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_128_cast

]]></Node>
<StgValue><ssdm name="b_addr_31"/></StgValue>
</operation>

<operation id="720" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:280  %tmp_123 = add i11 %tmp_11_cast2, -746

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="721" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="11">
<![CDATA[
.preheader:281  %tmp_129_cast = zext i11 %tmp_123 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="722" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:282  %b_addr_32 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="b_addr_32"/></StgValue>
</operation>

<operation id="723" st_id="23" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:335  %sum_1 = fadd float %sum, %temp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="724" st_id="23" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:484  %temp_17 = fmul float %a_load_18, %b_load_18

]]></Node>
<StgValue><ssdm name="temp_17"/></StgValue>
</operation>

<operation id="725" st_id="23" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:493  %temp_18 = fmul float %a_load_19, %b_load_19

]]></Node>
<StgValue><ssdm name="temp_18"/></StgValue>
</operation>

<operation id="726" st_id="23" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:502  %temp_19 = fmul float %a_load_20, %b_load_20

]]></Node>
<StgValue><ssdm name="temp_19"/></StgValue>
</operation>

<operation id="727" st_id="23" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:511  %temp_20 = fmul float %a_load_21, %b_load_21

]]></Node>
<StgValue><ssdm name="temp_20"/></StgValue>
</operation>

<operation id="728" st_id="23" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:520  %temp_21 = fmul float %a_load_22, %b_load_22

]]></Node>
<StgValue><ssdm name="temp_21"/></StgValue>
</operation>

<operation id="729" st_id="23" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:529  %temp_22 = fmul float %a_load_23, %b_load_23

]]></Node>
<StgValue><ssdm name="temp_22"/></StgValue>
</operation>

<operation id="730" st_id="23" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:538  %temp_23 = fmul float %a_load_24, %b_load_24

]]></Node>
<StgValue><ssdm name="temp_23"/></StgValue>
</operation>

<operation id="731" st_id="23" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:547  %temp_24 = fmul float %a_load_25, %b_load_25

]]></Node>
<StgValue><ssdm name="temp_24"/></StgValue>
</operation>

<operation id="732" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="11">
<![CDATA[
.preheader:573  %b_load_28 = load float* %b_addr_29, align 4

]]></Node>
<StgValue><ssdm name="b_load_28"/></StgValue>
</operation>

<operation id="733" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="11">
<![CDATA[
.preheader:582  %b_load_29 = load float* %b_addr_30, align 4

]]></Node>
<StgValue><ssdm name="b_load_29"/></StgValue>
</operation>

<operation id="734" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="11">
<![CDATA[
.preheader:591  %b_load_30 = load float* %b_addr_31, align 4

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>

<operation id="735" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="11">
<![CDATA[
.preheader:600  %b_load_31 = load float* %b_addr_32, align 4

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="736" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="11">
<![CDATA[
.preheader:121  %a_load_28 = load float* %a_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a_load_28"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="11">
<![CDATA[
.preheader:125  %a_load_29 = load float* %a_addr_30, align 4

]]></Node>
<StgValue><ssdm name="a_load_29"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:126  %a_load_30_mid2 = add i12 %tmp_5, 30

]]></Node>
<StgValue><ssdm name="a_load_30_mid2"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="12">
<![CDATA[
.preheader:127  %a_load_30_mid2_cast = sext i12 %a_load_30_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_30_mid2_cast"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:128  %a_addr_31 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_30_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_31"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="11">
<![CDATA[
.preheader:129  %a_load_30 = load float* %a_addr_31, align 4

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:130  %a_load_31_mid2 = add i12 %tmp_5, 31

]]></Node>
<StgValue><ssdm name="a_load_31_mid2"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="12">
<![CDATA[
.preheader:131  %a_load_31_mid2_cast = sext i12 %a_load_31_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_31_mid2_cast"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:132  %a_addr_32 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_31_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_32"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="11">
<![CDATA[
.preheader:133  %a_load_31 = load float* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="6">
<![CDATA[
.preheader:283  %tmp_124 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 21, i6 %ib_0_i_i_mid2)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:284  %b_addr_33 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="b_addr_33"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:285  %tmp_125 = add i11 %tmp_11_cast2, -662

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="11">
<![CDATA[
.preheader:286  %tmp_131_cast = zext i11 %tmp_125 to i64

]]></Node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:287  %b_addr_34 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_131_cast

]]></Node>
<StgValue><ssdm name="b_addr_34"/></StgValue>
</operation>

<operation id="751" st_id="24" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:335  %sum_1 = fadd float %sum, %temp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="752" st_id="24" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:502  %temp_19 = fmul float %a_load_20, %b_load_20

]]></Node>
<StgValue><ssdm name="temp_19"/></StgValue>
</operation>

<operation id="753" st_id="24" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:511  %temp_20 = fmul float %a_load_21, %b_load_21

]]></Node>
<StgValue><ssdm name="temp_20"/></StgValue>
</operation>

<operation id="754" st_id="24" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:520  %temp_21 = fmul float %a_load_22, %b_load_22

]]></Node>
<StgValue><ssdm name="temp_21"/></StgValue>
</operation>

<operation id="755" st_id="24" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:529  %temp_22 = fmul float %a_load_23, %b_load_23

]]></Node>
<StgValue><ssdm name="temp_22"/></StgValue>
</operation>

<operation id="756" st_id="24" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:538  %temp_23 = fmul float %a_load_24, %b_load_24

]]></Node>
<StgValue><ssdm name="temp_23"/></StgValue>
</operation>

<operation id="757" st_id="24" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:547  %temp_24 = fmul float %a_load_25, %b_load_25

]]></Node>
<StgValue><ssdm name="temp_24"/></StgValue>
</operation>

<operation id="758" st_id="24" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:556  %temp_25 = fmul float %a_load_26, %b_load_26

]]></Node>
<StgValue><ssdm name="temp_25"/></StgValue>
</operation>

<operation id="759" st_id="24" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:565  %temp_26 = fmul float %a_load_27, %b_load_27

]]></Node>
<StgValue><ssdm name="temp_26"/></StgValue>
</operation>

<operation id="760" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="11">
<![CDATA[
.preheader:591  %b_load_30 = load float* %b_addr_31, align 4

]]></Node>
<StgValue><ssdm name="b_load_30"/></StgValue>
</operation>

<operation id="761" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="11">
<![CDATA[
.preheader:600  %b_load_31 = load float* %b_addr_32, align 4

]]></Node>
<StgValue><ssdm name="b_load_31"/></StgValue>
</operation>

<operation id="762" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="11">
<![CDATA[
.preheader:609  %b_load_32 = load float* %b_addr_33, align 4

]]></Node>
<StgValue><ssdm name="b_load_32"/></StgValue>
</operation>

<operation id="763" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="11">
<![CDATA[
.preheader:618  %b_load_33 = load float* %b_addr_34, align 4

]]></Node>
<StgValue><ssdm name="b_load_33"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="764" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="11">
<![CDATA[
.preheader:129  %a_load_30 = load float* %a_addr_31, align 4

]]></Node>
<StgValue><ssdm name="a_load_30"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="11">
<![CDATA[
.preheader:133  %a_load_31 = load float* %a_addr_32, align 4

]]></Node>
<StgValue><ssdm name="a_load_31"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:134  %a_load_32_mid2 = add i12 %tmp_5, 32

]]></Node>
<StgValue><ssdm name="a_load_32_mid2"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="12">
<![CDATA[
.preheader:135  %a_load_32_mid2_cast = sext i12 %a_load_32_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_32_mid2_cast"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:136  %a_addr_33 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_32_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_33"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="11">
<![CDATA[
.preheader:137  %a_load_32 = load float* %a_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:138  %a_load_33_mid2 = add i12 %tmp_5, 33

]]></Node>
<StgValue><ssdm name="a_load_33_mid2"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="12">
<![CDATA[
.preheader:139  %a_load_33_mid2_cast = sext i12 %a_load_33_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_33_mid2_cast"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:140  %a_addr_34 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_33_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_34"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11">
<![CDATA[
.preheader:141  %a_load_33 = load float* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:288  %tmp_126 = add i11 %tmp_11_cast2, -620

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="11">
<![CDATA[
.preheader:289  %tmp_132_cast = zext i11 %tmp_126 to i64

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:290  %b_addr_35 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_132_cast

]]></Node>
<StgValue><ssdm name="b_addr_35"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:291  %tmp_127 = add i11 %tmp_11_cast2, -578

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="11">
<![CDATA[
.preheader:292  %tmp_133_cast = zext i11 %tmp_127 to i64

]]></Node>
<StgValue><ssdm name="tmp_133_cast"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:293  %b_addr_36 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_133_cast

]]></Node>
<StgValue><ssdm name="b_addr_36"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:336  call void (...)* @_ssdm_op_SpecFUCore(float %sum_1, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:341  call void (...)* @_ssdm_op_SpecFUCore(float %temp_2, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="25" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:344  %sum_2 = fadd float %sum_1, %temp_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:520  %temp_21 = fmul float %a_load_22, %b_load_22

]]></Node>
<StgValue><ssdm name="temp_21"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:529  %temp_22 = fmul float %a_load_23, %b_load_23

]]></Node>
<StgValue><ssdm name="temp_22"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:538  %temp_23 = fmul float %a_load_24, %b_load_24

]]></Node>
<StgValue><ssdm name="temp_23"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:547  %temp_24 = fmul float %a_load_25, %b_load_25

]]></Node>
<StgValue><ssdm name="temp_24"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:556  %temp_25 = fmul float %a_load_26, %b_load_26

]]></Node>
<StgValue><ssdm name="temp_25"/></StgValue>
</operation>

<operation id="788" st_id="25" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:565  %temp_26 = fmul float %a_load_27, %b_load_27

]]></Node>
<StgValue><ssdm name="temp_26"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:574  %temp_27 = fmul float %a_load_28, %b_load_28

]]></Node>
<StgValue><ssdm name="temp_27"/></StgValue>
</operation>

<operation id="790" st_id="25" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:583  %temp_28 = fmul float %a_load_29, %b_load_29

]]></Node>
<StgValue><ssdm name="temp_28"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="11">
<![CDATA[
.preheader:609  %b_load_32 = load float* %b_addr_33, align 4

]]></Node>
<StgValue><ssdm name="b_load_32"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="11">
<![CDATA[
.preheader:618  %b_load_33 = load float* %b_addr_34, align 4

]]></Node>
<StgValue><ssdm name="b_load_33"/></StgValue>
</operation>

<operation id="793" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="11">
<![CDATA[
.preheader:627  %b_load_34 = load float* %b_addr_35, align 4

]]></Node>
<StgValue><ssdm name="b_load_34"/></StgValue>
</operation>

<operation id="794" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="11">
<![CDATA[
.preheader:636  %b_load_35 = load float* %b_addr_36, align 4

]]></Node>
<StgValue><ssdm name="b_load_35"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="795" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="11">
<![CDATA[
.preheader:137  %a_load_32 = load float* %a_addr_33, align 4

]]></Node>
<StgValue><ssdm name="a_load_32"/></StgValue>
</operation>

<operation id="796" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11">
<![CDATA[
.preheader:141  %a_load_33 = load float* %a_addr_34, align 4

]]></Node>
<StgValue><ssdm name="a_load_33"/></StgValue>
</operation>

<operation id="797" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:142  %a_load_34_mid2 = add i12 %tmp_5, 34

]]></Node>
<StgValue><ssdm name="a_load_34_mid2"/></StgValue>
</operation>

<operation id="798" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="12">
<![CDATA[
.preheader:143  %a_load_34_mid2_cast = sext i12 %a_load_34_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_34_mid2_cast"/></StgValue>
</operation>

<operation id="799" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:144  %a_addr_35 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_34_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_35"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="11">
<![CDATA[
.preheader:145  %a_load_34 = load float* %a_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:146  %a_load_35_mid2 = add i12 %tmp_5, 35

]]></Node>
<StgValue><ssdm name="a_load_35_mid2"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="12">
<![CDATA[
.preheader:147  %a_load_35_mid2_cast = sext i12 %a_load_35_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_35_mid2_cast"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:148  %a_addr_36 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_35_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_36"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="11">
<![CDATA[
.preheader:149  %a_load_35 = load float* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:294  %tmp_128 = add i11 %tmp_11_cast2, -536

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="11">
<![CDATA[
.preheader:295  %tmp_134_cast = zext i11 %tmp_128 to i64

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:296  %b_addr_37 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="b_addr_37"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:297  %tmp_129 = add i10 %tmp_11_cast161_cast, -494

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="10">
<![CDATA[
.preheader:298  %tmp_135_cast1 = sext i10 %tmp_129 to i11

]]></Node>
<StgValue><ssdm name="tmp_135_cast1"/></StgValue>
</operation>

<operation id="810" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="11">
<![CDATA[
.preheader:299  %tmp_135_cast = zext i11 %tmp_135_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_135_cast"/></StgValue>
</operation>

<operation id="811" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:300  %b_addr_38 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_135_cast

]]></Node>
<StgValue><ssdm name="b_addr_38"/></StgValue>
</operation>

<operation id="812" st_id="26" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:344  %sum_2 = fadd float %sum_1, %temp_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="813" st_id="26" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:538  %temp_23 = fmul float %a_load_24, %b_load_24

]]></Node>
<StgValue><ssdm name="temp_23"/></StgValue>
</operation>

<operation id="814" st_id="26" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:547  %temp_24 = fmul float %a_load_25, %b_load_25

]]></Node>
<StgValue><ssdm name="temp_24"/></StgValue>
</operation>

<operation id="815" st_id="26" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:556  %temp_25 = fmul float %a_load_26, %b_load_26

]]></Node>
<StgValue><ssdm name="temp_25"/></StgValue>
</operation>

<operation id="816" st_id="26" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:565  %temp_26 = fmul float %a_load_27, %b_load_27

]]></Node>
<StgValue><ssdm name="temp_26"/></StgValue>
</operation>

<operation id="817" st_id="26" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:574  %temp_27 = fmul float %a_load_28, %b_load_28

]]></Node>
<StgValue><ssdm name="temp_27"/></StgValue>
</operation>

<operation id="818" st_id="26" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:583  %temp_28 = fmul float %a_load_29, %b_load_29

]]></Node>
<StgValue><ssdm name="temp_28"/></StgValue>
</operation>

<operation id="819" st_id="26" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:592  %temp_29 = fmul float %a_load_30, %b_load_30

]]></Node>
<StgValue><ssdm name="temp_29"/></StgValue>
</operation>

<operation id="820" st_id="26" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:601  %temp_30 = fmul float %a_load_31, %b_load_31

]]></Node>
<StgValue><ssdm name="temp_30"/></StgValue>
</operation>

<operation id="821" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="11">
<![CDATA[
.preheader:627  %b_load_34 = load float* %b_addr_35, align 4

]]></Node>
<StgValue><ssdm name="b_load_34"/></StgValue>
</operation>

<operation id="822" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="11">
<![CDATA[
.preheader:636  %b_load_35 = load float* %b_addr_36, align 4

]]></Node>
<StgValue><ssdm name="b_load_35"/></StgValue>
</operation>

<operation id="823" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="11">
<![CDATA[
.preheader:645  %b_load_36 = load float* %b_addr_37, align 4

]]></Node>
<StgValue><ssdm name="b_load_36"/></StgValue>
</operation>

<operation id="824" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="11">
<![CDATA[
.preheader:654  %b_load_37 = load float* %b_addr_38, align 4

]]></Node>
<StgValue><ssdm name="b_load_37"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="825" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="11">
<![CDATA[
.preheader:145  %a_load_34 = load float* %a_addr_35, align 4

]]></Node>
<StgValue><ssdm name="a_load_34"/></StgValue>
</operation>

<operation id="826" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="11">
<![CDATA[
.preheader:149  %a_load_35 = load float* %a_addr_36, align 4

]]></Node>
<StgValue><ssdm name="a_load_35"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:150  %a_load_36_mid2 = add i12 %tmp_5, 36

]]></Node>
<StgValue><ssdm name="a_load_36_mid2"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="12">
<![CDATA[
.preheader:151  %a_load_36_mid2_cast = sext i12 %a_load_36_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_36_mid2_cast"/></StgValue>
</operation>

<operation id="829" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:152  %a_addr_37 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_36_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_37"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="11">
<![CDATA[
.preheader:153  %a_load_36 = load float* %a_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>

<operation id="831" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:154  %a_load_37_mid2 = add i12 %tmp_5, 37

]]></Node>
<StgValue><ssdm name="a_load_37_mid2"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="12">
<![CDATA[
.preheader:155  %a_load_37_mid2_cast = sext i12 %a_load_37_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_37_mid2_cast"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:156  %a_addr_38 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_37_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_38"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="11">
<![CDATA[
.preheader:157  %a_load_37 = load float* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_load_37"/></StgValue>
</operation>

<operation id="835" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:301  %tmp_130 = add i10 %tmp_11_cast161_cast, -452

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="836" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="10">
<![CDATA[
.preheader:302  %tmp_136_cast1 = sext i10 %tmp_130 to i11

]]></Node>
<StgValue><ssdm name="tmp_136_cast1"/></StgValue>
</operation>

<operation id="837" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="11">
<![CDATA[
.preheader:303  %tmp_136_cast = zext i11 %tmp_136_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="838" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:304  %b_addr_39 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_136_cast

]]></Node>
<StgValue><ssdm name="b_addr_39"/></StgValue>
</operation>

<operation id="839" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:305  %tmp_131 = add i10 %tmp_11_cast161_cast, -410

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="840" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="10">
<![CDATA[
.preheader:306  %tmp_137_cast1 = sext i10 %tmp_131 to i11

]]></Node>
<StgValue><ssdm name="tmp_137_cast1"/></StgValue>
</operation>

<operation id="841" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="11">
<![CDATA[
.preheader:307  %tmp_137_cast = zext i11 %tmp_137_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_137_cast"/></StgValue>
</operation>

<operation id="842" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:308  %b_addr_40 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_137_cast

]]></Node>
<StgValue><ssdm name="b_addr_40"/></StgValue>
</operation>

<operation id="843" st_id="27" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:344  %sum_2 = fadd float %sum_1, %temp_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="844" st_id="27" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:556  %temp_25 = fmul float %a_load_26, %b_load_26

]]></Node>
<StgValue><ssdm name="temp_25"/></StgValue>
</operation>

<operation id="845" st_id="27" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:565  %temp_26 = fmul float %a_load_27, %b_load_27

]]></Node>
<StgValue><ssdm name="temp_26"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:574  %temp_27 = fmul float %a_load_28, %b_load_28

]]></Node>
<StgValue><ssdm name="temp_27"/></StgValue>
</operation>

<operation id="847" st_id="27" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:583  %temp_28 = fmul float %a_load_29, %b_load_29

]]></Node>
<StgValue><ssdm name="temp_28"/></StgValue>
</operation>

<operation id="848" st_id="27" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:592  %temp_29 = fmul float %a_load_30, %b_load_30

]]></Node>
<StgValue><ssdm name="temp_29"/></StgValue>
</operation>

<operation id="849" st_id="27" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:601  %temp_30 = fmul float %a_load_31, %b_load_31

]]></Node>
<StgValue><ssdm name="temp_30"/></StgValue>
</operation>

<operation id="850" st_id="27" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:610  %temp_31 = fmul float %a_load_32, %b_load_32

]]></Node>
<StgValue><ssdm name="temp_31"/></StgValue>
</operation>

<operation id="851" st_id="27" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:619  %temp_32 = fmul float %a_load_33, %b_load_33

]]></Node>
<StgValue><ssdm name="temp_32"/></StgValue>
</operation>

<operation id="852" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="11">
<![CDATA[
.preheader:645  %b_load_36 = load float* %b_addr_37, align 4

]]></Node>
<StgValue><ssdm name="b_load_36"/></StgValue>
</operation>

<operation id="853" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="11">
<![CDATA[
.preheader:654  %b_load_37 = load float* %b_addr_38, align 4

]]></Node>
<StgValue><ssdm name="b_load_37"/></StgValue>
</operation>

<operation id="854" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="11">
<![CDATA[
.preheader:663  %b_load_38 = load float* %b_addr_39, align 4

]]></Node>
<StgValue><ssdm name="b_load_38"/></StgValue>
</operation>

<operation id="855" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="11">
<![CDATA[
.preheader:672  %b_load_39 = load float* %b_addr_40, align 4

]]></Node>
<StgValue><ssdm name="b_load_39"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="856" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="11">
<![CDATA[
.preheader:153  %a_load_36 = load float* %a_addr_37, align 4

]]></Node>
<StgValue><ssdm name="a_load_36"/></StgValue>
</operation>

<operation id="857" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="11">
<![CDATA[
.preheader:157  %a_load_37 = load float* %a_addr_38, align 4

]]></Node>
<StgValue><ssdm name="a_load_37"/></StgValue>
</operation>

<operation id="858" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:158  %a_load_38_mid2 = add i12 %tmp_5, 38

]]></Node>
<StgValue><ssdm name="a_load_38_mid2"/></StgValue>
</operation>

<operation id="859" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="12">
<![CDATA[
.preheader:159  %a_load_38_mid2_cast = sext i12 %a_load_38_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_38_mid2_cast"/></StgValue>
</operation>

<operation id="860" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:160  %a_addr_39 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_38_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_39"/></StgValue>
</operation>

<operation id="861" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="11">
<![CDATA[
.preheader:161  %a_load_38 = load float* %a_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="862" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:162  %a_load_39_mid2 = add i12 %tmp_5, 39

]]></Node>
<StgValue><ssdm name="a_load_39_mid2"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="12">
<![CDATA[
.preheader:163  %a_load_39_mid2_cast = sext i12 %a_load_39_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_39_mid2_cast"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:164  %a_addr_40 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_39_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_40"/></StgValue>
</operation>

<operation id="865" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="11">
<![CDATA[
.preheader:165  %a_load_39 = load float* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>

<operation id="866" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:309  %tmp_132 = add i10 %tmp_11_cast161_cast, -368

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="867" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="10">
<![CDATA[
.preheader:310  %tmp_138_cast1 = sext i10 %tmp_132 to i11

]]></Node>
<StgValue><ssdm name="tmp_138_cast1"/></StgValue>
</operation>

<operation id="868" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="11">
<![CDATA[
.preheader:311  %tmp_138_cast = zext i11 %tmp_138_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_138_cast"/></StgValue>
</operation>

<operation id="869" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:312  %b_addr_41 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_138_cast

]]></Node>
<StgValue><ssdm name="b_addr_41"/></StgValue>
</operation>

<operation id="870" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:313  %tmp_133 = add i10 %tmp_11_cast161_cast, -326

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="871" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="10">
<![CDATA[
.preheader:314  %tmp_139_cast1 = sext i10 %tmp_133 to i11

]]></Node>
<StgValue><ssdm name="tmp_139_cast1"/></StgValue>
</operation>

<operation id="872" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="11">
<![CDATA[
.preheader:315  %tmp_139_cast = zext i11 %tmp_139_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="873" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:316  %b_addr_42 = getelementptr [1764 x float]* %b, i64 0, i64 %tmp_139_cast

]]></Node>
<StgValue><ssdm name="b_addr_42"/></StgValue>
</operation>

<operation id="874" st_id="28" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:344  %sum_2 = fadd float %sum_1, %temp_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="875" st_id="28" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:574  %temp_27 = fmul float %a_load_28, %b_load_28

]]></Node>
<StgValue><ssdm name="temp_27"/></StgValue>
</operation>

<operation id="876" st_id="28" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:583  %temp_28 = fmul float %a_load_29, %b_load_29

]]></Node>
<StgValue><ssdm name="temp_28"/></StgValue>
</operation>

<operation id="877" st_id="28" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:592  %temp_29 = fmul float %a_load_30, %b_load_30

]]></Node>
<StgValue><ssdm name="temp_29"/></StgValue>
</operation>

<operation id="878" st_id="28" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:601  %temp_30 = fmul float %a_load_31, %b_load_31

]]></Node>
<StgValue><ssdm name="temp_30"/></StgValue>
</operation>

<operation id="879" st_id="28" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:610  %temp_31 = fmul float %a_load_32, %b_load_32

]]></Node>
<StgValue><ssdm name="temp_31"/></StgValue>
</operation>

<operation id="880" st_id="28" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:619  %temp_32 = fmul float %a_load_33, %b_load_33

]]></Node>
<StgValue><ssdm name="temp_32"/></StgValue>
</operation>

<operation id="881" st_id="28" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:628  %temp_33 = fmul float %a_load_34, %b_load_34

]]></Node>
<StgValue><ssdm name="temp_33"/></StgValue>
</operation>

<operation id="882" st_id="28" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:637  %temp_34 = fmul float %a_load_35, %b_load_35

]]></Node>
<StgValue><ssdm name="temp_34"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="11">
<![CDATA[
.preheader:663  %b_load_38 = load float* %b_addr_39, align 4

]]></Node>
<StgValue><ssdm name="b_load_38"/></StgValue>
</operation>

<operation id="884" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="11">
<![CDATA[
.preheader:672  %b_load_39 = load float* %b_addr_40, align 4

]]></Node>
<StgValue><ssdm name="b_load_39"/></StgValue>
</operation>

<operation id="885" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="11">
<![CDATA[
.preheader:681  %b_load_40 = load float* %b_addr_41, align 4

]]></Node>
<StgValue><ssdm name="b_load_40"/></StgValue>
</operation>

<operation id="886" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="11">
<![CDATA[
.preheader:690  %b_load_41 = load float* %b_addr_42, align 4

]]></Node>
<StgValue><ssdm name="b_load_41"/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:700  %ib = add i6 %ib_0_i_i_mid2, 1

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="888" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="11">
<![CDATA[
.preheader:161  %a_load_38 = load float* %a_addr_39, align 4

]]></Node>
<StgValue><ssdm name="a_load_38"/></StgValue>
</operation>

<operation id="889" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="11">
<![CDATA[
.preheader:165  %a_load_39 = load float* %a_addr_40, align 4

]]></Node>
<StgValue><ssdm name="a_load_39"/></StgValue>
</operation>

<operation id="890" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:166  %a_load_40_mid2 = add i12 %tmp_5, 40

]]></Node>
<StgValue><ssdm name="a_load_40_mid2"/></StgValue>
</operation>

<operation id="891" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="12">
<![CDATA[
.preheader:167  %a_load_40_mid2_cast = sext i12 %a_load_40_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_40_mid2_cast"/></StgValue>
</operation>

<operation id="892" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:168  %a_addr_41 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_40_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_41"/></StgValue>
</operation>

<operation id="893" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="11">
<![CDATA[
.preheader:169  %a_load_40 = load float* %a_addr_41, align 4

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="894" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:170  %a_load_41_mid2 = add i12 %tmp_5, 41

]]></Node>
<StgValue><ssdm name="a_load_41_mid2"/></StgValue>
</operation>

<operation id="895" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="12">
<![CDATA[
.preheader:171  %a_load_41_mid2_cast = sext i12 %a_load_41_mid2 to i64

]]></Node>
<StgValue><ssdm name="a_load_41_mid2_cast"/></StgValue>
</operation>

<operation id="896" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:172  %a_addr_42 = getelementptr [1764 x float]* %a, i64 0, i64 %a_load_41_mid2_cast

]]></Node>
<StgValue><ssdm name="a_addr_42"/></StgValue>
</operation>

<operation id="897" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="11">
<![CDATA[
.preheader:173  %a_load_41 = load float* %a_addr_42, align 4

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>

<operation id="898" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="6">
<![CDATA[
.preheader:178  %tmp_11_cast1 = zext i6 %ib_0_i_i_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_11_cast1"/></StgValue>
</operation>

<operation id="899" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:317  %tmp_134 = add i12 %tmp_11_cast1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="900" st_id="29" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:344  %sum_2 = fadd float %sum_1, %temp_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="901" st_id="29" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:592  %temp_29 = fmul float %a_load_30, %b_load_30

]]></Node>
<StgValue><ssdm name="temp_29"/></StgValue>
</operation>

<operation id="902" st_id="29" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:601  %temp_30 = fmul float %a_load_31, %b_load_31

]]></Node>
<StgValue><ssdm name="temp_30"/></StgValue>
</operation>

<operation id="903" st_id="29" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:610  %temp_31 = fmul float %a_load_32, %b_load_32

]]></Node>
<StgValue><ssdm name="temp_31"/></StgValue>
</operation>

<operation id="904" st_id="29" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:619  %temp_32 = fmul float %a_load_33, %b_load_33

]]></Node>
<StgValue><ssdm name="temp_32"/></StgValue>
</operation>

<operation id="905" st_id="29" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:628  %temp_33 = fmul float %a_load_34, %b_load_34

]]></Node>
<StgValue><ssdm name="temp_33"/></StgValue>
</operation>

<operation id="906" st_id="29" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:637  %temp_34 = fmul float %a_load_35, %b_load_35

]]></Node>
<StgValue><ssdm name="temp_34"/></StgValue>
</operation>

<operation id="907" st_id="29" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:646  %temp_35 = fmul float %a_load_36, %b_load_36

]]></Node>
<StgValue><ssdm name="temp_35"/></StgValue>
</operation>

<operation id="908" st_id="29" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:655  %temp_36 = fmul float %a_load_37, %b_load_37

]]></Node>
<StgValue><ssdm name="temp_36"/></StgValue>
</operation>

<operation id="909" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="11">
<![CDATA[
.preheader:681  %b_load_40 = load float* %b_addr_41, align 4

]]></Node>
<StgValue><ssdm name="b_load_40"/></StgValue>
</operation>

<operation id="910" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="11">
<![CDATA[
.preheader:690  %b_load_41 = load float* %b_addr_42, align 4

]]></Node>
<StgValue><ssdm name="b_load_41"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="911" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="11">
<![CDATA[
.preheader:169  %a_load_40 = load float* %a_addr_41, align 4

]]></Node>
<StgValue><ssdm name="a_load_40"/></StgValue>
</operation>

<operation id="912" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="11">
<![CDATA[
.preheader:173  %a_load_41 = load float* %a_addr_42, align 4

]]></Node>
<StgValue><ssdm name="a_load_41"/></StgValue>
</operation>

<operation id="913" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:345  call void (...)* @_ssdm_op_SpecFUCore(float %sum_2, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:350  call void (...)* @_ssdm_op_SpecFUCore(float %temp_3, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="30" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:353  %sum_3 = fadd float %sum_2, %temp_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="916" st_id="30" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:610  %temp_31 = fmul float %a_load_32, %b_load_32

]]></Node>
<StgValue><ssdm name="temp_31"/></StgValue>
</operation>

<operation id="917" st_id="30" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:619  %temp_32 = fmul float %a_load_33, %b_load_33

]]></Node>
<StgValue><ssdm name="temp_32"/></StgValue>
</operation>

<operation id="918" st_id="30" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:628  %temp_33 = fmul float %a_load_34, %b_load_34

]]></Node>
<StgValue><ssdm name="temp_33"/></StgValue>
</operation>

<operation id="919" st_id="30" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:637  %temp_34 = fmul float %a_load_35, %b_load_35

]]></Node>
<StgValue><ssdm name="temp_34"/></StgValue>
</operation>

<operation id="920" st_id="30" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:646  %temp_35 = fmul float %a_load_36, %b_load_36

]]></Node>
<StgValue><ssdm name="temp_35"/></StgValue>
</operation>

<operation id="921" st_id="30" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:655  %temp_36 = fmul float %a_load_37, %b_load_37

]]></Node>
<StgValue><ssdm name="temp_36"/></StgValue>
</operation>

<operation id="922" st_id="30" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:664  %temp_37 = fmul float %a_load_38, %b_load_38

]]></Node>
<StgValue><ssdm name="temp_37"/></StgValue>
</operation>

<operation id="923" st_id="30" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:673  %temp_38 = fmul float %a_load_39, %b_load_39

]]></Node>
<StgValue><ssdm name="temp_38"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="924" st_id="31" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:353  %sum_3 = fadd float %sum_2, %temp_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="925" st_id="31" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:628  %temp_33 = fmul float %a_load_34, %b_load_34

]]></Node>
<StgValue><ssdm name="temp_33"/></StgValue>
</operation>

<operation id="926" st_id="31" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:637  %temp_34 = fmul float %a_load_35, %b_load_35

]]></Node>
<StgValue><ssdm name="temp_34"/></StgValue>
</operation>

<operation id="927" st_id="31" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:646  %temp_35 = fmul float %a_load_36, %b_load_36

]]></Node>
<StgValue><ssdm name="temp_35"/></StgValue>
</operation>

<operation id="928" st_id="31" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:655  %temp_36 = fmul float %a_load_37, %b_load_37

]]></Node>
<StgValue><ssdm name="temp_36"/></StgValue>
</operation>

<operation id="929" st_id="31" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:664  %temp_37 = fmul float %a_load_38, %b_load_38

]]></Node>
<StgValue><ssdm name="temp_37"/></StgValue>
</operation>

<operation id="930" st_id="31" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:673  %temp_38 = fmul float %a_load_39, %b_load_39

]]></Node>
<StgValue><ssdm name="temp_38"/></StgValue>
</operation>

<operation id="931" st_id="31" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:682  %temp_39 = fmul float %a_load_40, %b_load_40

]]></Node>
<StgValue><ssdm name="temp_39"/></StgValue>
</operation>

<operation id="932" st_id="31" stage="4" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:691  %temp_40 = fmul float %a_load_41, %b_load_41

]]></Node>
<StgValue><ssdm name="temp_40"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="933" st_id="32" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:353  %sum_3 = fadd float %sum_2, %temp_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="934" st_id="32" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:646  %temp_35 = fmul float %a_load_36, %b_load_36

]]></Node>
<StgValue><ssdm name="temp_35"/></StgValue>
</operation>

<operation id="935" st_id="32" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:655  %temp_36 = fmul float %a_load_37, %b_load_37

]]></Node>
<StgValue><ssdm name="temp_36"/></StgValue>
</operation>

<operation id="936" st_id="32" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:664  %temp_37 = fmul float %a_load_38, %b_load_38

]]></Node>
<StgValue><ssdm name="temp_37"/></StgValue>
</operation>

<operation id="937" st_id="32" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:673  %temp_38 = fmul float %a_load_39, %b_load_39

]]></Node>
<StgValue><ssdm name="temp_38"/></StgValue>
</operation>

<operation id="938" st_id="32" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:682  %temp_39 = fmul float %a_load_40, %b_load_40

]]></Node>
<StgValue><ssdm name="temp_39"/></StgValue>
</operation>

<operation id="939" st_id="32" stage="3" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:691  %temp_40 = fmul float %a_load_41, %b_load_41

]]></Node>
<StgValue><ssdm name="temp_40"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="940" st_id="33" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:353  %sum_3 = fadd float %sum_2, %temp_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="941" st_id="33" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:664  %temp_37 = fmul float %a_load_38, %b_load_38

]]></Node>
<StgValue><ssdm name="temp_37"/></StgValue>
</operation>

<operation id="942" st_id="33" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:673  %temp_38 = fmul float %a_load_39, %b_load_39

]]></Node>
<StgValue><ssdm name="temp_38"/></StgValue>
</operation>

<operation id="943" st_id="33" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:682  %temp_39 = fmul float %a_load_40, %b_load_40

]]></Node>
<StgValue><ssdm name="temp_39"/></StgValue>
</operation>

<operation id="944" st_id="33" stage="2" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:691  %temp_40 = fmul float %a_load_41, %b_load_41

]]></Node>
<StgValue><ssdm name="temp_40"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="945" st_id="34" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:353  %sum_3 = fadd float %sum_2, %temp_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="946" st_id="34" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:682  %temp_39 = fmul float %a_load_40, %b_load_40

]]></Node>
<StgValue><ssdm name="temp_39"/></StgValue>
</operation>

<operation id="947" st_id="34" stage="1" lat="4">
<core>FMul_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:691  %temp_40 = fmul float %a_load_41, %b_load_41

]]></Node>
<StgValue><ssdm name="temp_40"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="948" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:354  call void (...)* @_ssdm_op_SpecFUCore(float %sum_3, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:359  call void (...)* @_ssdm_op_SpecFUCore(float %temp_4, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="35" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:362  %sum_4 = fadd float %sum_3, %temp_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="951" st_id="36" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:362  %sum_4 = fadd float %sum_3, %temp_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="952" st_id="37" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:362  %sum_4 = fadd float %sum_3, %temp_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="953" st_id="38" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:362  %sum_4 = fadd float %sum_3, %temp_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="954" st_id="39" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:362  %sum_4 = fadd float %sum_3, %temp_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="955" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:363  call void (...)* @_ssdm_op_SpecFUCore(float %sum_4, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="956" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:368  call void (...)* @_ssdm_op_SpecFUCore(float %temp_5, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="40" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:371  %sum_5 = fadd float %sum_4, %temp_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="958" st_id="41" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:371  %sum_5 = fadd float %sum_4, %temp_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="959" st_id="42" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:371  %sum_5 = fadd float %sum_4, %temp_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="960" st_id="43" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:371  %sum_5 = fadd float %sum_4, %temp_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="961" st_id="44" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:371  %sum_5 = fadd float %sum_4, %temp_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="962" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:372  call void (...)* @_ssdm_op_SpecFUCore(float %sum_5, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:377  call void (...)* @_ssdm_op_SpecFUCore(float %temp_6, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="45" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:380  %sum_6 = fadd float %sum_5, %temp_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="965" st_id="46" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:380  %sum_6 = fadd float %sum_5, %temp_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="966" st_id="47" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:380  %sum_6 = fadd float %sum_5, %temp_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="967" st_id="48" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:380  %sum_6 = fadd float %sum_5, %temp_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="968" st_id="49" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:380  %sum_6 = fadd float %sum_5, %temp_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="969" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:381  call void (...)* @_ssdm_op_SpecFUCore(float %sum_6, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:386  call void (...)* @_ssdm_op_SpecFUCore(float %temp_7, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="50" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:389  %sum_7 = fadd float %sum_6, %temp_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="972" st_id="51" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:389  %sum_7 = fadd float %sum_6, %temp_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="973" st_id="52" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:389  %sum_7 = fadd float %sum_6, %temp_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="974" st_id="53" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:389  %sum_7 = fadd float %sum_6, %temp_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="975" st_id="54" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:389  %sum_7 = fadd float %sum_6, %temp_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="976" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:390  call void (...)* @_ssdm_op_SpecFUCore(float %sum_7, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:395  call void (...)* @_ssdm_op_SpecFUCore(float %temp_8, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="55" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:398  %sum_8 = fadd float %sum_7, %temp_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="979" st_id="56" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:398  %sum_8 = fadd float %sum_7, %temp_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="980" st_id="57" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:398  %sum_8 = fadd float %sum_7, %temp_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="981" st_id="58" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:398  %sum_8 = fadd float %sum_7, %temp_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="982" st_id="59" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:398  %sum_8 = fadd float %sum_7, %temp_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="983" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:399  call void (...)* @_ssdm_op_SpecFUCore(float %sum_8, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="984" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:404  call void (...)* @_ssdm_op_SpecFUCore(float %temp_9, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="985" st_id="60" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:407  %sum_9 = fadd float %sum_8, %temp_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="986" st_id="61" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:407  %sum_9 = fadd float %sum_8, %temp_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="987" st_id="62" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:407  %sum_9 = fadd float %sum_8, %temp_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="988" st_id="63" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:407  %sum_9 = fadd float %sum_8, %temp_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="989" st_id="64" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:407  %sum_9 = fadd float %sum_8, %temp_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="990" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:408  call void (...)* @_ssdm_op_SpecFUCore(float %sum_9, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:413  call void (...)* @_ssdm_op_SpecFUCore(float %temp_s, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="65" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:416  %sum_s = fadd float %sum_9, %temp_s

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="993" st_id="66" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:416  %sum_s = fadd float %sum_9, %temp_s

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="994" st_id="67" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:416  %sum_s = fadd float %sum_9, %temp_s

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="995" st_id="68" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:416  %sum_s = fadd float %sum_9, %temp_s

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="996" st_id="69" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:416  %sum_s = fadd float %sum_9, %temp_s

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="997" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:417  call void (...)* @_ssdm_op_SpecFUCore(float %sum_s, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:422  call void (...)* @_ssdm_op_SpecFUCore(float %temp_10, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="70" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:425  %sum_10 = fadd float %sum_s, %temp_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1000" st_id="71" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:425  %sum_10 = fadd float %sum_s, %temp_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1001" st_id="72" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:425  %sum_10 = fadd float %sum_s, %temp_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1002" st_id="73" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:425  %sum_10 = fadd float %sum_s, %temp_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1003" st_id="74" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:425  %sum_10 = fadd float %sum_s, %temp_10

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1004" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:426  call void (...)* @_ssdm_op_SpecFUCore(float %sum_10, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:431  call void (...)* @_ssdm_op_SpecFUCore(float %temp_11, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="75" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:434  %sum_11 = fadd float %sum_10, %temp_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1007" st_id="76" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:434  %sum_11 = fadd float %sum_10, %temp_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1008" st_id="77" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:434  %sum_11 = fadd float %sum_10, %temp_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1009" st_id="78" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:434  %sum_11 = fadd float %sum_10, %temp_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1010" st_id="79" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:434  %sum_11 = fadd float %sum_10, %temp_11

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1011" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:435  call void (...)* @_ssdm_op_SpecFUCore(float %sum_11, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:440  call void (...)* @_ssdm_op_SpecFUCore(float %temp_12, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="80" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:443  %sum_12 = fadd float %sum_11, %temp_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1014" st_id="81" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:443  %sum_12 = fadd float %sum_11, %temp_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1015" st_id="82" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:443  %sum_12 = fadd float %sum_11, %temp_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1016" st_id="83" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:443  %sum_12 = fadd float %sum_11, %temp_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1017" st_id="84" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:443  %sum_12 = fadd float %sum_11, %temp_12

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1018" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:444  call void (...)* @_ssdm_op_SpecFUCore(float %sum_12, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:449  call void (...)* @_ssdm_op_SpecFUCore(float %temp_13, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="85" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:452  %sum_13 = fadd float %sum_12, %temp_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1021" st_id="86" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:452  %sum_13 = fadd float %sum_12, %temp_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1022" st_id="87" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:452  %sum_13 = fadd float %sum_12, %temp_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1023" st_id="88" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:452  %sum_13 = fadd float %sum_12, %temp_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1024" st_id="89" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:452  %sum_13 = fadd float %sum_12, %temp_13

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1025" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:453  call void (...)* @_ssdm_op_SpecFUCore(float %sum_13, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:458  call void (...)* @_ssdm_op_SpecFUCore(float %temp_14, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="90" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:461  %sum_14 = fadd float %sum_13, %temp_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1028" st_id="91" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:461  %sum_14 = fadd float %sum_13, %temp_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1029" st_id="92" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:461  %sum_14 = fadd float %sum_13, %temp_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1030" st_id="93" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:461  %sum_14 = fadd float %sum_13, %temp_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1031" st_id="94" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:461  %sum_14 = fadd float %sum_13, %temp_14

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1032" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:462  call void (...)* @_ssdm_op_SpecFUCore(float %sum_14, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:467  call void (...)* @_ssdm_op_SpecFUCore(float %temp_15, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="95" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:470  %sum_15 = fadd float %sum_14, %temp_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1035" st_id="96" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:470  %sum_15 = fadd float %sum_14, %temp_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1036" st_id="97" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:470  %sum_15 = fadd float %sum_14, %temp_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1037" st_id="98" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:470  %sum_15 = fadd float %sum_14, %temp_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1038" st_id="99" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:470  %sum_15 = fadd float %sum_14, %temp_15

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1039" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:471  call void (...)* @_ssdm_op_SpecFUCore(float %sum_15, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1040" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:476  call void (...)* @_ssdm_op_SpecFUCore(float %temp_16, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="100" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:479  %sum_16 = fadd float %sum_15, %temp_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1042" st_id="101" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:479  %sum_16 = fadd float %sum_15, %temp_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1043" st_id="102" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:479  %sum_16 = fadd float %sum_15, %temp_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1044" st_id="103" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:479  %sum_16 = fadd float %sum_15, %temp_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1045" st_id="104" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:479  %sum_16 = fadd float %sum_15, %temp_16

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1046" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:480  call void (...)* @_ssdm_op_SpecFUCore(float %sum_16, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:485  call void (...)* @_ssdm_op_SpecFUCore(float %temp_17, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1048" st_id="105" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:488  %sum_17 = fadd float %sum_16, %temp_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1049" st_id="106" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:488  %sum_17 = fadd float %sum_16, %temp_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1050" st_id="107" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:488  %sum_17 = fadd float %sum_16, %temp_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1051" st_id="108" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:488  %sum_17 = fadd float %sum_16, %temp_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1052" st_id="109" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:488  %sum_17 = fadd float %sum_16, %temp_17

]]></Node>
<StgValue><ssdm name="sum_17"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1053" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:489  call void (...)* @_ssdm_op_SpecFUCore(float %sum_17, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:494  call void (...)* @_ssdm_op_SpecFUCore(float %temp_18, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="110" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:497  %sum_18 = fadd float %sum_17, %temp_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1056" st_id="111" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:497  %sum_18 = fadd float %sum_17, %temp_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1057" st_id="112" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:497  %sum_18 = fadd float %sum_17, %temp_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1058" st_id="113" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:497  %sum_18 = fadd float %sum_17, %temp_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1059" st_id="114" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:497  %sum_18 = fadd float %sum_17, %temp_18

]]></Node>
<StgValue><ssdm name="sum_18"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1060" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:498  call void (...)* @_ssdm_op_SpecFUCore(float %sum_18, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:503  call void (...)* @_ssdm_op_SpecFUCore(float %temp_19, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="115" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:506  %sum_19 = fadd float %sum_18, %temp_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1063" st_id="116" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:506  %sum_19 = fadd float %sum_18, %temp_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1064" st_id="117" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:506  %sum_19 = fadd float %sum_18, %temp_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1065" st_id="118" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:506  %sum_19 = fadd float %sum_18, %temp_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1066" st_id="119" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:506  %sum_19 = fadd float %sum_18, %temp_19

]]></Node>
<StgValue><ssdm name="sum_19"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1067" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:507  call void (...)* @_ssdm_op_SpecFUCore(float %sum_19, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:512  call void (...)* @_ssdm_op_SpecFUCore(float %temp_20, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="120" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:515  %sum_20 = fadd float %sum_19, %temp_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1070" st_id="121" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:515  %sum_20 = fadd float %sum_19, %temp_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1071" st_id="122" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:515  %sum_20 = fadd float %sum_19, %temp_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1072" st_id="123" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:515  %sum_20 = fadd float %sum_19, %temp_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1073" st_id="124" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:515  %sum_20 = fadd float %sum_19, %temp_20

]]></Node>
<StgValue><ssdm name="sum_20"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1074" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:516  call void (...)* @_ssdm_op_SpecFUCore(float %sum_20, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:521  call void (...)* @_ssdm_op_SpecFUCore(float %temp_21, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1076" st_id="125" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:524  %sum_21 = fadd float %sum_20, %temp_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1077" st_id="126" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:524  %sum_21 = fadd float %sum_20, %temp_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1078" st_id="127" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:524  %sum_21 = fadd float %sum_20, %temp_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1079" st_id="128" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:524  %sum_21 = fadd float %sum_20, %temp_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1080" st_id="129" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:524  %sum_21 = fadd float %sum_20, %temp_21

]]></Node>
<StgValue><ssdm name="sum_21"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1081" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:525  call void (...)* @_ssdm_op_SpecFUCore(float %sum_21, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:530  call void (...)* @_ssdm_op_SpecFUCore(float %temp_22, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="130" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:533  %sum_22 = fadd float %sum_21, %temp_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1084" st_id="131" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:533  %sum_22 = fadd float %sum_21, %temp_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1085" st_id="132" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:533  %sum_22 = fadd float %sum_21, %temp_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1086" st_id="133" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:533  %sum_22 = fadd float %sum_21, %temp_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1087" st_id="134" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:533  %sum_22 = fadd float %sum_21, %temp_22

]]></Node>
<StgValue><ssdm name="sum_22"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1088" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:534  call void (...)* @_ssdm_op_SpecFUCore(float %sum_22, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:539  call void (...)* @_ssdm_op_SpecFUCore(float %temp_23, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1090" st_id="135" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:542  %sum_23 = fadd float %sum_22, %temp_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1091" st_id="136" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:542  %sum_23 = fadd float %sum_22, %temp_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1092" st_id="137" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:542  %sum_23 = fadd float %sum_22, %temp_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1093" st_id="138" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:542  %sum_23 = fadd float %sum_22, %temp_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1094" st_id="139" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:542  %sum_23 = fadd float %sum_22, %temp_23

]]></Node>
<StgValue><ssdm name="sum_23"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1095" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:543  call void (...)* @_ssdm_op_SpecFUCore(float %sum_23, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1096" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:548  call void (...)* @_ssdm_op_SpecFUCore(float %temp_24, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1097" st_id="140" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:551  %sum_24 = fadd float %sum_23, %temp_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1098" st_id="141" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:551  %sum_24 = fadd float %sum_23, %temp_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1099" st_id="142" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:551  %sum_24 = fadd float %sum_23, %temp_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1100" st_id="143" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:551  %sum_24 = fadd float %sum_23, %temp_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1101" st_id="144" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:551  %sum_24 = fadd float %sum_23, %temp_24

]]></Node>
<StgValue><ssdm name="sum_24"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1102" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:552  call void (...)* @_ssdm_op_SpecFUCore(float %sum_24, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:557  call void (...)* @_ssdm_op_SpecFUCore(float %temp_25, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1104" st_id="145" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:560  %sum_25 = fadd float %sum_24, %temp_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1105" st_id="146" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:560  %sum_25 = fadd float %sum_24, %temp_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1106" st_id="147" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:560  %sum_25 = fadd float %sum_24, %temp_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1107" st_id="148" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:560  %sum_25 = fadd float %sum_24, %temp_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1108" st_id="149" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:560  %sum_25 = fadd float %sum_24, %temp_25

]]></Node>
<StgValue><ssdm name="sum_25"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1109" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:561  call void (...)* @_ssdm_op_SpecFUCore(float %sum_25, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:566  call void (...)* @_ssdm_op_SpecFUCore(float %temp_26, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="150" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:569  %sum_26 = fadd float %sum_25, %temp_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1112" st_id="151" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:569  %sum_26 = fadd float %sum_25, %temp_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1113" st_id="152" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:569  %sum_26 = fadd float %sum_25, %temp_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1114" st_id="153" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:569  %sum_26 = fadd float %sum_25, %temp_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1115" st_id="154" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:569  %sum_26 = fadd float %sum_25, %temp_26

]]></Node>
<StgValue><ssdm name="sum_26"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1116" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:570  call void (...)* @_ssdm_op_SpecFUCore(float %sum_26, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1117" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:575  call void (...)* @_ssdm_op_SpecFUCore(float %temp_27, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1118" st_id="155" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:578  %sum_27 = fadd float %sum_26, %temp_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1119" st_id="156" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:578  %sum_27 = fadd float %sum_26, %temp_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1120" st_id="157" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:578  %sum_27 = fadd float %sum_26, %temp_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1121" st_id="158" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:578  %sum_27 = fadd float %sum_26, %temp_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1122" st_id="159" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:578  %sum_27 = fadd float %sum_26, %temp_27

]]></Node>
<StgValue><ssdm name="sum_27"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1123" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:579  call void (...)* @_ssdm_op_SpecFUCore(float %sum_27, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1124" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:584  call void (...)* @_ssdm_op_SpecFUCore(float %temp_28, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1125" st_id="160" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:587  %sum_28 = fadd float %sum_27, %temp_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1126" st_id="161" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:587  %sum_28 = fadd float %sum_27, %temp_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1127" st_id="162" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:587  %sum_28 = fadd float %sum_27, %temp_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1128" st_id="163" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:587  %sum_28 = fadd float %sum_27, %temp_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1129" st_id="164" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:587  %sum_28 = fadd float %sum_27, %temp_28

]]></Node>
<StgValue><ssdm name="sum_28"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1130" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:588  call void (...)* @_ssdm_op_SpecFUCore(float %sum_28, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:593  call void (...)* @_ssdm_op_SpecFUCore(float %temp_29, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="165" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:596  %sum_29 = fadd float %sum_28, %temp_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1133" st_id="166" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:596  %sum_29 = fadd float %sum_28, %temp_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1134" st_id="167" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:596  %sum_29 = fadd float %sum_28, %temp_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1135" st_id="168" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:596  %sum_29 = fadd float %sum_28, %temp_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1136" st_id="169" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:596  %sum_29 = fadd float %sum_28, %temp_29

]]></Node>
<StgValue><ssdm name="sum_29"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1137" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:597  call void (...)* @_ssdm_op_SpecFUCore(float %sum_29, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1138" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:602  call void (...)* @_ssdm_op_SpecFUCore(float %temp_30, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="170" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:605  %sum_30 = fadd float %sum_29, %temp_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1140" st_id="171" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:605  %sum_30 = fadd float %sum_29, %temp_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1141" st_id="172" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:605  %sum_30 = fadd float %sum_29, %temp_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1142" st_id="173" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:605  %sum_30 = fadd float %sum_29, %temp_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1143" st_id="174" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:605  %sum_30 = fadd float %sum_29, %temp_30

]]></Node>
<StgValue><ssdm name="sum_30"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1144" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:606  call void (...)* @_ssdm_op_SpecFUCore(float %sum_30, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1145" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:611  call void (...)* @_ssdm_op_SpecFUCore(float %temp_31, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1146" st_id="175" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:614  %sum_31 = fadd float %sum_30, %temp_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1147" st_id="176" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:614  %sum_31 = fadd float %sum_30, %temp_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1148" st_id="177" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:614  %sum_31 = fadd float %sum_30, %temp_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1149" st_id="178" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:614  %sum_31 = fadd float %sum_30, %temp_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1150" st_id="179" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:614  %sum_31 = fadd float %sum_30, %temp_31

]]></Node>
<StgValue><ssdm name="sum_31"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1151" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:615  call void (...)* @_ssdm_op_SpecFUCore(float %sum_31, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1152" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:620  call void (...)* @_ssdm_op_SpecFUCore(float %temp_32, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1153" st_id="180" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:623  %sum_32 = fadd float %sum_31, %temp_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1154" st_id="181" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:623  %sum_32 = fadd float %sum_31, %temp_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1155" st_id="182" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:623  %sum_32 = fadd float %sum_31, %temp_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1156" st_id="183" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:623  %sum_32 = fadd float %sum_31, %temp_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1157" st_id="184" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:623  %sum_32 = fadd float %sum_31, %temp_32

]]></Node>
<StgValue><ssdm name="sum_32"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1158" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:624  call void (...)* @_ssdm_op_SpecFUCore(float %sum_32, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:629  call void (...)* @_ssdm_op_SpecFUCore(float %temp_33, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1160" st_id="185" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:632  %sum_33 = fadd float %sum_32, %temp_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1161" st_id="186" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:632  %sum_33 = fadd float %sum_32, %temp_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1162" st_id="187" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:632  %sum_33 = fadd float %sum_32, %temp_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1163" st_id="188" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:632  %sum_33 = fadd float %sum_32, %temp_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1164" st_id="189" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:632  %sum_33 = fadd float %sum_32, %temp_33

]]></Node>
<StgValue><ssdm name="sum_33"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1165" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:633  call void (...)* @_ssdm_op_SpecFUCore(float %sum_33, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1166" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:638  call void (...)* @_ssdm_op_SpecFUCore(float %temp_34, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="190" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:641  %sum_34 = fadd float %sum_33, %temp_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1168" st_id="191" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:641  %sum_34 = fadd float %sum_33, %temp_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1169" st_id="192" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:641  %sum_34 = fadd float %sum_33, %temp_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1170" st_id="193" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:641  %sum_34 = fadd float %sum_33, %temp_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1171" st_id="194" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:641  %sum_34 = fadd float %sum_33, %temp_34

]]></Node>
<StgValue><ssdm name="sum_34"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1172" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:642  call void (...)* @_ssdm_op_SpecFUCore(float %sum_34, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1173" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:647  call void (...)* @_ssdm_op_SpecFUCore(float %temp_35, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1174" st_id="195" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:650  %sum_35 = fadd float %sum_34, %temp_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1175" st_id="196" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:650  %sum_35 = fadd float %sum_34, %temp_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1176" st_id="197" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:650  %sum_35 = fadd float %sum_34, %temp_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1177" st_id="198" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:650  %sum_35 = fadd float %sum_34, %temp_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1178" st_id="199" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:650  %sum_35 = fadd float %sum_34, %temp_35

]]></Node>
<StgValue><ssdm name="sum_35"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1179" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:651  call void (...)* @_ssdm_op_SpecFUCore(float %sum_35, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1180" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:656  call void (...)* @_ssdm_op_SpecFUCore(float %temp_36, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1181" st_id="200" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:659  %sum_36 = fadd float %sum_35, %temp_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1182" st_id="201" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:659  %sum_36 = fadd float %sum_35, %temp_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1183" st_id="202" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:659  %sum_36 = fadd float %sum_35, %temp_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1184" st_id="203" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:659  %sum_36 = fadd float %sum_35, %temp_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1185" st_id="204" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:659  %sum_36 = fadd float %sum_35, %temp_36

]]></Node>
<StgValue><ssdm name="sum_36"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1186" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:660  call void (...)* @_ssdm_op_SpecFUCore(float %sum_36, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1187" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:665  call void (...)* @_ssdm_op_SpecFUCore(float %temp_37, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="205" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:668  %sum_37 = fadd float %sum_36, %temp_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1189" st_id="206" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:668  %sum_37 = fadd float %sum_36, %temp_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1190" st_id="207" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:668  %sum_37 = fadd float %sum_36, %temp_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1191" st_id="208" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:668  %sum_37 = fadd float %sum_36, %temp_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1192" st_id="209" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:668  %sum_37 = fadd float %sum_36, %temp_37

]]></Node>
<StgValue><ssdm name="sum_37"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1193" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:669  call void (...)* @_ssdm_op_SpecFUCore(float %sum_37, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1194" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:674  call void (...)* @_ssdm_op_SpecFUCore(float %temp_38, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1195" st_id="210" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:677  %sum_38 = fadd float %sum_37, %temp_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1196" st_id="211" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:677  %sum_38 = fadd float %sum_37, %temp_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1197" st_id="212" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:677  %sum_38 = fadd float %sum_37, %temp_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1198" st_id="213" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:677  %sum_38 = fadd float %sum_37, %temp_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1199" st_id="214" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:677  %sum_38 = fadd float %sum_37, %temp_38

]]></Node>
<StgValue><ssdm name="sum_38"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1200" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:678  call void (...)* @_ssdm_op_SpecFUCore(float %sum_38, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1201" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:683  call void (...)* @_ssdm_op_SpecFUCore(float %temp_39, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="215" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:686  %sum_39 = fadd float %sum_38, %temp_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1203" st_id="216" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:686  %sum_39 = fadd float %sum_38, %temp_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1204" st_id="217" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:686  %sum_39 = fadd float %sum_38, %temp_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1205" st_id="218" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:686  %sum_39 = fadd float %sum_38, %temp_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1206" st_id="219" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:686  %sum_39 = fadd float %sum_38, %temp_39

]]></Node>
<StgValue><ssdm name="sum_39"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1207" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:687  call void (...)* @_ssdm_op_SpecFUCore(float %sum_39, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:692  call void (...)* @_ssdm_op_SpecFUCore(float %temp_40, [39 x i8]* @p_str13, [1 x i8]* @p_str1, [11 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1209" st_id="220" stage="5" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:695  %sum_40 = fadd float %sum_39, %temp_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1210" st_id="221" stage="4" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:695  %sum_40 = fadd float %sum_39, %temp_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1211" st_id="222" stage="3" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:695  %sum_40 = fadd float %sum_39, %temp_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1212" st_id="223" stage="2" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:695  %sum_40 = fadd float %sum_39, %temp_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1213" st_id="224" stage="1" lat="5">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:695  %sum_40 = fadd float %sum_39, %temp_40

]]></Node>
<StgValue><ssdm name="sum_40"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1214" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1215" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:174  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:175  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1217" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:176  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1218" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="12">
<![CDATA[
.preheader:318  %tmp_140_cast = sext i12 %tmp_134 to i64

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="1219" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:319  %out_addr = getelementptr [1764 x float]* %out, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="1220" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:320  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1221" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:324  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="1222" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:325  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1223" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:328  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="1224" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:329  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1225" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:333  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1226" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:334  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1227" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:337  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1228" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:338  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1229" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:342  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="1230" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:343  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1231" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:346  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1232" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:347  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1233" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:351  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1234" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:352  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1235" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:355  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_20)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1236" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:356  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1237" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:360  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_21)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="1238" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:361  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1239" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:364  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="1240" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:365  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1241" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:369  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1242" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:370  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1243" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:373  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_24)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1244" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:374  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1245" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:378  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_25)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1246" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:379  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1247" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:382  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1248" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:383  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1249" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:387  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1250" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:388  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1251" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:391  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1252" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:392  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1253" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:396  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_29)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1254" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:397  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1255" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:400  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_30)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1256" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:401  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1257" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:405  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1258" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:406  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1259" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:409  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_32)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1260" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:410  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1261" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:414  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_33)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1262" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:415  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1263" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:418  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_34)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1264" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:419  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1265" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:423  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_35)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1266" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:424  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1267" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:427  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_36)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1268" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:428  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1269" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:432  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_37)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1270" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:433  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1271" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:436  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1272" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:437  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1273" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:441  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_39)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1274" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:442  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1275" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:445  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_40)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1276" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:446  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1277" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:450  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_41)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1278" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:451  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1279" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:454  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_42)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1280" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:455  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1281" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:459  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_43)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1282" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:460  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1283" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:463  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_44)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="1284" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:464  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1285" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:468  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_45)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1286" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:469  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1287" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:472  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_46)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1288" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:473  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1289" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:477  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_47)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1290" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:478  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1291" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:481  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_48)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1292" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:482  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1293" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:486  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1294" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:487  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1295" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:490  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_50)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1296" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:491  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1297" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:495  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_51)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1298" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:496  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1299" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:499  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_52)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="1300" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:500  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1301" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:504  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_53)

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1302" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:505  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1303" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:508  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_54)

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1304" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:509  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1305" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:513  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_55)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1306" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:514  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1307" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:517  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_56)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="1308" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:518  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1309" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:522  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_57)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="1310" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:523  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1311" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:526  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_58)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1312" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:527  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1313" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:531  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_59)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1314" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:532  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1315" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:535  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_60)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1316" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:536  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1317" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:540  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_61)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1318" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:541  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1319" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:544  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_62)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1320" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:545  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1321" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:549  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_63)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1322" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:550  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1323" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:553  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_64)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1324" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:554  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1325" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:558  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_65)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1326" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:559  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1327" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:562  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_66)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1328" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:563  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1329" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:567  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_67)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1330" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:568  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1331" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:571  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_68)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1332" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:572  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1333" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:576  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_69)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1334" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:577  %tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1335" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:580  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_70)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="1336" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:581  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1337" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:585  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_71)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="1338" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:586  %tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1339" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:589  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_72)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="1340" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:590  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1341" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:594  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_73)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1342" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:595  %tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1343" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:598  %empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_74)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1344" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:599  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1345" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:603  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_75)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1346" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:604  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1347" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:607  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_76)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1348" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:608  %tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1349" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:612  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_77)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1350" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:613  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1351" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:616  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_78)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1352" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:617  %tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1353" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:621  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_79)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="1354" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:622  %tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1355" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:625  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_80)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="1356" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:626  %tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1357" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:630  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_81)

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="1358" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:631  %tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1359" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:634  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_82)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1360" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:635  %tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1361" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:639  %empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_83)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="1362" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:640  %tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1363" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:643  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_84)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="1364" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:644  %tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1365" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:648  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_85)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="1366" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:649  %tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1367" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:652  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_86)

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="1368" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:653  %tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1369" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:657  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_87)

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="1370" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:658  %tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1371" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:661  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_88)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="1372" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:662  %tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1373" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:666  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_89)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1374" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:667  %tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1375" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:670  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_90)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="1376" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:671  %tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1377" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:675  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_91)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="1378" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:676  %tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1379" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:679  %empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_92)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="1380" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:680  %tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1381" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:684  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_93)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="1382" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:685  %tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1383" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:688  %empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_94)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="1384" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:689  %tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([39 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1385" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:693  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([39 x i8]* @p_str13, i32 %tmp_95)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1386" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:694  %tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1387" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader:696  call void (...)* @_ssdm_op_SpecFUCore(float %sum_40, [41 x i8]* @p_str16, [1 x i8]* @p_str1, [14 x i8]* @p_str17, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1388" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:697  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @p_str16, i32 %tmp_96)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1389" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader:698  store float %sum_40, float* %out_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:699  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str10, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1391" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
.preheader:701  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1392" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1393" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader.i:0  %indvar_flatten2 = phi i11 [ %indvar_flatten_next2, %"mmult_hw<float, 42>.exit.i" ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="1394" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i:1  %i4_0_i = phi i6 [ %tmp_8_mid2_v_v, %"mmult_hw<float, 42>.exit.i" ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_i"/></StgValue>
</operation>

<operation id="1395" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.i:2  %j5_0_i = phi i6 [ %j_2, %"mmult_hw<float, 42>.exit.i" ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j5_0_i"/></StgValue>
</operation>

<operation id="1396" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:3  %exitcond_flatten2 = icmp eq i11 %indvar_flatten2, -284

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="1397" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:4  %indvar_flatten_next2 = add i11 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="1398" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %exitcond_flatten2, label %"wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>.exit", label %"mmult_hw<float, 42>.exit.i"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1399" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
mmult_hw<float, 42>.exit.i:0  %i_2 = add i6 %i4_0_i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1400" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
mmult_hw<float, 42>.exit.i:1  %exitcond_i = icmp eq i6 %j5_0_i, -22

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="1401" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
mmult_hw<float, 42>.exit.i:2  %j5_0_i_mid2 = select i1 %exitcond_i, i6 0, i6 %j5_0_i

]]></Node>
<StgValue><ssdm name="j5_0_i_mid2"/></StgValue>
</operation>

<operation id="1402" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
mmult_hw<float, 42>.exit.i:3  %tmp_8_mid2_v_v = select i1 %exitcond_i, i6 %i_2, i6 %i4_0_i

]]></Node>
<StgValue><ssdm name="tmp_8_mid2_v_v"/></StgValue>
</operation>

<operation id="1403" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
mmult_hw<float, 42>.exit.i:21  %j_2 = add i6 %j5_0_i_mid2, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1404" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="11" op_0_bw="6">
<![CDATA[
mmult_hw<float, 42>.exit.i:4  %tmp_8_mid2_v = zext i6 %tmp_8_mid2_v_v to i11

]]></Node>
<StgValue><ssdm name="tmp_8_mid2_v"/></StgValue>
</operation>

<operation id="1405" st_id="228" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mmult_hw<float, 42>.exit.i:5  %tmp_8_mid2 = mul i11 %tmp_8_mid2_v, 42

]]></Node>
<StgValue><ssdm name="tmp_8_mid2"/></StgValue>
</operation>

<operation id="1406" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="6">
<![CDATA[
mmult_hw<float, 42>.exit.i:6  %tmp_5_mid2_cast = zext i6 %tmp_8_mid2_v_v to i12

]]></Node>
<StgValue><ssdm name="tmp_5_mid2_cast"/></StgValue>
</operation>

<operation id="1407" st_id="228" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
mmult_hw<float, 42>.exit.i:7  %tmp_135 = mul i12 %tmp_5_mid2_cast, 42

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1408" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="11" op_0_bw="6">
<![CDATA[
mmult_hw<float, 42>.exit.i:8  %j5_0_i_cast2 = zext i6 %j5_0_i_mid2 to i11

]]></Node>
<StgValue><ssdm name="j5_0_i_cast2"/></StgValue>
</operation>

<operation id="1409" st_id="228" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mmult_hw<float, 42>.exit.i:11  %k = add i11 %j5_0_i_cast2, %tmp_8_mid2

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="1410" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="6">
<![CDATA[
mmult_hw<float, 42>.exit.i:12  %tmp_13_cast = zext i6 %j5_0_i_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="1411" st_id="228" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
mmult_hw<float, 42>.exit.i:13  %tmp_136 = add i12 %tmp_135, %tmp_13_cast

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1412" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="12">
<![CDATA[
mmult_hw<float, 42>.exit.i:14  %tmp_142_cast = sext i12 %tmp_136 to i64

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="1413" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
mmult_hw<float, 42>.exit.i:15  %out_addr_1 = getelementptr [1764 x float]* %out, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="1414" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
mmult_hw<float, 42>.exit.i:16  %last_assign = icmp eq i11 %k, -285

]]></Node>
<StgValue><ssdm name="last_assign"/></StgValue>
</operation>

<operation id="1415" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="11">
<![CDATA[
mmult_hw<float, 42>.exit.i:17  %out_load = load float* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1416" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="11">
<![CDATA[
mmult_hw<float, 42>.exit.i:17  %out_load = load float* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="1417" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32">
<![CDATA[
mmult_hw<float, 42>.exit.i:18  %val_assign = bitcast float %out_load to i32

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="1418" st_id="229" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
mmult_hw<float, 42>.exit.i:19  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1419" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
mmult_hw<float, 42>.exit.i:9  %tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1420" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
mmult_hw<float, 42>.exit.i:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1421" st_id="230" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="5" op_7_bw="5" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="1" op_13_bw="5" op_14_bw="5">
<![CDATA[
mmult_hw<float, 42>.exit.i:19  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1422" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
mmult_hw<float, 42>.exit.i:20  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_97)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1423" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
mmult_hw<float, 42>.exit.i:22  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1424" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="0">
<![CDATA[
wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
