[{"DBLP title": "Sustaining moore's law in embedded computing through probabilistic and approximate design: retrospects and prospects.", "DBLP authors": ["Krishna V. Palem", "Lakshmi N. Chakrapani", "Zvi M. Kedem", "Lingamneni Avinash", "Kirthi Krishna Muntimadugu"], "year": 2009, "MAG papers": [{"PaperId": 2152977845, "PaperTitle": "sustaining moore s law in embedded computing through probabilistic and approximate design retrospects and prospects", "Year": 2009, "CitationCount": 62, "EstimatedCitation": 87, "Affiliations": {"new york university": 1.0, "rice university": 4.0}}], "source": "ES"}, {"DBLP title": "Complete nanowire crossbar framework optimized for the multi-spacer patterning technique.", "DBLP authors": ["M. Haykel Ben Jamaa", "Gianfranco Cerofolini", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2009, "MAG papers": [{"PaperId": 2114381017, "PaperTitle": "complete nanowire crossbar framework optimized for the multi spacer patterning technique", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "university of milano bicocca": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting residue number system for power-efficient digital signal processing in embedded processors.", "DBLP authors": ["Rooju Chokshi", "Krzysztof S. Berezowski", "Aviral Shrivastava", "Stanislaw J. Piestrak"], "year": 2009, "MAG papers": [{"PaperId": 2043204218, "PaperTitle": "exploiting residue number system for power efficient digital signal processing in embedded processors", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 50, "Affiliations": {"arizona state university": 3.0, "metz": 1.0}}], "source": "ES"}, {"DBLP title": "Fast enumeration of maximal valid subgraphs for custom-instruction identification.", "DBLP authors": ["Tao Li", "Zhigang Sun", "Wu Jigang", "Xicheng Lu"], "year": 2009, "MAG papers": [{"PaperId": 2037962593, "PaperTitle": "fast enumeration of maximal valid subgraphs for custom instruction identification", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"national university of defense technology": 3.0, "nanyang technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid multithreading for VLIW processors.", "DBLP authors": ["Manoj Gupta", "Ferm\u00edn S\u00e1nchez", "Josep Llosa"], "year": 2009, "MAG papers": [{"PaperId": 2161257244, "PaperTitle": "hybrid multithreading for vliw processors", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Spatial complexity of reversibly computable DAG.", "DBLP authors": ["Mouad Bahi", "Christine Eisenbeis"], "year": 2009, "MAG papers": [{"PaperId": 1989226990, "PaperTitle": "spatial complexity of reversibly computable dag", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of paris sud": 2.0}}], "source": "ES"}, {"DBLP title": "Mapping stream programs onto heterogeneous multiprocessor systems.", "DBLP authors": ["Paul M. Carpenter", "Alex Ram\u00edrez", "Eduard Ayguad\u00e9"], "year": 2009, "MAG papers": [{"PaperId": 2089940054, "PaperTitle": "mapping stream programs onto heterogeneous multiprocessor systems", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"barcelona supercomputing center": 3.0}}], "source": "ES"}, {"DBLP title": "Optimal loop parallelization for maximizing iteration-level parallelism.", "DBLP authors": ["Duo Liu", "Zili Shao", "Meng Wang", "Minyi Guo", "Jingling Xue"], "year": 2009, "MAG papers": [{"PaperId": 2079326970, "PaperTitle": "optimal loop parallelization for maximizing iteration level parallelism", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"hong kong polytechnic university": 3.0, "university of new south wales": 1.0, "shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "Progressive spill code placement.", "DBLP authors": ["Dietmar Ebner", "Bernhard Scholz", "Andreas Krall"], "year": 2009, "MAG papers": [{"PaperId": 2138072945, "PaperTitle": "progressive spill code placement", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"vienna university of technology": 2.0, "university of sydney": 1.0}}], "source": "ES"}, {"DBLP title": "Slicing based code parallelization for minimizing inter-processor communication.", "DBLP authors": ["Mahmut T. Kandemir", "Yuanrui Zhang", "Sai Prashanth Muralidhara", "Ozcan Ozturk", "Sri Hari Krishna Narayanan"], "year": 2009, "MAG papers": [{"PaperId": 1969840027, "PaperTitle": "slicing based code parallelization for minimizing inter processor communication", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pennsylvania state university": 4.0, "bilkent university": 1.0}}], "source": "ES"}, {"DBLP title": "Fine-grain performance scaling of soft vector processors.", "DBLP authors": ["Peter Yiannacouras", "J. Gregory Steffan", "Jonathan Rose"], "year": 2009, "MAG papers": [{"PaperId": 1977933385, "PaperTitle": "fine grain performance scaling of soft vector processors", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Fine-grained parallel application specific computing for RNA secondary structure prediction using SCFGS on FPGA.", "DBLP authors": ["Yong Dou", "Fei Xia", "Jingfei Jiang"], "year": 2009, "MAG papers": [{"PaperId": 1982425092, "PaperTitle": "fine grained parallel application specific computing for rna secondary structure prediction using scfgs on fpga", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of defence": 3.0}}], "source": "ES"}, {"DBLP title": "Reducing impact of cache miss stalls in embedded systems by extracting guaranteed independent instructions.", "DBLP authors": ["Garo Bournoutian", "Alex Orailoglu"], "year": 2009, "MAG papers": [{"PaperId": 2143348310, "PaperTitle": "reducing impact of cache miss stalls in embedded systems by extracting guaranteed independent instructions", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Streaming FFT on REDEFINE-v2: an application-architecture design space exploration.", "DBLP authors": ["Alexander Fell", "Mythri Alle", "Keshavan Varadarajan", "Prasenjit Biswas", "Saptarsi Das", "Jugantor Chetia", "S. K. Nandy", "Ranjani Narayan"], "year": 2009, "MAG papers": [{"PaperId": 2088825202, "PaperTitle": "streaming fft on redefine v2 an application architecture design space exploration", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"indian institute of science": 7.0}}], "source": "ES"}, {"DBLP title": "A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks.", "DBLP authors": ["Jinho Seol", "Hyotaek Shim", "Jaegeuk Kim", "Seungryoul Maeng"], "year": 2009, "MAG papers": [{"PaperId": 2129061996, "PaperTitle": "a buffer replacement algorithm exploiting multi chip parallelism in solid state disks", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Exposing non-standard architectures to embedded software using compile-time virtualisation.", "DBLP authors": ["Ian Gray", "Neil C. Audsley"], "year": 2009, "MAG papers": [{"PaperId": 2059196658, "PaperTitle": "exposing non standard architectures to embedded software using compile time virtualisation", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of york": 2.0}}], "source": "ES"}, {"DBLP title": "A platform for developing adaptable multicore applications.", "DBLP authors": ["Dan Fay", "Li Shang", "Dirk Grunwald"], "year": 2009, "MAG papers": [{"PaperId": 1997298763, "PaperTitle": "a platform for developing adaptable multicore applications", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of colorado boulder": 3.0}}], "source": "ES"}, {"DBLP title": "Parallel, hardware-supported interrupt handling in an event-triggered real-time operating system.", "DBLP authors": ["Fabian Scheler", "Wanja Hofer", "Benjamin Oechslein", "Rudi Pfister", "Wolfgang Schr\u00f6der-Preikschat", "Daniel Lohmann"], "year": 2009, "MAG papers": [{"PaperId": 2050041857, "PaperTitle": "parallel hardware supported interrupt handling in an event triggered real time operating system", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "CheckerCore: enhancing an FPGA soft core to capture worst-case execution times.", "DBLP authors": ["Jin Ouyang", "Raghuveer Raghavendra", "Sibin Mohan", "Tao Zhang", "Yuan Xie", "Frank Mueller"], "year": 2009, "MAG papers": [{"PaperId": 2132735306, "PaperTitle": "checkercore enhancing an fpga soft core to capture worst case execution times", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pennsylvania state university": 3.0, "north carolina state university": 2.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Instruction cache locking inside a binary rewriter.", "DBLP authors": ["Kapil Anand", "Rajeev Barua"], "year": 2009, "MAG papers": [{"PaperId": 2133189397, "PaperTitle": "instruction cache locking inside a binary rewriter", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "Tabu search-based synthesis of dynamically reconfigurable digital microfluidic biochips.", "DBLP authors": ["Elena Maftei", "Paul Pop", "Jan Madsen"], "year": 2009, "MAG papers": [{"PaperId": 1995099998, "PaperTitle": "tabu search based synthesis of dynamically reconfigurable digital microfluidic biochips", "Year": 2009, "CitationCount": 43, "EstimatedCitation": 55, "Affiliations": {"technical university of denmark": 3.0}}], "source": "ES"}, {"DBLP title": "Tight WCRT analysis of synchronous C programs.", "DBLP authors": ["Partha S. Roop", "Sidharta Andalam", "Reinhard von Hanxleden", "Simon Yuan", "Claus Traulsen"], "year": 2009, "MAG papers": [{"PaperId": 2132226913, "PaperTitle": "tight wcrt analysis of synchronous c programs", "Year": 2009, "CitationCount": 37, "EstimatedCitation": 61, "Affiliations": {"university of auckland": 3.0, "university of kiel": 2.0}}], "source": "ES"}, {"DBLP title": "An accelerator-based wireless sensor network processor in 130nm CMOS.", "DBLP authors": ["Mark Hempstead", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 1983960430, "PaperTitle": "an accelerator based wireless sensor network processor in 130nm cmos", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"harvard university": 2.0}}], "source": "ES"}, {"DBLP title": "Smartphone-based assistive technologies for the blind.", "DBLP authors": ["Priya Narasimhan", "Rajeev Gandhi", "Dan Rossi"], "year": 2009, "MAG papers": [{"PaperId": 2070484390, "PaperTitle": "smartphone based assistive technologies for the blind", "Year": 2009, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "OPAIMS: open architecture precision agriculture information monitoring system.", "DBLP authors": ["Yuexuan Wang", "Yongcai Wang", "Xiao Qi", "Liwen Xu"], "year": 2009, "MAG papers": [{"PaperId": 2054033961, "PaperTitle": "opaims open architecture precision agriculture information monitoring system", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "A case study of on-chip sensor network in multiprocessor system-on-chip.", "DBLP authors": ["Yu Wang", "Jiang Xu", "Shengxi Huang", "Weichen Liu", "Huazhong Yang"], "year": 2009, "MAG papers": [{"PaperId": 2113449380, "PaperTitle": "a case study of on chip sensor network in multiprocessor system on chip", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"tsinghua university": 3.0, "hong kong university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache).", "DBLP authors": ["Avesta Sasan", "Houman Homayoun", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2009, "MAG papers": [{"PaperId": 2119465432, "PaperTitle": "a fault tolerant cache architecture for sub 500mv operation resizable data composer cache rdc cache", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of california irvine": 4.0}}], "source": "ES"}, {"DBLP title": "Towards scalable reliability frameworks for error prone CMPs.", "DBLP authors": ["Joseph Sloan", "Rakesh Kumar"], "year": 2009, "MAG papers": [{"PaperId": 2113485284, "PaperTitle": "towards scalable reliability frameworks for error prone cmps", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "CGRA express: accelerating execution using dynamic operation fusion.", "DBLP authors": ["Yongjun Park", "Hyunchul Park", "Scott A. Mahlke"], "year": 2009, "MAG papers": [{"PaperId": 2159108969, "PaperTitle": "cgra express accelerating execution using dynamic operation fusion", "Year": 2009, "CitationCount": 47, "EstimatedCitation": 56, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Energy-aware probabilistic multiplier: design and analysis.", "DBLP authors": ["Mark S. K. Lau", "Keck Voon Ling", "Yun-Chung Chu"], "year": 2009, "MAG papers": [{"PaperId": 1988918651, "PaperTitle": "energy aware probabilistic multiplier design and analysis", "Year": 2009, "CitationCount": 43, "EstimatedCitation": 99, "Affiliations": {"nanyang technological university": 3.0}}], "source": "ES"}]