
L432KC_Firmware_anywhere.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  20000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .got          00000020  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .text         0000206c  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000040  08002218  08002218  00012218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08002258  08002258  000201a4  2**0
                  CONTENTS
  5 .ARM          00000000  08002258  08002258  000201a4  2**0
                  CONTENTS
  6 .preinit_array 00000000  08002258  08002258  000201a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08002258  08002258  00012258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0800225c  0800225c  0001225c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         0000000c  2000018c  08002260  0002018c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .got.plt      0000000c  20000198  0800226c  00020198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000007c  200001a4  08002278  000201a4  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000220  08002278  00020220  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000201a4  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000cec4  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001c03  00000000  00000000  0002d098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c60  00000000  00000000  0002eca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f8da  00000000  00000000  0002f900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cecc  00000000  00000000  0004f1da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c242b  00000000  00000000  0005c0a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0011e4d1  2**0
                  CONTENTS, READONLY
 21 .debug_ranges 00000b70  00000000  00000000  0011e528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00003258  00000000  00000000  0011f098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	200001a4 	.word	0x200001a4
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08002200 	.word	0x08002200

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	200001a8 	.word	0x200001a8
 80001e8:	08002200 	.word	0x08002200

080001ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001ec:	b598      	push	{r3, r4, r7, lr}
 80001ee:	af00      	add	r7, sp, #0
 80001f0:	4c09      	ldr	r4, [pc, #36]	; (8000218 <main+0x2c>)
 80001f2:	447c      	add	r4, pc
  HAL_Init();
 80001f4:	f000 fad3 	bl	800079e <HAL_Init>
  SystemClock_Config();
 80001f8:	f000 f812 	bl	8000220 <SystemClock_Config>
  MX_GPIO_Init();
 80001fc:	f000 f8e6 	bl	80003cc <MX_GPIO_Init>
  MX_TIM7_DeInit(); // Without this fails at times
 8000200:	f000 f8ba 	bl	8000378 <MX_TIM7_DeInit>
  MX_TIM7_Init();
 8000204:	f000 f86e 	bl	80002e4 <MX_TIM7_Init>
  HAL_TIM_Base_Start_IT(&gtHtim7);
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <main+0x30>)
 800020a:	58e3      	ldr	r3, [r4, r3]
 800020c:	4618      	mov	r0, r3
 800020e:	f001 fd6b 	bl	8001ce8 <HAL_TIM_Base_Start_IT>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000212:	b662      	cpsie	i
}
 8000214:	bf00      	nop
  __enable_irq();

  while (1)
 8000216:	e7fe      	b.n	8000216 <main+0x2a>
 8000218:	ffffff96 	.word	0xffffff96
 800021c:	00000000 	.word	0x00000000

08000220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b096      	sub	sp, #88	; 0x58
 8000224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000226:	f107 0314 	add.w	r3, r7, #20
 800022a:	2244      	movs	r2, #68	; 0x44
 800022c:	2100      	movs	r1, #0
 800022e:	4618      	mov	r0, r3
 8000230:	f001 ffde 	bl	80021f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000234:	463b      	mov	r3, r7
 8000236:	2200      	movs	r2, #0
 8000238:	601a      	str	r2, [r3, #0]
 800023a:	605a      	str	r2, [r3, #4]
 800023c:	609a      	str	r2, [r3, #8]
 800023e:	60da      	str	r2, [r3, #12]
 8000240:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000242:	f000 fe13 	bl	8000e6c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000246:	4b26      	ldr	r3, [pc, #152]	; (80002e0 <SystemClock_Config+0xc0>)
 8000248:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800024c:	4a24      	ldr	r2, [pc, #144]	; (80002e0 <SystemClock_Config+0xc0>)
 800024e:	f023 0318 	bic.w	r3, r3, #24
 8000252:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000256:	2314      	movs	r3, #20
 8000258:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800025a:	2301      	movs	r3, #1
 800025c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800025e:	2301      	movs	r3, #1
 8000260:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000262:	2300      	movs	r3, #0
 8000264:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000266:	2360      	movs	r3, #96	; 0x60
 8000268:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800026a:	2302      	movs	r3, #2
 800026c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800026e:	2301      	movs	r3, #1
 8000270:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000272:	2301      	movs	r3, #1
 8000274:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000276:	2310      	movs	r3, #16
 8000278:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800027a:	2307      	movs	r3, #7
 800027c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800027e:	2302      	movs	r3, #2
 8000280:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000282:	2302      	movs	r3, #2
 8000284:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000286:	f107 0314 	add.w	r3, r7, #20
 800028a:	4618      	mov	r0, r3
 800028c:	f000 fe66 	bl	8000f5c <HAL_RCC_OscConfig>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000296:	f000 f8e3 	bl	8000460 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029a:	230f      	movs	r3, #15
 800029c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800029e:	2303      	movs	r3, #3
 80002a0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a2:	2300      	movs	r3, #0
 80002a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002a6:	2300      	movs	r3, #0
 80002a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002aa:	2300      	movs	r3, #0
 80002ac:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002ae:	463b      	mov	r3, r7
 80002b0:	2101      	movs	r1, #1
 80002b2:	4618      	mov	r0, r3
 80002b4:	f001 fa7a 	bl	80017ac <HAL_RCC_ClockConfig>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d001      	beq.n	80002c2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80002be:	f000 f8cf 	bl	8000460 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002c2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80002c6:	f000 fdef 	bl	8000ea8 <HAL_PWREx_ControlVoltageScaling>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d001      	beq.n	80002d4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002d0:	f000 f8c6 	bl	8000460 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80002d4:	f001 fc44 	bl	8001b60 <HAL_RCCEx_EnableMSIPLLMode>
}
 80002d8:	bf00      	nop
 80002da:	3758      	adds	r7, #88	; 0x58
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	40021000 	.word	0x40021000

080002e4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80002e4:	b590      	push	{r4, r7, lr}
 80002e6:	b085      	sub	sp, #20
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	4c21      	ldr	r4, [pc, #132]	; (8000370 <MX_TIM7_Init+0x8c>)
 80002ec:	447c      	add	r4, pc
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002ee:	1d3b      	adds	r3, r7, #4
 80002f0:	2200      	movs	r2, #0
 80002f2:	601a      	str	r2, [r3, #0]
 80002f4:	605a      	str	r2, [r3, #4]
 80002f6:	609a      	str	r2, [r3, #8]

  gtHtim7.Instance = TIM7;
 80002f8:	4b1e      	ldr	r3, [pc, #120]	; (8000374 <MX_TIM7_Init+0x90>)
 80002fa:	58e3      	ldr	r3, [r4, r3]
 80002fc:	461a      	mov	r2, r3
 80002fe:	4b1b      	ldr	r3, [pc, #108]	; (800036c <MX_TIM7_Init+0x88>)
 8000300:	6013      	str	r3, [r2, #0]
  gtHtim7.Init.Prescaler = 32000 - 1;
 8000302:	4b1c      	ldr	r3, [pc, #112]	; (8000374 <MX_TIM7_Init+0x90>)
 8000304:	58e3      	ldr	r3, [r4, r3]
 8000306:	461a      	mov	r2, r3
 8000308:	f647 43ff 	movw	r3, #31999	; 0x7cff
 800030c:	6053      	str	r3, [r2, #4]
  gtHtim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800030e:	4b19      	ldr	r3, [pc, #100]	; (8000374 <MX_TIM7_Init+0x90>)
 8000310:	58e3      	ldr	r3, [r4, r3]
 8000312:	461a      	mov	r2, r3
 8000314:	2300      	movs	r3, #0
 8000316:	6093      	str	r3, [r2, #8]
  gtHtim7.Init.Period = 1000;
 8000318:	4b16      	ldr	r3, [pc, #88]	; (8000374 <MX_TIM7_Init+0x90>)
 800031a:	58e3      	ldr	r3, [r4, r3]
 800031c:	461a      	mov	r2, r3
 800031e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000322:	60d3      	str	r3, [r2, #12]
  gtHtim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000324:	4b13      	ldr	r3, [pc, #76]	; (8000374 <MX_TIM7_Init+0x90>)
 8000326:	58e3      	ldr	r3, [r4, r3]
 8000328:	461a      	mov	r2, r3
 800032a:	2300      	movs	r3, #0
 800032c:	6193      	str	r3, [r2, #24]

  if (HAL_TIM_Base_Init(&gtHtim7) != HAL_OK)
 800032e:	4b11      	ldr	r3, [pc, #68]	; (8000374 <MX_TIM7_Init+0x90>)
 8000330:	58e3      	ldr	r3, [r4, r3]
 8000332:	4618      	mov	r0, r3
 8000334:	f001 fc24 	bl	8001b80 <HAL_TIM_Base_Init>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800033e:	f000 f88f 	bl	8000460 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000342:	2300      	movs	r3, #0
 8000344:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000346:	2300      	movs	r3, #0
 8000348:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&gtHtim7, &sMasterConfig) != HAL_OK)
 800034a:	1d3b      	adds	r3, r7, #4
 800034c:	4619      	mov	r1, r3
 800034e:	4b09      	ldr	r3, [pc, #36]	; (8000374 <MX_TIM7_Init+0x90>)
 8000350:	58e3      	ldr	r3, [r4, r3]
 8000352:	4618      	mov	r0, r3
 8000354:	f001 fec8 	bl	80020e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <MX_TIM7_Init+0x7e>
  {
    Error_Handler();
 800035e:	f000 f87f 	bl	8000460 <Error_Handler>
  }
}
 8000362:	bf00      	nop
 8000364:	3714      	adds	r7, #20
 8000366:	46bd      	mov	sp, r7
 8000368:	bd90      	pop	{r4, r7, pc}
 800036a:	bf00      	nop
 800036c:	40001400 	.word	0x40001400
 8000370:	fffffe9c 	.word	0xfffffe9c
 8000374:	00000000 	.word	0x00000000

08000378 <MX_TIM7_DeInit>:


static void MX_TIM7_DeInit(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
 800037c:	4a04      	ldr	r2, [pc, #16]	; (8000390 <MX_TIM7_DeInit+0x18>)
 800037e:	447a      	add	r2, pc
  HAL_TIM_Base_DeInit(&gtHtim7);
 8000380:	4b04      	ldr	r3, [pc, #16]	; (8000394 <MX_TIM7_DeInit+0x1c>)
 8000382:	58d3      	ldr	r3, [r2, r3]
 8000384:	4618      	mov	r0, r3
 8000386:	f001 fc52 	bl	8001c2e <HAL_TIM_Base_DeInit>
}
 800038a:	bf00      	nop
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	fffffe0a 	.word	0xfffffe0a
 8000394:	00000000 	.word	0x00000000

08000398 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b082      	sub	sp, #8
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	4908      	ldr	r1, [pc, #32]	; (80003c4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80003a2:	4479      	add	r1, pc
  if (htim == &gtHtim7)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	4a08      	ldr	r2, [pc, #32]	; (80003c8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80003a8:	588a      	ldr	r2, [r1, r2]
 80003aa:	4293      	cmp	r3, r2
 80003ac:	d103      	bne.n	80003b6 <HAL_TIM_PeriodElapsedCallback+0x1e>
  {
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80003ae:	2108      	movs	r1, #8
 80003b0:	4803      	ldr	r0, [pc, #12]	; (80003c0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80003b2:	f000 fd41 	bl	8000e38 <HAL_GPIO_TogglePin>
  }

}
 80003b6:	bf00      	nop
 80003b8:	3708      	adds	r7, #8
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	48000400 	.word	0x48000400
 80003c4:	fffffde6 	.word	0xfffffde6
 80003c8:	00000000 	.word	0x00000000

080003cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b088      	sub	sp, #32
 80003d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003d2:	f107 030c 	add.w	r3, r7, #12
 80003d6:	2200      	movs	r2, #0
 80003d8:	601a      	str	r2, [r3, #0]
 80003da:	605a      	str	r2, [r3, #4]
 80003dc:	609a      	str	r2, [r3, #8]
 80003de:	60da      	str	r2, [r3, #12]
 80003e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003e2:	4b1d      	ldr	r3, [pc, #116]	; (8000458 <MX_GPIO_Init+0x8c>)
 80003e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003e6:	4a1c      	ldr	r2, [pc, #112]	; (8000458 <MX_GPIO_Init+0x8c>)
 80003e8:	f043 0304 	orr.w	r3, r3, #4
 80003ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80003ee:	4b1a      	ldr	r3, [pc, #104]	; (8000458 <MX_GPIO_Init+0x8c>)
 80003f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003f2:	f003 0304 	and.w	r3, r3, #4
 80003f6:	60bb      	str	r3, [r7, #8]
 80003f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003fa:	4b17      	ldr	r3, [pc, #92]	; (8000458 <MX_GPIO_Init+0x8c>)
 80003fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003fe:	4a16      	ldr	r2, [pc, #88]	; (8000458 <MX_GPIO_Init+0x8c>)
 8000400:	f043 0301 	orr.w	r3, r3, #1
 8000404:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000406:	4b14      	ldr	r3, [pc, #80]	; (8000458 <MX_GPIO_Init+0x8c>)
 8000408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800040a:	f003 0301 	and.w	r3, r3, #1
 800040e:	607b      	str	r3, [r7, #4]
 8000410:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000412:	4b11      	ldr	r3, [pc, #68]	; (8000458 <MX_GPIO_Init+0x8c>)
 8000414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000416:	4a10      	ldr	r2, [pc, #64]	; (8000458 <MX_GPIO_Init+0x8c>)
 8000418:	f043 0302 	orr.w	r3, r3, #2
 800041c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800041e:	4b0e      	ldr	r3, [pc, #56]	; (8000458 <MX_GPIO_Init+0x8c>)
 8000420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000422:	f003 0302 	and.w	r3, r3, #2
 8000426:	603b      	str	r3, [r7, #0]
 8000428:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800042a:	2200      	movs	r2, #0
 800042c:	2108      	movs	r1, #8
 800042e:	480b      	ldr	r0, [pc, #44]	; (800045c <MX_GPIO_Init+0x90>)
 8000430:	f000 fcea 	bl	8000e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000434:	2308      	movs	r3, #8
 8000436:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000438:	2301      	movs	r3, #1
 800043a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800043c:	2300      	movs	r3, #0
 800043e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000440:	2300      	movs	r3, #0
 8000442:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000444:	f107 030c 	add.w	r3, r7, #12
 8000448:	4619      	mov	r1, r3
 800044a:	4804      	ldr	r0, [pc, #16]	; (800045c <MX_GPIO_Init+0x90>)
 800044c:	f000 fb72 	bl	8000b34 <HAL_GPIO_Init>

}
 8000450:	bf00      	nop
 8000452:	3720      	adds	r7, #32
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}
 8000458:	40021000 	.word	0x40021000
 800045c:	48000400 	.word	0x48000400

08000460 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000464:	b672      	cpsid	i
}
 8000466:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000468:	e7fe      	b.n	8000468 <Error_Handler+0x8>
	...

0800046c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000472:	4b0f      	ldr	r3, [pc, #60]	; (80004b0 <HAL_MspInit+0x44>)
 8000474:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000476:	4a0e      	ldr	r2, [pc, #56]	; (80004b0 <HAL_MspInit+0x44>)
 8000478:	f043 0301 	orr.w	r3, r3, #1
 800047c:	6613      	str	r3, [r2, #96]	; 0x60
 800047e:	4b0c      	ldr	r3, [pc, #48]	; (80004b0 <HAL_MspInit+0x44>)
 8000480:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000482:	f003 0301 	and.w	r3, r3, #1
 8000486:	607b      	str	r3, [r7, #4]
 8000488:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800048a:	4b09      	ldr	r3, [pc, #36]	; (80004b0 <HAL_MspInit+0x44>)
 800048c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800048e:	4a08      	ldr	r2, [pc, #32]	; (80004b0 <HAL_MspInit+0x44>)
 8000490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000494:	6593      	str	r3, [r2, #88]	; 0x58
 8000496:	4b06      	ldr	r3, [pc, #24]	; (80004b0 <HAL_MspInit+0x44>)
 8000498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800049a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800049e:	603b      	str	r3, [r7, #0]
 80004a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004a2:	bf00      	nop
 80004a4:	370c      	adds	r7, #12
 80004a6:	46bd      	mov	sp, r7
 80004a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ac:	4770      	bx	lr
 80004ae:	bf00      	nop
 80004b0:	40021000 	.word	0x40021000

080004b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b084      	sub	sp, #16
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a0d      	ldr	r2, [pc, #52]	; (80004f8 <HAL_TIM_Base_MspInit+0x44>)
 80004c2:	4293      	cmp	r3, r2
 80004c4:	d113      	bne.n	80004ee <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80004c6:	4b0d      	ldr	r3, [pc, #52]	; (80004fc <HAL_TIM_Base_MspInit+0x48>)
 80004c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004ca:	4a0c      	ldr	r2, [pc, #48]	; (80004fc <HAL_TIM_Base_MspInit+0x48>)
 80004cc:	f043 0320 	orr.w	r3, r3, #32
 80004d0:	6593      	str	r3, [r2, #88]	; 0x58
 80004d2:	4b0a      	ldr	r3, [pc, #40]	; (80004fc <HAL_TIM_Base_MspInit+0x48>)
 80004d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004d6:	f003 0320 	and.w	r3, r3, #32
 80004da:	60fb      	str	r3, [r7, #12]
 80004dc:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80004de:	2200      	movs	r2, #0
 80004e0:	2100      	movs	r1, #0
 80004e2:	2037      	movs	r0, #55	; 0x37
 80004e4:	f000 fae1 	bl	8000aaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80004e8:	2037      	movs	r0, #55	; 0x37
 80004ea:	f000 fafa 	bl	8000ae2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80004ee:	bf00      	nop
 80004f0:	3710      	adds	r7, #16
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	40001400 	.word	0x40001400
 80004fc:	40021000 	.word	0x40021000

08000500 <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a07      	ldr	r2, [pc, #28]	; (800052c <HAL_TIM_Base_MspDeInit+0x2c>)
 800050e:	4293      	cmp	r3, r2
 8000510:	d108      	bne.n	8000524 <HAL_TIM_Base_MspDeInit+0x24>
  {
    /* Peripheral clock disable */
    __HAL_RCC_TIM7_CLK_DISABLE();
 8000512:	4b07      	ldr	r3, [pc, #28]	; (8000530 <HAL_TIM_Base_MspDeInit+0x30>)
 8000514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000516:	4a06      	ldr	r2, [pc, #24]	; (8000530 <HAL_TIM_Base_MspDeInit+0x30>)
 8000518:	f023 0320 	bic.w	r3, r3, #32
 800051c:	6593      	str	r3, [r2, #88]	; 0x58

    /* TIM7 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM7_IRQn);
 800051e:	2037      	movs	r0, #55	; 0x37
 8000520:	f000 faed 	bl	8000afe <HAL_NVIC_DisableIRQ>
  }

}
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40001400 	.word	0x40001400
 8000530:	40021000 	.word	0x40021000

08000534 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000538:	e7fe      	b.n	8000538 <NMI_Handler+0x4>
	...

0800053c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  uint32_t u32Cfsr = *((uint32_t*)0xE000ED28);
 8000542:	4b03      	ldr	r3, [pc, #12]	; (8000550 <HardFault_Handler+0x14>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	607b      	str	r3, [r7, #4]
  u32Cfsr += 0; // To stop compile nags

  uint32_t u32Bfar = *((uint32_t*)0xE000ED38);
 8000548:	4b02      	ldr	r3, [pc, #8]	; (8000554 <HardFault_Handler+0x18>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	603b      	str	r3, [r7, #0]
  u32Bfar += 0;

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800054e:	e7fe      	b.n	800054e <HardFault_Handler+0x12>
 8000550:	e000ed28 	.word	0xe000ed28
 8000554:	e000ed38 	.word	0xe000ed38

08000558 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800055c:	e7fe      	b.n	800055c <MemManage_Handler+0x4>

0800055e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800055e:	b480      	push	{r7}
 8000560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000562:	e7fe      	b.n	8000562 <BusFault_Handler+0x4>

08000564 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000568:	e7fe      	b.n	8000568 <UsageFault_Handler+0x4>

0800056a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800056a:	b480      	push	{r7}
 800056c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800056e:	bf00      	nop
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr

08000578 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800057c:	bf00      	nop
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr

08000586 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800058a:	bf00      	nop
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr

08000594 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000598:	f000 f95e 	bl	8000858 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800059c:	bf00      	nop
 800059e:	bd80      	pop	{r7, pc}

080005a0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	4a04      	ldr	r2, [pc, #16]	; (80005b8 <TIM7_IRQHandler+0x18>)
 80005a6:	447a      	add	r2, pc
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&gtHtim7);
 80005a8:	4b04      	ldr	r3, [pc, #16]	; (80005bc <TIM7_IRQHandler+0x1c>)
 80005aa:	58d3      	ldr	r3, [r2, r3]
 80005ac:	4618      	mov	r0, r3
 80005ae:	f001 fbef 	bl	8001d90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80005b2:	bf00      	nop
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	fffffbe2 	.word	0xfffffbe2
 80005bc:	00000000 	.word	0x00000000

080005c0 <SystemInit>:
  */

extern uint32_t gu32FirmwareAbsPosition;

void SystemInit(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	4a1d      	ldr	r2, [pc, #116]	; (800063c <SystemInit+0x7c>)
 80005c6:	447a      	add	r2, pc
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80005c8:	f3bf 8f5f 	dmb	sy
}
 80005cc:	bf00      	nop
  __DMB();
  SCB->VTOR = gu32RamVectorTableBegin;
 80005ce:	4919      	ldr	r1, [pc, #100]	; (8000634 <SystemInit+0x74>)
 80005d0:	4b1b      	ldr	r3, [pc, #108]	; (8000640 <SystemInit+0x80>)
 80005d2:	58d3      	ldr	r3, [r2, r3]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	608b      	str	r3, [r1, #8]
  __ASM volatile ("dmb 0xF":::"memory");
 80005d8:	f3bf 8f5f 	dmb	sy
}
 80005dc:	bf00      	nop
  __DMB();

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80005de:	4b15      	ldr	r3, [pc, #84]	; (8000634 <SystemInit+0x74>)
 80005e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e4:	4a13      	ldr	r2, [pc, #76]	; (8000634 <SystemInit+0x74>)
 80005e6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005ea:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80005ee:	4b12      	ldr	r3, [pc, #72]	; (8000638 <SystemInit+0x78>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a11      	ldr	r2, [pc, #68]	; (8000638 <SystemInit+0x78>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80005fa:	4b0f      	ldr	r3, [pc, #60]	; (8000638 <SystemInit+0x78>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000600:	4b0d      	ldr	r3, [pc, #52]	; (8000638 <SystemInit+0x78>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	4a0c      	ldr	r2, [pc, #48]	; (8000638 <SystemInit+0x78>)
 8000606:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800060a:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800060e:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000610:	4b09      	ldr	r3, [pc, #36]	; (8000638 <SystemInit+0x78>)
 8000612:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000616:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000618:	4b07      	ldr	r3, [pc, #28]	; (8000638 <SystemInit+0x78>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a06      	ldr	r2, [pc, #24]	; (8000638 <SystemInit+0x78>)
 800061e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000622:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000624:	4b04      	ldr	r3, [pc, #16]	; (8000638 <SystemInit+0x78>)
 8000626:	2200      	movs	r2, #0
 8000628:	619a      	str	r2, [r3, #24]
}
 800062a:	bf00      	nop
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	e000ed00 	.word	0xe000ed00
 8000638:	40021000 	.word	0x40021000
 800063c:	fffffbc2 	.word	0xfffffbc2
 8000640:	0000001c 	.word	0x0000001c

08000644 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000644:	f8df d104 	ldr.w	sp, [pc, #260]	; 800074c <LoopForever+0x4>




  // Store r10 passed by bootloader as gu32FirmwareAbsPosition, need to use hoop if Cortex-M0
  mov r7, r10
 8000648:	4657      	mov	r7, sl
  ldr r2, =gu32FirmwareAbsPosition
 800064a:	4a41      	ldr	r2, [pc, #260]	; (8000750 <LoopForever+0x8>)
  str r7, [r2]
 800064c:	6017      	str	r7, [r2, #0]

  // Store r11 passed by bootloader as gu32FirmwareOffset, need to use hoop if Cortex-M0
  mov r7, r11
 800064e:	465f      	mov	r7, fp
  ldr r2, =gu32FirmwareOffset
 8000650:	4a40      	ldr	r2, [pc, #256]	; (8000754 <LoopForever+0xc>)
  str r7, [r2]
 8000652:	6017      	str	r7, [r2, #0]

  // Store r12 passed by bootloader as gu32FirmwareAbsOffsetChecksum, need to use hoop if Cortex-M0
  mov r7, r12
 8000654:	4667      	mov	r7, ip
  ldr r2, =gu32FirmwareAbsOffsetChecksum
 8000656:	4a40      	ldr	r2, [pc, #256]	; (8000758 <LoopForever+0x10>)
  str r7, [r2]
 8000658:	6017      	str	r7, [r2, #0]

  // Store vector table RAM being address dynamically so systemconfig can map it
  ldr r7, =__ram_vector_table_begin
 800065a:	4f40      	ldr	r7, [pc, #256]	; (800075c <LoopForever+0x14>)
  ldr r2, =gu32RamVectorTableBegin
 800065c:	4a40      	ldr	r2, [pc, #256]	; (8000760 <LoopForever+0x18>)
  str r7, [r2]
 800065e:	6017      	str	r7, [r2, #0]

  // Firmware may be booting as standalone. In that case inspect the checksum
  // and if it does not match, we are most likely running from standalone.
  // Funny thing, Cortex-M0 reset values seem to be like 0xffffffff? Well,
  // checksum in anycase takes care of that correct values are loaded.
  ldr r2, =gu32FirmwareAbsPosition // Load variable address
 8000660:	4a3b      	ldr	r2, [pc, #236]	; (8000750 <LoopForever+0x8>)
  ldr r2, [r2] // Load variable data
 8000662:	6812      	ldr	r2, [r2, #0]
  ldr r3, =gu32FirmwareOffset // Load variable address
 8000664:	4b3b      	ldr	r3, [pc, #236]	; (8000754 <LoopForever+0xc>)
  ldr r3, [r3] // Load variable data
 8000666:	681b      	ldr	r3, [r3, #0]
  ldr r4, =gu32FirmwareAbsOffsetChecksum // Load variable address
 8000668:	4c3b      	ldr	r4, [pc, #236]	; (8000758 <LoopForever+0x10>)
  ldr r4, [r4] // Load variable data
 800066a:	6824      	ldr	r4, [r4, #0]
  movs r1, r2// Calculating the checksum into r1
 800066c:	0011      	movs	r1, r2
  eors r1, r1, r3 // r2/gu32FirmwareAbsPosition already there, need only r3/gu32FirmwareOffset
 800066e:	4059      	eors	r1, r3
  cmp r1, r4 // Actual compare
 8000670:	42a1      	cmp	r1, r4
  beq BootloadedBootContinue // If match, just do nothing
 8000672:	d005      	beq.n	8000680 <BootloadedBootContinue>
  // Did not match, so we need to store correct values of gu32FirmwareAbsPosition and gu32FirmwareOffset
  ldr r1, =__flash_begin; // Load variable address
 8000674:	493b      	ldr	r1, [pc, #236]	; (8000764 <LoopForever+0x1c>)
  ldr r2, =gu32FirmwareAbsPosition // Load variable address
 8000676:	4a36      	ldr	r2, [pc, #216]	; (8000750 <LoopForever+0x8>)
  str r1, [r2] // Finally store the new value to ram
 8000678:	6011      	str	r1, [r2, #0]
  movs r1, #0 // Put zero offset
 800067a:	2100      	movs	r1, #0
  ldr r2, =gu32FirmwareOffset // Load firmware offset variable address
 800067c:	4a35      	ldr	r2, [pc, #212]	; (8000754 <LoopForever+0xc>)
  str r1, [r2] // Store zero offset
 800067e:	6011      	str	r1, [r2, #0]

08000680 <BootloadedBootContinue>:



  // Need to copy and patch vector table in assembly so nobody comes to mess around
VectorTableCopyPatchInit:
  movs r0, #0 // Loop variable
 8000680:	2000      	movs	r0, #0
  movs r1, #0 // Pointer (just introduction)
 8000682:	2100      	movs	r1, #0

08000684 <VectorTableCopyPatchLoopCond>:

VectorTableCopyPatchLoopCond:
  ldr r2, =__flash_vector_table_begin // Need vector table beginning for pointer
 8000684:	4a38      	ldr	r2, [pc, #224]	; (8000768 <LoopForever+0x20>)
  ldr r3, =__flash_vector_table_end // And need end for checking loop
 8000686:	4b39      	ldr	r3, [pc, #228]	; (800076c <LoopForever+0x24>)
  ldr r4, =gu32FirmwareOffset // Need also data offset variable address
 8000688:	4c32      	ldr	r4, [pc, #200]	; (8000754 <LoopForever+0xc>)
  ldr r4, [r4] // And the actual offset value
 800068a:	6824      	ldr	r4, [r4, #0]
  adds r2, r2, r4 // Patching flash vector table begin to honour offset
 800068c:	1912      	adds	r2, r2, r4
  adds r3, r3, r4 // Patching flash vector table end to honour offset
 800068e:	191b      	adds	r3, r3, r4
  adds r1, r0, r2 // Pointer value is loop variable + offsetted flash vector table begin
 8000690:	1881      	adds	r1, r0, r2
  cmp r1, r3 // Compare pointer against vector table flash end
 8000692:	4299      	cmp	r1, r3
  bhs VectorTableCopyPatchEnd // If getting past limits, go to end
 8000694:	d20e      	bcs.n	80006b4 <VectorTableCopyPatchEnd>

08000696 <VectorTableCopyPatchLoopBody>:

VectorTableCopyPatchLoopBody:
  ldr r2, [r1] // Load the actual data via pointer
 8000696:	680a      	ldr	r2, [r1, #0]
  ldr r3, =__flash_begin // Need flash begin boundary for checking
 8000698:	4b32      	ldr	r3, [pc, #200]	; (8000764 <LoopForever+0x1c>)
  ldr r4, =__flash_end // Need also flash end boundary for checking
 800069a:	4c35      	ldr	r4, [pc, #212]	; (8000770 <LoopForever+0x28>)
  cmp r2, r3 // Comparing loaded data to flash begin
 800069c:	429a      	cmp	r2, r3
  blo VectorTableStoreData // If less than flash begin, jump to store
 800069e:	d304      	bcc.n	80006aa <VectorTableStoreData>
  cmp r2, r4 // Comparing loaded data to flash end
 80006a0:	42a2      	cmp	r2, r4
  bhs VectorTableStoreData // If more than or equal to end, jump to store
 80006a2:	d202      	bcs.n	80006aa <VectorTableStoreData>

080006a4 <VectorTablePatchData>:

VectorTablePatchData:
  ldr r3, =gu32FirmwareOffset // Need data offset variable address
 80006a4:	4b2b      	ldr	r3, [pc, #172]	; (8000754 <LoopForever+0xc>)
  ldr r3, [r3] // And then the actual data
 80006a6:	681b      	ldr	r3, [r3, #0]
  adds r2, r2, r3 // Patch the data
 80006a8:	18d2      	adds	r2, r2, r3

080006aa <VectorTableStoreData>:

VectorTableStoreData:
  ldr r3, =__ram_vector_table_begin // Get vector table begin in ram for ram data pointer
 80006aa:	4b2c      	ldr	r3, [pc, #176]	; (800075c <LoopForever+0x14>)
  adds r3, r3, r0 // Add loop variable
 80006ac:	181b      	adds	r3, r3, r0
  str r2, [r3] // Store the data
 80006ae:	601a      	str	r2, [r3, #0]

080006b0 <VectorTableLoopIncrements>:

VectorTableLoopIncrements:
  adds r0, r0, #4 // Increment loop
 80006b0:	3004      	adds	r0, #4
  b VectorTableCopyPatchLoopCond // Jump to loop condition checking
 80006b2:	e7e7      	b.n	8000684 <VectorTableCopyPatchLoopCond>

080006b4 <VectorTableCopyPatchEnd>:
VectorTableCopyPatchEnd:



/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80006b4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80006b6:	e006      	b.n	80006c6 <LoopCopyDataInit>

080006b8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80006b8:	4b2e      	ldr	r3, [pc, #184]	; (8000774 <LoopForever+0x2c>)
  ldr r7, =gu32FirmwareOffset // Load firmware offset variable address
 80006ba:	4f26      	ldr	r7, [pc, #152]	; (8000754 <LoopForever+0xc>)
  ldr r7, [r7] // Load the actual firmware offset variable data
 80006bc:	683f      	ldr	r7, [r7, #0]
  adds r3, r3, r7 // Patch the sidata location with offset
 80006be:	19db      	adds	r3, r3, r7
  ldr r3, [r3, r1]
 80006c0:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80006c2:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80006c4:	3104      	adds	r1, #4

080006c6 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80006c6:	482c      	ldr	r0, [pc, #176]	; (8000778 <LoopForever+0x30>)
  ldr r3, =_edata
 80006c8:	4b2c      	ldr	r3, [pc, #176]	; (800077c <LoopForever+0x34>)
  adds  r2, r0, r1
 80006ca:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80006cc:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80006ce:	d3f3      	bcc.n	80006b8 <CopyDataInit>
  ldr r2, =_sbss
 80006d0:	4a2b      	ldr	r2, [pc, #172]	; (8000780 <LoopForever+0x38>)
  b LoopFillZerobss
 80006d2:	e00e      	b.n	80006f2 <LoopFillZerobss>

080006d4 <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  // Here we need to check that we are not zeroing out addresses or needed symbols

  ldr r6, =gu32FirmwareAbsPosition // Load address of absolute firmware position variable
 80006d4:	4e1e      	ldr	r6, [pc, #120]	; (8000750 <LoopForever+0x8>)
  cmp r2, r6 // Compare with what we are going to zero
 80006d6:	42b2      	cmp	r2, r6
  beq FillZerobssSkip // If we should skip zeroing, jump away
 80006d8:	d00a      	beq.n	80006f0 <FillZerobssSkip>

  ldr r6, =gu32FirmwareOffset // Load address of firmware offset variable
 80006da:	4e1e      	ldr	r6, [pc, #120]	; (8000754 <LoopForever+0xc>)
  cmp r2, r6 // Compare with what we are going to zero
 80006dc:	42b2      	cmp	r2, r6
  beq FillZerobssSkip // If we should skip zeroing, jump away
 80006de:	d007      	beq.n	80006f0 <FillZerobssSkip>

  ldr r6, =gu32FirmwareAbsOffsetChecksum // Load address of firmware position and offset checksum
 80006e0:	4e1d      	ldr	r6, [pc, #116]	; (8000758 <LoopForever+0x10>)
  cmp r2, r6 // Compare with what we are going to zero
 80006e2:	42b2      	cmp	r2, r6
  beq FillZerobssSkip // If we should skip zeroing, jump away
 80006e4:	d004      	beq.n	80006f0 <FillZerobssSkip>

  ldr r6, =gu32RamVectorTableBegin // Load address of ram vector table begin variable
 80006e6:	4e1e      	ldr	r6, [pc, #120]	; (8000760 <LoopForever+0x18>)
  cmp r2, r6 // Compare with what we are going to zero
 80006e8:	42b2      	cmp	r2, r6
  beq FillZerobssSkip // If we should skip zeroing, jump away
 80006ea:	d001      	beq.n	80006f0 <FillZerobssSkip>

  movs  r3, #0 // Load zero for storing
 80006ec:	2300      	movs	r3, #0
  str  r3, [r2] // If not escaped yet, make the store
 80006ee:	6013      	str	r3, [r2, #0]

080006f0 <FillZerobssSkip>:

FillZerobssSkip:
  adds r2, r2, #4
 80006f0:	3204      	adds	r2, #4

080006f2 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80006f2:	4b24      	ldr	r3, [pc, #144]	; (8000784 <LoopForever+0x3c>)
  cmp r2, r3
 80006f4:	429a      	cmp	r2, r3
  bcc FillZerobss
 80006f6:	d3ed      	bcc.n	80006d4 <FillZerobss>



/* Call the clock system initialization function.*/
    bl  SystemInit
 80006f8:	f7ff ff62 	bl	80005c0 <SystemInit>

080006fc <CallPreinitsInit>:



// Make our own __libc_init_array
CallPreinitsInit:
  ldr r7, =gu32FirmwareOffset
 80006fc:	4f15      	ldr	r7, [pc, #84]	; (8000754 <LoopForever+0xc>)
  ldr r7, [r7]
 80006fe:	683f      	ldr	r7, [r7, #0]
  ldr r0, =__preinit_array_start
 8000700:	4821      	ldr	r0, [pc, #132]	; (8000788 <LoopForever+0x40>)
  adds r0, r7
 8000702:	19c0      	adds	r0, r0, r7
  ldr r1, =__preinit_array_end
 8000704:	4921      	ldr	r1, [pc, #132]	; (800078c <LoopForever+0x44>)
  adds r1, r7
 8000706:	19c9      	adds	r1, r1, r7

08000708 <CallPreinitsLoopCond>:

CallPreinitsLoopCond:
  cmp r0, r1
 8000708:	4288      	cmp	r0, r1
  beq CallPreinitsEnd// If same, it is at end, go away
 800070a:	d007      	beq.n	800071c <CallPreinitsEnd>

0800070c <CallPreinitsLoop>:

CallPreinitsLoop:
  ldr r5, =__init_array_start
 800070c:	4d20      	ldr	r5, [pc, #128]	; (8000790 <LoopForever+0x48>)
  ldr r4, =__init_array_end // Yes, order is funny to say the least
 800070e:	4c21      	ldr	r4, [pc, #132]	; (8000794 <LoopForever+0x4c>)
  ldr r3, [r0]
 8000710:	6803      	ldr	r3, [r0, #0]
  push {r0, r1, r2, r3, r4, r5, r6, r7} // Save context because calling externals
 8000712:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
  blx r3
 8000714:	4798      	blx	r3
  pop {r0, r1, r2, r3, r4, r5, r6, r7} // Retrieve context
 8000716:	bcff      	pop	{r0, r1, r2, r3, r4, r5, r6, r7}
  adds r0, r0, #4
 8000718:	3004      	adds	r0, #4
  b CallPreinitsLoopCond
 800071a:	e7f5      	b.n	8000708 <CallPreinitsLoopCond>

0800071c <CallPreinitsEnd>:

CallPreinitsEnd:
  ldr r3, =_init
 800071c:	4b1e      	ldr	r3, [pc, #120]	; (8000798 <LoopForever+0x50>)
  adds r3, r7
 800071e:	19db      	adds	r3, r3, r7
  ldr r5, =__init_array_start
 8000720:	4d1b      	ldr	r5, [pc, #108]	; (8000790 <LoopForever+0x48>)
  adds r5, r7
 8000722:	19ed      	adds	r5, r5, r7
  ldr r4, =__init_array_end
 8000724:	4c1b      	ldr	r4, [pc, #108]	; (8000794 <LoopForever+0x4c>)
  adds r4, r7
 8000726:	19e4      	adds	r4, r4, r7
  push {r0, r1, r2, r3, r4, r5, r6, r7} // Save context because calling externals
 8000728:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
  blx r3
 800072a:	4798      	blx	r3
  pop {r0, r1, r2, r3, r4, r5, r6, r7} // Retrieve context
 800072c:	bcff      	pop	{r0, r1, r2, r3, r4, r5, r6, r7}

0800072e <CallInitsInit>:

CallInitsInit:
  ldr r7, =gu32FirmwareOffset
 800072e:	4f09      	ldr	r7, [pc, #36]	; (8000754 <LoopForever+0xc>)
  ldr r7, [r7]
 8000730:	683f      	ldr	r7, [r7, #0]

08000732 <CallInitsLoopCond>:

CallInitsLoopCond:
  cmp r5, r4
 8000732:	42a5      	cmp	r5, r4
  beq CallInitsEnd
 8000734:	d006      	beq.n	8000744 <CallInitsEnd>

08000736 <CallInitsLoop>:

CallInitsLoop:
  ldr r3, [r5]
 8000736:	682b      	ldr	r3, [r5, #0]
  add r3, r3, r7
 8000738:	443b      	add	r3, r7
  push {r0, r1, r2, r3, r4, r5, r6, r7} // Save context because calling externals
 800073a:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
  blx r3
 800073c:	4798      	blx	r3
  pop {r0, r1, r2, r3, r4, r5, r6, r7} // Retrieve context
 800073e:	bcff      	pop	{r0, r1, r2, r3, r4, r5, r6, r7}
  adds r5, r5, #4
 8000740:	3504      	adds	r5, #4
  b CallInitsLoopCond
 8000742:	e7f6      	b.n	8000732 <CallInitsLoopCond>

08000744 <CallInitsEnd>:
CallInitsEnd:



/* Call the application's entry point.*/
  bl  main
 8000744:	f7ff fd52 	bl	80001ec <main>

08000748 <LoopForever>:



LoopForever:
    b LoopForever
 8000748:	e7fe      	b.n	8000748 <LoopForever>
 800074a:	0000      	.short	0x0000
  ldr   sp, =_estack    /* Set stack pointer */
 800074c:	20010000 	.word	0x20010000
  ldr r2, =gu32FirmwareAbsPosition
 8000750:	200001c0 	.word	0x200001c0
  ldr r2, =gu32FirmwareOffset
 8000754:	200001c8 	.word	0x200001c8
  ldr r2, =gu32FirmwareAbsOffsetChecksum
 8000758:	200001c4 	.word	0x200001c4
  ldr r7, =__ram_vector_table_begin
 800075c:	20000000 	.word	0x20000000
  ldr r2, =gu32RamVectorTableBegin
 8000760:	200001cc 	.word	0x200001cc
  ldr r1, =__flash_begin; // Load variable address
 8000764:	08000000 	.word	0x08000000
  ldr r2, =__flash_vector_table_begin // Need vector table beginning for pointer
 8000768:	08000000 	.word	0x08000000
  ldr r3, =__flash_vector_table_end // And need end for checking loop
 800076c:	0800018c 	.word	0x0800018c
  ldr r4, =__flash_end // Need also flash end boundary for checking
 8000770:	08040000 	.word	0x08040000
  ldr r3, =_sidata
 8000774:	08002260 	.word	0x08002260
  ldr r0, =_sdata
 8000778:	2000018c 	.word	0x2000018c
  ldr r3, =_edata
 800077c:	20000198 	.word	0x20000198
  ldr r2, =_sbss
 8000780:	200001a4 	.word	0x200001a4
  ldr r3, = _ebss
 8000784:	20000220 	.word	0x20000220
  ldr r0, =__preinit_array_start
 8000788:	08002258 	.word	0x08002258
  ldr r1, =__preinit_array_end
 800078c:	08002258 	.word	0x08002258
  ldr r5, =__init_array_start
 8000790:	08002258 	.word	0x08002258
  ldr r4, =__init_array_end // Yes, order is funny to say the least
 8000794:	0800225c 	.word	0x0800225c
  ldr r3, =_init
 8000798:	08002201 	.word	0x08002201

0800079c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800079c:	e7fe      	b.n	800079c <ADC1_IRQHandler>

0800079e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	b082      	sub	sp, #8
 80007a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007a4:	2300      	movs	r3, #0
 80007a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007a8:	2003      	movs	r0, #3
 80007aa:	f000 f973 	bl	8000a94 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007ae:	2000      	movs	r0, #0
 80007b0:	f000 f80e 	bl	80007d0 <HAL_InitTick>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d002      	beq.n	80007c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80007ba:	2301      	movs	r3, #1
 80007bc:	71fb      	strb	r3, [r7, #7]
 80007be:	e001      	b.n	80007c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007c0:	f7ff fe54 	bl	800046c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007c4:	79fb      	ldrb	r3, [r7, #7]
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
	...

080007d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d0:	b590      	push	{r4, r7, lr}
 80007d2:	b085      	sub	sp, #20
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	4c1b      	ldr	r4, [pc, #108]	; (8000848 <HAL_InitTick+0x78>)
 80007da:	447c      	add	r4, pc
  HAL_StatusTypeDef  status = HAL_OK;
 80007dc:	2300      	movs	r3, #0
 80007de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80007e0:	4b1a      	ldr	r3, [pc, #104]	; (800084c <HAL_InitTick+0x7c>)
 80007e2:	58e3      	ldr	r3, [r4, r3]
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d027      	beq.n	800083a <HAL_InitTick+0x6a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80007ea:	4b19      	ldr	r3, [pc, #100]	; (8000850 <HAL_InitTick+0x80>)
 80007ec:	58e3      	ldr	r3, [r4, r3]
 80007ee:	681a      	ldr	r2, [r3, #0]
 80007f0:	4b16      	ldr	r3, [pc, #88]	; (800084c <HAL_InitTick+0x7c>)
 80007f2:	58e3      	ldr	r3, [r4, r3]
 80007f4:	781b      	ldrb	r3, [r3, #0]
 80007f6:	4619      	mov	r1, r3
 80007f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007fc:	fbb3 f3f1 	udiv	r3, r3, r1
 8000800:	fbb2 f3f3 	udiv	r3, r2, r3
 8000804:	4618      	mov	r0, r3
 8000806:	f000 f988 	bl	8000b1a <HAL_SYSTICK_Config>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d111      	bne.n	8000834 <HAL_InitTick+0x64>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b0f      	cmp	r3, #15
 8000814:	d80b      	bhi.n	800082e <HAL_InitTick+0x5e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000816:	2200      	movs	r2, #0
 8000818:	6879      	ldr	r1, [r7, #4]
 800081a:	f04f 30ff 	mov.w	r0, #4294967295
 800081e:	f000 f944 	bl	8000aaa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000822:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <HAL_InitTick+0x84>)
 8000824:	58e3      	ldr	r3, [r4, r3]
 8000826:	461a      	mov	r2, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	6013      	str	r3, [r2, #0]
 800082c:	e007      	b.n	800083e <HAL_InitTick+0x6e>
      }
      else
      {
        status = HAL_ERROR;
 800082e:	2301      	movs	r3, #1
 8000830:	73fb      	strb	r3, [r7, #15]
 8000832:	e004      	b.n	800083e <HAL_InitTick+0x6e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000834:	2301      	movs	r3, #1
 8000836:	73fb      	strb	r3, [r7, #15]
 8000838:	e001      	b.n	800083e <HAL_InitTick+0x6e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800083a:	2301      	movs	r3, #1
 800083c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800083e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000840:	4618      	mov	r0, r3
 8000842:	3714      	adds	r7, #20
 8000844:	46bd      	mov	sp, r7
 8000846:	bd90      	pop	{r4, r7, pc}
 8000848:	fffff9ae 	.word	0xfffff9ae
 800084c:	0000000c 	.word	0x0000000c
 8000850:	00000008 	.word	0x00000008
 8000854:	00000014 	.word	0x00000014

08000858 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
 800085c:	4b08      	ldr	r3, [pc, #32]	; (8000880 <HAL_IncTick+0x28>)
 800085e:	447b      	add	r3, pc
  uwTick += (uint32_t)uwTickFreq;
 8000860:	4a08      	ldr	r2, [pc, #32]	; (8000884 <HAL_IncTick+0x2c>)
 8000862:	589a      	ldr	r2, [r3, r2]
 8000864:	7812      	ldrb	r2, [r2, #0]
 8000866:	4611      	mov	r1, r2
 8000868:	4a07      	ldr	r2, [pc, #28]	; (8000888 <HAL_IncTick+0x30>)
 800086a:	589a      	ldr	r2, [r3, r2]
 800086c:	6812      	ldr	r2, [r2, #0]
 800086e:	440a      	add	r2, r1
 8000870:	4905      	ldr	r1, [pc, #20]	; (8000888 <HAL_IncTick+0x30>)
 8000872:	585b      	ldr	r3, [r3, r1]
 8000874:	601a      	str	r2, [r3, #0]
}
 8000876:	bf00      	nop
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	fffff92a 	.word	0xfffff92a
 8000884:	0000000c 	.word	0x0000000c
 8000888:	00000010 	.word	0x00000010

0800088c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
 8000890:	4a04      	ldr	r2, [pc, #16]	; (80008a4 <HAL_GetTick+0x18>)
 8000892:	447a      	add	r2, pc
  return uwTick;
 8000894:	4b04      	ldr	r3, [pc, #16]	; (80008a8 <HAL_GetTick+0x1c>)
 8000896:	58d3      	ldr	r3, [r2, r3]
 8000898:	681b      	ldr	r3, [r3, #0]
}
 800089a:	4618      	mov	r0, r3
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr
 80008a4:	fffff8f6 	.word	0xfffff8f6
 80008a8:	00000010 	.word	0x00000010

080008ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	f003 0307 	and.w	r3, r3, #7
 80008ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008bc:	4b0c      	ldr	r3, [pc, #48]	; (80008f0 <__NVIC_SetPriorityGrouping+0x44>)
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008c2:	68ba      	ldr	r2, [r7, #8]
 80008c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008c8:	4013      	ands	r3, r2
 80008ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008de:	4a04      	ldr	r2, [pc, #16]	; (80008f0 <__NVIC_SetPriorityGrouping+0x44>)
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	60d3      	str	r3, [r2, #12]
}
 80008e4:	bf00      	nop
 80008e6:	3714      	adds	r7, #20
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr
 80008f0:	e000ed00 	.word	0xe000ed00

080008f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008f8:	4b04      	ldr	r3, [pc, #16]	; (800090c <__NVIC_GetPriorityGrouping+0x18>)
 80008fa:	68db      	ldr	r3, [r3, #12]
 80008fc:	0a1b      	lsrs	r3, r3, #8
 80008fe:	f003 0307 	and.w	r3, r3, #7
}
 8000902:	4618      	mov	r0, r3
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr
 800090c:	e000ed00 	.word	0xe000ed00

08000910 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	4603      	mov	r3, r0
 8000918:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800091a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091e:	2b00      	cmp	r3, #0
 8000920:	db0b      	blt.n	800093a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000922:	79fb      	ldrb	r3, [r7, #7]
 8000924:	f003 021f 	and.w	r2, r3, #31
 8000928:	4907      	ldr	r1, [pc, #28]	; (8000948 <__NVIC_EnableIRQ+0x38>)
 800092a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092e:	095b      	lsrs	r3, r3, #5
 8000930:	2001      	movs	r0, #1
 8000932:	fa00 f202 	lsl.w	r2, r0, r2
 8000936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800093a:	bf00      	nop
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	e000e100 	.word	0xe000e100

0800094c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800095a:	2b00      	cmp	r3, #0
 800095c:	db12      	blt.n	8000984 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	f003 021f 	and.w	r2, r3, #31
 8000964:	490a      	ldr	r1, [pc, #40]	; (8000990 <__NVIC_DisableIRQ+0x44>)
 8000966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800096a:	095b      	lsrs	r3, r3, #5
 800096c:	2001      	movs	r0, #1
 800096e:	fa00 f202 	lsl.w	r2, r0, r2
 8000972:	3320      	adds	r3, #32
 8000974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8000978:	f3bf 8f4f 	dsb	sy
}
 800097c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800097e:	f3bf 8f6f 	isb	sy
}
 8000982:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000984:	bf00      	nop
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr
 8000990:	e000e100 	.word	0xe000e100

08000994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	6039      	str	r1, [r7, #0]
 800099e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	db0a      	blt.n	80009be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	b2da      	uxtb	r2, r3
 80009ac:	490c      	ldr	r1, [pc, #48]	; (80009e0 <__NVIC_SetPriority+0x4c>)
 80009ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b2:	0112      	lsls	r2, r2, #4
 80009b4:	b2d2      	uxtb	r2, r2
 80009b6:	440b      	add	r3, r1
 80009b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009bc:	e00a      	b.n	80009d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	b2da      	uxtb	r2, r3
 80009c2:	4908      	ldr	r1, [pc, #32]	; (80009e4 <__NVIC_SetPriority+0x50>)
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	f003 030f 	and.w	r3, r3, #15
 80009ca:	3b04      	subs	r3, #4
 80009cc:	0112      	lsls	r2, r2, #4
 80009ce:	b2d2      	uxtb	r2, r2
 80009d0:	440b      	add	r3, r1
 80009d2:	761a      	strb	r2, [r3, #24]
}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009de:	4770      	bx	lr
 80009e0:	e000e100 	.word	0xe000e100
 80009e4:	e000ed00 	.word	0xe000ed00

080009e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b089      	sub	sp, #36	; 0x24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	60b9      	str	r1, [r7, #8]
 80009f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	f003 0307 	and.w	r3, r3, #7
 80009fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	f1c3 0307 	rsb	r3, r3, #7
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	bf28      	it	cs
 8000a06:	2304      	movcs	r3, #4
 8000a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	3304      	adds	r3, #4
 8000a0e:	2b06      	cmp	r3, #6
 8000a10:	d902      	bls.n	8000a18 <NVIC_EncodePriority+0x30>
 8000a12:	69fb      	ldr	r3, [r7, #28]
 8000a14:	3b03      	subs	r3, #3
 8000a16:	e000      	b.n	8000a1a <NVIC_EncodePriority+0x32>
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	fa02 f303 	lsl.w	r3, r2, r3
 8000a26:	43da      	mvns	r2, r3
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	401a      	ands	r2, r3
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a30:	f04f 31ff 	mov.w	r1, #4294967295
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3a:	43d9      	mvns	r1, r3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a40:	4313      	orrs	r3, r2
         );
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3724      	adds	r7, #36	; 0x24
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
	...

08000a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	3b01      	subs	r3, #1
 8000a5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a60:	d301      	bcc.n	8000a66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a62:	2301      	movs	r3, #1
 8000a64:	e00f      	b.n	8000a86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a66:	4a0a      	ldr	r2, [pc, #40]	; (8000a90 <SysTick_Config+0x40>)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a6e:	210f      	movs	r1, #15
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295
 8000a74:	f7ff ff8e 	bl	8000994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a78:	4b05      	ldr	r3, [pc, #20]	; (8000a90 <SysTick_Config+0x40>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a7e:	4b04      	ldr	r3, [pc, #16]	; (8000a90 <SysTick_Config+0x40>)
 8000a80:	2207      	movs	r2, #7
 8000a82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a84:	2300      	movs	r3, #0
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	e000e010 	.word	0xe000e010

08000a94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f7ff ff05 	bl	80008ac <__NVIC_SetPriorityGrouping>
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}

08000aaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aaa:	b580      	push	{r7, lr}
 8000aac:	b086      	sub	sp, #24
 8000aae:	af00      	add	r7, sp, #0
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	60b9      	str	r1, [r7, #8]
 8000ab4:	607a      	str	r2, [r7, #4]
 8000ab6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000abc:	f7ff ff1a 	bl	80008f4 <__NVIC_GetPriorityGrouping>
 8000ac0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ac2:	687a      	ldr	r2, [r7, #4]
 8000ac4:	68b9      	ldr	r1, [r7, #8]
 8000ac6:	6978      	ldr	r0, [r7, #20]
 8000ac8:	f7ff ff8e 	bl	80009e8 <NVIC_EncodePriority>
 8000acc:	4602      	mov	r2, r0
 8000ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ad2:	4611      	mov	r1, r2
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff ff5d 	bl	8000994 <__NVIC_SetPriority>
}
 8000ada:	bf00      	nop
 8000adc:	3718      	adds	r7, #24
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b082      	sub	sp, #8
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	4603      	mov	r3, r0
 8000aea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff ff0d 	bl	8000910 <__NVIC_EnableIRQ>
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b082      	sub	sp, #8
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	4603      	mov	r3, r0
 8000b06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8000b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f7ff ff1d 	bl	800094c <__NVIC_DisableIRQ>
}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b082      	sub	sp, #8
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b22:	6878      	ldr	r0, [r7, #4]
 8000b24:	f7ff ff94 	bl	8000a50 <SysTick_Config>
 8000b28:	4603      	mov	r3, r0
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
	...

08000b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b087      	sub	sp, #28
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b42:	e148      	b.n	8000dd6 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	2101      	movs	r1, #1
 8000b4a:	697b      	ldr	r3, [r7, #20]
 8000b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b50:	4013      	ands	r3, r2
 8000b52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	f000 813a 	beq.w	8000dd0 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d00b      	beq.n	8000b7c <HAL_GPIO_Init+0x48>
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	2b02      	cmp	r3, #2
 8000b6a:	d007      	beq.n	8000b7c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b70:	2b11      	cmp	r3, #17
 8000b72:	d003      	beq.n	8000b7c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	2b12      	cmp	r3, #18
 8000b7a:	d130      	bne.n	8000bde <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	689b      	ldr	r3, [r3, #8]
 8000b80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b82:	697b      	ldr	r3, [r7, #20]
 8000b84:	005b      	lsls	r3, r3, #1
 8000b86:	2203      	movs	r2, #3
 8000b88:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8c:	43db      	mvns	r3, r3
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	4013      	ands	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	68da      	ldr	r2, [r3, #12]
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	005b      	lsls	r3, r3, #1
 8000b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba0:	693a      	ldr	r2, [r7, #16]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	693a      	ldr	r2, [r7, #16]
 8000baa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bba:	43db      	mvns	r3, r3
 8000bbc:	693a      	ldr	r2, [r7, #16]
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	685b      	ldr	r3, [r3, #4]
 8000bc6:	091b      	lsrs	r3, r3, #4
 8000bc8:	f003 0201 	and.w	r2, r3, #1
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	693a      	ldr	r2, [r7, #16]
 8000bdc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	68db      	ldr	r3, [r3, #12]
 8000be2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	005b      	lsls	r3, r3, #1
 8000be8:	2203      	movs	r2, #3
 8000bea:	fa02 f303 	lsl.w	r3, r2, r3
 8000bee:	43db      	mvns	r3, r3
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	689a      	ldr	r2, [r3, #8]
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	005b      	lsls	r3, r3, #1
 8000bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000c02:	693a      	ldr	r2, [r7, #16]
 8000c04:	4313      	orrs	r3, r2
 8000c06:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	2b02      	cmp	r3, #2
 8000c14:	d003      	beq.n	8000c1e <HAL_GPIO_Init+0xea>
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	2b12      	cmp	r3, #18
 8000c1c:	d123      	bne.n	8000c66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	08da      	lsrs	r2, r3, #3
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	3208      	adds	r2, #8
 8000c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	f003 0307 	and.w	r3, r3, #7
 8000c32:	009b      	lsls	r3, r3, #2
 8000c34:	220f      	movs	r2, #15
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	43db      	mvns	r3, r3
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	4013      	ands	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	691a      	ldr	r2, [r3, #16]
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	f003 0307 	and.w	r3, r3, #7
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	08da      	lsrs	r2, r3, #3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	3208      	adds	r2, #8
 8000c60:	6939      	ldr	r1, [r7, #16]
 8000c62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	005b      	lsls	r3, r3, #1
 8000c70:	2203      	movs	r2, #3
 8000c72:	fa02 f303 	lsl.w	r3, r2, r3
 8000c76:	43db      	mvns	r3, r3
 8000c78:	693a      	ldr	r2, [r7, #16]
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f003 0203 	and.w	r2, r3, #3
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	005b      	lsls	r3, r3, #1
 8000c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	f000 8094 	beq.w	8000dd0 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca8:	4b52      	ldr	r3, [pc, #328]	; (8000df4 <HAL_GPIO_Init+0x2c0>)
 8000caa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cac:	4a51      	ldr	r2, [pc, #324]	; (8000df4 <HAL_GPIO_Init+0x2c0>)
 8000cae:	f043 0301 	orr.w	r3, r3, #1
 8000cb2:	6613      	str	r3, [r2, #96]	; 0x60
 8000cb4:	4b4f      	ldr	r3, [pc, #316]	; (8000df4 <HAL_GPIO_Init+0x2c0>)
 8000cb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cb8:	f003 0301 	and.w	r3, r3, #1
 8000cbc:	60bb      	str	r3, [r7, #8]
 8000cbe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cc0:	4a4d      	ldr	r2, [pc, #308]	; (8000df8 <HAL_GPIO_Init+0x2c4>)
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	089b      	lsrs	r3, r3, #2
 8000cc6:	3302      	adds	r3, #2
 8000cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	f003 0303 	and.w	r3, r3, #3
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	220f      	movs	r2, #15
 8000cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cdc:	43db      	mvns	r3, r3
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000cea:	d00d      	beq.n	8000d08 <HAL_GPIO_Init+0x1d4>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4a43      	ldr	r2, [pc, #268]	; (8000dfc <HAL_GPIO_Init+0x2c8>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d007      	beq.n	8000d04 <HAL_GPIO_Init+0x1d0>
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4a42      	ldr	r2, [pc, #264]	; (8000e00 <HAL_GPIO_Init+0x2cc>)
 8000cf8:	4293      	cmp	r3, r2
 8000cfa:	d101      	bne.n	8000d00 <HAL_GPIO_Init+0x1cc>
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	e004      	b.n	8000d0a <HAL_GPIO_Init+0x1d6>
 8000d00:	2307      	movs	r3, #7
 8000d02:	e002      	b.n	8000d0a <HAL_GPIO_Init+0x1d6>
 8000d04:	2301      	movs	r3, #1
 8000d06:	e000      	b.n	8000d0a <HAL_GPIO_Init+0x1d6>
 8000d08:	2300      	movs	r3, #0
 8000d0a:	697a      	ldr	r2, [r7, #20]
 8000d0c:	f002 0203 	and.w	r2, r2, #3
 8000d10:	0092      	lsls	r2, r2, #2
 8000d12:	4093      	lsls	r3, r2
 8000d14:	693a      	ldr	r2, [r7, #16]
 8000d16:	4313      	orrs	r3, r2
 8000d18:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d1a:	4937      	ldr	r1, [pc, #220]	; (8000df8 <HAL_GPIO_Init+0x2c4>)
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	089b      	lsrs	r3, r3, #2
 8000d20:	3302      	adds	r3, #2
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000d28:	4b36      	ldr	r3, [pc, #216]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	43db      	mvns	r3, r3
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	4013      	ands	r3, r2
 8000d36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d003      	beq.n	8000d4c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8000d44:	693a      	ldr	r2, [r7, #16]
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d4c:	4a2d      	ldr	r2, [pc, #180]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000d52:	4b2c      	ldr	r3, [pc, #176]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	43db      	mvns	r3, r3
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d003      	beq.n	8000d76 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d76:	4a23      	ldr	r2, [pc, #140]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d7c:	4b21      	ldr	r3, [pc, #132]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	43db      	mvns	r3, r3
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4013      	ands	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d003      	beq.n	8000da0 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000da0:	4a18      	ldr	r2, [pc, #96]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000da6:	4b17      	ldr	r3, [pc, #92]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000da8:	68db      	ldr	r3, [r3, #12]
 8000daa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	43db      	mvns	r3, r3
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	4013      	ands	r3, r2
 8000db4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d003      	beq.n	8000dca <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000dca:	4a0e      	ldr	r2, [pc, #56]	; (8000e04 <HAL_GPIO_Init+0x2d0>)
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	f47f aeaf 	bne.w	8000b44 <HAL_GPIO_Init+0x10>
  }
}
 8000de6:	bf00      	nop
 8000de8:	bf00      	nop
 8000dea:	371c      	adds	r7, #28
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	40021000 	.word	0x40021000
 8000df8:	40010000 	.word	0x40010000
 8000dfc:	48000400 	.word	0x48000400
 8000e00:	48000800 	.word	0x48000800
 8000e04:	40010400 	.word	0x40010400

08000e08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	460b      	mov	r3, r1
 8000e12:	807b      	strh	r3, [r7, #2]
 8000e14:	4613      	mov	r3, r2
 8000e16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e18:	787b      	ldrb	r3, [r7, #1]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d003      	beq.n	8000e26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e1e:	887a      	ldrh	r2, [r7, #2]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e24:	e002      	b.n	8000e2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e26:	887a      	ldrh	r2, [r7, #2]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e2c:	bf00      	nop
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr

08000e38 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	460b      	mov	r3, r1
 8000e42:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	695b      	ldr	r3, [r3, #20]
 8000e48:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e4a:	887a      	ldrh	r2, [r7, #2]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	4013      	ands	r3, r2
 8000e50:	041a      	lsls	r2, r3, #16
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	43d9      	mvns	r1, r3
 8000e56:	887b      	ldrh	r3, [r7, #2]
 8000e58:	400b      	ands	r3, r1
 8000e5a:	431a      	orrs	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	619a      	str	r2, [r3, #24]
}
 8000e60:	bf00      	nop
 8000e62:	3714      	adds	r7, #20
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000e70:	4b05      	ldr	r3, [pc, #20]	; (8000e88 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a04      	ldr	r2, [pc, #16]	; (8000e88 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000e76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e7a:	6013      	str	r3, [r2, #0]
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	40007000 	.word	0x40007000

08000e8c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000e90:	4b04      	ldr	r3, [pc, #16]	; (8000ea4 <HAL_PWREx_GetVoltageRange+0x18>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	40007000 	.word	0x40007000

08000ea8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	4a28      	ldr	r2, [pc, #160]	; (8000f54 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8000eb2:	447a      	add	r2, pc
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000eba:	d131      	bne.n	8000f20 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ebc:	4b23      	ldr	r3, [pc, #140]	; (8000f4c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000ec4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000ec8:	d039      	beq.n	8000f3e <HAL_PWREx_ControlVoltageScaling+0x96>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eca:	4b20      	ldr	r3, [pc, #128]	; (8000f4c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000ed2:	491e      	ldr	r1, [pc, #120]	; (8000f4c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ed4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ed8:	600b      	str	r3, [r1, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000eda:	4b1f      	ldr	r3, [pc, #124]	; (8000f58 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8000edc:	58d3      	ldr	r3, [r2, r3]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2232      	movs	r2, #50	; 0x32
 8000ee2:	fb02 f303 	mul.w	r3, r2, r3
 8000ee6:	4a1a      	ldr	r2, [pc, #104]	; (8000f50 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8000eec:	0c9b      	lsrs	r3, r3, #18
 8000eee:	3301      	adds	r3, #1
 8000ef0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ef2:	e002      	b.n	8000efa <HAL_PWREx_ControlVoltageScaling+0x52>
      {
        wait_loop_index--;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	3b01      	subs	r3, #1
 8000ef8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000efa:	4b14      	ldr	r3, [pc, #80]	; (8000f4c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000efc:	695b      	ldr	r3, [r3, #20]
 8000efe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f06:	d102      	bne.n	8000f0e <HAL_PWREx_ControlVoltageScaling+0x66>
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d1f2      	bne.n	8000ef4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f0e:	4b0f      	ldr	r3, [pc, #60]	; (8000f4c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000f10:	695b      	ldr	r3, [r3, #20]
 8000f12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f1a:	d110      	bne.n	8000f3e <HAL_PWREx_ControlVoltageScaling+0x96>
      {
        return HAL_TIMEOUT;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e00f      	b.n	8000f40 <HAL_PWREx_ControlVoltageScaling+0x98>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f20:	4b0a      	ldr	r3, [pc, #40]	; (8000f4c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f2c:	d007      	beq.n	8000f3e <HAL_PWREx_ControlVoltageScaling+0x96>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f2e:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f36:	4a05      	ldr	r2, [pc, #20]	; (8000f4c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000f38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f3c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	40007000 	.word	0x40007000
 8000f50:	431bde83 	.word	0x431bde83
 8000f54:	fffff2d6 	.word	0xfffff2d6
 8000f58:	00000008 	.word	0x00000008

08000f5c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f5c:	b590      	push	{r4, r7, lr}
 8000f5e:	b089      	sub	sp, #36	; 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	4ca7      	ldr	r4, [pc, #668]	; (8001204 <HAL_RCC_OscConfig+0x2a8>)
 8000f66:	447c      	add	r4, pc
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d102      	bne.n	8000f74 <HAL_RCC_OscConfig+0x18>
  {
    return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	f000 bc17 	b.w	80017a2 <HAL_RCC_OscConfig+0x846>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f74:	4ba2      	ldr	r3, [pc, #648]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	f003 030c 	and.w	r3, r3, #12
 8000f7c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f7e:	4ba0      	ldr	r3, [pc, #640]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8000f80:	68db      	ldr	r3, [r3, #12]
 8000f82:	f003 0303 	and.w	r3, r3, #3
 8000f86:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f003 0310 	and.w	r3, r3, #16
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	f000 80e7 	beq.w	8001164 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000f96:	69bb      	ldr	r3, [r7, #24]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d007      	beq.n	8000fac <HAL_RCC_OscConfig+0x50>
 8000f9c:	69bb      	ldr	r3, [r7, #24]
 8000f9e:	2b0c      	cmp	r3, #12
 8000fa0:	f040 808e 	bne.w	80010c0 <HAL_RCC_OscConfig+0x164>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	f040 808a 	bne.w	80010c0 <HAL_RCC_OscConfig+0x164>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fac:	4b94      	ldr	r3, [pc, #592]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0302 	and.w	r3, r3, #2
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d005      	beq.n	8000fc4 <HAL_RCC_OscConfig+0x68>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d101      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x68>
      {
        return HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e3ee      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6a1a      	ldr	r2, [r3, #32]
 8000fc8:	4b8d      	ldr	r3, [pc, #564]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f003 0308 	and.w	r3, r3, #8
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d004      	beq.n	8000fde <HAL_RCC_OscConfig+0x82>
 8000fd4:	4b8a      	ldr	r3, [pc, #552]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000fdc:	e005      	b.n	8000fea <HAL_RCC_OscConfig+0x8e>
 8000fde:	4b88      	ldr	r3, [pc, #544]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8000fe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000fe4:	091b      	lsrs	r3, r3, #4
 8000fe6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d223      	bcs.n	8001036 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6a1b      	ldr	r3, [r3, #32]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 fd54 	bl	8001aa0 <RCC_SetFlashLatencyFromMSIRange>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e3cf      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001002:	4b7f      	ldr	r3, [pc, #508]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a7e      	ldr	r2, [pc, #504]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001008:	f043 0308 	orr.w	r3, r3, #8
 800100c:	6013      	str	r3, [r2, #0]
 800100e:	4b7c      	ldr	r3, [pc, #496]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6a1b      	ldr	r3, [r3, #32]
 800101a:	4979      	ldr	r1, [pc, #484]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 800101c:	4313      	orrs	r3, r2
 800101e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001020:	4b77      	ldr	r3, [pc, #476]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	69db      	ldr	r3, [r3, #28]
 800102c:	021b      	lsls	r3, r3, #8
 800102e:	4974      	ldr	r1, [pc, #464]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001030:	4313      	orrs	r3, r2
 8001032:	604b      	str	r3, [r1, #4]
 8001034:	e025      	b.n	8001082 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001036:	4b72      	ldr	r3, [pc, #456]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a71      	ldr	r2, [pc, #452]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 800103c:	f043 0308 	orr.w	r3, r3, #8
 8001040:	6013      	str	r3, [r2, #0]
 8001042:	4b6f      	ldr	r3, [pc, #444]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6a1b      	ldr	r3, [r3, #32]
 800104e:	496c      	ldr	r1, [pc, #432]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001050:	4313      	orrs	r3, r2
 8001052:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001054:	4b6a      	ldr	r3, [pc, #424]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	69db      	ldr	r3, [r3, #28]
 8001060:	021b      	lsls	r3, r3, #8
 8001062:	4967      	ldr	r1, [pc, #412]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001064:	4313      	orrs	r3, r2
 8001066:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001068:	69bb      	ldr	r3, [r7, #24]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d109      	bne.n	8001082 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6a1b      	ldr	r3, [r3, #32]
 8001072:	4618      	mov	r0, r3
 8001074:	f000 fd14 	bl	8001aa0 <RCC_SetFlashLatencyFromMSIRange>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e38f      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001082:	f000 fc7b 	bl	800197c <HAL_RCC_GetSysClockFreq>
 8001086:	4601      	mov	r1, r0
 8001088:	4b5d      	ldr	r3, [pc, #372]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	091b      	lsrs	r3, r3, #4
 800108e:	f003 030f 	and.w	r3, r3, #15
 8001092:	4a5d      	ldr	r2, [pc, #372]	; (8001208 <HAL_RCC_OscConfig+0x2ac>)
 8001094:	58a2      	ldr	r2, [r4, r2]
 8001096:	5cd3      	ldrb	r3, [r2, r3]
 8001098:	f003 031f 	and.w	r3, r3, #31
 800109c:	fa21 f303 	lsr.w	r3, r1, r3
 80010a0:	4a5a      	ldr	r2, [pc, #360]	; (800120c <HAL_RCC_OscConfig+0x2b0>)
 80010a2:	58a2      	ldr	r2, [r4, r2]
 80010a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80010a6:	4b5a      	ldr	r3, [pc, #360]	; (8001210 <HAL_RCC_OscConfig+0x2b4>)
 80010a8:	58e3      	ldr	r3, [r4, r3]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff fb8f 	bl	80007d0 <HAL_InitTick>
 80010b2:	4603      	mov	r3, r0
 80010b4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d052      	beq.n	8001162 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
 80010be:	e370      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	699b      	ldr	r3, [r3, #24]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d032      	beq.n	800112e <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80010c8:	4b4d      	ldr	r3, [pc, #308]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a4c      	ldr	r2, [pc, #304]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80010ce:	f043 0301 	orr.w	r3, r3, #1
 80010d2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80010d4:	f7ff fbda 	bl	800088c <HAL_GetTick>
 80010d8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010da:	e008      	b.n	80010ee <HAL_RCC_OscConfig+0x192>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010dc:	f7ff fbd6 	bl	800088c <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d901      	bls.n	80010ee <HAL_RCC_OscConfig+0x192>
          {
            return HAL_TIMEOUT;
 80010ea:	2303      	movs	r3, #3
 80010ec:	e359      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010ee:	4b44      	ldr	r3, [pc, #272]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d0f0      	beq.n	80010dc <HAL_RCC_OscConfig+0x180>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010fa:	4b41      	ldr	r3, [pc, #260]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a40      	ldr	r2, [pc, #256]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001100:	f043 0308 	orr.w	r3, r3, #8
 8001104:	6013      	str	r3, [r2, #0]
 8001106:	4b3e      	ldr	r3, [pc, #248]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6a1b      	ldr	r3, [r3, #32]
 8001112:	493b      	ldr	r1, [pc, #236]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001114:	4313      	orrs	r3, r2
 8001116:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001118:	4b39      	ldr	r3, [pc, #228]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	69db      	ldr	r3, [r3, #28]
 8001124:	021b      	lsls	r3, r3, #8
 8001126:	4936      	ldr	r1, [pc, #216]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001128:	4313      	orrs	r3, r2
 800112a:	604b      	str	r3, [r1, #4]
 800112c:	e01a      	b.n	8001164 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800112e:	4b34      	ldr	r3, [pc, #208]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a33      	ldr	r2, [pc, #204]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001134:	f023 0301 	bic.w	r3, r3, #1
 8001138:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800113a:	f7ff fba7 	bl	800088c <HAL_GetTick>
 800113e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001140:	e008      	b.n	8001154 <HAL_RCC_OscConfig+0x1f8>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001142:	f7ff fba3 	bl	800088c <HAL_GetTick>
 8001146:	4602      	mov	r2, r0
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	2b02      	cmp	r3, #2
 800114e:	d901      	bls.n	8001154 <HAL_RCC_OscConfig+0x1f8>
          {
            return HAL_TIMEOUT;
 8001150:	2303      	movs	r3, #3
 8001152:	e326      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001154:	4b2a      	ldr	r3, [pc, #168]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0302 	and.w	r3, r3, #2
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1f0      	bne.n	8001142 <HAL_RCC_OscConfig+0x1e6>
 8001160:	e000      	b.n	8001164 <HAL_RCC_OscConfig+0x208>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001162:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f003 0301 	and.w	r3, r3, #1
 800116c:	2b00      	cmp	r3, #0
 800116e:	d076      	beq.n	800125e <HAL_RCC_OscConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	2b08      	cmp	r3, #8
 8001174:	d005      	beq.n	8001182 <HAL_RCC_OscConfig+0x226>
 8001176:	69bb      	ldr	r3, [r7, #24]
 8001178:	2b0c      	cmp	r3, #12
 800117a:	d10e      	bne.n	800119a <HAL_RCC_OscConfig+0x23e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	2b03      	cmp	r3, #3
 8001180:	d10b      	bne.n	800119a <HAL_RCC_OscConfig+0x23e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001182:	4b1f      	ldr	r3, [pc, #124]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d066      	beq.n	800125c <HAL_RCC_OscConfig+0x300>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d162      	bne.n	800125c <HAL_RCC_OscConfig+0x300>
      {
        return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e303      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011a2:	d106      	bne.n	80011b2 <HAL_RCC_OscConfig+0x256>
 80011a4:	4b16      	ldr	r3, [pc, #88]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a15      	ldr	r2, [pc, #84]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80011aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011ae:	6013      	str	r3, [r2, #0]
 80011b0:	e01d      	b.n	80011ee <HAL_RCC_OscConfig+0x292>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011ba:	d10c      	bne.n	80011d6 <HAL_RCC_OscConfig+0x27a>
 80011bc:	4b10      	ldr	r3, [pc, #64]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a0f      	ldr	r2, [pc, #60]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80011c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011c6:	6013      	str	r3, [r2, #0]
 80011c8:	4b0d      	ldr	r3, [pc, #52]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a0c      	ldr	r2, [pc, #48]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80011ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011d2:	6013      	str	r3, [r2, #0]
 80011d4:	e00b      	b.n	80011ee <HAL_RCC_OscConfig+0x292>
 80011d6:	4b0a      	ldr	r3, [pc, #40]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a09      	ldr	r2, [pc, #36]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80011dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	4b07      	ldr	r3, [pc, #28]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a06      	ldr	r2, [pc, #24]	; (8001200 <HAL_RCC_OscConfig+0x2a4>)
 80011e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011ec:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d01e      	beq.n	8001234 <HAL_RCC_OscConfig+0x2d8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f6:	f7ff fb49 	bl	800088c <HAL_GetTick>
 80011fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011fc:	e013      	b.n	8001226 <HAL_RCC_OscConfig+0x2ca>
 80011fe:	bf00      	nop
 8001200:	40021000 	.word	0x40021000
 8001204:	fffff222 	.word	0xfffff222
 8001208:	00000018 	.word	0x00000018
 800120c:	00000008 	.word	0x00000008
 8001210:	00000014 	.word	0x00000014
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001214:	f7ff fb3a 	bl	800088c <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b64      	cmp	r3, #100	; 0x64
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x2ca>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e2bd      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001226:	4baf      	ldr	r3, [pc, #700]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d0f0      	beq.n	8001214 <HAL_RCC_OscConfig+0x2b8>
 8001232:	e014      	b.n	800125e <HAL_RCC_OscConfig+0x302>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001234:	f7ff fb2a 	bl	800088c <HAL_GetTick>
 8001238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0x2f2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800123c:	f7ff fb26 	bl	800088c <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b64      	cmp	r3, #100	; 0x64
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x2f2>
          {
            return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e2a9      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800124e:	4ba5      	ldr	r3, [pc, #660]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d1f0      	bne.n	800123c <HAL_RCC_OscConfig+0x2e0>
 800125a:	e000      	b.n	800125e <HAL_RCC_OscConfig+0x302>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800125c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f003 0302 	and.w	r3, r3, #2
 8001266:	2b00      	cmp	r3, #0
 8001268:	d060      	beq.n	800132c <HAL_RCC_OscConfig+0x3d0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	2b04      	cmp	r3, #4
 800126e:	d005      	beq.n	800127c <HAL_RCC_OscConfig+0x320>
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	2b0c      	cmp	r3, #12
 8001274:	d119      	bne.n	80012aa <HAL_RCC_OscConfig+0x34e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	2b02      	cmp	r3, #2
 800127a:	d116      	bne.n	80012aa <HAL_RCC_OscConfig+0x34e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800127c:	4b99      	ldr	r3, [pc, #612]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001284:	2b00      	cmp	r3, #0
 8001286:	d005      	beq.n	8001294 <HAL_RCC_OscConfig+0x338>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d101      	bne.n	8001294 <HAL_RCC_OscConfig+0x338>
      {
        return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e286      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001294:	4b93      	ldr	r3, [pc, #588]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	691b      	ldr	r3, [r3, #16]
 80012a0:	061b      	lsls	r3, r3, #24
 80012a2:	4990      	ldr	r1, [pc, #576]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80012a4:	4313      	orrs	r3, r2
 80012a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012a8:	e040      	b.n	800132c <HAL_RCC_OscConfig+0x3d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d023      	beq.n	80012fa <HAL_RCC_OscConfig+0x39e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012b2:	4b8c      	ldr	r3, [pc, #560]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a8b      	ldr	r2, [pc, #556]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80012b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012be:	f7ff fae5 	bl	800088c <HAL_GetTick>
 80012c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012c4:	e008      	b.n	80012d8 <HAL_RCC_OscConfig+0x37c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012c6:	f7ff fae1 	bl	800088c <HAL_GetTick>
 80012ca:	4602      	mov	r2, r0
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d901      	bls.n	80012d8 <HAL_RCC_OscConfig+0x37c>
          {
            return HAL_TIMEOUT;
 80012d4:	2303      	movs	r3, #3
 80012d6:	e264      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012d8:	4b82      	ldr	r3, [pc, #520]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d0f0      	beq.n	80012c6 <HAL_RCC_OscConfig+0x36a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e4:	4b7f      	ldr	r3, [pc, #508]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	691b      	ldr	r3, [r3, #16]
 80012f0:	061b      	lsls	r3, r3, #24
 80012f2:	497c      	ldr	r1, [pc, #496]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80012f4:	4313      	orrs	r3, r2
 80012f6:	604b      	str	r3, [r1, #4]
 80012f8:	e018      	b.n	800132c <HAL_RCC_OscConfig+0x3d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012fa:	4b7a      	ldr	r3, [pc, #488]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a79      	ldr	r2, [pc, #484]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001300:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001304:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001306:	f7ff fac1 	bl	800088c <HAL_GetTick>
 800130a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800130c:	e008      	b.n	8001320 <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800130e:	f7ff fabd 	bl	800088c <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	2b02      	cmp	r3, #2
 800131a:	d901      	bls.n	8001320 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e240      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001320:	4b70      	ldr	r3, [pc, #448]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001328:	2b00      	cmp	r3, #0
 800132a:	d1f0      	bne.n	800130e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0308 	and.w	r3, r3, #8
 8001334:	2b00      	cmp	r3, #0
 8001336:	d03c      	beq.n	80013b2 <HAL_RCC_OscConfig+0x456>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	695b      	ldr	r3, [r3, #20]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d01c      	beq.n	800137a <HAL_RCC_OscConfig+0x41e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001340:	4b68      	ldr	r3, [pc, #416]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001342:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001346:	4a67      	ldr	r2, [pc, #412]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001348:	f043 0301 	orr.w	r3, r3, #1
 800134c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001350:	f7ff fa9c 	bl	800088c <HAL_GetTick>
 8001354:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001356:	e008      	b.n	800136a <HAL_RCC_OscConfig+0x40e>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001358:	f7ff fa98 	bl	800088c <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b02      	cmp	r3, #2
 8001364:	d901      	bls.n	800136a <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8001366:	2303      	movs	r3, #3
 8001368:	e21b      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800136a:	4b5e      	ldr	r3, [pc, #376]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 800136c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001370:	f003 0302 	and.w	r3, r3, #2
 8001374:	2b00      	cmp	r3, #0
 8001376:	d0ef      	beq.n	8001358 <HAL_RCC_OscConfig+0x3fc>
 8001378:	e01b      	b.n	80013b2 <HAL_RCC_OscConfig+0x456>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800137a:	4b5a      	ldr	r3, [pc, #360]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 800137c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001380:	4a58      	ldr	r2, [pc, #352]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001382:	f023 0301 	bic.w	r3, r3, #1
 8001386:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800138a:	f7ff fa7f 	bl	800088c <HAL_GetTick>
 800138e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001390:	e008      	b.n	80013a4 <HAL_RCC_OscConfig+0x448>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001392:	f7ff fa7b 	bl	800088c <HAL_GetTick>
 8001396:	4602      	mov	r2, r0
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	2b02      	cmp	r3, #2
 800139e:	d901      	bls.n	80013a4 <HAL_RCC_OscConfig+0x448>
        {
          return HAL_TIMEOUT;
 80013a0:	2303      	movs	r3, #3
 80013a2:	e1fe      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013a4:	4b4f      	ldr	r3, [pc, #316]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80013a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1ef      	bne.n	8001392 <HAL_RCC_OscConfig+0x436>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0304 	and.w	r3, r3, #4
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	f000 80a6 	beq.w	800150c <HAL_RCC_OscConfig+0x5b0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013c0:	2300      	movs	r3, #0
 80013c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80013c4:	4b47      	ldr	r3, [pc, #284]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80013c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d10d      	bne.n	80013ec <HAL_RCC_OscConfig+0x490>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013d0:	4b44      	ldr	r3, [pc, #272]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80013d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013d4:	4a43      	ldr	r2, [pc, #268]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80013d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013da:	6593      	str	r3, [r2, #88]	; 0x58
 80013dc:	4b41      	ldr	r3, [pc, #260]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80013de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013e4:	60bb      	str	r3, [r7, #8]
 80013e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013e8:	2301      	movs	r3, #1
 80013ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013ec:	4b3e      	ldr	r3, [pc, #248]	; (80014e8 <HAL_RCC_OscConfig+0x58c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d118      	bne.n	800142a <HAL_RCC_OscConfig+0x4ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013f8:	4b3b      	ldr	r3, [pc, #236]	; (80014e8 <HAL_RCC_OscConfig+0x58c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a3a      	ldr	r2, [pc, #232]	; (80014e8 <HAL_RCC_OscConfig+0x58c>)
 80013fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001402:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001404:	f7ff fa42 	bl	800088c <HAL_GetTick>
 8001408:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800140a:	e008      	b.n	800141e <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800140c:	f7ff fa3e 	bl	800088c <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e1c1      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800141e:	4b32      	ldr	r3, [pc, #200]	; (80014e8 <HAL_RCC_OscConfig+0x58c>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001426:	2b00      	cmp	r3, #0
 8001428:	d0f0      	beq.n	800140c <HAL_RCC_OscConfig+0x4b0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	2b01      	cmp	r3, #1
 8001430:	d108      	bne.n	8001444 <HAL_RCC_OscConfig+0x4e8>
 8001432:	4b2c      	ldr	r3, [pc, #176]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001438:	4a2a      	ldr	r2, [pc, #168]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001442:	e024      	b.n	800148e <HAL_RCC_OscConfig+0x532>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689b      	ldr	r3, [r3, #8]
 8001448:	2b05      	cmp	r3, #5
 800144a:	d110      	bne.n	800146e <HAL_RCC_OscConfig+0x512>
 800144c:	4b25      	ldr	r3, [pc, #148]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 800144e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001452:	4a24      	ldr	r2, [pc, #144]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001454:	f043 0304 	orr.w	r3, r3, #4
 8001458:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800145c:	4b21      	ldr	r3, [pc, #132]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 800145e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001462:	4a20      	ldr	r2, [pc, #128]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800146c:	e00f      	b.n	800148e <HAL_RCC_OscConfig+0x532>
 800146e:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001474:	4a1b      	ldr	r2, [pc, #108]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001476:	f023 0301 	bic.w	r3, r3, #1
 800147a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800147e:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001480:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001484:	4a17      	ldr	r2, [pc, #92]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 8001486:	f023 0304 	bic.w	r3, r3, #4
 800148a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d016      	beq.n	80014c4 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001496:	f7ff f9f9 	bl	800088c <HAL_GetTick>
 800149a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800149c:	e00a      	b.n	80014b4 <HAL_RCC_OscConfig+0x558>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800149e:	f7ff f9f5 	bl	800088c <HAL_GetTick>
 80014a2:	4602      	mov	r2, r0
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d901      	bls.n	80014b4 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e176      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80014b4:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <HAL_RCC_OscConfig+0x588>)
 80014b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d0ed      	beq.n	800149e <HAL_RCC_OscConfig+0x542>
 80014c2:	e01a      	b.n	80014fa <HAL_RCC_OscConfig+0x59e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014c4:	f7ff f9e2 	bl	800088c <HAL_GetTick>
 80014c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014ca:	e00f      	b.n	80014ec <HAL_RCC_OscConfig+0x590>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014cc:	f7ff f9de 	bl	800088c <HAL_GetTick>
 80014d0:	4602      	mov	r2, r0
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014da:	4293      	cmp	r3, r2
 80014dc:	d906      	bls.n	80014ec <HAL_RCC_OscConfig+0x590>
        {
          return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e15f      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
 80014e2:	bf00      	nop
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014ec:	4baa      	ldr	r3, [pc, #680]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 80014ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014f2:	f003 0302 	and.w	r3, r3, #2
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d1e8      	bne.n	80014cc <HAL_RCC_OscConfig+0x570>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014fa:	7ffb      	ldrb	r3, [r7, #31]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d105      	bne.n	800150c <HAL_RCC_OscConfig+0x5b0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001500:	4ba5      	ldr	r3, [pc, #660]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001504:	4aa4      	ldr	r2, [pc, #656]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001506:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800150a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0320 	and.w	r3, r3, #32
 8001514:	2b00      	cmp	r3, #0
 8001516:	d03c      	beq.n	8001592 <HAL_RCC_OscConfig+0x636>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151c:	2b00      	cmp	r3, #0
 800151e:	d01c      	beq.n	800155a <HAL_RCC_OscConfig+0x5fe>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001520:	4b9d      	ldr	r3, [pc, #628]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001522:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001526:	4a9c      	ldr	r2, [pc, #624]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001530:	f7ff f9ac 	bl	800088c <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0x5ee>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001538:	f7ff f9a8 	bl	800088c <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b02      	cmp	r3, #2
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e12b      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800154a:	4b93      	ldr	r3, [pc, #588]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 800154c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001550:	f003 0302 	and.w	r3, r3, #2
 8001554:	2b00      	cmp	r3, #0
 8001556:	d0ef      	beq.n	8001538 <HAL_RCC_OscConfig+0x5dc>
 8001558:	e01b      	b.n	8001592 <HAL_RCC_OscConfig+0x636>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800155a:	4b8f      	ldr	r3, [pc, #572]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 800155c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001560:	4a8d      	ldr	r2, [pc, #564]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001562:	f023 0301 	bic.w	r3, r3, #1
 8001566:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800156a:	f7ff f98f 	bl	800088c <HAL_GetTick>
 800156e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001570:	e008      	b.n	8001584 <HAL_RCC_OscConfig+0x628>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001572:	f7ff f98b 	bl	800088c <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	2b02      	cmp	r3, #2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x628>
        {
          return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e10e      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001584:	4b84      	ldr	r3, [pc, #528]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001586:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1ef      	bne.n	8001572 <HAL_RCC_OscConfig+0x616>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001596:	2b00      	cmp	r3, #0
 8001598:	f000 8102 	beq.w	80017a0 <HAL_RCC_OscConfig+0x844>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	f040 80c5 	bne.w	8001730 <HAL_RCC_OscConfig+0x7d4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80015a6:	4b7c      	ldr	r3, [pc, #496]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 80015a8:	68db      	ldr	r3, [r3, #12]
 80015aa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	f003 0203 	and.w	r2, r3, #3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d12c      	bne.n	8001614 <HAL_RCC_OscConfig+0x6b8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c4:	3b01      	subs	r3, #1
 80015c6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d123      	bne.n	8001614 <HAL_RCC_OscConfig+0x6b8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015d6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80015d8:	429a      	cmp	r2, r3
 80015da:	d11b      	bne.n	8001614 <HAL_RCC_OscConfig+0x6b8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015e6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d113      	bne.n	8001614 <HAL_RCC_OscConfig+0x6b8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015f6:	085b      	lsrs	r3, r3, #1
 80015f8:	3b01      	subs	r3, #1
 80015fa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d109      	bne.n	8001614 <HAL_RCC_OscConfig+0x6b8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160a:	085b      	lsrs	r3, r3, #1
 800160c:	3b01      	subs	r3, #1
 800160e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001610:	429a      	cmp	r2, r3
 8001612:	d067      	beq.n	80016e4 <HAL_RCC_OscConfig+0x788>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	2b0c      	cmp	r3, #12
 8001618:	d062      	beq.n	80016e0 <HAL_RCC_OscConfig+0x784>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800161a:	4b5f      	ldr	r3, [pc, #380]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <HAL_RCC_OscConfig+0x6ce>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e0bb      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800162a:	4b5b      	ldr	r3, [pc, #364]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a5a      	ldr	r2, [pc, #360]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001630:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001634:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001636:	f7ff f929 	bl	800088c <HAL_GetTick>
 800163a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800163c:	e008      	b.n	8001650 <HAL_RCC_OscConfig+0x6f4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800163e:	f7ff f925 	bl	800088c <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	2b02      	cmp	r3, #2
 800164a:	d901      	bls.n	8001650 <HAL_RCC_OscConfig+0x6f4>
              {
                return HAL_TIMEOUT;
 800164c:	2303      	movs	r3, #3
 800164e:	e0a8      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001650:	4b51      	ldr	r3, [pc, #324]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001658:	2b00      	cmp	r3, #0
 800165a:	d1f0      	bne.n	800163e <HAL_RCC_OscConfig+0x6e2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800165c:	4b4e      	ldr	r3, [pc, #312]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 800165e:	68da      	ldr	r2, [r3, #12]
 8001660:	4b4e      	ldr	r3, [pc, #312]	; (800179c <HAL_RCC_OscConfig+0x840>)
 8001662:	4013      	ands	r3, r2
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800166c:	3a01      	subs	r2, #1
 800166e:	0112      	lsls	r2, r2, #4
 8001670:	4311      	orrs	r1, r2
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001676:	0212      	lsls	r2, r2, #8
 8001678:	4311      	orrs	r1, r2
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800167e:	0852      	lsrs	r2, r2, #1
 8001680:	3a01      	subs	r2, #1
 8001682:	0552      	lsls	r2, r2, #21
 8001684:	4311      	orrs	r1, r2
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800168a:	0852      	lsrs	r2, r2, #1
 800168c:	3a01      	subs	r2, #1
 800168e:	0652      	lsls	r2, r2, #25
 8001690:	4311      	orrs	r1, r2
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001696:	06d2      	lsls	r2, r2, #27
 8001698:	430a      	orrs	r2, r1
 800169a:	493f      	ldr	r1, [pc, #252]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 800169c:	4313      	orrs	r3, r2
 800169e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80016a0:	4b3d      	ldr	r3, [pc, #244]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a3c      	ldr	r2, [pc, #240]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 80016a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016ac:	4b3a      	ldr	r3, [pc, #232]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	4a39      	ldr	r2, [pc, #228]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 80016b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80016b8:	f7ff f8e8 	bl	800088c <HAL_GetTick>
 80016bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016be:	e008      	b.n	80016d2 <HAL_RCC_OscConfig+0x776>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c0:	f7ff f8e4 	bl	800088c <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_OscConfig+0x776>
              {
                return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e067      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016d2:	4b31      	ldr	r3, [pc, #196]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d0f0      	beq.n	80016c0 <HAL_RCC_OscConfig+0x764>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80016de:	e05f      	b.n	80017a0 <HAL_RCC_OscConfig+0x844>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e05e      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016e4:	4b2c      	ldr	r3, [pc, #176]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d157      	bne.n	80017a0 <HAL_RCC_OscConfig+0x844>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80016f0:	4b29      	ldr	r3, [pc, #164]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a28      	ldr	r2, [pc, #160]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 80016f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016fc:	4b26      	ldr	r3, [pc, #152]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	4a25      	ldr	r2, [pc, #148]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001702:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001706:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001708:	f7ff f8c0 	bl	800088c <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0x7c6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001710:	f7ff f8bc 	bl	800088c <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b02      	cmp	r3, #2
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0x7c6>
            {
              return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e03f      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001722:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d0f0      	beq.n	8001710 <HAL_RCC_OscConfig+0x7b4>
 800172e:	e037      	b.n	80017a0 <HAL_RCC_OscConfig+0x844>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	2b0c      	cmp	r3, #12
 8001734:	d02d      	beq.n	8001792 <HAL_RCC_OscConfig+0x836>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001736:	4b18      	ldr	r3, [pc, #96]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a17      	ldr	r2, [pc, #92]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 800173c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001740:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001742:	4b15      	ldr	r3, [pc, #84]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d105      	bne.n	800175a <HAL_RCC_OscConfig+0x7fe>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800174e:	4b12      	ldr	r3, [pc, #72]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	4a11      	ldr	r2, [pc, #68]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001754:	f023 0303 	bic.w	r3, r3, #3
 8001758:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800175a:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	4a0e      	ldr	r2, [pc, #56]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001760:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001764:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001768:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800176a:	f7ff f88f 	bl	800088c <HAL_GetTick>
 800176e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001770:	e008      	b.n	8001784 <HAL_RCC_OscConfig+0x828>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001772:	f7ff f88b 	bl	800088c <HAL_GetTick>
 8001776:	4602      	mov	r2, r0
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d901      	bls.n	8001784 <HAL_RCC_OscConfig+0x828>
          {
            return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e00e      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001784:	4b04      	ldr	r3, [pc, #16]	; (8001798 <HAL_RCC_OscConfig+0x83c>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800178c:	2b00      	cmp	r3, #0
 800178e:	d1f0      	bne.n	8001772 <HAL_RCC_OscConfig+0x816>
 8001790:	e006      	b.n	80017a0 <HAL_RCC_OscConfig+0x844>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e005      	b.n	80017a2 <HAL_RCC_OscConfig+0x846>
 8001796:	bf00      	nop
 8001798:	40021000 	.word	0x40021000
 800179c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 80017a0:	2300      	movs	r3, #0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3724      	adds	r7, #36	; 0x24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd90      	pop	{r4, r7, pc}
 80017aa:	bf00      	nop

080017ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017ac:	b590      	push	{r4, r7, lr}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
 80017b6:	4c6d      	ldr	r4, [pc, #436]	; (800196c <HAL_RCC_ClockConfig+0x1c0>)
 80017b8:	447c      	add	r4, pc
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d101      	bne.n	80017c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e0cb      	b.n	800195c <HAL_RCC_ClockConfig+0x1b0>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017c4:	4b67      	ldr	r3, [pc, #412]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 0307 	and.w	r3, r3, #7
 80017cc:	683a      	ldr	r2, [r7, #0]
 80017ce:	429a      	cmp	r2, r3
 80017d0:	d910      	bls.n	80017f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017d2:	4b64      	ldr	r3, [pc, #400]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f023 0207 	bic.w	r2, r3, #7
 80017da:	4962      	ldr	r1, [pc, #392]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	4313      	orrs	r3, r2
 80017e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017e2:	4b60      	ldr	r3, [pc, #384]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0307 	and.w	r3, r3, #7
 80017ea:	683a      	ldr	r2, [r7, #0]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d001      	beq.n	80017f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e0b3      	b.n	800195c <HAL_RCC_ClockConfig+0x1b0>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0301 	and.w	r3, r3, #1
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d04c      	beq.n	800189a <HAL_RCC_ClockConfig+0xee>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2b03      	cmp	r3, #3
 8001806:	d107      	bne.n	8001818 <HAL_RCC_ClockConfig+0x6c>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001808:	4b57      	ldr	r3, [pc, #348]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d121      	bne.n	8001858 <HAL_RCC_ClockConfig+0xac>
      {
        return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e0a1      	b.n	800195c <HAL_RCC_ClockConfig+0x1b0>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	2b02      	cmp	r3, #2
 800181e:	d107      	bne.n	8001830 <HAL_RCC_ClockConfig+0x84>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001820:	4b51      	ldr	r3, [pc, #324]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001828:	2b00      	cmp	r3, #0
 800182a:	d115      	bne.n	8001858 <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e095      	b.n	800195c <HAL_RCC_ClockConfig+0x1b0>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d107      	bne.n	8001848 <HAL_RCC_ClockConfig+0x9c>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001838:	4b4b      	ldr	r3, [pc, #300]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d109      	bne.n	8001858 <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e089      	b.n	800195c <HAL_RCC_ClockConfig+0x1b0>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001848:	4b47      	ldr	r3, [pc, #284]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001850:	2b00      	cmp	r3, #0
 8001852:	d101      	bne.n	8001858 <HAL_RCC_ClockConfig+0xac>
        {
          return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e081      	b.n	800195c <HAL_RCC_ClockConfig+0x1b0>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001858:	4b43      	ldr	r3, [pc, #268]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	f023 0203 	bic.w	r2, r3, #3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	4940      	ldr	r1, [pc, #256]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001866:	4313      	orrs	r3, r2
 8001868:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800186a:	f7ff f80f 	bl	800088c <HAL_GetTick>
 800186e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001870:	e00a      	b.n	8001888 <HAL_RCC_ClockConfig+0xdc>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001872:	f7ff f80b 	bl	800088c <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001880:	4293      	cmp	r3, r2
 8001882:	d901      	bls.n	8001888 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_TIMEOUT;
 8001884:	2303      	movs	r3, #3
 8001886:	e069      	b.n	800195c <HAL_RCC_ClockConfig+0x1b0>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001888:	4b37      	ldr	r3, [pc, #220]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	f003 020c 	and.w	r2, r3, #12
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	009b      	lsls	r3, r3, #2
 8001896:	429a      	cmp	r2, r3
 8001898:	d1eb      	bne.n	8001872 <HAL_RCC_ClockConfig+0xc6>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d008      	beq.n	80018b8 <HAL_RCC_ClockConfig+0x10c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018a6:	4b30      	ldr	r3, [pc, #192]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	492d      	ldr	r1, [pc, #180]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018b8:	4b2a      	ldr	r3, [pc, #168]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0307 	and.w	r3, r3, #7
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d210      	bcs.n	80018e8 <HAL_RCC_ClockConfig+0x13c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018c6:	4b27      	ldr	r3, [pc, #156]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f023 0207 	bic.w	r2, r3, #7
 80018ce:	4925      	ldr	r1, [pc, #148]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018d6:	4b23      	ldr	r3, [pc, #140]	; (8001964 <HAL_RCC_ClockConfig+0x1b8>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0307 	and.w	r3, r3, #7
 80018de:	683a      	ldr	r2, [r7, #0]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d001      	beq.n	80018e8 <HAL_RCC_ClockConfig+0x13c>
    {
      return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e039      	b.n	800195c <HAL_RCC_ClockConfig+0x1b0>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f003 0304 	and.w	r3, r3, #4
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d008      	beq.n	8001906 <HAL_RCC_ClockConfig+0x15a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018f4:	4b1c      	ldr	r3, [pc, #112]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	4919      	ldr	r1, [pc, #100]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001902:	4313      	orrs	r3, r2
 8001904:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0308 	and.w	r3, r3, #8
 800190e:	2b00      	cmp	r3, #0
 8001910:	d009      	beq.n	8001926 <HAL_RCC_ClockConfig+0x17a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001912:	4b15      	ldr	r3, [pc, #84]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	691b      	ldr	r3, [r3, #16]
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	4911      	ldr	r1, [pc, #68]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 8001922:	4313      	orrs	r3, r2
 8001924:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001926:	f000 f829 	bl	800197c <HAL_RCC_GetSysClockFreq>
 800192a:	4601      	mov	r1, r0
 800192c:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	091b      	lsrs	r3, r3, #4
 8001932:	f003 030f 	and.w	r3, r3, #15
 8001936:	4a0e      	ldr	r2, [pc, #56]	; (8001970 <HAL_RCC_ClockConfig+0x1c4>)
 8001938:	58a2      	ldr	r2, [r4, r2]
 800193a:	5cd3      	ldrb	r3, [r2, r3]
 800193c:	f003 031f 	and.w	r3, r3, #31
 8001940:	fa21 f303 	lsr.w	r3, r1, r3
 8001944:	4a0b      	ldr	r2, [pc, #44]	; (8001974 <HAL_RCC_ClockConfig+0x1c8>)
 8001946:	58a2      	ldr	r2, [r4, r2]
 8001948:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800194a:	4b0b      	ldr	r3, [pc, #44]	; (8001978 <HAL_RCC_ClockConfig+0x1cc>)
 800194c:	58e3      	ldr	r3, [r4, r3]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4618      	mov	r0, r3
 8001952:	f7fe ff3d 	bl	80007d0 <HAL_InitTick>
 8001956:	4603      	mov	r3, r0
 8001958:	72fb      	strb	r3, [r7, #11]

  return status;
 800195a:	7afb      	ldrb	r3, [r7, #11]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3714      	adds	r7, #20
 8001960:	46bd      	mov	sp, r7
 8001962:	bd90      	pop	{r4, r7, pc}
 8001964:	40022000 	.word	0x40022000
 8001968:	40021000 	.word	0x40021000
 800196c:	ffffe9d0 	.word	0xffffe9d0
 8001970:	00000018 	.word	0x00000018
 8001974:	00000008 	.word	0x00000008
 8001978:	00000014 	.word	0x00000014

0800197c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800197c:	b480      	push	{r7}
 800197e:	b089      	sub	sp, #36	; 0x24
 8001980:	af00      	add	r7, sp, #0
 8001982:	4a45      	ldr	r2, [pc, #276]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x11c>)
 8001984:	447a      	add	r2, pc
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001986:	2300      	movs	r3, #0
 8001988:	61fb      	str	r3, [r7, #28]
 800198a:	2300      	movs	r3, #0
 800198c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800198e:	4b3f      	ldr	r3, [pc, #252]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x110>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f003 030c 	and.w	r3, r3, #12
 8001996:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001998:	4b3c      	ldr	r3, [pc, #240]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x110>)
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	f003 0303 	and.w	r3, r3, #3
 80019a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <HAL_RCC_GetSysClockFreq+0x38>
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	2b0c      	cmp	r3, #12
 80019ac:	d123      	bne.n	80019f6 <HAL_RCC_GetSysClockFreq+0x7a>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d120      	bne.n	80019f6 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80019b4:	4b35      	ldr	r3, [pc, #212]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x110>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0308 	and.w	r3, r3, #8
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d107      	bne.n	80019d0 <HAL_RCC_GetSysClockFreq+0x54>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80019c0:	4b32      	ldr	r3, [pc, #200]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x110>)
 80019c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019c6:	0a1b      	lsrs	r3, r3, #8
 80019c8:	f003 030f 	and.w	r3, r3, #15
 80019cc:	61fb      	str	r3, [r7, #28]
 80019ce:	e005      	b.n	80019dc <HAL_RCC_GetSysClockFreq+0x60>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80019d0:	4b2e      	ldr	r3, [pc, #184]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x110>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	091b      	lsrs	r3, r3, #4
 80019d6:	f003 030f 	and.w	r3, r3, #15
 80019da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80019dc:	4b2f      	ldr	r3, [pc, #188]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x120>)
 80019de:	58d3      	ldr	r3, [r2, r3]
 80019e0:	461a      	mov	r2, r3
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d10d      	bne.n	8001a0c <HAL_RCC_GetSysClockFreq+0x90>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019f4:	e00a      	b.n	8001a0c <HAL_RCC_GetSysClockFreq+0x90>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	2b04      	cmp	r3, #4
 80019fa:	d102      	bne.n	8001a02 <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80019fc:	4b24      	ldr	r3, [pc, #144]	; (8001a90 <HAL_RCC_GetSysClockFreq+0x114>)
 80019fe:	61bb      	str	r3, [r7, #24]
 8001a00:	e004      	b.n	8001a0c <HAL_RCC_GetSysClockFreq+0x90>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	2b08      	cmp	r3, #8
 8001a06:	d101      	bne.n	8001a0c <HAL_RCC_GetSysClockFreq+0x90>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a08:	4b22      	ldr	r3, [pc, #136]	; (8001a94 <HAL_RCC_GetSysClockFreq+0x118>)
 8001a0a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	2b0c      	cmp	r3, #12
 8001a10:	d134      	bne.n	8001a7c <HAL_RCC_GetSysClockFreq+0x100>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a12:	4b1e      	ldr	r3, [pc, #120]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x110>)
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	f003 0303 	and.w	r3, r3, #3
 8001a1a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	2b02      	cmp	r3, #2
 8001a20:	d003      	beq.n	8001a2a <HAL_RCC_GetSysClockFreq+0xae>
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	2b03      	cmp	r3, #3
 8001a26:	d003      	beq.n	8001a30 <HAL_RCC_GetSysClockFreq+0xb4>
 8001a28:	e005      	b.n	8001a36 <HAL_RCC_GetSysClockFreq+0xba>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001a2a:	4b19      	ldr	r3, [pc, #100]	; (8001a90 <HAL_RCC_GetSysClockFreq+0x114>)
 8001a2c:	617b      	str	r3, [r7, #20]
      break;
 8001a2e:	e005      	b.n	8001a3c <HAL_RCC_GetSysClockFreq+0xc0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001a30:	4b18      	ldr	r3, [pc, #96]	; (8001a94 <HAL_RCC_GetSysClockFreq+0x118>)
 8001a32:	617b      	str	r3, [r7, #20]
      break;
 8001a34:	e002      	b.n	8001a3c <HAL_RCC_GetSysClockFreq+0xc0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	617b      	str	r3, [r7, #20]
      break;
 8001a3a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a3c:	4b13      	ldr	r3, [pc, #76]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x110>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	091b      	lsrs	r3, r3, #4
 8001a42:	f003 0307 	and.w	r3, r3, #7
 8001a46:	3301      	adds	r3, #1
 8001a48:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a4a:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x110>)
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	0a1b      	lsrs	r3, r3, #8
 8001a50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a54:	697a      	ldr	r2, [r7, #20]
 8001a56:	fb02 f203 	mul.w	r2, r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a60:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a62:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x110>)
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	0e5b      	lsrs	r3, r3, #25
 8001a68:	f003 0303 	and.w	r3, r3, #3
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001a72:	697a      	ldr	r2, [r7, #20]
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a7a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001a7c:	69bb      	ldr	r3, [r7, #24]
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3724      	adds	r7, #36	; 0x24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	00f42400 	.word	0x00f42400
 8001a94:	007a1200 	.word	0x007a1200
 8001a98:	ffffe804 	.word	0xffffe804
 8001a9c:	00000004 	.word	0x00000004

08001aa0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001aac:	4b2a      	ldr	r3, [pc, #168]	; (8001b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001aae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ab0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d003      	beq.n	8001ac0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001ab8:	f7ff f9e8 	bl	8000e8c <HAL_PWREx_GetVoltageRange>
 8001abc:	6178      	str	r0, [r7, #20]
 8001abe:	e014      	b.n	8001aea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ac0:	4b25      	ldr	r3, [pc, #148]	; (8001b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac4:	4a24      	ldr	r2, [pc, #144]	; (8001b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aca:	6593      	str	r3, [r2, #88]	; 0x58
 8001acc:	4b22      	ldr	r3, [pc, #136]	; (8001b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001ad8:	f7ff f9d8 	bl	8000e8c <HAL_PWREx_GetVoltageRange>
 8001adc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ade:	4b1e      	ldr	r3, [pc, #120]	; (8001b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ae2:	4a1d      	ldr	r2, [pc, #116]	; (8001b58 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ae4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ae8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001af0:	d10b      	bne.n	8001b0a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2b80      	cmp	r3, #128	; 0x80
 8001af6:	d919      	bls.n	8001b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2ba0      	cmp	r3, #160	; 0xa0
 8001afc:	d902      	bls.n	8001b04 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001afe:	2302      	movs	r3, #2
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	e013      	b.n	8001b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b04:	2301      	movs	r3, #1
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	e010      	b.n	8001b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2b80      	cmp	r3, #128	; 0x80
 8001b0e:	d902      	bls.n	8001b16 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001b10:	2303      	movs	r3, #3
 8001b12:	613b      	str	r3, [r7, #16]
 8001b14:	e00a      	b.n	8001b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2b80      	cmp	r3, #128	; 0x80
 8001b1a:	d102      	bne.n	8001b22 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	613b      	str	r3, [r7, #16]
 8001b20:	e004      	b.n	8001b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2b70      	cmp	r3, #112	; 0x70
 8001b26:	d101      	bne.n	8001b2c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b28:	2301      	movs	r3, #1
 8001b2a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001b2c:	4b0b      	ldr	r3, [pc, #44]	; (8001b5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f023 0207 	bic.w	r2, r3, #7
 8001b34:	4909      	ldr	r1, [pc, #36]	; (8001b5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001b3c:	4b07      	ldr	r3, [pc, #28]	; (8001b5c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0307 	and.w	r3, r3, #7
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d001      	beq.n	8001b4e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e000      	b.n	8001b50 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3718      	adds	r7, #24
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	40022000 	.word	0x40022000

08001b60 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a04      	ldr	r2, [pc, #16]	; (8001b7c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001b6a:	f043 0304 	orr.w	r3, r3, #4
 8001b6e:	6013      	str	r3, [r2, #0]
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	40021000 	.word	0x40021000

08001b80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d101      	bne.n	8001b92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e049      	b.n	8001c26 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d106      	bne.n	8001bac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f7fe fc84 	bl	80004b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2202      	movs	r2, #2
 8001bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	3304      	adds	r3, #4
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4610      	mov	r0, r2
 8001bc0:	f000 fa2e 	bl	8002020 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2201      	movs	r2, #1
 8001c18:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c24:	2300      	movs	r3, #0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b082      	sub	sp, #8
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2202      	movs	r2, #2
 8001c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	6a1a      	ldr	r2, [r3, #32]
 8001c44:	f241 1311 	movw	r3, #4369	; 0x1111
 8001c48:	4013      	ands	r3, r2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d10f      	bne.n	8001c6e <HAL_TIM_Base_DeInit+0x40>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	6a1a      	ldr	r2, [r3, #32]
 8001c54:	f240 4344 	movw	r3, #1092	; 0x444
 8001c58:	4013      	ands	r3, r2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d107      	bne.n	8001c6e <HAL_TIM_Base_DeInit+0x40>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f022 0201 	bic.w	r2, r2, #1
 8001c6c:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7fe fc46 	bl	8000500 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2200      	movs	r2, #0
 8001c78:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
	...

08001ce8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d001      	beq.n	8001d00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e03b      	b.n	8001d78 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2202      	movs	r2, #2
 8001d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68da      	ldr	r2, [r3, #12]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f042 0201 	orr.w	r2, r2, #1
 8001d16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a19      	ldr	r2, [pc, #100]	; (8001d84 <HAL_TIM_Base_Start_IT+0x9c>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d009      	beq.n	8001d36 <HAL_TIM_Base_Start_IT+0x4e>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d2a:	d004      	beq.n	8001d36 <HAL_TIM_Base_Start_IT+0x4e>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a15      	ldr	r2, [pc, #84]	; (8001d88 <HAL_TIM_Base_Start_IT+0xa0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d115      	bne.n	8001d62 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	689a      	ldr	r2, [r3, #8]
 8001d3c:	4b13      	ldr	r3, [pc, #76]	; (8001d8c <HAL_TIM_Base_Start_IT+0xa4>)
 8001d3e:	4013      	ands	r3, r2
 8001d40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	2b06      	cmp	r3, #6
 8001d46:	d015      	beq.n	8001d74 <HAL_TIM_Base_Start_IT+0x8c>
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d4e:	d011      	beq.n	8001d74 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f042 0201 	orr.w	r2, r2, #1
 8001d5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d60:	e008      	b.n	8001d74 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f042 0201 	orr.w	r2, r2, #1
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	e000      	b.n	8001d76 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d74:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3714      	adds	r7, #20
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	40012c00 	.word	0x40012c00
 8001d88:	40014000 	.word	0x40014000
 8001d8c:	00010007 	.word	0x00010007

08001d90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d122      	bne.n	8001dec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d11b      	bne.n	8001dec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f06f 0202 	mvn.w	r2, #2
 8001dbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	699b      	ldr	r3, [r3, #24]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f000 f905 	bl	8001fe2 <HAL_TIM_IC_CaptureCallback>
 8001dd8:	e005      	b.n	8001de6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 f8f7 	bl	8001fce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 f908 	bl	8001ff6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2200      	movs	r2, #0
 8001dea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	691b      	ldr	r3, [r3, #16]
 8001df2:	f003 0304 	and.w	r3, r3, #4
 8001df6:	2b04      	cmp	r3, #4
 8001df8:	d122      	bne.n	8001e40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	f003 0304 	and.w	r3, r3, #4
 8001e04:	2b04      	cmp	r3, #4
 8001e06:	d11b      	bne.n	8001e40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f06f 0204 	mvn.w	r2, #4
 8001e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2202      	movs	r2, #2
 8001e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	699b      	ldr	r3, [r3, #24]
 8001e1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d003      	beq.n	8001e2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 f8db 	bl	8001fe2 <HAL_TIM_IC_CaptureCallback>
 8001e2c:	e005      	b.n	8001e3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 f8cd 	bl	8001fce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f000 f8de 	bl	8001ff6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	f003 0308 	and.w	r3, r3, #8
 8001e4a:	2b08      	cmp	r3, #8
 8001e4c:	d122      	bne.n	8001e94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	f003 0308 	and.w	r3, r3, #8
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d11b      	bne.n	8001e94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f06f 0208 	mvn.w	r2, #8
 8001e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2204      	movs	r2, #4
 8001e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	69db      	ldr	r3, [r3, #28]
 8001e72:	f003 0303 	and.w	r3, r3, #3
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f000 f8b1 	bl	8001fe2 <HAL_TIM_IC_CaptureCallback>
 8001e80:	e005      	b.n	8001e8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f8a3 	bl	8001fce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e88:	6878      	ldr	r0, [r7, #4]
 8001e8a:	f000 f8b4 	bl	8001ff6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	f003 0310 	and.w	r3, r3, #16
 8001e9e:	2b10      	cmp	r3, #16
 8001ea0:	d122      	bne.n	8001ee8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	f003 0310 	and.w	r3, r3, #16
 8001eac:	2b10      	cmp	r3, #16
 8001eae:	d11b      	bne.n	8001ee8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f06f 0210 	mvn.w	r2, #16
 8001eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2208      	movs	r2, #8
 8001ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f887 	bl	8001fe2 <HAL_TIM_IC_CaptureCallback>
 8001ed4:	e005      	b.n	8001ee2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ed6:	6878      	ldr	r0, [r7, #4]
 8001ed8:	f000 f879 	bl	8001fce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f000 f88a 	bl	8001ff6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d10e      	bne.n	8001f14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d107      	bne.n	8001f14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f06f 0201 	mvn.w	r2, #1
 8001f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7fe fa42 	bl	8000398 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f1e:	2b80      	cmp	r3, #128	; 0x80
 8001f20:	d10e      	bne.n	8001f40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f2c:	2b80      	cmp	r3, #128	; 0x80
 8001f2e:	d107      	bne.n	8001f40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f000 f944 	bl	80021c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	691b      	ldr	r3, [r3, #16]
 8001f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f4e:	d10e      	bne.n	8001f6e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f5a:	2b80      	cmp	r3, #128	; 0x80
 8001f5c:	d107      	bne.n	8001f6e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001f66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f000 f937 	bl	80021dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f78:	2b40      	cmp	r3, #64	; 0x40
 8001f7a:	d10e      	bne.n	8001f9a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f86:	2b40      	cmp	r3, #64	; 0x40
 8001f88:	d107      	bne.n	8001f9a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f000 f838 	bl	800200a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	691b      	ldr	r3, [r3, #16]
 8001fa0:	f003 0320 	and.w	r3, r3, #32
 8001fa4:	2b20      	cmp	r3, #32
 8001fa6:	d10e      	bne.n	8001fc6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	f003 0320 	and.w	r3, r3, #32
 8001fb2:	2b20      	cmp	r3, #32
 8001fb4:	d107      	bne.n	8001fc6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f06f 0220 	mvn.w	r2, #32
 8001fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 f8f7 	bl	80021b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b083      	sub	sp, #12
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b083      	sub	sp, #12
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fea:	bf00      	nop
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	b083      	sub	sp, #12
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ffe:	bf00      	nop
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800200a:	b480      	push	{r7}
 800200c:	b083      	sub	sp, #12
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002012:	bf00      	nop
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
	...

08002020 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002020:	b480      	push	{r7}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a2a      	ldr	r2, [pc, #168]	; (80020dc <TIM_Base_SetConfig+0xbc>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d003      	beq.n	8002040 <TIM_Base_SetConfig+0x20>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800203e:	d108      	bne.n	8002052 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002046:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	68fa      	ldr	r2, [r7, #12]
 800204e:	4313      	orrs	r3, r2
 8002050:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a21      	ldr	r2, [pc, #132]	; (80020dc <TIM_Base_SetConfig+0xbc>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d00b      	beq.n	8002072 <TIM_Base_SetConfig+0x52>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002060:	d007      	beq.n	8002072 <TIM_Base_SetConfig+0x52>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a1e      	ldr	r2, [pc, #120]	; (80020e0 <TIM_Base_SetConfig+0xc0>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d003      	beq.n	8002072 <TIM_Base_SetConfig+0x52>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a1d      	ldr	r2, [pc, #116]	; (80020e4 <TIM_Base_SetConfig+0xc4>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d108      	bne.n	8002084 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002078:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	4313      	orrs	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	4313      	orrs	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	689a      	ldr	r2, [r3, #8]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a0c      	ldr	r2, [pc, #48]	; (80020dc <TIM_Base_SetConfig+0xbc>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d007      	beq.n	80020c0 <TIM_Base_SetConfig+0xa0>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a0b      	ldr	r2, [pc, #44]	; (80020e0 <TIM_Base_SetConfig+0xc0>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d003      	beq.n	80020c0 <TIM_Base_SetConfig+0xa0>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a0a      	ldr	r2, [pc, #40]	; (80020e4 <TIM_Base_SetConfig+0xc4>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d103      	bne.n	80020c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	691a      	ldr	r2, [r3, #16]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	615a      	str	r2, [r3, #20]
}
 80020ce:	bf00      	nop
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	40012c00 	.word	0x40012c00
 80020e0:	40014000 	.word	0x40014000
 80020e4:	40014400 	.word	0x40014400

080020e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d101      	bne.n	8002100 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80020fc:	2302      	movs	r3, #2
 80020fe:	e04f      	b.n	80021a0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2201      	movs	r2, #1
 8002104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2202      	movs	r2, #2
 800210c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a21      	ldr	r2, [pc, #132]	; (80021ac <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d108      	bne.n	800213c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002130:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	4313      	orrs	r3, r2
 800213a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002142:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	4313      	orrs	r3, r2
 800214c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4a14      	ldr	r2, [pc, #80]	; (80021ac <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d009      	beq.n	8002174 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002168:	d004      	beq.n	8002174 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a10      	ldr	r2, [pc, #64]	; (80021b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d10c      	bne.n	800218e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800217a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	4313      	orrs	r3, r2
 8002184:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	68ba      	ldr	r2, [r7, #8]
 800218c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800219e:	2300      	movs	r3, #0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	40012c00 	.word	0x40012c00
 80021b0:	40014000 	.word	0x40014000

080021b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <memset>:
 80021f0:	4402      	add	r2, r0
 80021f2:	4603      	mov	r3, r0
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d100      	bne.n	80021fa <memset+0xa>
 80021f8:	4770      	bx	lr
 80021fa:	f803 1b01 	strb.w	r1, [r3], #1
 80021fe:	e7f9      	b.n	80021f4 <memset+0x4>

08002200 <_init>:
 8002200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002202:	bf00      	nop
 8002204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002206:	bc08      	pop	{r3}
 8002208:	469e      	mov	lr, r3
 800220a:	4770      	bx	lr

0800220c <_fini>:
 800220c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800220e:	bf00      	nop
 8002210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002212:	bc08      	pop	{r3}
 8002214:	469e      	mov	lr, r3
 8002216:	4770      	bx	lr
