#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000239c7976fa0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_00000239c7943440 .param/l "AWIDTH" 0 2 4, +C4<00000000000000000000000000000101>;
P_00000239c7943478 .param/l "DWIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
v00000239c79d1800_0 .var/i "i", 31 0;
v00000239c79d18a0_0 .var "r_addr_in", 4 0;
v00000239c79d1b20_0 .var "r_addr_out1", 4 0;
v00000239c79d13a0_0 .var "r_addr_out2", 4 0;
v00000239c79d1bc0_0 .var "r_clk", 0 0;
v00000239c79d1f80_0 .var "r_data_in", 31 0;
v00000239c79d1080_0 .net "r_data_out1", 31 0, L_00000239c797d6d0;  1 drivers
v00000239c79d11c0_0 .net "r_data_out2", 31 0, L_00000239c797d970;  1 drivers
v00000239c79d1a80_0 .var "r_rst", 0 0;
v00000239c79d16c0_0 .var "r_wr_en", 0 0;
S_00000239c7977130 .scope task, "display" "display" 2 59, 2 59 0, S_00000239c7976fa0;
 .timescale 0 0;
v00000239c79432b0_0 .var/i "counter", 31 0;
E_00000239c7967000 .event posedge, v00000239c79d1120_0;
TD_tb.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239c79d1800_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000239c79d1800_0;
    %load/vec4 v00000239c79432b0_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000239c79d1800_0;
    %pad/s 5;
    %store/vec4 v00000239c79d1b20_0, 0, 5;
    %load/vec4 v00000239c79d1800_0;
    %pad/s 5;
    %store/vec4 v00000239c79d13a0_0, 0, 5;
    %wait E_00000239c7967000;
    %vpi_call 2 65 "$display", $time, " ", "addr 1 = %d, data 1 = %d", v00000239c79d1b20_0, v00000239c79d1080_0 {0 0 0};
    %vpi_call 2 66 "$display", $time, " ", "addr 2 = %d, data 2 = %d\012", v00000239c79d13a0_0, v00000239c79d11c0_0 {0 0 0};
    %load/vec4 v00000239c79d1800_0;
    %addi 1, 0, 32;
    %store/vec4 v00000239c79d1800_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000239c7974a80 .scope task, "load" "load" 2 46, 2 46 0, S_00000239c7976fa0;
 .timescale 0 0;
v00000239c7943120_0 .var/i "counter", 31 0;
TD_tb.load ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239c79d16c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239c79d1800_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000239c79d1800_0;
    %load/vec4 v00000239c7943120_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %wait E_00000239c7967000;
    %load/vec4 v00000239c79d1800_0;
    %pad/s 5;
    %store/vec4 v00000239c79d18a0_0, 0, 5;
    %load/vec4 v00000239c79d1800_0;
    %store/vec4 v00000239c79d1f80_0, 0, 32;
    %load/vec4 v00000239c79d1800_0;
    %addi 1, 0, 32;
    %store/vec4 v00000239c79d1800_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %wait E_00000239c7967000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239c79d16c0_0, 0, 1;
    %end;
S_00000239c7974c10 .scope module, "r_eg" "register" 2 16, 3 3 0, S_00000239c7976fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst";
    .port_info 2 /INPUT 1 "r_wr_en";
    .port_info 3 /INPUT 32 "r_data_in";
    .port_info 4 /INPUT 5 "r_addr_in";
    .port_info 5 /OUTPUT 32 "r_data_out1";
    .port_info 6 /OUTPUT 32 "r_data_out2";
    .port_info 7 /INPUT 5 "r_addr_out1";
    .port_info 8 /INPUT 5 "r_addr_out2";
P_00000239c792bd30 .param/l "AWIDTH" 0 3 5, +C4<00000000000000000000000000000101>;
P_00000239c792bd68 .param/l "DWIDTH" 0 3 4, +C4<00000000000000000000000000100000>;
L_00000239c797d6d0 .functor BUFZ 32, L_00000239c79d1260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000239c797d970 .functor BUFZ 32, L_00000239c7a1d100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000239c79772c0_0 .net *"_ivl_0", 31 0, L_00000239c79d1260;  1 drivers
v00000239c7977360_0 .net *"_ivl_10", 6 0, L_00000239c7a1cc00;  1 drivers
L_00000239c79d3750 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000239c7974da0_0 .net *"_ivl_13", 1 0, L_00000239c79d3750;  1 drivers
v00000239c7974e40_0 .net *"_ivl_2", 6 0, L_00000239c79d1440;  1 drivers
L_00000239c79d3708 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000239c7974ee0_0 .net *"_ivl_5", 1 0, L_00000239c79d3708;  1 drivers
v00000239c79d14e0_0 .net *"_ivl_8", 31 0, L_00000239c7a1d100;  1 drivers
v00000239c79d1620 .array "data_reg", 31 0, 31 0;
v00000239c79d1e40_0 .var/i "i", 31 0;
v00000239c79d1580_0 .net "r_addr_in", 4 0, v00000239c79d18a0_0;  1 drivers
v00000239c79d1760_0 .net "r_addr_out1", 4 0, v00000239c79d1b20_0;  1 drivers
v00000239c79d1d00_0 .net "r_addr_out2", 4 0, v00000239c79d13a0_0;  1 drivers
v00000239c79d1120_0 .net "r_clk", 0 0, v00000239c79d1bc0_0;  1 drivers
v00000239c79d1da0_0 .net "r_data_in", 31 0, v00000239c79d1f80_0;  1 drivers
v00000239c79d1940_0 .net "r_data_out1", 31 0, L_00000239c797d6d0;  alias, 1 drivers
v00000239c79d1ee0_0 .net "r_data_out2", 31 0, L_00000239c797d970;  alias, 1 drivers
v00000239c79d1300_0 .net "r_rst", 0 0, v00000239c79d1a80_0;  1 drivers
v00000239c79d19e0_0 .net "r_wr_en", 0 0, v00000239c79d16c0_0;  1 drivers
E_00000239c7966900/0 .event negedge, v00000239c79d1300_0;
E_00000239c7966900/1 .event posedge, v00000239c79d1120_0;
E_00000239c7966900 .event/or E_00000239c7966900/0, E_00000239c7966900/1;
L_00000239c79d1260 .array/port v00000239c79d1620, L_00000239c79d1440;
L_00000239c79d1440 .concat [ 5 2 0 0], v00000239c79d1b20_0, L_00000239c79d3708;
L_00000239c7a1d100 .array/port v00000239c79d1620, L_00000239c7a1cc00;
L_00000239c7a1cc00 .concat [ 5 2 0 0], v00000239c79d13a0_0, L_00000239c79d3750;
S_00000239c79d2150 .scope task, "reset" "reset" 2 38, 2 38 0, S_00000239c7976fa0;
 .timescale 0 0;
v00000239c79d1c60_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239c79d1a80_0, 0, 1;
    %load/vec4 v00000239c79d1c60_0;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000239c7967000;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000239c79d1a80_0, 0, 1;
    %end;
    .scope S_00000239c7974c10;
T_3 ;
    %wait E_00000239c7966900;
    %load/vec4 v00000239c79d1300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239c79d1e40_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000239c79d1e40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000239c79d1e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000239c79d1620, 0, 4;
    %load/vec4 v00000239c79d1e40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000239c79d1e40_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000239c79d19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000239c79d1da0_0;
    %load/vec4 v00000239c79d1580_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000239c79d1620, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000239c7976fa0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000239c79d1800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239c79d16c0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000239c79d18a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000239c79d1b20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000239c79d13a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000239c79d1bc0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000239c7976fa0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v00000239c79d1bc0_0;
    %inv;
    %store/vec4 v00000239c79d1bc0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000239c7976fa0;
T_6 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000239c79d1c60_0, 0, 32;
    %fork TD_tb.reset, S_00000239c79d2150;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000239c7943120_0, 0, 32;
    %fork TD_tb.load, S_00000239c7974a80;
    %join;
    %wait E_00000239c7967000;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000239c79432b0_0, 0, 32;
    %fork TD_tb.display, S_00000239c7977130;
    %join;
    %delay 20, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_reg.v";
    "././source/register.v";
