==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/pipeline_off_unroll_2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 109.082 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.329 seconds; current allocated memory: 110.949 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 92 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 294 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'readweights' (conv2D0.cpp:16:15) in function 'conv2D0' partially with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'readImg' (conv2D0.cpp:12:11) in function 'conv2D0' partially with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< loop_ocol> at conv2D0.cpp:22:14 
INFO: [HLS 214-376] automatically set the pipeline for Loop< writeImg> at conv2D0.cpp:35:12 
INFO: [HLS 214-291] Loop 'loop_k1' is marked as complete unroll implied by the pipeline pragma (conv2D0.cpp:24:13)
INFO: [HLS 214-291] Loop 'loop_k2' is marked as complete unroll implied by the pipeline pragma (conv2D0.cpp:25:14)
INFO: [HLS 214-186] Unrolling loop 'loop_k1' (conv2D0.cpp:24:13) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k2' (conv2D0.cpp:25:14) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'img_inT' due to pipeline pragma (conv2D0.cpp:8:16)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'weightsT' due to pipeline pragma (conv2D0.cpp:10:14)
INFO: [HLS 214-248] Applying array_partition to 'img_inT': Complete partitioning on dimension 1. (conv2D0.cpp:8:16)
INFO: [HLS 214-248] Applying array_partition to 'weightsT': Complete partitioning on dimension 1. (conv2D0.cpp:10:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.075 seconds; current allocated memory: 113.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 113.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 119.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 120.508 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'img_outT' (conv2D0.cpp:9) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'img_outT' (conv2D0.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv2D0.cpp:19:16) to (conv2D0.cpp:16:15) in function 'conv2D0'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:34)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 142.660 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'loop_orow'(conv2D0.cpp:21:13) and 'loop_ocol'(conv2D0.cpp:22:14) in function 'conv2D0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_orow' (conv2D0.cpp:21:13) in function 'conv2D0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 155.293 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0_Pipeline_loop_orow_loop_ocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'loop_orow_loop_ocol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'loop_orow_loop_ocol'
WARNING: [HLS 200-871] Estimated clock period (7.571 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv2D0_Pipeline_loop_orow_loop_ocol' consists of the following:
	'store' operation 0 bit ('orow_write_ln21', conv2D0.cpp:21) of constant 0 on local variable 'orow', conv2D0.cpp:21 [63]  (1.588 ns)
	'load' operation 2 bit ('orow_load', conv2D0.cpp:21) on local variable 'orow', conv2D0.cpp:21 [73]  (0.000 ns)
	'add' operation 2 bit ('add_ln21_1', conv2D0.cpp:21) [78]  (1.565 ns)
	'select' operation 2 bit ('select_ln21_1', conv2D0.cpp:21) [79]  (0.993 ns)
	'shl' operation 2 bit ('shl_ln31', conv2D0.cpp:31) [110]  (0.000 ns)
	'sub' operation 2 bit ('sub_ln31', conv2D0.cpp:31) [111]  (1.565 ns)
	blocking operation 1.86009 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 160.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 162.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0_Pipeline_writeImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeImg'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'writeImg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 162.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 162.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 163.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 164.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0_Pipeline_loop_orow_loop_ocol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2D0_Pipeline_loop_orow_loop_ocol' pipeline 'loop_orow_loop_ocol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_8_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0_Pipeline_loop_orow_loop_ocol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 167.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0_Pipeline_writeImg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0_Pipeline_writeImg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 170.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 171.707 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 178.023 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.821 seconds; current allocated memory: 183.438 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.08 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.283 seconds; current allocated memory: 74.645 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/pipeline_off_unroll_2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.141 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.102 seconds; current allocated memory: 113.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 435 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 406 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 433 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'writeImg' (conv2D0.cpp:44:12) in function 'conv2D0' partially with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_orow' (conv2D0.cpp:22:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_orow' (conv2D0.cpp:22:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_ocol' (conv2D0.cpp:25:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_ocol' (conv2D0.cpp:25:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'loop_k1' (conv2D0.cpp:29:13) in function 'conv2D0' partially with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'loop_k2' (conv2D0.cpp:32:11) in function 'conv2D0' partially with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'readweights' (conv2D0.cpp:17:15) in function 'conv2D0' partially with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-188] Unrolling loop 'readImg' (conv2D0.cpp:13:11) in function 'conv2D0' partially with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.021 seconds; current allocated memory: 116.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 116.406 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 122.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 123.660 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'readweights' (conv2D0.cpp:17:23) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 5 to 4 for loop 'readweights' (conv2D0.cpp:17:23) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loop_k2' (conv2D0.cpp:28:14) in function 'conv2D0'.
INFO: [XFORM 203-501] Unrolling loop 'loop_k2' (conv2D0.cpp:38) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'loop_k2' (conv2D0.cpp:38) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'loop_k2' (conv2D0.cpp:38) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'loop_k2' (conv2D0.cpp:38) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'loop_k2' (conv2D0.cpp:38) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'loop_k2' (conv2D0.cpp:38) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'loop_k2' (conv2D0.cpp:38) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [XFORM 203-501] Unrolling loop 'loop_k2' (conv2D0.cpp:38) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=1) is no less than the loop trip count (=1).
INFO: [HLS 200-489] Unrolling loop 'loop_k2' (conv2D0.cpp:38) in function 'conv2D0' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'img_outT' (conv2D0.cpp:10) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'img_outT' (conv2D0.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:1)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 146.664 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 146.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_21) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 149.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 150.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [RTMG 210-278] Implementing memory 'conv2D0_img_inT_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2D0_weightsT_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 154.996 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.047 seconds; current allocated memory: 164.578 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 171.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.755 seconds; current allocated memory: 59.207 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/pipeline_off_unroll_2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 110.211 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.054 seconds; current allocated memory: 111.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'writeImg' (conv2D0.cpp:44:12) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'writeImg' (conv2D0.cpp:44:12) in function 'conv2D0' completely with a factor of 4 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_orow' (conv2D0.cpp:22:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_orow' (conv2D0.cpp:22:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_ocol' (conv2D0.cpp:25:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_ocol' (conv2D0.cpp:25:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k1' (conv2D0.cpp:29:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k1' (conv2D0.cpp:29:13) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k2' (conv2D0.cpp:32:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k2' (conv2D0.cpp:32:11) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readweights' (conv2D0.cpp:17:15) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readweights' (conv2D0.cpp:17:15) in function 'conv2D0' completely with a factor of 9 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readImg' (conv2D0.cpp:13:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readImg' (conv2D0.cpp:13:11) in function 'conv2D0' completely with a factor of 16 (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.374 seconds; current allocated memory: 114.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 114.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 118.688 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 119.926 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 140.785 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 140.793 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln37) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 140.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 140.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 143.590 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 149.574 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 155.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-789] **** Estimated Fmax: 154.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.885 seconds; current allocated memory: 45.969 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010i-clg225-1L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Project1/pipeline_off_unroll_2/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2D0 conv2D0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 110.629 MB.
INFO: [HLS 200-10] Analyzing design file 'conv2D0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.913 seconds; current allocated memory: 111.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Cadeiras/AAC/labs/Project1/Project1/pipeline_off_unroll_2/syn/report/csynth_design_size.rpt
INFO: [HLS 214-359] Unrolling loop 'writeImg' (conv2D0.cpp:38:12) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'writeImg' (conv2D0.cpp:38:12) in function 'conv2D0' completely with a factor of 4 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_orow' (conv2D0.cpp:20:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_orow' (conv2D0.cpp:20:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_ocol' (conv2D0.cpp:22:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_ocol' (conv2D0.cpp:22:13) in function 'conv2D0' completely with a factor of 2 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k1' (conv2D0.cpp:25:13) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k1' (conv2D0.cpp:25:13) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'loop_k2' (conv2D0.cpp:27:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'loop_k2' (conv2D0.cpp:27:11) in function 'conv2D0' completely with a factor of 3 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readweights' (conv2D0.cpp:16:15) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readweights' (conv2D0.cpp:16:15) in function 'conv2D0' completely with a factor of 9 (conv2D0.cpp:7:0)
INFO: [HLS 214-359] Unrolling loop 'readImg' (conv2D0.cpp:13:11) in function 'conv2D0': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16). (conv2D0.cpp:7:0)
INFO: [HLS 214-186] Unrolling loop 'readImg' (conv2D0.cpp:13:11) in function 'conv2D0' completely with a factor of 16 (conv2D0.cpp:7:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.29 seconds; current allocated memory: 114.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 114.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 119.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 120.512 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2D0' (conv2D0.cpp:7:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 141.215 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 141.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2D0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln31) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 141.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 141.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2D0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_in' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/img_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2D0/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2D0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2D0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 144.137 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 150.344 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 156.445 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2D0.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2D0.
INFO: [HLS 200-789] **** Estimated Fmax: 154.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.476 seconds; current allocated memory: 46.066 MB.
