Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 26 16:53:19 2023
| Host         : PC-633 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.487        0.000                      0                  146        0.174        0.000                      0                  146        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.487        0.000                      0                  146        0.174        0.000                      0                  146        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 clock_enable/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_3rd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.478ns (27.057%)  route 3.985ns (72.943%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.191    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  clock_enable/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clock_enable/ce_reg/Q
                         net (fo=23, routed)          1.301     7.010    clock_enable/sig_ce
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.150     7.160 r  clock_enable/bin[4]_i_1/O
                         net (fo=8, routed)           0.685     7.846    morse_to_binary/sig_cnt_reg[0]_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.332     8.178 r  morse_to_binary/fourth[1]_i_1/O
                         net (fo=16, routed)          1.011     9.189    morse_to_binary/first0
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.152     9.341 r  morse_to_binary/sig_3rd[1]_i_2/O
                         net (fo=2, routed)           0.987    10.327    morse_to_binary/sig_3rd[1]_i_2_n_0
    SLICE_X5Y34          LUT5 (Prop_lut5_I0_O)        0.326    10.653 r  morse_to_binary/sig_3rd[1]_i_1/O
                         net (fo=1, routed)           0.000    10.653    morse_to_binary/sig_3rd[1]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  morse_to_binary/sig_3rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.514    14.886    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  morse_to_binary/sig_3rd_reg[1]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.031    15.140    morse_to_binary/sig_3rd_reg[1]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 clock_enable/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/morse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.244ns (23.357%)  route 4.082ns (76.643%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.191    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  clock_enable/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clock_enable/ce_reg/Q
                         net (fo=23, routed)          1.516     7.225    binary_to_morse/sig_ce
    SLICE_X1Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.349 f  binary_to_morse/sig_cnt[3]_i_20/O
                         net (fo=4, routed)           0.848     8.197    binary_to_morse/sig_cnt[3]_i_20_n_0
    SLICE_X0Y35          LUT4 (Prop_lut4_I3_O)        0.152     8.349 r  binary_to_morse/morse_i_10/O
                         net (fo=1, routed)           0.694     9.044    binary_to_morse/morse_i_10_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I4_O)        0.326     9.370 r  binary_to_morse/morse_i_4/O
                         net (fo=1, routed)           0.638    10.008    binary_to_morse/morse_i_4_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.124    10.132 r  binary_to_morse/morse_i_2/O
                         net (fo=2, routed)           0.385    10.517    binary_to_morse/morse0_out
    SLICE_X0Y36          FDRE                                         r  binary_to_morse/morse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.889    binary_to_morse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  binary_to_morse/morse_reg/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)       -0.067    15.059    binary_to_morse/morse_reg
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.551ns  (required time - arrival time)
  Source:                 clock_enable/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_3rd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.478ns (27.384%)  route 3.919ns (72.616%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.191    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  clock_enable/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clock_enable/ce_reg/Q
                         net (fo=23, routed)          1.301     7.010    clock_enable/sig_ce
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.150     7.160 r  clock_enable/bin[4]_i_1/O
                         net (fo=8, routed)           0.685     7.846    morse_to_binary/sig_cnt_reg[0]_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.332     8.178 r  morse_to_binary/fourth[1]_i_1/O
                         net (fo=16, routed)          1.011     9.189    morse_to_binary/first0
    SLICE_X7Y34          LUT4 (Prop_lut4_I3_O)        0.152     9.341 r  morse_to_binary/sig_3rd[1]_i_2/O
                         net (fo=2, routed)           0.921    10.262    morse_to_binary/sig_3rd[1]_i_2_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.326    10.588 r  morse_to_binary/sig_3rd[0]_i_1/O
                         net (fo=1, routed)           0.000    10.588    morse_to_binary/sig_3rd[0]_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  morse_to_binary/sig_3rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.513    14.885    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  morse_to_binary/sig_3rd_reg[0]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.031    15.139    morse_to_binary/sig_3rd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  4.551    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 clock_enable/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_cnt_por_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.248ns (26.467%)  route 3.467ns (73.533%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.191    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  clock_enable/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clock_enable/ce_reg/Q
                         net (fo=23, routed)          1.301     7.010    clock_enable/sig_ce
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.150     7.160 r  clock_enable/bin[4]_i_1/O
                         net (fo=8, routed)           0.685     7.846    morse_to_binary/sig_cnt_reg[0]_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.332     8.178 r  morse_to_binary/fourth[1]_i_1/O
                         net (fo=16, routed)          0.354     8.531    morse_to_binary/first0
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.655 r  morse_to_binary/sig_cnt_por[4]_i_2/O
                         net (fo=6, routed)           0.316     8.971    morse_to_binary/sig_cnt_por0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.095 r  morse_to_binary/sig_cnt_por[4]_i_1/O
                         net (fo=4, routed)           0.811     9.906    morse_to_binary/sig_cnt_por[4]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515    14.887    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[1]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y36          FDRE (Setup_fdre_C_R)       -0.429    14.681    morse_to_binary/sig_cnt_por_reg[1]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 clock_enable/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_cnt_por_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.248ns (26.467%)  route 3.467ns (73.533%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.191    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  clock_enable/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clock_enable/ce_reg/Q
                         net (fo=23, routed)          1.301     7.010    clock_enable/sig_ce
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.150     7.160 r  clock_enable/bin[4]_i_1/O
                         net (fo=8, routed)           0.685     7.846    morse_to_binary/sig_cnt_reg[0]_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.332     8.178 r  morse_to_binary/fourth[1]_i_1/O
                         net (fo=16, routed)          0.354     8.531    morse_to_binary/first0
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.655 r  morse_to_binary/sig_cnt_por[4]_i_2/O
                         net (fo=6, routed)           0.316     8.971    morse_to_binary/sig_cnt_por0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.095 r  morse_to_binary/sig_cnt_por[4]_i_1/O
                         net (fo=4, routed)           0.811     9.906    morse_to_binary/sig_cnt_por[4]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515    14.887    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[2]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y36          FDRE (Setup_fdre_C_R)       -0.429    14.681    morse_to_binary/sig_cnt_por_reg[2]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 clock_enable/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_cnt_por_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.248ns (26.467%)  route 3.467ns (73.533%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.191    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  clock_enable/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clock_enable/ce_reg/Q
                         net (fo=23, routed)          1.301     7.010    clock_enable/sig_ce
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.150     7.160 r  clock_enable/bin[4]_i_1/O
                         net (fo=8, routed)           0.685     7.846    morse_to_binary/sig_cnt_reg[0]_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.332     8.178 r  morse_to_binary/fourth[1]_i_1/O
                         net (fo=16, routed)          0.354     8.531    morse_to_binary/first0
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.655 r  morse_to_binary/sig_cnt_por[4]_i_2/O
                         net (fo=6, routed)           0.316     8.971    morse_to_binary/sig_cnt_por0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.095 r  morse_to_binary/sig_cnt_por[4]_i_1/O
                         net (fo=4, routed)           0.811     9.906    morse_to_binary/sig_cnt_por[4]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515    14.887    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[3]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y36          FDRE (Setup_fdre_C_R)       -0.429    14.681    morse_to_binary/sig_cnt_por_reg[3]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 clock_enable/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_cnt_por_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 1.248ns (26.467%)  route 3.467ns (73.533%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.191    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  clock_enable/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clock_enable/ce_reg/Q
                         net (fo=23, routed)          1.301     7.010    clock_enable/sig_ce
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.150     7.160 r  clock_enable/bin[4]_i_1/O
                         net (fo=8, routed)           0.685     7.846    morse_to_binary/sig_cnt_reg[0]_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.332     8.178 r  morse_to_binary/fourth[1]_i_1/O
                         net (fo=16, routed)          0.354     8.531    morse_to_binary/first0
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.124     8.655 r  morse_to_binary/sig_cnt_por[4]_i_2/O
                         net (fo=6, routed)           0.316     8.971    morse_to_binary/sig_cnt_por0
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     9.095 r  morse_to_binary/sig_cnt_por[4]_i_1/O
                         net (fo=4, routed)           0.811     9.906    morse_to_binary/sig_cnt_por[4]_i_1_n_0
    SLICE_X7Y36          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.515    14.887    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[4]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y36          FDRE (Setup_fdre_C_R)       -0.429    14.681    morse_to_binary/sig_cnt_por_reg[4]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 clock_enable/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 1.014ns (21.176%)  route 3.774ns (78.824%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.191    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  clock_enable/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clock_enable/ce_reg/Q
                         net (fo=23, routed)          1.516     7.225    binary_to_morse/sig_ce
    SLICE_X1Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.349 f  binary_to_morse/sig_cnt[3]_i_20/O
                         net (fo=4, routed)           0.664     8.013    binary_to_morse/sig_cnt[3]_i_20_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I4_O)        0.124     8.137 r  binary_to_morse/sig_cnt[3]_i_11/O
                         net (fo=1, routed)           0.754     8.891    binary_to_morse/sig_cnt[3]_i_11_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I3_O)        0.124     9.015 f  binary_to_morse/sig_cnt[3]_i_4/O
                         net (fo=5, routed)           0.449     9.464    binary_to_morse/sig_cnt[3]_i_4_n_0
    SLICE_X2Y35          LUT5 (Prop_lut5_I1_O)        0.124     9.588 r  binary_to_morse/sig_cnt[3]_i_2/O
                         net (fo=4, routed)           0.391     9.979    binary_to_morse/sig_cnt0
    SLICE_X2Y35          FDRE                                         r  binary_to_morse/sig_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.889    binary_to_morse/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  binary_to_morse/sig_cnt_reg[0]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y35          FDRE (Setup_fdre_C_CE)      -0.169    14.957    binary_to_morse/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 clock_enable/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_4th_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.500ns (30.364%)  route 3.440ns (69.636%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.191    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  clock_enable/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clock_enable/ce_reg/Q
                         net (fo=23, routed)          1.301     7.010    clock_enable/sig_ce
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.150     7.160 r  clock_enable/bin[4]_i_1/O
                         net (fo=8, routed)           0.685     7.846    morse_to_binary/sig_cnt_reg[0]_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I2_O)        0.332     8.178 r  morse_to_binary/fourth[1]_i_1/O
                         net (fo=16, routed)          1.008     9.186    morse_to_binary/first0
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.152     9.338 r  morse_to_binary/sig_4th[1]_i_5/O
                         net (fo=3, routed)           0.445     9.783    morse_to_binary/sig_4th[1]_i_5_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.348    10.131 r  morse_to_binary/sig_4th[1]_i_1/O
                         net (fo=1, routed)           0.000    10.131    morse_to_binary/sig_4th[1]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  morse_to_binary/sig_4th_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.514    14.886    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  morse_to_binary/sig_4th_reg[1]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.031    15.140    morse_to_binary/sig_4th_reg[1]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 clock_enable/ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/morse_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.244ns (25.176%)  route 3.697ns (74.824%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.639     5.191    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  clock_enable/ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clock_enable/ce_reg/Q
                         net (fo=23, routed)          1.516     7.225    binary_to_morse/sig_ce
    SLICE_X1Y34          LUT6 (Prop_lut6_I1_O)        0.124     7.349 f  binary_to_morse/sig_cnt[3]_i_20/O
                         net (fo=4, routed)           0.848     8.197    binary_to_morse/sig_cnt[3]_i_20_n_0
    SLICE_X0Y35          LUT4 (Prop_lut4_I3_O)        0.152     8.349 r  binary_to_morse/morse_i_10/O
                         net (fo=1, routed)           0.694     9.044    binary_to_morse/morse_i_10_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I4_O)        0.326     9.370 r  binary_to_morse/morse_i_4/O
                         net (fo=1, routed)           0.638    10.008    binary_to_morse/morse_i_4_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I1_O)        0.124    10.132 r  binary_to_morse/morse_i_2/O
                         net (fo=2, routed)           0.000    10.132    binary_to_morse/morse0_out
    SLICE_X0Y36          FDRE                                         r  binary_to_morse/morse_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.517    14.889    binary_to_morse/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  binary_to_morse/morse_reg_lopt_replica/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X0Y36          FDRE (Setup_fdre_C_D)        0.031    15.157    binary_to_morse/morse_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  5.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.592     1.505    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  morse_to_binary/sig_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  morse_to_binary/sig_cnt_reg[2]/Q
                         net (fo=7, routed)           0.093     1.739    morse_to_binary/sig_cnt_reg_n_0_[2]
    SLICE_X4Y37          LUT5 (Prop_lut5_I3_O)        0.045     1.784 r  morse_to_binary/sig_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    morse_to_binary/sig_cnt[3]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  morse_to_binary/sig_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.862     2.020    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  morse_to_binary/sig_cnt_reg[3]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.092     1.610    morse_to_binary/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_2nd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/second_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.504    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  morse_to_binary/sig_2nd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  morse_to_binary/sig_2nd_reg[0]/Q
                         net (fo=2, routed)           0.123     1.768    morse_to_binary/sig_2nd_reg_n_0_[0]
    SLICE_X7Y34          FDRE                                         r  morse_to_binary/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.860     2.018    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  morse_to_binary/second_reg[0]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.066     1.584    morse_to_binary/second_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_2nd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/second_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.633%)  route 0.155ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.504    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y35          FDRE                                         r  morse_to_binary/sig_2nd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  morse_to_binary/sig_2nd_reg[1]/Q
                         net (fo=2, routed)           0.155     1.800    morse_to_binary/sig_2nd_reg_n_0_[1]
    SLICE_X7Y34          FDRE                                         r  morse_to_binary/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.860     2.018    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  morse_to_binary/second_reg[1]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.070     1.588    morse_to_binary/second_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_1st_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/first_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.504    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  morse_to_binary/sig_1st_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  morse_to_binary/sig_1st_reg[0]/Q
                         net (fo=2, routed)           0.121     1.789    morse_to_binary/sig_1st_reg_n_0_[0]
    SLICE_X6Y34          FDRE                                         r  morse_to_binary/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.860     2.018    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  morse_to_binary/first_reg[0]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.059     1.577    morse_to_binary/first_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.592     1.505    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  morse_to_binary/sig_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  morse_to_binary/sig_cnt_reg[0]/Q
                         net (fo=8, routed)           0.143     1.790    morse_to_binary/sig_cnt_reg_n_0_[0]
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  morse_to_binary/sig_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     1.835    morse_to_binary/sig_cnt[4]_i_3_n_0
    SLICE_X4Y37          FDRE                                         r  morse_to_binary/sig_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.862     2.020    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  morse_to_binary/sig_cnt_reg[4]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.092     1.610    morse_to_binary/sig_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_3rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/third_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.931%)  route 0.166ns (54.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.504    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  morse_to_binary/sig_3rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  morse_to_binary/sig_3rd_reg[1]/Q
                         net (fo=2, routed)           0.166     1.811    morse_to_binary/sig_3rd_reg_n_0_[1]
    SLICE_X6Y34          FDRE                                         r  morse_to_binary/third_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.860     2.018    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  morse_to_binary/third_reg[1]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.063     1.581    morse_to_binary/third_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.592     1.505    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  morse_to_binary/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  morse_to_binary/sig_cnt_reg[1]/Q
                         net (fo=8, routed)           0.098     1.731    morse_to_binary/sig_cnt_reg_n_0_[1]
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.099     1.830 r  morse_to_binary/sig_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    morse_to_binary/sig_cnt[2]_i_1__0_n_0
    SLICE_X5Y37          FDRE                                         r  morse_to_binary/sig_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.862     2.020    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  morse_to_binary/sig_cnt_reg[2]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092     1.597    morse_to_binary/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_3rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/third_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.020%)  route 0.195ns (57.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.590     1.503    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  morse_to_binary/sig_3rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  morse_to_binary/sig_3rd_reg[0]/Q
                         net (fo=2, routed)           0.195     1.839    morse_to_binary/sig_3rd_reg_n_0_[0]
    SLICE_X7Y34          FDRE                                         r  morse_to_binary/third_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.860     2.018    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  morse_to_binary/third_reg[0]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.072     1.590    morse_to_binary/third_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 morse_to_binary/second_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            translator/bin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.960%)  route 0.172ns (48.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.504    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  morse_to_binary/second_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  morse_to_binary/second_reg[0]/Q
                         net (fo=16, routed)          0.172     1.817    morse_to_binary/second[0]
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.045     1.862 r  morse_to_binary/bin[0]_i_2/O
                         net (fo=1, routed)           0.000     1.862    translator/D[0]
    SLICE_X4Y33          FDRE                                         r  translator/bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.017    translator/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  translator/bin_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.091     1.608    translator/bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 morse_to_binary/sig_cnt_por_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_binary/sig_cnt_por_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.504    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  morse_to_binary/sig_cnt_por_reg[3]/Q
                         net (fo=11, routed)          0.179     1.825    morse_to_binary/sig_cnt_por_reg_n_0_[3]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.042     1.867 r  morse_to_binary/sig_cnt_por[4]_i_3/O
                         net (fo=1, routed)           0.000     1.867    morse_to_binary/sig_cnt_por[4]_i_3_n_0
    SLICE_X7Y36          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.861     2.019    morse_to_binary/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  morse_to_binary/sig_cnt_por_reg[4]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.107     1.611    morse_to_binary/sig_cnt_por_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     binary_to_morse/morse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     binary_to_morse/morse_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     binary_to_morse/sig_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     binary_to_morse/sig_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36     binary_to_morse/sig_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41     clock_enable/ce_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37     clock_enable/sig_cnt_clk_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39     clock_enable/sig_cnt_clk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39     clock_enable/sig_cnt_clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     binary_to_morse/morse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     binary_to_morse/morse_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     binary_to_morse/sig_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     binary_to_morse/sig_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     binary_to_morse/sig_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     clock_enable/sig_cnt_clk_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     clock_enable/sig_cnt_clk_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     clock_enable/sig_cnt_clk_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     clock_enable/sig_cnt_clk_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44     clock_enable/sig_cnt_clk_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     clock_enable/ce_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     clock_enable/sig_cnt_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     clock_enable/sig_cnt_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     clock_enable/sig_cnt_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     clock_enable/sig_cnt_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     clock_enable/sig_cnt_clk_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     clock_enable/sig_cnt_clk_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41     clock_enable/sig_cnt_clk_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41     clock_enable/sig_cnt_clk_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41     clock_enable/sig_cnt_clk_reg[18]/C



