module wideexpr_00285(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (-(4'sb0001))^(((((4'sb0001)^~((ctrl[2]?$signed(s5):$signed(4'sb1010))))>>>($unsigned((+(4'sb0110))-(2'sb01))))-(((ctrl[7]?(2'sb01)>>>(s2):(ctrl[0]?(5'sb01000)+(3'sb100):2'sb10)))|((2'sb10)>>((5'b11010)>>>($unsigned(5'sb11001))))))|(s2));
  assign y1 = (ctrl[6]?(ctrl[6]?u4:(ctrl[2]?(ctrl[0]?({3{s2}})<<(-(s4)):(!(u4))>>>(3'b110)):u4)):((ctrl[5]?$signed(((s0)&(s5))<<<(s1)):((ctrl[2]?5'sb01101:(ctrl[3]?s0:6'sb101011)))==(+((ctrl[0]?s4:1'sb0)))))>>>(1'sb1));
  assign y2 = (s2)&((ctrl[2]?$signed(s5):5'sb00010));
  assign y3 = -($signed((((((~^(6'b001100))<<<(-(u6)))<<<(6'sb111101))<<((s2)-(+($signed(2'sb11)))))&((ctrl[5]?$signed(1'sb0):^((~^(4'sb1000))<<<(s6)))))-(-((ctrl[7]?($signed(s4))==((s2)|($signed(4'sb1100))):{2{(ctrl[6]?(ctrl[2]?s7:s6):$signed(s5))}})))));
  assign y4 = 6'sb111011;
  assign y5 = ({1{6'sb000100}})-(({+(-(6'sb000110)),(ctrl[2]?-(2'b10):-(u1)),$signed((u4)^(u1))})<<(-(4'sb1001)));
  assign y6 = ((+(~^((({4{6'b010101}})>>((3'sb001)+(5'sb00010)))^~({1{4'b1011}}))))>>>(((+((4'sb1111)|($unsigned(s4))))^~(-(+(3'sb101))))<<((($signed(s3))<<<({{s3},(6'sb010101)&(5'b10010),5'sb10000}))<<<((4'sb0110)-({2{(1'sb1)&(2'sb10)}})))))|(((-(s6))>>>(2'sb01))<<(2'sb01));
  assign y7 = {(s4)&($signed((ctrl[7]?$unsigned(5'sb10100):(ctrl[0]?3'b100:6'b101010))))};
endmodule
