soc_speedo_id	,	V_16
FUSE_FAB_CODE	,	V_18
soc	,	V_26
FUSE_WAFER_ID	,	V_21
tegra_fuse_read_early	,	F_10
tegra_fuse	,	V_1
tegra30_fuse_init	,	F_12
dev_err	,	F_5
soc_process_id	,	V_14
fuse	,	V_2
dev	,	V_9
tegra_read_chipid	,	F_9
cpu_speedo_id	,	V_15
u32	,	T_1
FUSE_BEGIN	,	V_5
FUSE_VENDOR_CODE	,	V_17
value	,	V_6
clk_prepare_enable	,	F_4
speedo_init	,	V_27
tegra30_fuse_read_early	,	F_1
FUSE_LOT_CODE_0	,	V_19
FUSE_LOT_CODE_1	,	V_20
clk	,	V_8
read	,	V_25
offset	,	V_3
err	,	V_7
"failed to enable FUSE clock: %d\n"	,	L_1
clk_disable_unprepare	,	F_6
randomness	,	V_10
sku_id	,	V_12
FUSE_Y_COORDINATE	,	V_23
tegra30_fuse_add_randomness	,	F_7
tegra_init_revision	,	F_13
cpu_process_id	,	V_13
readl_relaxed	,	F_2
read_early	,	V_24
add_device_randomness	,	F_11
tegra30_fuse_read	,	F_3
__init	,	T_2
tegra_sku_info	,	V_11
FUSE_X_COORDINATE	,	V_22
tegra_read_straps	,	F_8
base	,	V_4
