module top_module(
	output reg zero); // added reg keyword to define zero as a register
	assign zero = 0; // assigning zero to 0
endmodule
