// Seed: 964325192
module module_0 (
    output wand id_0,
    output tri  id_1
);
  wire id_3, id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output wire id_5,
    input uwire id_6,
    input wire id_7,
    output logic id_8,
    output supply1 id_9,
    output wor id_10,
    input tri0 id_11,
    output uwire id_12,
    input wand id_13,
    output tri1 id_14,
    input supply0 id_15,
    output tri0 id_16,
    output uwire id_17,
    input tri id_18,
    input tri id_19,
    output tri0 id_20,
    input tri1 id_21,
    input logic id_22,
    output tri0 id_23,
    input tri0 id_24,
    input supply1 id_25,
    output supply0 id_26
);
  final begin : LABEL_0
    id_8 = id_19 & 1;
    $display(1);
    `define pp_28 0
    id_8 <= id_22;
    id_26 = id_6;
  end
  module_0 modCall_1 (
      id_20,
      id_16
  );
endmodule
