// Seed: 2158039678
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    input uwire id_4,
    output tri id_5,
    input tri id_6,
    input wire id_7,
    output tri1 id_8,
    output tri id_9,
    input tri0 id_10,
    input uwire id_11,
    output supply1 id_12,
    output wor id_13,
    input supply1 id_14
);
  logic id_16 = 1;
  wire  id_17;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input supply0 id_2,
    output wand id_3,
    inout wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wand id_7
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_4,
      id_1,
      id_4,
      id_7,
      id_0,
      id_4,
      id_1,
      id_1,
      id_0,
      id_2,
      id_3,
      id_1,
      id_4
  );
  assign modCall_1.id_11 = 0;
endmodule
