
*** Running vivado
    with args -log sha256_core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sha256_core.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jan 13 10:45:05 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source sha256_core.tcl -notrace
Command: synth_design -top sha256_core -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2138.062 ; gain = 412.715 ; free physical = 363 ; free virtual = 10319
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sha256_core' [/home/admin/Desktop/VichRec_SHA256/src/sha256_core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'sha256_core' (0#1) [/home/admin/Desktop/VichRec_SHA256/src/sha256_core.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2249.031 ; gain = 523.684 ; free physical = 245 ; free virtual = 10205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2266.844 ; gain = 541.496 ; free physical = 233 ; free virtual = 10193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2266.844 ; gain = 541.496 ; free physical = 233 ; free virtual = 10193
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2266.844 ; gain = 0.000 ; free physical = 233 ; free virtual = 10193
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/admin/Desktop/VichRec_SHA256/VIVADO/VichRic_SHA256.srcs/constrs_1/new/speed.xdc]
WARNING: [Vivado 12-2489] -period contains time 66.666667 which will be rounded to 66.667 to ensure it is an integer multiple of 1 picosecond [/home/admin/Desktop/VichRec_SHA256/VIVADO/VichRic_SHA256.srcs/constrs_1/new/speed.xdc:1]
Finished Parsing XDC File [/home/admin/Desktop/VichRec_SHA256/VIVADO/VichRic_SHA256.srcs/constrs_1/new/speed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.594 ; gain = 0.000 ; free physical = 252 ; free virtual = 10225
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2406.594 ; gain = 0.000 ; free physical = 253 ; free virtual = 10225
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2406.594 ; gain = 681.246 ; free physical = 222 ; free virtual = 10197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2414.598 ; gain = 689.250 ; free physical = 222 ; free virtual = 10197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2414.598 ; gain = 689.250 ; free physical = 222 ; free virtual = 10197
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sha256_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 PREPARE |                               01 |                               01
                 COMPUTE |                               10 |                               10
                FINALIZE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sha256_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2414.598 ; gain = 689.250 ; free physical = 733 ; free virtual = 10222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 48    
	   5 Input   32 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 12    
	   2 Input   32 Bit       Adders := 20    
	   2 Input    7 Bit       Adders := 11    
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 132   
	   2 Input     32 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 88    
	   4 Input   32 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 2535.598 ; gain = 810.250 ; free physical = 709 ; free virtual = 10032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
|sha256_core | K          | 64x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2535.598 ; gain = 810.250 ; free physical = 455 ; free virtual = 9592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:01 ; elapsed = 00:04:05 . Memory (MB): peak = 3144.020 ; gain = 1418.672 ; free physical = 990 ; free virtual = 8349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:33 ; elapsed = 00:04:38 . Memory (MB): peak = 3144.020 ; gain = 1418.672 ; free physical = 943 ; free virtual = 8318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:37 ; elapsed = 00:04:41 . Memory (MB): peak = 3144.020 ; gain = 1418.672 ; free physical = 936 ; free virtual = 8314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:37 ; elapsed = 00:04:41 . Memory (MB): peak = 3144.020 ; gain = 1418.672 ; free physical = 936 ; free virtual = 8314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:37 ; elapsed = 00:04:42 . Memory (MB): peak = 3144.020 ; gain = 1418.672 ; free physical = 940 ; free virtual = 8316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:37 ; elapsed = 00:04:42 . Memory (MB): peak = 3144.020 ; gain = 1418.672 ; free physical = 940 ; free virtual = 8316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:37 ; elapsed = 00:04:42 . Memory (MB): peak = 3144.020 ; gain = 1418.672 ; free physical = 940 ; free virtual = 8316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:38 ; elapsed = 00:04:42 . Memory (MB): peak = 3144.020 ; gain = 1418.672 ; free physical = 940 ; free virtual = 8316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   832|
|3     |LUT1   |   137|
|4     |LUT2   |   302|
|5     |LUT3   |  1904|
|6     |LUT4   |  1868|
|7     |LUT5   |  5192|
|8     |LUT6   |  3817|
|9     |MUXF7  |   768|
|10    |MUXF8  |   384|
|11    |FDCE   |   546|
|12    |IBUF   |   515|
|13    |OBUF   |   257|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:38 ; elapsed = 00:04:42 . Memory (MB): peak = 3144.020 ; gain = 1418.672 ; free physical = 940 ; free virtual = 8316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:35 ; elapsed = 00:04:40 . Memory (MB): peak = 3144.020 ; gain = 1278.922 ; free physical = 936 ; free virtual = 8314
Synthesis Optimization Complete : Time (s): cpu = 00:04:38 ; elapsed = 00:04:42 . Memory (MB): peak = 3144.027 ; gain = 1418.672 ; free physical = 936 ; free virtual = 8314
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3144.027 ; gain = 0.000 ; free physical = 1175 ; free virtual = 8594
INFO: [Netlist 29-17] Analyzing 1984 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sha256_core' is not ideal for floorplanning, since the cellview 'sha256_core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3200.047 ; gain = 0.000 ; free physical = 1164 ; free virtual = 8596
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7a3b09d5
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:45 ; elapsed = 00:04:48 . Memory (MB): peak = 3200.047 ; gain = 1787.707 ; free physical = 1164 ; free virtual = 8596
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2633.429; main = 2266.021; forked = 372.149
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4170.145; main = 3200.051; forked = 1026.121
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3224.059 ; gain = 0.000 ; free physical = 1142 ; free virtual = 8585
INFO: [Common 17-1381] The checkpoint '/home/admin/Desktop/VichRec_SHA256/VIVADO/VichRic_SHA256.runs/synth_12_parallel/sha256_core.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file sha256_core_utilization_synth.rpt -pb sha256_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 10:50:01 2025...
