\hypertarget{cmsis__armclang_8h_source}{}\doxysection{cmsis\+\_\+armclang.\+h}
\label{cmsis__armclang_8h_source}\index{Drivers/CMSIS/Include/cmsis\_armclang.h@{Drivers/CMSIS/Include/cmsis\_armclang.h}}
\mbox{\hyperlink{cmsis__armclang_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{7 \textcolor{comment}{/*}}
\DoxyCodeLine{8 \textcolor{comment}{ * Copyright (c) 2009-\/2019 Arm Limited. All rights reserved.}}
\DoxyCodeLine{9 \textcolor{comment}{ *}}
\DoxyCodeLine{10 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{11 \textcolor{comment}{ *}}
\DoxyCodeLine{12 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{13 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{14 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{15 \textcolor{comment}{ *}}
\DoxyCodeLine{16 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{17 \textcolor{comment}{ *}}
\DoxyCodeLine{18 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{19 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{20 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{21 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{22 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{23 \textcolor{comment}{ */}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 \textcolor{comment}{/*lint -\/esym(9058, IRQn)*/} \textcolor{comment}{/* disable MISRA 2012 Rule 2.4 for IRQn */}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_ARMCLANG\_H}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#define \_\_CMSIS\_ARMCLANG\_H}}
\DoxyCodeLine{29 }
\DoxyCodeLine{30 \textcolor{preprocessor}{\#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{31 }
\DoxyCodeLine{32 \textcolor{preprocessor}{\#ifndef \_\_ARM\_COMPAT\_H}}
\DoxyCodeLine{33 \textcolor{preprocessor}{\#include <arm\_compat.h>}    \textcolor{comment}{/* Compatibility header for Arm Compiler 5 intrinsics */}}
\DoxyCodeLine{34 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{35 }
\DoxyCodeLine{36 \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{37 \textcolor{preprocessor}{\#ifndef   \_\_ASM}}
\DoxyCodeLine{38 \textcolor{preprocessor}{  \#define \_\_ASM                                  \_\_asm}}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#ifndef   \_\_INLINE}}
\DoxyCodeLine{41 \textcolor{preprocessor}{  \#define \_\_INLINE                               \_\_inline}}
\DoxyCodeLine{42 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{43 \textcolor{preprocessor}{\#ifndef   \_\_STATIC\_INLINE}}
\DoxyCodeLine{44 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE                        static \_\_inline}}
\DoxyCodeLine{45 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{46 \textcolor{preprocessor}{\#ifndef   \_\_STATIC\_FORCEINLINE}}
\DoxyCodeLine{47 \textcolor{preprocessor}{  \#define \_\_STATIC\_FORCEINLINE                   \_\_attribute\_\_((always\_inline)) static \_\_inline}}
\DoxyCodeLine{48 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#ifndef   \_\_NO\_RETURN}}
\DoxyCodeLine{50 \textcolor{preprocessor}{  \#define \_\_NO\_RETURN                            \_\_attribute\_\_((\_\_noreturn\_\_))}}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{52 \textcolor{preprocessor}{\#ifndef   \_\_USED}}
\DoxyCodeLine{53 \textcolor{preprocessor}{  \#define \_\_USED                                 \_\_attribute\_\_((used))}}
\DoxyCodeLine{54 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{55 \textcolor{preprocessor}{\#ifndef   \_\_WEAK}}
\DoxyCodeLine{56 \textcolor{preprocessor}{  \#define \_\_WEAK                                 \_\_attribute\_\_((weak))}}
\DoxyCodeLine{57 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#ifndef   \_\_PACKED}}
\DoxyCodeLine{59 \textcolor{preprocessor}{  \#define \_\_PACKED                               \_\_attribute\_\_((packed, aligned(1)))}}
\DoxyCodeLine{60 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{61 \textcolor{preprocessor}{\#ifndef   \_\_PACKED\_STRUCT}}
\DoxyCodeLine{62 \textcolor{preprocessor}{  \#define \_\_PACKED\_STRUCT                        struct \_\_attribute\_\_((packed, aligned(1)))}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{64 \textcolor{preprocessor}{\#ifndef   \_\_PACKED\_UNION}}
\DoxyCodeLine{65 \textcolor{preprocessor}{  \#define \_\_PACKED\_UNION                         union \_\_attribute\_\_((packed, aligned(1)))}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#ifndef   \_\_UNALIGNED\_UINT32        }\textcolor{comment}{/* deprecated */}\textcolor{preprocessor}{}}
\DoxyCodeLine{68 \textcolor{preprocessor}{  \#pragma clang diagnostic push}}
\DoxyCodeLine{69 \textcolor{preprocessor}{  \#pragma clang diagnostic ignored "{}-\/Wpacked"{}}}
\DoxyCodeLine{70 \textcolor{comment}{/*lint -\/esym(9058, T\_UINT32)*/} \textcolor{comment}{/* disable MISRA 2012 Rule 2.4 for T\_UINT32 */}}
\DoxyCodeLine{71   \textcolor{keyword}{struct }\_\_attribute\_\_((packed)) T\_UINT32 \{ uint32\_t v; \};}
\DoxyCodeLine{72 \textcolor{preprocessor}{  \#pragma clang diagnostic pop}}
\DoxyCodeLine{73 \textcolor{preprocessor}{  \#define \_\_UNALIGNED\_UINT32(x)                  (((struct T\_UINT32 *)(x))-\/>v)}}
\DoxyCodeLine{74 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{75 \textcolor{preprocessor}{\#ifndef   \_\_UNALIGNED\_UINT16\_WRITE}}
\DoxyCodeLine{76 \textcolor{preprocessor}{  \#pragma clang diagnostic push}}
\DoxyCodeLine{77 \textcolor{preprocessor}{  \#pragma clang diagnostic ignored "{}-\/Wpacked"{}}}
\DoxyCodeLine{78 \textcolor{comment}{/*lint -\/esym(9058, T\_UINT16\_WRITE)*/} \textcolor{comment}{/* disable MISRA 2012 Rule 2.4 for T\_UINT16\_WRITE */}}
\DoxyCodeLine{79   \_\_PACKED\_STRUCT T\_UINT16\_WRITE \{ uint16\_t v; \};}
\DoxyCodeLine{80 \textcolor{preprocessor}{  \#pragma clang diagnostic pop}}
\DoxyCodeLine{81 \textcolor{preprocessor}{  \#define \_\_UNALIGNED\_UINT16\_WRITE(addr, val)    (void)((((struct T\_UINT16\_WRITE *)(void *)(addr))-\/>v) = (val))}}
\DoxyCodeLine{82 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{83 \textcolor{preprocessor}{\#ifndef   \_\_UNALIGNED\_UINT16\_READ}}
\DoxyCodeLine{84 \textcolor{preprocessor}{  \#pragma clang diagnostic push}}
\DoxyCodeLine{85 \textcolor{preprocessor}{  \#pragma clang diagnostic ignored "{}-\/Wpacked"{}}}
\DoxyCodeLine{86 \textcolor{comment}{/*lint -\/esym(9058, T\_UINT16\_READ)*/} \textcolor{comment}{/* disable MISRA 2012 Rule 2.4 for T\_UINT16\_READ */}}
\DoxyCodeLine{87   \_\_PACKED\_STRUCT T\_UINT16\_READ \{ uint16\_t v; \};}
\DoxyCodeLine{88 \textcolor{preprocessor}{  \#pragma clang diagnostic pop}}
\DoxyCodeLine{89 \textcolor{preprocessor}{  \#define \_\_UNALIGNED\_UINT16\_READ(addr)          (((const struct T\_UINT16\_READ *)(const void *)(addr))-\/>v)}}
\DoxyCodeLine{90 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{91 \textcolor{preprocessor}{\#ifndef   \_\_UNALIGNED\_UINT32\_WRITE}}
\DoxyCodeLine{92 \textcolor{preprocessor}{  \#pragma clang diagnostic push}}
\DoxyCodeLine{93 \textcolor{preprocessor}{  \#pragma clang diagnostic ignored "{}-\/Wpacked"{}}}
\DoxyCodeLine{94 \textcolor{comment}{/*lint -\/esym(9058, T\_UINT32\_WRITE)*/} \textcolor{comment}{/* disable MISRA 2012 Rule 2.4 for T\_UINT32\_WRITE */}}
\DoxyCodeLine{95   \_\_PACKED\_STRUCT T\_UINT32\_WRITE \{ uint32\_t v; \};}
\DoxyCodeLine{96 \textcolor{preprocessor}{  \#pragma clang diagnostic pop}}
\DoxyCodeLine{97 \textcolor{preprocessor}{  \#define \_\_UNALIGNED\_UINT32\_WRITE(addr, val)    (void)((((struct T\_UINT32\_WRITE *)(void *)(addr))-\/>v) = (val))}}
\DoxyCodeLine{98 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{99 \textcolor{preprocessor}{\#ifndef   \_\_UNALIGNED\_UINT32\_READ}}
\DoxyCodeLine{100 \textcolor{preprocessor}{  \#pragma clang diagnostic push}}
\DoxyCodeLine{101 \textcolor{preprocessor}{  \#pragma clang diagnostic ignored "{}-\/Wpacked"{}}}
\DoxyCodeLine{102 \textcolor{comment}{/*lint -\/esym(9058, T\_UINT32\_READ)*/} \textcolor{comment}{/* disable MISRA 2012 Rule 2.4 for T\_UINT32\_READ */}}
\DoxyCodeLine{103   \_\_PACKED\_STRUCT T\_UINT32\_READ \{ uint32\_t v; \};}
\DoxyCodeLine{104 \textcolor{preprocessor}{  \#pragma clang diagnostic pop}}
\DoxyCodeLine{105 \textcolor{preprocessor}{  \#define \_\_UNALIGNED\_UINT32\_READ(addr)          (((const struct T\_UINT32\_READ *)(const void *)(addr))-\/>v)}}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{107 \textcolor{preprocessor}{\#ifndef   \_\_ALIGNED}}
\DoxyCodeLine{108 \textcolor{preprocessor}{  \#define \_\_ALIGNED(x)                           \_\_attribute\_\_((aligned(x)))}}
\DoxyCodeLine{109 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#ifndef   \_\_RESTRICT}}
\DoxyCodeLine{111 \textcolor{preprocessor}{  \#define \_\_RESTRICT                             \_\_restrict}}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#ifndef   \_\_COMPILER\_BARRIER}}
\DoxyCodeLine{114 \textcolor{preprocessor}{  \#define \_\_COMPILER\_BARRIER()                   \_\_ASM volatile("{}"{}}:::"{}memory"{})}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{116 }
\DoxyCodeLine{117 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  Startup and Lowlevel Init  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{118 }
\DoxyCodeLine{119 \textcolor{preprocessor}{\#ifndef \_\_PROGRAM\_START}}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#define \_\_PROGRAM\_START           \_\_main}}
\DoxyCodeLine{121 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{122 }
\DoxyCodeLine{123 \textcolor{preprocessor}{\#ifndef \_\_INITIAL\_SP}}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#define \_\_INITIAL\_SP              Image\$\$ARM\_LIB\_STACK\$\$ZI\$\$Limit}}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{126 }
\DoxyCodeLine{127 \textcolor{preprocessor}{\#ifndef \_\_STACK\_LIMIT}}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define \_\_STACK\_LIMIT             Image\$\$ARM\_LIB\_STACK\$\$ZI\$\$Base}}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{130 }
\DoxyCodeLine{131 \textcolor{preprocessor}{\#ifndef \_\_VECTOR\_TABLE}}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#define \_\_VECTOR\_TABLE            \_\_Vectors}}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{134 }
\DoxyCodeLine{135 \textcolor{preprocessor}{\#ifndef \_\_VECTOR\_TABLE\_ATTRIBUTE}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define \_\_VECTOR\_TABLE\_ATTRIBUTE  \_\_attribute((used, section("{}RESET"{}})))}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{138 }
\DoxyCodeLine{139 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  Core Function Access  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{150 \textcolor{comment}{/* intrinsic void \_\_enable\_irq();  see arm\_compat.h */}}
\DoxyCodeLine{151 }
\DoxyCodeLine{152 }
\DoxyCodeLine{158 \textcolor{comment}{/* intrinsic void \_\_disable\_irq();  see arm\_compat.h */}}
\DoxyCodeLine{159 }
\DoxyCodeLine{160 }
\DoxyCodeLine{166 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga7dd5c942bee32f055b90153feb950f59}{\_\_get\_CONTROL}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{167 \{}
\DoxyCodeLine{168   uint32\_t result;}
\DoxyCodeLine{169 }
\DoxyCodeLine{170   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, control"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{171   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{172 \}}
\DoxyCodeLine{173 }
\DoxyCodeLine{174 }
\DoxyCodeLine{175 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{181 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_CONTROL\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{182 \{}
\DoxyCodeLine{183   uint32\_t result;}
\DoxyCodeLine{184 }
\DoxyCodeLine{185   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, control\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{186   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{187 \}}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{189 }
\DoxyCodeLine{190 }
\DoxyCodeLine{196 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga0102d0939d9b26c5c792be6bf5fd550f}{\_\_set\_CONTROL}}(uint32\_t control)}
\DoxyCodeLine{197 \{}
\DoxyCodeLine{198   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR control, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (control) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{199 \}}
\DoxyCodeLine{200 }
\DoxyCodeLine{201 }
\DoxyCodeLine{202 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{208 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_CONTROL\_NS(uint32\_t control)}
\DoxyCodeLine{209 \{}
\DoxyCodeLine{210   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR control\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (control) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{211 \}}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{213 }
\DoxyCodeLine{214 }
\DoxyCodeLine{220 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gaf15a71855b9d731d11de92704c82bd18}{\_\_get\_IPSR}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{221 \{}
\DoxyCodeLine{222   uint32\_t result;}
\DoxyCodeLine{223 }
\DoxyCodeLine{224   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, ipsr"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{225   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{226 \}}
\DoxyCodeLine{227 }
\DoxyCodeLine{228 }
\DoxyCodeLine{234 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gadff4f1e599946e8ae96fba17b5245f04}{\_\_get\_APSR}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{235 \{}
\DoxyCodeLine{236   uint32\_t result;}
\DoxyCodeLine{237 }
\DoxyCodeLine{238   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, apsr"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{239   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{240 \}}
\DoxyCodeLine{241 }
\DoxyCodeLine{242 }
\DoxyCodeLine{248 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gae0d8e20f8c3c2a502075dabcff733c05}{\_\_get\_xPSR}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{249 \{}
\DoxyCodeLine{250   uint32\_t result;}
\DoxyCodeLine{251 }
\DoxyCodeLine{252   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, xpsr"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{253   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{254 \}}
\DoxyCodeLine{255 }
\DoxyCodeLine{256 }
\DoxyCodeLine{262 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga826c53e30812e350c77f58aac9f42bcb}{\_\_get\_PSP}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{263 \{}
\DoxyCodeLine{264   uint32\_t result;}
\DoxyCodeLine{265 }
\DoxyCodeLine{266   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, psp"{}}  : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{267   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{268 \}}
\DoxyCodeLine{269 }
\DoxyCodeLine{270 }
\DoxyCodeLine{271 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{277 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_PSP\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{278 \{}
\DoxyCodeLine{279   uint32\_t result;}
\DoxyCodeLine{280 }
\DoxyCodeLine{281   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, psp\_ns"{}}  : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{282   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{283 \}}
\DoxyCodeLine{284 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{285 }
\DoxyCodeLine{286 }
\DoxyCodeLine{292 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga21f50fc02c3927a8ebf0bc3678c06862}{\_\_set\_PSP}}(uint32\_t topOfProcStack)}
\DoxyCodeLine{293 \{}
\DoxyCodeLine{294   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR psp, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (topOfProcStack) : );}
\DoxyCodeLine{295 \}}
\DoxyCodeLine{296 }
\DoxyCodeLine{297 }
\DoxyCodeLine{298 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{304 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_PSP\_NS(uint32\_t topOfProcStack)}
\DoxyCodeLine{305 \{}
\DoxyCodeLine{306   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR psp\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (topOfProcStack) : );}
\DoxyCodeLine{307 \}}
\DoxyCodeLine{308 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{309 }
\DoxyCodeLine{310 }
\DoxyCodeLine{316 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga667e7b8b97b4a30f445ae45d37588e45}{\_\_get\_MSP}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{317 \{}
\DoxyCodeLine{318   uint32\_t result;}
\DoxyCodeLine{319 }
\DoxyCodeLine{320   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, msp"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{321   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{322 \}}
\DoxyCodeLine{323 }
\DoxyCodeLine{324 }
\DoxyCodeLine{325 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{331 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_MSP\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{332 \{}
\DoxyCodeLine{333   uint32\_t result;}
\DoxyCodeLine{334 }
\DoxyCodeLine{335   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, msp\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{336   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{337 \}}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{339 }
\DoxyCodeLine{340 }
\DoxyCodeLine{346 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga08b66e2b60a46fada36d90d2bc1e7c9b}{\_\_set\_MSP}}(uint32\_t topOfMainStack)}
\DoxyCodeLine{347 \{}
\DoxyCodeLine{348   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR msp, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (topOfMainStack) : );}
\DoxyCodeLine{349 \}}
\DoxyCodeLine{350 }
\DoxyCodeLine{351 }
\DoxyCodeLine{352 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{358 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_MSP\_NS(uint32\_t topOfMainStack)}
\DoxyCodeLine{359 \{}
\DoxyCodeLine{360   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR msp\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (topOfMainStack) : );}
\DoxyCodeLine{361 \}}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{363 }
\DoxyCodeLine{364 }
\DoxyCodeLine{365 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{371 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_SP\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{372 \{}
\DoxyCodeLine{373   uint32\_t result;}
\DoxyCodeLine{374 }
\DoxyCodeLine{375   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, sp\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{376   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{377 \}}
\DoxyCodeLine{378 }
\DoxyCodeLine{379 }
\DoxyCodeLine{385 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_SP\_NS(uint32\_t topOfStack)}
\DoxyCodeLine{386 \{}
\DoxyCodeLine{387   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR sp\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (topOfStack) : );}
\DoxyCodeLine{388 \}}
\DoxyCodeLine{389 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{390 }
\DoxyCodeLine{391 }
\DoxyCodeLine{397 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_ga4ff59fb9e280d19e79e6875863a65f0a}{\_\_get\_PRIMASK}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{398 \{}
\DoxyCodeLine{399   uint32\_t result;}
\DoxyCodeLine{400 }
\DoxyCodeLine{401   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, primask"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{402   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{403 \}}
\DoxyCodeLine{404 }
\DoxyCodeLine{405 }
\DoxyCodeLine{406 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{412 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_PRIMASK\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{413 \{}
\DoxyCodeLine{414   uint32\_t result;}
\DoxyCodeLine{415 }
\DoxyCodeLine{416   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, primask\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{417   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{418 \}}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{420 }
\DoxyCodeLine{421 }
\DoxyCodeLine{427 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___reg_acc_functions_gaf4a17d3be7dbb066489836d849930d92}{\_\_set\_PRIMASK}}(uint32\_t priMask)}
\DoxyCodeLine{428 \{}
\DoxyCodeLine{429   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR primask, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (priMask) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{430 \}}
\DoxyCodeLine{431 }
\DoxyCodeLine{432 }
\DoxyCodeLine{433 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{439 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_PRIMASK\_NS(uint32\_t priMask)}
\DoxyCodeLine{440 \{}
\DoxyCodeLine{441   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR primask\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (priMask) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{442 \}}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{444 }
\DoxyCodeLine{445 }
\DoxyCodeLine{446 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{447 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{448 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1))    )}}
\DoxyCodeLine{454 \textcolor{preprocessor}{\#define \_\_enable\_fault\_irq                \_\_enable\_fiq   }\textcolor{comment}{/* see arm\_compat.h */}\textcolor{preprocessor}{}}
\DoxyCodeLine{455 }
\DoxyCodeLine{456 }
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define \_\_disable\_fault\_irq               \_\_disable\_fiq   }\textcolor{comment}{/* see arm\_compat.h */}\textcolor{preprocessor}{}}
\DoxyCodeLine{463 }
\DoxyCodeLine{464 }
\DoxyCodeLine{470 \_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_BASEPRI(\textcolor{keywordtype}{void})}
\DoxyCodeLine{471 \{}
\DoxyCodeLine{472   uint32\_t result;}
\DoxyCodeLine{473 }
\DoxyCodeLine{474   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, basepri"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{475   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{476 \}}
\DoxyCodeLine{477 }
\DoxyCodeLine{478 }
\DoxyCodeLine{479 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{485 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_BASEPRI\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{486 \{}
\DoxyCodeLine{487   uint32\_t result;}
\DoxyCodeLine{488 }
\DoxyCodeLine{489   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, basepri\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{490   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{491 \}}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{493 }
\DoxyCodeLine{494 }
\DoxyCodeLine{500 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_set\_BASEPRI(uint32\_t basePri)}
\DoxyCodeLine{501 \{}
\DoxyCodeLine{502   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR basepri, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (basePri) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{503 \}}
\DoxyCodeLine{504 }
\DoxyCodeLine{505 }
\DoxyCodeLine{506 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{512 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_BASEPRI\_NS(uint32\_t basePri)}
\DoxyCodeLine{513 \{}
\DoxyCodeLine{514   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR basepri\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (basePri) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{515 \}}
\DoxyCodeLine{516 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{517 }
\DoxyCodeLine{518 }
\DoxyCodeLine{525 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_set\_BASEPRI\_MAX(uint32\_t basePri)}
\DoxyCodeLine{526 \{}
\DoxyCodeLine{527   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR basepri\_max, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (basePri) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{528 \}}
\DoxyCodeLine{529 }
\DoxyCodeLine{530 }
\DoxyCodeLine{536 \_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_FAULTMASK(\textcolor{keywordtype}{void})}
\DoxyCodeLine{537 \{}
\DoxyCodeLine{538   uint32\_t result;}
\DoxyCodeLine{539 }
\DoxyCodeLine{540   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, faultmask"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{541   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{542 \}}
\DoxyCodeLine{543 }
\DoxyCodeLine{544 }
\DoxyCodeLine{545 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{551 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_FAULTMASK\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{552 \{}
\DoxyCodeLine{553   uint32\_t result;}
\DoxyCodeLine{554 }
\DoxyCodeLine{555   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, faultmask\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{556   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{557 \}}
\DoxyCodeLine{558 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{559 }
\DoxyCodeLine{560 }
\DoxyCodeLine{566 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_set\_FAULTMASK(uint32\_t faultMask)}
\DoxyCodeLine{567 \{}
\DoxyCodeLine{568   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR faultmask, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (faultMask) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{569 \}}
\DoxyCodeLine{570 }
\DoxyCodeLine{571 }
\DoxyCodeLine{572 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE ) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{578 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_FAULTMASK\_NS(uint32\_t faultMask)}
\DoxyCodeLine{579 \{}
\DoxyCodeLine{580   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR faultmask\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (faultMask) : \textcolor{stringliteral}{"{}memory"{}});}
\DoxyCodeLine{581 \}}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{583 }
\DoxyCodeLine{584 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{585 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{586 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{587 }
\DoxyCodeLine{588 }
\DoxyCodeLine{589 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{590 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    )}}
\DoxyCodeLine{591 }
\DoxyCodeLine{601 \_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_PSPLIM(\textcolor{keywordtype}{void})}
\DoxyCodeLine{602 \{}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{604 \textcolor{preprocessor}{    (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{605     \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{606   \textcolor{keywordflow}{return} 0U;}
\DoxyCodeLine{607 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{608   uint32\_t result;}
\DoxyCodeLine{609   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, psplim"{}}  : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{610   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{611 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{612 \}}
\DoxyCodeLine{613 }
\DoxyCodeLine{614 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3))}}
\DoxyCodeLine{624 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_PSPLIM\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{625 \{}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)))}}
\DoxyCodeLine{627   \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{628   \textcolor{keywordflow}{return} 0U;}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{630   uint32\_t result;}
\DoxyCodeLine{631   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, psplim\_ns"{}}  : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{632   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{634 \}}
\DoxyCodeLine{635 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{636 }
\DoxyCodeLine{637 }
\DoxyCodeLine{647 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_set\_PSPLIM(uint32\_t ProcStackPtrLimit)}
\DoxyCodeLine{648 \{}
\DoxyCodeLine{649 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{650 \textcolor{preprocessor}{    (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{651   \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{652   (void)ProcStackPtrLimit;}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{654   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR psplim, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (ProcStackPtrLimit));}
\DoxyCodeLine{655 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{656 \}}
\DoxyCodeLine{657 }
\DoxyCodeLine{658 }
\DoxyCodeLine{659 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE  ) \&\& (\_\_ARM\_FEATURE\_CMSE   == 3))}}
\DoxyCodeLine{669 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_PSPLIM\_NS(uint32\_t ProcStackPtrLimit)}
\DoxyCodeLine{670 \{}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)))}}
\DoxyCodeLine{672   \textcolor{comment}{// without main extensions, the non-\/secure PSPLIM is RAZ/WI}}
\DoxyCodeLine{673   (void)ProcStackPtrLimit;}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{675   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR psplim\_ns, \%0\(\backslash\)n"{}} : : \textcolor{stringliteral}{"{}r"{}} (ProcStackPtrLimit));}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{677 \}}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{679 }
\DoxyCodeLine{680 }
\DoxyCodeLine{689 \_\_STATIC\_FORCEINLINE uint32\_t \_\_get\_MSPLIM(\textcolor{keywordtype}{void})}
\DoxyCodeLine{690 \{}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{692 \textcolor{preprocessor}{    (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{693   \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{694   \textcolor{keywordflow}{return} 0U;}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{696   uint32\_t result;}
\DoxyCodeLine{697   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, msplim"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{698   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{699 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{700 \}}
\DoxyCodeLine{701 }
\DoxyCodeLine{702 }
\DoxyCodeLine{703 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE  ) \&\& (\_\_ARM\_FEATURE\_CMSE   == 3))}}
\DoxyCodeLine{712 \_\_STATIC\_FORCEINLINE uint32\_t \_\_TZ\_get\_MSPLIM\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{713 \{}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)))}}
\DoxyCodeLine{715   \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{716   \textcolor{keywordflow}{return} 0U;}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{718   uint32\_t result;}
\DoxyCodeLine{719   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MRS \%0, msplim\_ns"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) );}
\DoxyCodeLine{720   \textcolor{keywordflow}{return} result;}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{722 \}}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{724 }
\DoxyCodeLine{725 }
\DoxyCodeLine{734 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_set\_MSPLIM(uint32\_t MainStackPtrLimit)}
\DoxyCodeLine{735 \{}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) \&\& \(\backslash\)}}
\DoxyCodeLine{737 \textcolor{preprocessor}{    (!defined (\_\_ARM\_FEATURE\_CMSE) || (\_\_ARM\_FEATURE\_CMSE < 3)))}}
\DoxyCodeLine{738   \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{739   (void)MainStackPtrLimit;}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{741   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR msplim, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (MainStackPtrLimit));}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{743 \}}
\DoxyCodeLine{744 }
\DoxyCodeLine{745 }
\DoxyCodeLine{746 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_CMSE  ) \&\& (\_\_ARM\_FEATURE\_CMSE   == 3))}}
\DoxyCodeLine{755 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_TZ\_set\_MSPLIM\_NS(uint32\_t MainStackPtrLimit)}
\DoxyCodeLine{756 \{}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#if (!(defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)))}}
\DoxyCodeLine{758   \textcolor{comment}{// without main extensions, the non-\/secure MSPLIM is RAZ/WI}}
\DoxyCodeLine{759   (void)MainStackPtrLimit;}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{761   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}MSR msplim\_ns, \%0"{}} : : \textcolor{stringliteral}{"{}r"{}} (MainStackPtrLimit));}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{763 \}}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{765 }
\DoxyCodeLine{766 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{767 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{768 }
\DoxyCodeLine{774 \textcolor{preprocessor}{\#if ((defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)) \&\& \(\backslash\)}}
\DoxyCodeLine{775 \textcolor{preprocessor}{     (defined (\_\_FPU\_USED   ) \&\& (\_\_FPU\_USED    == 1U))     )}}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define \_\_get\_FPSCR      (uint32\_t)\_\_builtin\_arm\_get\_fpscr}}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define \_\_get\_FPSCR()      ((uint32\_t)0U)}}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{780 }
\DoxyCodeLine{786 \textcolor{preprocessor}{\#if ((defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)) \&\& \(\backslash\)}}
\DoxyCodeLine{787 \textcolor{preprocessor}{     (defined (\_\_FPU\_USED   ) \&\& (\_\_FPU\_USED    == 1U))     )}}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define \_\_set\_FPSCR      \_\_builtin\_arm\_set\_fpscr}}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define \_\_set\_FPSCR(x)      ((void)(x))}}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{792 }
\DoxyCodeLine{793 }
\DoxyCodeLine{797 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  Core Instruction Access  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{803 \textcolor{comment}{/* Define macros for porting to both thumb1 and thumb2.}}
\DoxyCodeLine{804 \textcolor{comment}{ * For thumb1, use low register (r0-\/r7), specified by constraint "{}l"{}}}
\DoxyCodeLine{805 \textcolor{comment}{ * Otherwise, use general registers, specified by constraint "{}r"{} */}}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#if defined (\_\_thumb\_\_) \&\& !defined (\_\_thumb2\_\_)}}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_OUT\_REG(r) "{}=l"{}} (r)}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_RW\_REG(r) "{}+l"{}} (r)}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_USE\_REG(r) "{}l"{}} (r)}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_OUT\_REG(r) "{}=r"{}} (r)}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_RW\_REG(r) "{}+r"{}} (r)}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define \_\_CMSIS\_GCC\_USE\_REG(r) "{}r"{}} (r)}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{815 }
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define \_\_NOP          \_\_builtin\_arm\_nop}}
\DoxyCodeLine{821 }
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define \_\_WFI          \_\_builtin\_arm\_wfi}}
\DoxyCodeLine{827 }
\DoxyCodeLine{828 }
\DoxyCodeLine{834 \textcolor{preprocessor}{\#define \_\_WFE          \_\_builtin\_arm\_wfe}}
\DoxyCodeLine{835 }
\DoxyCodeLine{836 }
\DoxyCodeLine{841 \textcolor{preprocessor}{\#define \_\_SEV          \_\_builtin\_arm\_sev}}
\DoxyCodeLine{842 }
\DoxyCodeLine{843 }
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define \_\_ISB()        \_\_builtin\_arm\_isb(0xF)}}
\DoxyCodeLine{851 }
\DoxyCodeLine{857 \textcolor{preprocessor}{\#define \_\_DSB()        \_\_builtin\_arm\_dsb(0xF)}}
\DoxyCodeLine{858 }
\DoxyCodeLine{859 }
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define \_\_DMB()        \_\_builtin\_arm\_dmb(0xF)}}
\DoxyCodeLine{866 }
\DoxyCodeLine{867 }
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define \_\_REV(value)   \_\_builtin\_bswap32(value)}}
\DoxyCodeLine{875 }
\DoxyCodeLine{876 }
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define \_\_REV16(value) \_\_ROR(\_\_REV(value), 16)}}
\DoxyCodeLine{884 }
\DoxyCodeLine{885 }
\DoxyCodeLine{892 \textcolor{preprocessor}{\#define \_\_REVSH(value) (int16\_t)\_\_builtin\_bswap16(value)}}
\DoxyCodeLine{893 }
\DoxyCodeLine{894 }
\DoxyCodeLine{902 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga95b9bd281ddeda378b85afdb8f2ced86}{\_\_ROR}}(uint32\_t op1, uint32\_t op2)}
\DoxyCodeLine{903 \{}
\DoxyCodeLine{904   op2 \%= 32U;}
\DoxyCodeLine{905   \textcolor{keywordflow}{if} (op2 == 0U)}
\DoxyCodeLine{906   \{}
\DoxyCodeLine{907     \textcolor{keywordflow}{return} op1;}
\DoxyCodeLine{908   \}}
\DoxyCodeLine{909   \textcolor{keywordflow}{return} (op1 >> op2) | (op1 << (32U -\/ op2));}
\DoxyCodeLine{910 \}}
\DoxyCodeLine{911 }
\DoxyCodeLine{912 }
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define \_\_BKPT(value)     \_\_ASM volatile ("{}bkpt "{}}\#value)}
\DoxyCodeLine{921 }
\DoxyCodeLine{922 }
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define \_\_RBIT            \_\_builtin\_arm\_rbit}}
\DoxyCodeLine{930 }
\DoxyCodeLine{937 \_\_STATIC\_FORCEINLINE uint8\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga5d5bb1527e042be4a9fa5a33f65cc248}{\_\_CLZ}}(uint32\_t value)}
\DoxyCodeLine{938 \{}
\DoxyCodeLine{939   \textcolor{comment}{/* Even though \_\_builtin\_clz produces a CLZ instruction on ARM, formally}}
\DoxyCodeLine{940 \textcolor{comment}{     \_\_builtin\_clz(0) is undefined behaviour, so handle this case specially.}}
\DoxyCodeLine{941 \textcolor{comment}{     This guarantees ARM-\/compatible results if happening to compile on a non-\/ARM}}
\DoxyCodeLine{942 \textcolor{comment}{     target, and ensures the compiler doesn't decide to activate any}}
\DoxyCodeLine{943 \textcolor{comment}{     optimisations using the logic "{}value was passed to \_\_builtin\_clz, so it}}
\DoxyCodeLine{944 \textcolor{comment}{     is non-\/zero"{}.}}
\DoxyCodeLine{945 \textcolor{comment}{     ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a}}
\DoxyCodeLine{946 \textcolor{comment}{     single CLZ instruction.}}
\DoxyCodeLine{947 \textcolor{comment}{   */}}
\DoxyCodeLine{948   \textcolor{keywordflow}{if} (value == 0U)}
\DoxyCodeLine{949   \{}
\DoxyCodeLine{950     \textcolor{keywordflow}{return} 32U;}
\DoxyCodeLine{951   \}}
\DoxyCodeLine{952   \textcolor{keywordflow}{return} \_\_builtin\_clz(value);}
\DoxyCodeLine{953 \}}
\DoxyCodeLine{954 }
\DoxyCodeLine{955 }
\DoxyCodeLine{956 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{957 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{958 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{959 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    )}}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define \_\_LDREXB        (uint8\_t)\_\_builtin\_arm\_ldrex}}
\DoxyCodeLine{967 }
\DoxyCodeLine{968 }
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define \_\_LDREXH        (uint16\_t)\_\_builtin\_arm\_ldrex}}
\DoxyCodeLine{976 }
\DoxyCodeLine{977 }
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define \_\_LDREXW        (uint32\_t)\_\_builtin\_arm\_ldrex}}
\DoxyCodeLine{985 }
\DoxyCodeLine{986 }
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define \_\_STREXB        (uint32\_t)\_\_builtin\_arm\_strex}}
\DoxyCodeLine{996 }
\DoxyCodeLine{997 }
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define \_\_STREXH        (uint32\_t)\_\_builtin\_arm\_strex}}
\DoxyCodeLine{1007 }
\DoxyCodeLine{1008 }
\DoxyCodeLine{1017 \textcolor{preprocessor}{\#define \_\_STREXW        (uint32\_t)\_\_builtin\_arm\_strex}}
\DoxyCodeLine{1018 }
\DoxyCodeLine{1019 }
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define \_\_CLREX             \_\_builtin\_arm\_clrex}}
\DoxyCodeLine{1025 }
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{1027 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{1028 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{1029 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1030 }
\DoxyCodeLine{1031 }
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{1033 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{1034 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1))    )}}
\DoxyCodeLine{1035 }
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define \_\_SSAT             \_\_builtin\_arm\_ssat}}
\DoxyCodeLine{1044 }
\DoxyCodeLine{1045 }
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define \_\_USAT             \_\_builtin\_arm\_usat}}
\DoxyCodeLine{1054 }
\DoxyCodeLine{1055 }
\DoxyCodeLine{1063 \_\_STATIC\_FORCEINLINE uint32\_t \_\_RRX(uint32\_t value)}
\DoxyCodeLine{1064 \{}
\DoxyCodeLine{1065   uint32\_t result;}
\DoxyCodeLine{1066 }
\DoxyCodeLine{1067   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}rrx \%0, \%1"{}} : \_\_CMSIS\_GCC\_OUT\_REG (result) : \_\_CMSIS\_GCC\_USE\_REG (value) );}
\DoxyCodeLine{1068   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1069 \}}
\DoxyCodeLine{1070 }
\DoxyCodeLine{1071 }
\DoxyCodeLine{1078 \_\_STATIC\_FORCEINLINE uint8\_t \_\_LDRBT(\textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{1079 \{}
\DoxyCodeLine{1080   uint32\_t result;}
\DoxyCodeLine{1081 }
\DoxyCodeLine{1082   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrbt \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1083   \textcolor{keywordflow}{return} ((uint8\_t) result);    \textcolor{comment}{/* Add explicit type cast here */}}
\DoxyCodeLine{1084 \}}
\DoxyCodeLine{1085 }
\DoxyCodeLine{1086 }
\DoxyCodeLine{1093 \_\_STATIC\_FORCEINLINE uint16\_t \_\_LDRHT(\textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{1094 \{}
\DoxyCodeLine{1095   uint32\_t result;}
\DoxyCodeLine{1096 }
\DoxyCodeLine{1097   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrht \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1098   \textcolor{keywordflow}{return} ((uint16\_t) result);    \textcolor{comment}{/* Add explicit type cast here */}}
\DoxyCodeLine{1099 \}}
\DoxyCodeLine{1100 }
\DoxyCodeLine{1101 }
\DoxyCodeLine{1108 \_\_STATIC\_FORCEINLINE uint32\_t \_\_LDRT(\textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{1109 \{}
\DoxyCodeLine{1110   uint32\_t result;}
\DoxyCodeLine{1111 }
\DoxyCodeLine{1112   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldrt \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1113   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1114 \}}
\DoxyCodeLine{1115 }
\DoxyCodeLine{1116 }
\DoxyCodeLine{1123 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STRBT(uint8\_t value, \textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{1124 \{}
\DoxyCodeLine{1125   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}strbt \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1126 \}}
\DoxyCodeLine{1127 }
\DoxyCodeLine{1128 }
\DoxyCodeLine{1135 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STRHT(uint16\_t value, \textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{1136 \{}
\DoxyCodeLine{1137   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}strht \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1138 \}}
\DoxyCodeLine{1139 }
\DoxyCodeLine{1140 }
\DoxyCodeLine{1147 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STRT(uint32\_t value, \textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{1148 \{}
\DoxyCodeLine{1149   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}strt \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} (value) );}
\DoxyCodeLine{1150 \}}
\DoxyCodeLine{1151 }
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#else  }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{1153 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{1154 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1155 }
\DoxyCodeLine{1163 \_\_STATIC\_FORCEINLINE int32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga372c0535573dde3e37f0f08c774a3487}{\_\_SSAT}}(int32\_t val, uint32\_t sat)}
\DoxyCodeLine{1164 \{}
\DoxyCodeLine{1165   \textcolor{keywordflow}{if} ((sat >= 1U) \&\& (sat <= 32U))}
\DoxyCodeLine{1166   \{}
\DoxyCodeLine{1167     \textcolor{keyword}{const} int32\_t max = (int32\_t)((1U << (sat -\/ 1U)) -\/ 1U);}
\DoxyCodeLine{1168     \textcolor{keyword}{const} int32\_t min = -\/1 -\/ max ;}
\DoxyCodeLine{1169     \textcolor{keywordflow}{if} (val > max)}
\DoxyCodeLine{1170     \{}
\DoxyCodeLine{1171       \textcolor{keywordflow}{return} max;}
\DoxyCodeLine{1172     \}}
\DoxyCodeLine{1173     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (val < min)}
\DoxyCodeLine{1174     \{}
\DoxyCodeLine{1175       \textcolor{keywordflow}{return} min;}
\DoxyCodeLine{1176     \}}
\DoxyCodeLine{1177   \}}
\DoxyCodeLine{1178   \textcolor{keywordflow}{return} val;}
\DoxyCodeLine{1179 \}}
\DoxyCodeLine{1180 }
\DoxyCodeLine{1188 \_\_STATIC\_FORCEINLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga6562dbd8182d1571e22dbca7ebdfa9bc}{\_\_USAT}}(int32\_t val, uint32\_t sat)}
\DoxyCodeLine{1189 \{}
\DoxyCodeLine{1190   \textcolor{keywordflow}{if} (sat <= 31U)}
\DoxyCodeLine{1191   \{}
\DoxyCodeLine{1192     \textcolor{keyword}{const} uint32\_t max = ((1U << sat) -\/ 1U);}
\DoxyCodeLine{1193     \textcolor{keywordflow}{if} (val > (int32\_t)max)}
\DoxyCodeLine{1194     \{}
\DoxyCodeLine{1195       \textcolor{keywordflow}{return} max;}
\DoxyCodeLine{1196     \}}
\DoxyCodeLine{1197     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (val < 0)}
\DoxyCodeLine{1198     \{}
\DoxyCodeLine{1199       \textcolor{keywordflow}{return} 0U;}
\DoxyCodeLine{1200     \}}
\DoxyCodeLine{1201   \}}
\DoxyCodeLine{1202   \textcolor{keywordflow}{return} (uint32\_t)val;}
\DoxyCodeLine{1203 \}}
\DoxyCodeLine{1204 }
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_7M\_\_      ) \&\& (\_\_ARM\_ARCH\_7M\_\_      == 1)) || \(\backslash\)}}
\DoxyCodeLine{1206 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_7EM\_\_     ) \&\& (\_\_ARM\_ARCH\_7EM\_\_     == 1)) || \(\backslash\)}}
\DoxyCodeLine{1207 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1208 }
\DoxyCodeLine{1209 }
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#if ((defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{     (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    )}}
\DoxyCodeLine{1218 \_\_STATIC\_FORCEINLINE uint8\_t \_\_LDAB(\textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{1219 \{}
\DoxyCodeLine{1220   uint32\_t result;}
\DoxyCodeLine{1221 }
\DoxyCodeLine{1222   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldab \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1223   \textcolor{keywordflow}{return} ((uint8\_t) result);}
\DoxyCodeLine{1224 \}}
\DoxyCodeLine{1225 }
\DoxyCodeLine{1226 }
\DoxyCodeLine{1233 \_\_STATIC\_FORCEINLINE uint16\_t \_\_LDAH(\textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{1234 \{}
\DoxyCodeLine{1235   uint32\_t result;}
\DoxyCodeLine{1236 }
\DoxyCodeLine{1237   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}ldah \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1238   \textcolor{keywordflow}{return} ((uint16\_t) result);}
\DoxyCodeLine{1239 \}}
\DoxyCodeLine{1240 }
\DoxyCodeLine{1241 }
\DoxyCodeLine{1248 \_\_STATIC\_FORCEINLINE uint32\_t \_\_LDA(\textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{1249 \{}
\DoxyCodeLine{1250   uint32\_t result;}
\DoxyCodeLine{1251 }
\DoxyCodeLine{1252   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}lda \%0, \%1"{}} : \textcolor{stringliteral}{"{}=r"{}} (result) : \textcolor{stringliteral}{"{}Q"{}} (*ptr) );}
\DoxyCodeLine{1253   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1254 \}}
\DoxyCodeLine{1255 }
\DoxyCodeLine{1256 }
\DoxyCodeLine{1263 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STLB(uint8\_t value, \textcolor{keyword}{volatile} uint8\_t *ptr)}
\DoxyCodeLine{1264 \{}
\DoxyCodeLine{1265   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}stlb \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1266 \}}
\DoxyCodeLine{1267 }
\DoxyCodeLine{1268 }
\DoxyCodeLine{1275 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STLH(uint16\_t value, \textcolor{keyword}{volatile} uint16\_t *ptr)}
\DoxyCodeLine{1276 \{}
\DoxyCodeLine{1277   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}stlh \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1278 \}}
\DoxyCodeLine{1279 }
\DoxyCodeLine{1280 }
\DoxyCodeLine{1287 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \_\_STL(uint32\_t value, \textcolor{keyword}{volatile} uint32\_t *ptr)}
\DoxyCodeLine{1288 \{}
\DoxyCodeLine{1289   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}stl \%1, \%0"{}} : \textcolor{stringliteral}{"{}=Q"{}} (*ptr) : \textcolor{stringliteral}{"{}r"{}} ((uint32\_t)value) );}
\DoxyCodeLine{1290 \}}
\DoxyCodeLine{1291 }
\DoxyCodeLine{1292 }
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define     \_\_LDAEXB                 (uint8\_t)\_\_builtin\_arm\_ldaex}}
\DoxyCodeLine{1300 }
\DoxyCodeLine{1301 }
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define     \_\_LDAEXH                 (uint16\_t)\_\_builtin\_arm\_ldaex}}
\DoxyCodeLine{1309 }
\DoxyCodeLine{1310 }
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define     \_\_LDAEX                  (uint32\_t)\_\_builtin\_arm\_ldaex}}
\DoxyCodeLine{1318 }
\DoxyCodeLine{1319 }
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define     \_\_STLEXB                 (uint32\_t)\_\_builtin\_arm\_stlex}}
\DoxyCodeLine{1329 }
\DoxyCodeLine{1330 }
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define     \_\_STLEXH                 (uint32\_t)\_\_builtin\_arm\_stlex}}
\DoxyCodeLine{1340 }
\DoxyCodeLine{1341 }
\DoxyCodeLine{1350 \textcolor{preprocessor}{\#define     \_\_STLEX                  (uint32\_t)\_\_builtin\_arm\_stlex}}
\DoxyCodeLine{1351 }
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ((defined (\_\_ARM\_ARCH\_8M\_MAIN\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_MAIN\_\_ == 1)) || \(\backslash\)}}
\DoxyCodeLine{1353 \textcolor{comment}{           (defined (\_\_ARM\_ARCH\_8M\_BASE\_\_ ) \&\& (\_\_ARM\_ARCH\_8M\_BASE\_\_ == 1))    ) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1354  \textcolor{comment}{/* end of group CMSIS\_Core\_InstructionInterface */}}
\DoxyCodeLine{1356 }
\DoxyCodeLine{1357 }
\DoxyCodeLine{1358 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  Compiler specific Intrinsics  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#if (defined (\_\_ARM\_FEATURE\_DSP) \&\& (\_\_ARM\_FEATURE\_DSP == 1))}}
\DoxyCodeLine{1365 }
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define     \_\_SADD8                 \_\_builtin\_arm\_sadd8}}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define     \_\_QADD8                 \_\_builtin\_arm\_qadd8}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define     \_\_SHADD8                \_\_builtin\_arm\_shadd8}}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define     \_\_UADD8                 \_\_builtin\_arm\_uadd8}}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define     \_\_UQADD8                \_\_builtin\_arm\_uqadd8}}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define     \_\_UHADD8                \_\_builtin\_arm\_uhadd8}}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define     \_\_SSUB8                 \_\_builtin\_arm\_ssub8}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define     \_\_QSUB8                 \_\_builtin\_arm\_qsub8}}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define     \_\_SHSUB8                \_\_builtin\_arm\_shsub8}}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#define     \_\_USUB8                 \_\_builtin\_arm\_usub8}}
\DoxyCodeLine{1376 \textcolor{preprocessor}{\#define     \_\_UQSUB8                \_\_builtin\_arm\_uqsub8}}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define     \_\_UHSUB8                \_\_builtin\_arm\_uhsub8}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define     \_\_SADD16                \_\_builtin\_arm\_sadd16}}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define     \_\_QADD16                \_\_builtin\_arm\_qadd16}}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define     \_\_SHADD16               \_\_builtin\_arm\_shadd16}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define     \_\_UADD16                \_\_builtin\_arm\_uadd16}}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#define     \_\_UQADD16               \_\_builtin\_arm\_uqadd16}}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define     \_\_UHADD16               \_\_builtin\_arm\_uhadd16}}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define     \_\_SSUB16                \_\_builtin\_arm\_ssub16}}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define     \_\_QSUB16                \_\_builtin\_arm\_qsub16}}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define     \_\_SHSUB16               \_\_builtin\_arm\_shsub16}}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define     \_\_USUB16                \_\_builtin\_arm\_usub16}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define     \_\_UQSUB16               \_\_builtin\_arm\_uqsub16}}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define     \_\_UHSUB16               \_\_builtin\_arm\_uhsub16}}
\DoxyCodeLine{1390 \textcolor{preprocessor}{\#define     \_\_SASX                  \_\_builtin\_arm\_sasx}}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#define     \_\_QASX                  \_\_builtin\_arm\_qasx}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define     \_\_SHASX                 \_\_builtin\_arm\_shasx}}
\DoxyCodeLine{1393 \textcolor{preprocessor}{\#define     \_\_UASX                  \_\_builtin\_arm\_uasx}}
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#define     \_\_UQASX                 \_\_builtin\_arm\_uqasx}}
\DoxyCodeLine{1395 \textcolor{preprocessor}{\#define     \_\_UHASX                 \_\_builtin\_arm\_uhasx}}
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#define     \_\_SSAX                  \_\_builtin\_arm\_ssax}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{\#define     \_\_QSAX                  \_\_builtin\_arm\_qsax}}
\DoxyCodeLine{1398 \textcolor{preprocessor}{\#define     \_\_SHSAX                 \_\_builtin\_arm\_shsax}}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#define     \_\_USAX                  \_\_builtin\_arm\_usax}}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define     \_\_UQSAX                 \_\_builtin\_arm\_uqsax}}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#define     \_\_UHSAX                 \_\_builtin\_arm\_uhsax}}
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define     \_\_USAD8                 \_\_builtin\_arm\_usad8}}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define     \_\_USADA8                \_\_builtin\_arm\_usada8}}
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#define     \_\_SSAT16                \_\_builtin\_arm\_ssat16}}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define     \_\_USAT16                \_\_builtin\_arm\_usat16}}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define     \_\_UXTB16                \_\_builtin\_arm\_uxtb16}}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define     \_\_UXTAB16               \_\_builtin\_arm\_uxtab16}}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define     \_\_SXTB16                \_\_builtin\_arm\_sxtb16}}
\DoxyCodeLine{1409 \textcolor{preprocessor}{\#define     \_\_SXTAB16               \_\_builtin\_arm\_sxtab16}}
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#define     \_\_SMUAD                 \_\_builtin\_arm\_smuad}}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define     \_\_SMUADX                \_\_builtin\_arm\_smuadx}}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define     \_\_SMLAD                 \_\_builtin\_arm\_smlad}}
\DoxyCodeLine{1413 \textcolor{preprocessor}{\#define     \_\_SMLADX                \_\_builtin\_arm\_smladx}}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define     \_\_SMLALD                \_\_builtin\_arm\_smlald}}
\DoxyCodeLine{1415 \textcolor{preprocessor}{\#define     \_\_SMLALDX               \_\_builtin\_arm\_smlaldx}}
\DoxyCodeLine{1416 \textcolor{preprocessor}{\#define     \_\_SMUSD                 \_\_builtin\_arm\_smusd}}
\DoxyCodeLine{1417 \textcolor{preprocessor}{\#define     \_\_SMUSDX                \_\_builtin\_arm\_smusdx}}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define     \_\_SMLSD                 \_\_builtin\_arm\_smlsd}}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define     \_\_SMLSDX                \_\_builtin\_arm\_smlsdx}}
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define     \_\_SMLSLD                \_\_builtin\_arm\_smlsld}}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define     \_\_SMLSLDX               \_\_builtin\_arm\_smlsldx}}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define     \_\_SEL                   \_\_builtin\_arm\_sel}}
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define     \_\_QADD                  \_\_builtin\_arm\_qadd}}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define     \_\_QSUB                  \_\_builtin\_arm\_qsub}}
\DoxyCodeLine{1425 }
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#define \_\_PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32\_t)(ARG1))          ) \& 0x0000FFFFUL) |  \(\backslash\)}}
\DoxyCodeLine{1427 \textcolor{preprocessor}{                                           ((((uint32\_t)(ARG2)) << (ARG3)) \& 0xFFFF0000UL)  )}}
\DoxyCodeLine{1428 }
\DoxyCodeLine{1429 \textcolor{preprocessor}{\#define \_\_PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32\_t)(ARG1))          ) \& 0xFFFF0000UL) |  \(\backslash\)}}
\DoxyCodeLine{1430 \textcolor{preprocessor}{                                           ((((uint32\_t)(ARG2)) >> (ARG3)) \& 0x0000FFFFUL)  )}}
\DoxyCodeLine{1431 }
\DoxyCodeLine{1432 \_\_STATIC\_FORCEINLINE int32\_t \_\_SMMLA (int32\_t op1, int32\_t op2, int32\_t op3)}
\DoxyCodeLine{1433 \{}
\DoxyCodeLine{1434   int32\_t result;}
\DoxyCodeLine{1435 }
\DoxyCodeLine{1436   \_\_ASM \textcolor{keyword}{volatile} (\textcolor{stringliteral}{"{}smmla \%0, \%1, \%2, \%3"{}} : \textcolor{stringliteral}{"{}=r"{}} (result): \textcolor{stringliteral}{"{}r"{}}  (op1), \textcolor{stringliteral}{"{}r"{}} (op2), \textcolor{stringliteral}{"{}r"{}} (op3) );}
\DoxyCodeLine{1437   \textcolor{keywordflow}{return}(result);}
\DoxyCodeLine{1438 \}}
\DoxyCodeLine{1439 }
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* (\_\_ARM\_FEATURE\_DSP == 1) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1444 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_ARMCLANG\_H */}\textcolor{preprocessor}{}}

\end{DoxyCode}
