LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY ssegMod IS
	PORT (bcd : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			leds : OUT STD_LOGIC_VECTOR(1 TO 7);
			Neg : IN STD_LOGIC ;
			ledss: OUT STD_LOGIC_VECTOR (1 TO 7) );
	END ssegMod;
		
ARCHITECTURE Behavior OF ssegMod IS
BEGIN
PROCESS ( bcd )
BEGIN
CASE bcd IS        -- abcdefg
WHEN "0000"  =>leds<=not"1111110";
WHEN "0001"  =>leds<=not"0110000";
WHEN "0010"  =>leds<=not "1101101";
WHEN "0011"  =>leds<=not "1111001";
WHEN "0100"  =>leds<=not "0110011";
WHEN "0101"  =>leds<=not "1011011";
WHEN "0110"  =>leds<=not "1011111";
WHEN "0111"  =>leds<=not "1110000";
WHEN "1000"  =>leds<=not "1111111";
WHEN "1001"  =>leds<=not "1110011";

WHEN "1010"  =>leds<=not "1110111";
WHEN "1011"  =>leds<=not "1111111";
WHEN "1100"  =>leds<=not "1001110";
WHEN "1101"  =>leds<=not "1111110";
WHEN "1110"  =>leds<=not "1001111";
WHEN "1111"  =>leds<=not "1000111";
WHEN OTHERS => leds <= "-------";
END CASE;
if Neg = '1' then
ledss <= not "0000001";
else
ledss <= not "0000000";
end if; 
END PROCESS;
END Behavior;

