# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module clk_top /home/yjx/Mystudy/yjx_learn/Learn_ver/ex4_clk/vsrc/clk_top.v /home/yjx/Mystudy/yjx_learn/Learn_ver/ex4_clk/vsrc/seg_clk.v /home/yjx/Mystudy/yjx_learn/Learn_ver/ex4_clk/vsrc/clockdivider.v /home/yjx/Mystudy/yjx_learn/Learn_ver/ex4_clk/csrc/clk_top.cpp /home/yjx/Mystudy/yjx_learn/Learn_ver/ex4_clk/build/auto_bind.cpp /home/yjx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/yjx/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vclk_top_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/yjx/Mystudy/yjx_learn/Learn_ver/ex4_clk/build/clk_top"
T      3278 17843829  1732513911   367832874  1732513911   367832874 "./build/obj_dir/Vclk_top.cpp"
T      2836 17843828  1732513911   367832874  1732513911   367832874 "./build/obj_dir/Vclk_top.h"
T      2482 17843838  1732513911   368832836  1732513911   368832836 "./build/obj_dir/Vclk_top.mk"
T       310 17843827  1732513911   367832874  1732513911   367832874 "./build/obj_dir/Vclk_top__ConstPool_0.cpp"
T       770 17843825  1732513911   366832912  1732513911   366832912 "./build/obj_dir/Vclk_top__Syms.cpp"
T       957 17843826  1732513911   367832874  1732513911   367832874 "./build/obj_dir/Vclk_top__Syms.h"
T      1344 17843830  1732513911   367832874  1732513911   367832874 "./build/obj_dir/Vclk_top___024root.h"
T      7005 17843836  1732513911   367832874  1732513911   367832874 "./build/obj_dir/Vclk_top___024root__DepSet_h760b5e53__0.cpp"
T      6842 17843834  1732513911   367832874  1732513911   367832874 "./build/obj_dir/Vclk_top___024root__DepSet_h760b5e53__0__Slow.cpp"
T      1631 17843835  1732513911   367832874  1732513911   367832874 "./build/obj_dir/Vclk_top___024root__DepSet_hdd862f8e__0.cpp"
T       873 17843833  1732513911   367832874  1732513911   367832874 "./build/obj_dir/Vclk_top___024root__DepSet_hdd862f8e__0__Slow.cpp"
T       662 17843831  1732513911   367832874  1732513911   367832874 "./build/obj_dir/Vclk_top___024root__Slow.cpp"
T       898 17843839  1732513911   368832836  1732513911   368832836 "./build/obj_dir/Vclk_top__ver.d"
T         0        0  1732513911   368832836  1732513911   368832836 "./build/obj_dir/Vclk_top__verFiles.dat"
T      1678 17843837  1732513911   368832836  1732513911   368832836 "./build/obj_dir/Vclk_top_classes.mk"
S      1421 17843794  1732512061   678004252  1732512061   678004252 "/home/yjx/Mystudy/yjx_learn/Learn_ver/ex4_clk/vsrc/clk_top.v"
S       783 17843799  1732503885   459153375  1732503885   459153375 "/home/yjx/Mystudy/yjx_learn/Learn_ver/ex4_clk/vsrc/clockdivider.v"
S      1043 17843803  1732513808   682920749  1732513808   682920749 "/home/yjx/Mystudy/yjx_learn/Learn_ver/ex4_clk/vsrc/seg_clk.v"
S  20938328 10752723  1728439386   106631712  1728439386   106631712 "/usr/local/bin/verilator_bin"
S      3275 11437735  1728439386   333627225  1728439386   333627225 "/usr/local/share/verilator/include/verilated_std.sv"
