0.4
2016.2
C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sim_1/new/ArrMult_4bit_tb.v,1604022153,verilog,,,,,,,,,,,
C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/imports/CECS 361 Sec 01 9447 Digital Design Tech Verificatn - 9102020 - 712 PM/FA.v,1599123214,verilog,,,,,,,,,,,
C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/imports/CECS 361 Sec 01 9447 Digital Design Tech Verificatn - 9102020 - 712 PM/HA.v,1599123216,verilog,,,,,,,,,,,
C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/imports/CECS 361 Sec 01 9447 Digital Design Tech Verificatn - 9102020 - 712 PM/mux2to1.v,1599123216,verilog,,,,,,,,,,,
C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Lab 1/Lab 1.srcs/sources_1/new/ArrMult_4bit.v,1599794027,verilog,,,,,,,,,,,
