{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640837930556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640837930556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 23:18:50 2021 " "Processing started: Wed Dec 29 23:18:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640837930556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640837930556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off InnovateFPGA -c InnovateFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off InnovateFPGA -c InnovateFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640837930556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640837931119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640837931119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitregister_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NBitRegister_tb-Behavioral " "Found design unit 1: NBitRegister_tb-Behavioral" {  } { { "NBitRegister_tb.vhd" "" { Text "D:/Git/InnovateFGPA/VHDL/NBitRegister_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640837939120 ""} { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister_tb " "Found entity 1: NBitRegister_tb" {  } { { "NBitRegister_tb.vhd" "" { Text "D:/Git/InnovateFGPA/VHDL/NBitRegister_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640837939120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640837939120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NBitRegister-Behavioral " "Found design unit 1: NBitRegister-Behavioral" {  } { { "NBitRegister.vhd" "" { Text "D:/Git/InnovateFGPA/VHDL/NBitRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640837939122 ""} { "Info" "ISGN_ENTITY_NAME" "1 NBitRegister " "Found entity 1: NBitRegister" {  } { { "NBitRegister.vhd" "" { Text "D:/Git/InnovateFGPA/VHDL/NBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640837939122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640837939122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "innovatefpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file innovatefpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InnovateFPGA-behavioral " "Found design unit 1: InnovateFPGA-behavioral" {  } { { "InnovateFPGA.vhd" "" { Text "D:/Git/InnovateFGPA/VHDL/InnovateFPGA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640837939124 ""} { "Info" "ISGN_ENTITY_NAME" "1 InnovateFPGA " "Found entity 1: InnovateFPGA" {  } { { "InnovateFPGA.vhd" "" { Text "D:/Git/InnovateFGPA/VHDL/InnovateFPGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640837939124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640837939124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-behavioral " "Found design unit 1: UART-behavioral" {  } { { "UART.vhd" "" { Text "D:/Git/InnovateFGPA/VHDL/UART.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640837939126 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "D:/Git/InnovateFGPA/VHDL/UART.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640837939126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640837939126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "InnovateFPGA " "Elaborating entity \"InnovateFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640837939161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:U1 " "Elaborating entity \"UART\" for hierarchy \"UART:U1\"" {  } { { "InnovateFPGA.vhd" "U1" { Text "D:/Git/InnovateFGPA/VHDL/InnovateFPGA.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640837939177 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Tx_sig UART.vhd(21) " "VHDL Signal Declaration warning at UART.vhd(21): used implicit default value for signal \"Tx_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART.vhd" "" { Text "D:/Git/InnovateFGPA/VHDL/UART.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640837939177 "|InnovateFPGA|UART:U1"}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "UART.vhd(41) " "VHDL Case Statement error at UART.vhd(41): Case Statement choices must cover all possible values of expression" {  } { { "UART.vhd" "" { Text "D:/Git/InnovateFGPA/VHDL/UART.vhd" 41 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1640837939178 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "UART:U1 " "Can't elaborate user hierarchy \"UART:U1\"" {  } { { "InnovateFPGA.vhd" "U1" { Text "D:/Git/InnovateFGPA/VHDL/InnovateFPGA.vhd" 25 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640837939178 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640837939340 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 29 23:18:59 2021 " "Processing ended: Wed Dec 29 23:18:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640837939340 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640837939340 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640837939340 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640837939340 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640837939955 ""}
