library ieee; 
use ieee.std_logic_1164.all; 
use IEEE.numeric_std.all;


entity cut_sound_output is 
	port(rstn, clk : in std_logic;
			LDAC_3, RDAC_3 : out signed(15 downto 0);
			LDAC_2, RDAC_2 : in signed(34 downto 0)); 
end entity; 

architecture behaviour of cut_sound_output is
begin

process(clk,rstn)
begin
if(rstn = '0')
	LDAC_3 <= (others => '0');
	RDAC_3 <= (others => '0');
elsif(rising_edge(clk)) then
	if LDAC_2 > 32767 then
		LDAC_3 <= (15=>'0'), (others => '1');
	elsif LDAC2 < -32768
		LDAC_3 <= (15=>'1'), (others => '0');
	else
		LDAC_3 <= signed(LDAC_2(15 downto 0));
	end;
	
	if RDAC_2 > 32767 then
		RDAC_3 <= (15=>'0'), (others => '1');
	elsif RDAC2 < -32768
		RDAC_3 <= (15=>'1'), (others => '0');
	else
		RDAC_3 <= signed(RDAC_2(15 downto 0));
	end;
	




end architecture;