# do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 23:22:06 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:06 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 23:22:07 on Aug 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:22:07 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 23:22:07 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -t ns work.riscv_tester 
# Start time: 23:22:07 on Aug 20,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 23:29:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 23:29:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 23:29:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 23:29:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 23:29:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 23:29:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:29:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:29:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 23:29:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 23:29:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 23:29:44 on Aug 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 23:29:44 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 23:29:44 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:44 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 23:29:44 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 23:29:45 on Aug 20,2019, Elapsed time: 0:07:38
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 23:29:45 on Aug 20,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 23:32:05 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:05 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 23:32:06 on Aug 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 23:32:06 on Aug 20,2019, Elapsed time: 0:02:21
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 23:32:06 on Aug 20,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
add wave -position insertpoint  \
sim:/riscv_tester/riscv_processor/control_unit/cw1 \
sim:/riscv_tester/riscv_processor/control_unit/current_cw \
sim:/riscv_tester/riscv_processor/control_unit/prev_cw \
sim:/riscv_tester/riscv_processor/control_unit/cw2 \
sim:/riscv_tester/riscv_processor/control_unit/cw3
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:37 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 23:35:37 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:37 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 23:35:37 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:37 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 23:35:37 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:37 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 23:35:37 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:37 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 23:35:37 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:37 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 23:35:37 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:37 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:35:37 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:37 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:35:37 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:37 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 23:35:37 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:37 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Error: (vlog-13069) ../../HardwareDescription/ControlUnit/cu.sv(404): near "end": syntax error, unexpected end.
# ** Error: ../../HardwareDescription/ControlUnit/cu.sv(411): (vlog-13205) Syntax error found in the scope following 'rs2_field_previous'. Is there a missing '::'?
# End time: 23:35:37 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./../Bin/compile.tcl line 38
# /home/sandro/intelFPGA/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog +acc -sv -work work $PATH/ControlUnit/cu.sv"
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:59 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:00 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 23:36:00 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 23:36:01 on Aug 20,2019, Elapsed time: 0:03:55
# Errors: 5, Warnings: 8, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 23:36:01 on Aug 20,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:47 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 23:36:47 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:47 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 23:36:47 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:47 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 23:36:47 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:47 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 23:36:47 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:47 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 23:36:47 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:47 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 23:36:47 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:47 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:36:48 on Aug 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:48 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:36:48 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:48 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 23:36:48 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:48 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 23:36:48 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:48 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 23:36:48 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:48 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 23:36:48 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:48 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 23:36:48 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:48 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 23:36:48 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 23:36:49 on Aug 20,2019, Elapsed time: 0:00:48
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 23:36:49 on Aug 20,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:42 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 23:56:42 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:42 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 23:56:42 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:42 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 23:56:42 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:42 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 23:56:42 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:42 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 23:56:42 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:42 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 23:56:42 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:42 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 23:56:42 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:42 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:56:42 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:42 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 23:56:42 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:42 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 23:56:42 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:42 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 23:56:42 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 23:56:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 23:56:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:43 on Aug 20,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 23:56:43 on Aug 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 23:56:43 on Aug 20,2019, Elapsed time: 0:19:54
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 23:56:43 on Aug 20,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/forward_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:00 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 00:21:00 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:00 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 00:21:00 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:00 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 00:21:00 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:00 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 00:21:00 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:01 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 00:21:01 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:01 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 00:21:01 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:01 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:21:01 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:01 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 00:21:01 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:01 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 00:21:01 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:01 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 00:21:01 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:01 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 00:21:01 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:01 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 00:21:01 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:01 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 00:21:01 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:01 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 00:21:01 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 00:21:02 on Aug 21,2019, Elapsed time: 0:24:19
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 00:21:02 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/forward_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 00:57:27 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:27 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 00:57:28 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# End time: 00:57:28 on Aug 21,2019, Elapsed time: 0:36:26
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 00:57:28 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/forward_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 01:04:02 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:02 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 01:04:03 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:04:03 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 01:04:03 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 01:04:03 on Aug 21,2019, Elapsed time: 0:06:35
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 01:04:03 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/forward_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:42 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 01:05:42 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:43 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 01:05:43 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:05:43 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 01:05:43 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 01:05:43 on Aug 21,2019, Elapsed time: 0:01:40
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 01:05:43 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/forward_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:28 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:29 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 01:10:29 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 01:10:30 on Aug 21,2019, Elapsed time: 0:04:47
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 01:10:30 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:58 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 01:40:58 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:58 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 01:40:58 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:58 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 01:40:58 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:58 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 01:40:58 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:58 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 01:40:58 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:58 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 01:40:58 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:58 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:40:58 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:58 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:40:58 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:58 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 01:40:58 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:59 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 01:40:59 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:59 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 01:40:59 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:59 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 01:40:59 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:59 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 01:40:59 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:40:59 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 01:40:59 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 01:41:00 on Aug 21,2019, Elapsed time: 0:30:30
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 01:41:00 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
run 500ns
add wave -position insertpoint sim:/riscv_tester/riscv_processor/forward_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
do ../Bin/compile.tcl
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 01:50:32 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 01:50:32 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 01:50:32 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 01:50:32 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 01:50:32 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 01:50:32 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:50:32 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 01:50:32 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:32 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 01:50:33 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:33 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 01:50:33 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:33 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 01:50:33 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:33 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 01:50:33 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:33 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 01:50:33 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:50:33 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 01:50:33 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 01:50:34 on Aug 21,2019, Elapsed time: 0:09:34
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 01:50:34 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
run 500ns
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
add wave -position insertpoint sim:/riscv_tester/riscv_processor/fu/*
do ../Bin/compile.tcl; run 500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:45 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 10:35:45 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:45 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 10:35:45 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:45 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 10:35:45 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:46 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 10:35:46 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:46 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 10:35:46 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:46 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 10:35:46 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:46 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 10:35:46 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:46 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:35:46 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:46 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 10:35:46 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:46 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 10:35:46 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:46 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 10:35:46 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:46 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 10:35:46 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:46 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 10:35:46 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:35:46 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 10:35:46 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 10:35:47 on Aug 21,2019, Elapsed time: 8:45:13
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 10:35:47 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
add wave -position insertpoint sim:/riscv_tester/riscv_processor/control_unit/*
do ../Bin/compile.tcl; run 4500ns
# ../../HardwareDescription
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Constants/constants.sv 
# -- Compiling package constants
# 
# Top level modules:
# 	--none--
# End time: 10:55:24 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv 
# -- Compiling package constants
# -- Compiling module bpu
# 
# Top level modules:
# 	bpu
# End time: 10:55:24 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv 
# -- Compiling package constants
# -- Compiling module bfu
# 
# Top level modules:
# 	bfu
# End time: 10:55:24 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# 
# Top level modules:
# 	i_cache
# End time: 10:55:24 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv 
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# 
# Top level modules:
# 	icache_controller
# End time: 10:55:24 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:24 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/FetchUnit/fetch_unit.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package fetch_unit_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 10:55:25 on Aug 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RegisterFile/reg_file.sv 
# -- Compiling package constants
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 10:55:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ALU/alu.sv 
# -- Compiling package constants
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:55:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ForwardUnit/forwardunit.sv 
# -- Compiling package constants
# -- Compiling module forw_unit
# 
# Top level modules:
# 	forw_unit
# End time: 10:55:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/ControlUnit/cu.sv 
# -- Compiling package constants
# -- Compiling module cu
# ** Note: (vlog-143) Recognized 1 FSM in module "cu(verilog)".
# 
# Top level modules:
# 	cu
# End time: 10:55:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAMController/dram_controller.sv 
# -- Compiling package constants
# -- Compiling package dram_controller_sv_unit
# -- Importing package constants
# -- Compiling module dram_controller
# 
# Top level modules:
# 	dram_controller
# End time: 10:55:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/DRAM/dram.sv 
# -- Compiling package constants
# -- Compiling module dram
# 
# Top level modules:
# 	dram
# End time: 10:55:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/RISCVCore/riscv_core.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_core_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# 
# Top level modules:
# 	riscv_core
# End time: 10:55:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:25 on Aug 21,2019
# vlog -reportprogress 300 "+acc" -sv -work work ../../HardwareDescription/Testbench/riscv_tester.sv 
# -- Compiling package constants
# -- Compiling module bpu
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(2)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/icache_controller.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/i_cache.sv(1)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/InstructionCache/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module i_cache
# -- Compiling module icache_controller
# ** Warning: ** while parsing file included at ../../HardwareDescription/Testbench/riscv_tester.sv(1)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv(4)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/fetch_unit.sv(3)
# ** while parsing file included at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/bfu.sv(16)
# ** at ../../HardwareDescription/Testbench/../RISCVCore/../FetchUnit/BranchForwardingUnit/../../Constants/constants.sv(1): (vlog-2275) 'constants' already exists and will be overwritten.
# -- Compiling package constants
# -- Compiling module bfu
# -- Compiling package riscv_tester_sv_unit
# -- Importing package constants
# -- Compiling module fetch_unit
# -- Compiling package constants
# -- Compiling module cu
# -- Compiling package constants
# -- Compiling module reg_file
# -- Compiling package constants
# -- Compiling module forw_unit
# -- Compiling package constants
# -- Compiling module alu
# -- Compiling package constants
# -- Compiling module dram_controller
# -- Compiling module riscv_core
# -- Compiling package constants
# -- Compiling module dram
# -- Compiling module riscv_tester
# 
# Top level modules:
# 	riscv_tester
# End time: 10:55:25 on Aug 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 10:55:26 on Aug 21,2019, Elapsed time: 0:19:39
# Errors: 0, Warnings: 6, Suppressed Warnings: 1
# vsim -t ns work.riscv_tester 
# Start time: 10:55:26 on Aug 21,2019
# Loading sv_std.std
# Loading work.constants
# Loading work.riscv_tester_sv_unit
# Loading work.riscv_tester
# Loading work.riscv_core
# Loading work.fetch_unit
# Loading work.bfu
# Loading work.bpu
# Loading work.icache_controller
# Loading work.i_cache
# Loading work.cu
# Loading work.reg_file
# Loading work.forw_unit
# Loading work.alu
# Loading work.dram_controller
# Loading work.dram
# hexadecimal
wq
# invalid command name "wq"
