Summarize the following paper for literature review.


PAPER:
(0.00) 3 200 4 10,018 6,639.00 (5,749.85) 81 51.67 (44.88) 33.33 33.33 (0.00) 2 100 5 9,916 9,607.67 (487.19) 74 71.67 (2.08) 33.33 33.33 (0.00) 2 50 4 8,965 8,929.00 (57.24) 86 83.00 (3.61) 33.33 33.33 (0.00) 3 200 5 9,881 9,931.67 (102.83) 74 75.00 (1.73) 33.33 33.33 (0.00) 2 50 5 9,195 9,157.00 (40.15) 82 75.67 (5.51) 33.33 33.33 (0.00) 3 500 3 9,106 9,108.00 (5.29) 89 88.67 (1.53) 33.33 33.33 (0.00) 2 100 3 7,255 7,255.67 (4.04) 76 76.67 (1.15) 33.33 33.33 (0.00) 3 500 4 10,197 10,149.67 (48.01) 91 91.33 (0.58) 33.33 33.33 (0.00) 2 100 4 9,172 9,134.33 (91.51) 85 81.33 (8.14) 33.33 33.33 (0.00) 3 500 5 9,941 9,931.67 (53.61) 76 75.00 (1.73) 33.33 33.33 (0.00) 3 1,000 3 0 6,700.67 (5,802.95) 0 60.33 (52.27) 33.33 33.33 (0.00) 2 500 5 9,921 9,889.00 (63.38) 73 73.67 (6.03) 33.33 33.33 (0.00) 2 200 3 7,505 7,513.00 (10.58) 88 88.33 (1.53) 33.33 33.33 (0.00) 3 1,000 4 10,207 10,178.67 (33.98) 93 93.33 (1.53) 33.33 33.33 (0.00) 2 200 4 8,135 8,151.00 (16.52) 71 72.00 (1.00) 33.33 33.33 (0.00) 2 200 5 9,876 6,596.33 (5,712.62) 73 48.67 (42.15) 33.33 33.33 (0.00) 3 1,000 5 9,869 9,922.67 (50.80) 73 74.33 (1.53) 33.33 33.33 (0.00) 4 50 3 9,843 9,915.33 (78.62) 73 77.67 (4.16) 33.33 33.33 (0.00) 2 500 4 9,051 9,046.33 (13.61) 88 86.67 (4.16) 33.33 33.33 (0.00) 4 50 4 10,078 9,968.33 (105.75) 78 76.00 (1.73) 33.33 33.33 (0.00) 4 1,000 5 10,171 6,845.00 (5,928.73) 85 57.33 (49.66) 33.33 33.33 (0.00) 29 Table 20: Results of the LogicNet logic on the "V ACS Model 1" setup for a quantization scheme of 32 total bits and 16 fractional bits . Depth Width LUT SizeAIG Nodes (Top1)AIG Nodes (TopN)AIG Levels (Top1)AIG Levels (TopN)Accuracy (Top-1)Accuracy (Top-N) 3 1,000 3 186,572 186,531.00 (65.89) 274 270.67 (3.51) 33.40 33.35 (0.04) 2 500 3 136,429 136,462.67 (33.02) 260 262.33 (2.52) 33.40 33.31 (0.10) 4 200 3 186,985 186,999.00 (37.99) 277 277.00 (1.00) 33.40 33.35 (0.04) 3 200 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 100 3 186,900 186,941.00 (56.15) 278 276.33 (3.79) 33.33 33.33 (0.00) 4 50 3 186,363 186,426.33 (57.42) 237 239.67 (3.06) 33.33 33.33 (0.00) 3 50 2 135,310 135,298.67 (9.87) 244 243.00 (2.65) 33.33 33.33 (0.00) 4 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 3 50 3 186,571 186,576.00 (22.91) 267 268.00 (1.73) 33.33 33.29 (0.08) 4 100 2 157,029 156,936.33 (91.05) 257 245.67 (9.81) 33.33 33.33 (0.00) 3 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 3 100 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 3 100 3 186,548 186,558.00 (12.49) 272 268.33 (3.21) 33.33 33.33 (0.00) 2 1,000 3 140,399 140,350.00 (42.44) 237 233.33 (3.51) 33.33 33.33 (0.00) 4 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 3 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 200 2 155,731 155,717.67 (16.65) 224 223.33 (2.08) 33.33 33.27 (0.07) 4 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 500 2 166,776 166,736.33 (38.11) 211 210.67 (1.53) 33.33 33.33 (0.00) 4 500 3 186,996 186,967.00 (42.67) 276 275.67 (3.51) 33.33 33.33 (0.00) 4 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 1,000 2 185,816 180,610.67 (9060.10) 214 217.33 (3.06) 33.33 33.33 (0.00) 3 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 50 2 120,063 120,056.67 (5.51) 207 208.33 (1.53) 33.33 33.33 (0.00) 3 500 3 171,990 171,955.33 (37.22) 268 265.67 (2.52) 33.33 33.33 (0.00) 2 50 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 3 200 3 152,670 152,775.33 (91.31) 257 266.33 (8.08) 33.33 33.33 (0.00) 2 50 3 136,556 136,562.00 (35.38) 245 247.33 (3.21) 33.33 33.31 (0.03) 3 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 2 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 3 500 2 0 40,943.00 (70,915.36) 0 66.00 (114.32) 33.33 33.33 (0.00) 2 100 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 2 100 3 136,710 136,658.00 (47.79) 245 239.33 (4.93) 33.33 33.33 (0.00) 2 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 2 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 2 200 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 3 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 2 200 3 136,328 136,295.33 (44.23) 263 259.67 (4.93) 33.33 33.33 (0.00) 3 1,000 2 122,121 121,960.33 (300.19) 245 222.33 (35.02) 33.33 33.33 (0.00) 2 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 2 500 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 2 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 2 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 1,000 3 186,872 186,901.33 (69.79) 268 273.67 (5.51) 33.33 33.33 (0.00) 30 Table 21: Results of the LogicNet logic on the "V ACS Model 2" setup for a quantization scheme of 6 total bits and 4 fractional bits . Depth Width LUT SizeAIG Nodes (Top1)AIG Nodes (TopN)AIG Levels (Top1)AIG Levels (TopN)Accuracy (Top-1)Accuracy (Top-N) 3 200 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 2 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 2 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 100 2 12,429 12,480.33 (99.49) 82 83.00 (8.54) 33.33 33.33 (0.00) 2 1,000 3 0 2,620.00 (4,537.97) 0 29.67 (51.38) 33.33 33.33 (0.00) 4 100 3 26,802 26,802.33 (18.50) 101 103.00 (1.73) 33.33 33.33 (0.00) 3 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 3 50 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 200 2 0 4,089.67 (7083.51) 0 30.33 (52.54) 33.33 33.33 (0.00) 3 50 3 16,320 16,287.67 (46.80) 97 93.67 (3.51) 33.33 33.33 (0.00) 4 200 3 25,561 25,520.67 (52.73) 101 100.00 (1.73) 33.33 33.33 (0.00) 3 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 3 100 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 500 2 12,538 12,553.33 (13.28) 87 89.67 (3.79) 33.33 33.33 (0.00) 3 100 3 14,796 14,794.33 (14.57) 96 96.33 (5.51) 33.33 33.33 (0.00) 4 500 3 27,450 27,249.00 (492.30) 101 99.00 (2.65) 33.33 33.33 (0.00) 3 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00) 4 1,000 1 0 0.00 (0.00) 0 0.00


LITERATURE REVIEW SUMMARY:

==========

The paper presents the results of a logic synthesis tool called LogicNet on two different hardware setups, "V ACS Model 1" and "V ACS Model 2". For each setup, the tool was used to synthesize a circuit with a quantization scheme of 32 total bits and 16 fractional bits. The results show that LogicNet was able to successfully synthesize the circuits with a high degree of accuracy.