DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "IEEE"
unitName "STD_LOGIC_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "unisim"
unitName "VCOMPONENTS"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "Uvmod1"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 3316,0
)
(Instance
name "Uvmod2"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 3345,0
)
(Instance
name "Uvmod11"
duLibraryName "unisim"
duName "IBUFGDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 4082,0
)
(Instance
name "Uticksgen"
duLibraryName "utils"
duName "ticks_gen"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "40"
)
]
mwi 0
uid 6337,0
)
(Instance
name "U_15"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 6552,0
)
(Instance
name "U_16"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 6580,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 7738,0
)
(Instance
name "U_27"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7782,0
)
(Instance
name "U_28"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7810,0
)
(Instance
name "U_29"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7838,0
)
(Instance
name "U_30"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7866,0
)
(Instance
name "U_31"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 7994,0
)
(Instance
name "U_32"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8022,0
)
(Instance
name "U_33"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8050,0
)
(Instance
name "U_34"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8078,0
)
(Instance
name "U_19"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8106,0
)
(Instance
name "U_20"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8134,0
)
(Instance
name "U_22"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 8190,0
)
(Instance
name "Uvmod10"
duLibraryName "unisim"
duName "IBUFGDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 8527,0
)
(Instance
name "Uclkrstblk"
duLibraryName "atlys"
duName "clk_rst_block"
elements [
]
mwi 0
uid 11183,0
)
(Instance
name "U_23"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 12563,0
)
(Instance
name "Uticksgen1"
duLibraryName "utils"
duName "ticks_gen"
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
mwi 0
uid 13640,0
)
(Instance
name "U_17"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14256,0
)
(Instance
name "U_18"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 14284,0
)
(Instance
name "Udrv"
duLibraryName "abc130_driver"
duName "driver_main"
elements [
]
mwi 0
uid 16375,0
)
(Instance
name "Uvmod4"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 16634,0
)
(Instance
name "Uvmod7"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 16655,0
)
(Instance
name "Uvmod12"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 16676,0
)
(Instance
name "Uvmod15"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 16697,0
)
(Instance
name "U_21"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 16889,0
)
(Instance
name "U_25"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 16919,0
)
(Instance
name "U_26"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 16947,0
)
(Instance
name "U_35"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 16975,0
)
(Instance
name "Uvmod5"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 18998,0
)
(Instance
name "U_36"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 19677,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "or"
elements [
]
mwi 1
uid 19783,0
)
(Instance
name "U_24"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 21449,0
)
(Instance
name "U_37"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 21477,0
)
(Instance
name "U_38"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 21505,0
)
(Instance
name "U_39"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 21533,0
)
(Instance
name "Ua13"
duLibraryName "abc_emu"
duName "abc130x3_top"
elements [
]
mwi 0
uid 22178,0
)
(Instance
name "Utmutop"
duLibraryName "abc130_driver"
duName "tmu_drv_top"
elements [
]
mwi 0
uid 22340,0
)
(Instance
name "Uddrcoml0"
duLibraryName "utils"
duName "demux_ddr"
elements [
]
mwi 0
uid 22611,0
)
(Instance
name "Uddrl1r3s"
duLibraryName "utils"
duName "demux_ddr"
elements [
]
mwi 0
uid 22656,0
)
(Instance
name "Uvmod3"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 22685,0
)
(Instance
name "Uvmod6"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 22706,0
)
(Instance
name "Uvmod9"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 22727,0
)
(Instance
name "Uvmod14"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
mwi 0
uid 22748,0
)
(Instance
name "Ustrpgen"
duLibraryName "abc_emu"
duName "strip_data_gen"
elements [
(GiElement
name "START_PATT"
type "std_logic_vector(15 downto 0)"
value "X\"0001\""
)
]
mwi 0
uid 23747,0
)
(Instance
name "U_2"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 23890,0
)
(Instance
name "Ubufgbco"
duLibraryName "unisim"
duName "BUFG"
elements [
]
mwi 0
uid 24470,0
)
(Instance
name "Ubufgdrc"
duLibraryName "unisim"
duName "BUFG"
elements [
]
mwi 0
uid 24479,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb6"
number "6"
)
]
frameInstances [
(FrameInstance
name "g0"
lb "0"
rb "6"
insts [
(Instance
name "U_47"
duLibraryName "utils"
duName "led_pulse"
elements [
]
mwi 0
uid 6252,0
)
]
)
]
libraryRefs [
"IEEE"
"utils"
"unisim"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top"
)
(vvPair
variable "date"
value "07/25/14"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "25"
)
(vvPair
variable "entity_name"
value "atlys_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "03/17/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "16:55:41"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "atlys"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../atlys/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../atlys/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../atlys/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../atlys/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "atlys_top"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../atlys/hds/atlys_top/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:21:03"
)
(vvPair
variable "unit"
value "atlys_top"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1367,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "-183000,-35375,-181500,-34625"
)
(Line
uid 12,0
sl 0
ro 270
xt "-181500,-35000,-181000,-35000"
pts [
"-181500,-35000"
"-181000,-35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
)
xt "-185700,-35500,-184000,-34500"
st "clk_i"
ju 2
blo "-184000,-34700"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 15,0
decl (Decl
n "clk_i"
t "std_logic"
prec "--#clockpinforAtlysrevCboard"
preAdd 0
posAdd 0
o 1
suid 1,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,56375,31300,58775"
st "--#clockpinforAtlysrevCboard
clk_i          : std_logic"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "1000,6625,2500,7375"
)
(Line
uid 26,0
sl 0
ro 270
xt "2500,7000,3000,7000"
pts [
"2500,7000"
"3000,7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
isHidden 1
)
xt "-4600,6500,0,7500"
st "usb_ast_ni"
ju 2
blo "0,7300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 29,0
decl (Decl
n "usb_ast_ni"
t "std_logic"
prec "--#onBoardUSBcontroller"
eolc "--#Bank=0, Pinname=IO_L35P_GCLK17, Schname=U1-FLAGA"
preAdd 0
posAdd 0
o 2
suid 2,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,58775,58500,61175"
st "--#onBoardUSBcontroller
usb_ast_ni     : std_logic --#Bank=0, Pinname=IO_L35P_GCLK17, Schname=U1-FLAGA"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "1000,7625,2500,8375"
)
(Line
uid 40,0
sl 0
ro 270
xt "2500,8000,3000,8000"
pts [
"2500,8000"
"3000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
)
xt "-4700,7500,0,8500"
st "usb_dst_ni"
ju 2
blo "0,8300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 43,0
decl (Decl
n "usb_dst_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L35N_GCLK16, Schname=U1-FLAGB"
preAdd 0
posAdd 0
o 3
suid 3,0
)
declText (MLText
uid 44,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,61175,58700,62375"
st "usb_dst_ni     : std_logic --#Bank=0, Pinname=IO_L35N_GCLK16, Schname=U1-FLAGB"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "1000,8625,2500,9375"
)
(Line
uid 54,0
sl 0
ro 270
xt "2500,9000,3000,9000"
pts [
"2500,9000"
"3000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
isHidden 1
)
xt "-4400,8500,0,9500"
st "usb_flag_i"
ju 2
blo "0,9300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 57,0
decl (Decl
n "usb_flag_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64P_SCP5, Schname=U1-FLAGC"
preAdd 0
posAdd 0
o 4
suid 4,0
)
declText (MLText
uid 58,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,62375,57000,63575"
st "usb_flag_i     : std_logic --#Bank=0, Pinname=IO_L64P_SCP5, Schname=U1-FLAGC"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "1000,9625,2500,10375"
)
(Line
uid 68,0
sl 0
ro 270
xt "2500,10000,3000,10000"
pts [
"2500,10000"
"3000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 70,0
va (VaSet
isHidden 1
)
xt "-4500,9500,0,10500"
st "usb_wait_i"
ju 2
blo "0,10300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 71,0
decl (Decl
n "usb_wait_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63P_SCP7, Schname=U1-SLRD"
preAdd 0
posAdd 0
o 5
suid 5,0
)
declText (MLText
uid 72,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,63575,56600,64775"
st "usb_wait_i     : std_logic --#Bank=0, Pinname=IO_L63P_SCP7, Schname=U1-SLRD"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "16500,17625,18000,18375"
)
(Line
uid 82,0
sl 0
ro 270
xt "16000,18000,16500,18000"
pts [
"16000,18000"
"16500,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
isHidden 1
)
xt "19000,17500,23000,18500"
st "usb_db_io"
blo "19000,18300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 85,0
decl (Decl
n "usb_db_io"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=0, Pinname=IO_L2N, Schname=U1-FD0"
preAdd 0
posAdd 0
o 6
suid 6,0
)
declText (MLText
uid 86,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,64775,62300,65975"
st "usb_db_io      : std_logic_vector(7 downto 0) --#Bank=0, Pinname=IO_L2N, Schname=U1-FD0"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "1000,10625,2500,11375"
)
(Line
uid 96,0
sl 0
ro 270
xt "2500,11000,3000,11000"
pts [
"2500,11000"
"3000,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 98,0
va (VaSet
isHidden 1
)
xt "-3500,10500,0,11500"
st "usb_clk_i"
ju 2
blo "0,11300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 99,0
decl (Decl
n "usb_clk_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L37P_GCLK13, Schname=U1-IFCLK"
preAdd 0
posAdd 0
o 7
suid 7,0
)
declText (MLText
uid 100,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,65975,58000,67175"
st "usb_clk_i      : std_logic --#Bank=0, Pinname=IO_L37P_GCLK13, Schname=U1-IFCLK"
)
)
*15 (PortIoOut
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "16500,16625,18000,17375"
)
(Line
uid 110,0
sl 0
ro 270
xt "16000,17000,16500,17000"
pts [
"16000,17000"
"16500,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
isHidden 1
)
xt "19000,16500,22700,17500"
st "usb_oe_o"
blo "19000,17300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 113,0
decl (Decl
n "usb_oe_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64N_SCP4, Schname=U1-SLOE"
preAdd 0
posAdd 0
o 8
suid 8,0
)
declText (MLText
uid 114,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,67175,56800,68375"
st "usb_oe_o       : std_logic --#Bank=0, Pinname=IO_L64N_SCP4, Schname=U1-SLOE"
)
)
*17 (PortIoOut
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "16500,15625,18000,16375"
)
(Line
uid 124,0
sl 0
ro 270
xt "16000,16000,16500,16000"
pts [
"16000,16000"
"16500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 126,0
va (VaSet
isHidden 1
)
xt "19000,15500,22700,16500"
st "usb_wr_o"
blo "19000,16300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 127,0
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63N_SCP6, Schname=U1-SLWR"
preAdd 0
posAdd 0
o 9
suid 9,0
)
declText (MLText
uid 128,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,68375,57200,69575"
st "usb_wr_o       : std_logic --#Bank=0, Pinname=IO_L63N_SCP6, Schname=U1-SLWR"
)
)
*19 (PortIoOut
uid 135,0
shape (CompositeShape
uid 136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 137,0
sl 0
ro 270
xt "16500,14625,18000,15375"
)
(Line
uid 138,0
sl 0
ro 270
xt "16000,15000,16500,15000"
pts [
"16000,15000"
"16500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 139,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
isHidden 1
)
xt "19000,14500,24900,15500"
st "usb_pktend_o"
blo "19000,15300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 141,0
decl (Decl
n "usb_pktend_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L1N_VREF, Schname=U1-PKTEND"
preAdd 0
posAdd 0
o 10
suid 10,0
)
declText (MLText
uid 142,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,69575,58600,70775"
st "usb_pktend_o   : std_logic --#Bank=0, Pinname=IO_L1N_VREF, Schname=U1-PKTEND"
)
)
*21 (PortIoOut
uid 149,0
shape (CompositeShape
uid 150,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 151,0
sl 0
ro 270
xt "16500,13625,18000,14375"
)
(Line
uid 152,0
sl 0
ro 270
xt "16000,14000,16500,14000"
pts [
"16000,14000"
"16500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 153,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 154,0
va (VaSet
isHidden 1
)
xt "19000,13500,22800,14500"
st "usb_dir_o"
blo "19000,14300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 155,0
decl (Decl
n "usb_dir_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L2P, Schname=U1-SLCS"
preAdd 0
posAdd 0
o 11
suid 11,0
)
declText (MLText
uid 156,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,70775,53000,71975"
st "usb_dir_o      : std_logic --#Bank=0, Pinname=IO_L2P, Schname=U1-SLCS"
)
)
*23 (PortIoOut
uid 163,0
shape (CompositeShape
uid 164,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 165,0
sl 0
ro 270
xt "16500,12625,18000,13375"
)
(Line
uid 166,0
sl 0
ro 270
xt "16000,13000,16500,13000"
pts [
"16000,13000"
"16500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 167,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
isHidden 1
)
xt "19000,12500,24300,13500"
st "usb_mode_o"
blo "19000,13300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 169,0
decl (Decl
n "usb_mode_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L6N, Schname=U1-INT0#"
preAdd 0
posAdd 0
o 12
suid 12,0
)
declText (MLText
uid 170,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,71975,54800,73175"
st "usb_mode_o     : std_logic --#Bank=0, Pinname=IO_L6N, Schname=U1-INT0#"
)
)
*25 (PortIoOut
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "16500,11625,18000,12375"
)
(Line
uid 180,0
sl 0
ro 270
xt "16000,12000,16500,12000"
pts [
"16000,12000"
"16500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 182,0
va (VaSet
isHidden 1
)
xt "19000,11500,23000,12500"
st "usb_adr_o"
blo "19000,12300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 183,0
decl (Decl
n "usb_adr_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--#Bank=0, Pinname=IO_L62N_VREF, Schname=U1-FIFOAD0"
preAdd 0
posAdd 0
o 13
suid 13,0
)
declText (MLText
uid 184,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,73175,68500,74375"
st "usb_adr_o      : std_logic_vector(1 downto 0) --#Bank=0, Pinname=IO_L62N_VREF, Schname=U1-FIFOAD0"
)
)
*27 (PortIoOut
uid 191,0
shape (CompositeShape
uid 192,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 193,0
sl 0
ro 270
xt "15500,625,17000,1375"
)
(Line
uid 194,0
sl 0
ro 270
xt "15000,1000,15500,1000"
pts [
"15000,1000"
"15500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 195,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
isHidden 1
)
xt "18000,500,22800,1500"
st "flash_clk_o"
blo "18000,1300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 197,0
decl (Decl
n "flash_clk_o"
t "std_logic"
prec "--#onBoardQuad-SPIFlash"
eolc "--#Bank=2, Pinname=IO_L1P_CCLK_2, Schname=SCK"
preAdd 0
posAdd 0
o 14
suid 14,0
)
declText (MLText
uid 198,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,74375,54900,76775"
st "--#onBoardQuad-SPIFlash
flash_clk_o    : std_logic --#Bank=2, Pinname=IO_L1P_CCLK_2, Schname=SCK"
)
)
*29 (PortIoOut
uid 205,0
shape (CompositeShape
uid 206,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 207,0
sl 0
ro 270
xt "15500,-375,17000,375"
)
(Line
uid 208,0
sl 0
ro 270
xt "15000,0,15500,0"
pts [
"15000,0"
"15500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 209,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 210,0
va (VaSet
isHidden 1
)
xt "18000,-500,22600,500"
st "flash_cs_o"
blo "18000,300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 211,0
decl (Decl
n "flash_cs_o"
t "std_logic"
eolc "--#Bank=2, Pinname=IO_L65N_CSO_B_2, Schname=CS"
preAdd 0
posAdd 0
o 15
suid 15,0
)
declText (MLText
uid 212,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,76775,55400,77975"
st "flash_cs_o     : std_logic --#Bank=2, Pinname=IO_L65N_CSO_B_2, Schname=CS"
)
)
*31 (PortIoIn
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "0,-1375,1500,-625"
)
(Line
uid 222,0
sl 0
ro 270
xt "1500,-1000,2000,-1000"
pts [
"1500,-1000"
"2000,-1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 224,0
va (VaSet
isHidden 1
)
xt "-5500,-1500,-1000,-500"
st "flash_dq_i"
ju 2
blo "-1000,-700"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 225,0
decl (Decl
n "flash_dq_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--#Bank=2, Pinname=IO_L3N_MOSI_CSI_B_MISO0_2, Schname=SDI"
preAdd 0
posAdd 0
o 16
suid 16,0
)
declText (MLText
uid 226,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,77975,71400,79175"
st "flash_dq_i     : std_logic_vector(3 downto 0) --#Bank=2, Pinname=IO_L3N_MOSI_CSI_B_MISO0_2, Schname=SDI"
)
)
*33 (PortIoOut
uid 233,0
shape (CompositeShape
uid 234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 235,0
sl 0
ro 270
xt "-18500,-32375,-17000,-31625"
)
(Line
uid 236,0
sl 0
ro 270
xt "-19000,-32000,-18500,-32000"
pts [
"-19000,-32000"
"-18500,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 237,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
isHidden 1
)
xt "-16000,-32500,-13900,-31500"
st "led_o"
blo "-16000,-31700"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 239,0
decl (Decl
n "led_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 17
suid 17,0
)
declText (MLText
uid 240,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,79175,64700,81575"
st "--#onBoardLeds
led_o          : std_logic_vector(7 downto 0) --#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
)
)
*35 (PortIoIn
uid 247,0
shape (CompositeShape
uid 248,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 249,0
sl 0
ro 270
xt "-183000,-26375,-181500,-25625"
)
(Line
uid 250,0
sl 0
ro 270
xt "-181500,-26000,-181000,-26000"
pts [
"-181500,-26000"
"-181000,-26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 251,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
isHidden 1
)
xt "-186000,-26500,-184000,-25500"
st "btn_i"
ju 2
blo "-184000,-25700"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 253,0
decl (Decl
n "btn_i"
t "std_logic_vector"
b "(5 downto 0)"
prec "--#onBoardPUSHBUTTONS"
eolc "--#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET"
preAdd 0
posAdd 0
o 18
suid 18,0
)
declText (MLText
uid 254,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,81575,70900,83975"
st "--#onBoardPUSHBUTTONS
btn_i          : std_logic_vector(5 downto 0) --#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET"
)
)
*37 (PortIoIn
uid 261,0
shape (CompositeShape
uid 262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 263,0
sl 0
ro 270
xt "-183000,-25375,-181500,-24625"
)
(Line
uid 264,0
sl 0
ro 270
xt "-181500,-25000,-181000,-25000"
pts [
"-181500,-25000"
"-181000,-25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 265,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
isHidden 1
)
xt "-185700,-25500,-184000,-24500"
st "sw_i"
ju 2
blo "-184000,-24700"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 267,0
decl (Decl
n "sw_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardSWITCHES"
eolc "--#Bank=0, Pinname=IO_L37N_GCLK12, Schname=SW0"
preAdd 0
posAdd 0
o 19
suid 19,0
)
declText (MLText
uid 268,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,83975,64400,86375"
st "--#onBoardSWITCHES
sw_i           : std_logic_vector(7 downto 0) --#Bank=0, Pinname=IO_L37N_GCLK12, Schname=SW0"
)
)
*39 (PortIoOut
uid 275,0
shape (CompositeShape
uid 276,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 277,0
sl 0
ro 270
xt "15500,-4375,17000,-3625"
)
(Line
uid 278,0
sl 0
ro 270
xt "15000,-4000,15500,-4000"
pts [
"15000,-4000"
"15500,-4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 279,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
isHidden 1
)
xt "18000,-4500,21700,-3500"
st "eth_rst_o"
blo "18000,-3700"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 281,0
decl (Decl
n "eth_rst_o"
t "std_logic"
prec "--#TEMACEthernetMAC"
eolc "--#Bank=1, Pinname=IO_L32N_A16_M1A9, Schname=E-RESET"
preAdd 0
posAdd 0
o 20
suid 20,0
)
declText (MLText
uid 282,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,86375,58800,88775"
st "--#TEMACEthernetMAC
eth_rst_o      : std_logic --#Bank=1, Pinname=IO_L32N_A16_M1A9, Schname=E-RESET"
)
)
*41 (PortIoOut
uid 289,0
shape (CompositeShape
uid 290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 291,0
sl 0
ro 270
xt "15500,-5375,17000,-4625"
)
(Line
uid 292,0
sl 0
ro 270
xt "15000,-5000,15500,-5000"
pts [
"15000,-5000"
"15500,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 293,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 294,0
va (VaSet
isHidden 1
)
xt "18000,-5500,23000,-4500"
st "eth_txclk_o"
blo "18000,-4700"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 295,0
decl (Decl
n "eth_txclk_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41N_GCLK8_M1CASN, Schname=E-TXCLK"
preAdd 0
posAdd 0
o 21
suid 21,0
)
declText (MLText
uid 296,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,88775,61900,89975"
st "eth_txclk_o    : std_logic --#Bank=1, Pinname=IO_L41N_GCLK8_M1CASN, Schname=E-TXCLK"
)
)
*43 (PortIoOut
uid 303,0
shape (CompositeShape
uid 304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 305,0
sl 0
ro 270
xt "15500,-6375,17000,-5625"
)
(Line
uid 306,0
sl 0
ro 270
xt "15000,-6000,15500,-6000"
pts [
"15000,-6000"
"15500,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 307,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 308,0
va (VaSet
isHidden 1
)
xt "18000,-6500,22000,-5500"
st "eth_txd_o"
blo "18000,-5700"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 309,0
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L37N_A6_M1A1, Schname=E-TXD0"
preAdd 0
posAdd 0
o 22
suid 22,0
)
declText (MLText
uid 310,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,89975,67500,91175"
st "eth_txd_o      : std_logic_vector(7 downto 0) --#Bank=1, Pinname=IO_L37N_A6_M1A1, Schname=E-TXD0"
)
)
*45 (PortIoIn
uid 317,0
shape (CompositeShape
uid 318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 319,0
sl 0
ro 270
xt "0,-16375,1500,-15625"
)
(Line
uid 320,0
sl 0
ro 270
xt "1500,-16000,2000,-16000"
pts [
"1500,-16000"
"2000,-16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 321,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 322,0
va (VaSet
isHidden 1
)
xt "-5600,-16500,-1000,-15500"
st "eth_txen_i"
ju 2
blo "-1000,-15700"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 323,0
decl (Decl
n "eth_txen_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L37P_A7_M1A0, Schname=E-TXEN"
preAdd 0
posAdd 0
o 23
suid 23,0
)
declText (MLText
uid 324,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,91175,57700,92375"
st "eth_txen_i     : std_logic --#Bank=1, Pinname=IO_L37P_A7_M1A0, Schname=E-TXEN"
)
)
*47 (PortIoIn
uid 331,0
shape (CompositeShape
uid 332,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 333,0
sl 0
ro 270
xt "0,-15375,1500,-14625"
)
(Line
uid 334,0
sl 0
ro 270
xt "1500,-15000,2000,-15000"
pts [
"1500,-15000"
"2000,-15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 335,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
isHidden 1
)
xt "-5400,-15500,-1000,-14500"
st "eth_txer_i"
ju 2
blo "-1000,-14700"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 337,0
decl (Decl
n "eth_txer_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L38N_A4_M1CLKN, Schname=E-TXER"
preAdd 0
posAdd 0
o 24
suid 24,0
)
declText (MLText
uid 338,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,92375,58900,93575"
st "eth_txer_i     : std_logic --#Bank=1, Pinname=IO_L38N_A4_M1CLKN, Schname=E-TXER"
)
)
*49 (PortIoIn
uid 345,0
shape (CompositeShape
uid 346,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 347,0
sl 0
ro 270
xt "0,-14375,1500,-13625"
)
(Line
uid 348,0
sl 0
ro 270
xt "1500,-14000,2000,-14000"
pts [
"1500,-14000"
"2000,-14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 349,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350,0
va (VaSet
isHidden 1
)
xt "-6200,-14500,-1000,-13500"
st "eth_gtxclk_i"
ju 2
blo "-1000,-13700"
tm "WireNameMgr"
)
)
)
*50 (Net
uid 351,0
decl (Decl
n "eth_gtxclk_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L40P_GCLK11_M1A5, Schname=E-GTXCLK"
preAdd 0
posAdd 0
o 25
suid 25,0
)
declText (MLText
uid 352,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,93575,61600,94775"
st "eth_gtxclk_i   : std_logic --#Bank=1, Pinname=IO_L40P_GCLK11_M1A5, Schname=E-GTXCLK"
)
)
*51 (PortIoIn
uid 359,0
shape (CompositeShape
uid 360,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 361,0
sl 0
ro 270
xt "0,-13375,1500,-12625"
)
(Line
uid 362,0
sl 0
ro 270
xt "1500,-13000,2000,-13000"
pts [
"1500,-13000"
"2000,-13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 363,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
isHidden 1
)
xt "-4700,-13500,-1000,-12500"
st "eth_rxd_i"
ju 2
blo "-1000,-12700"
tm "WireNameMgr"
)
)
)
*52 (Net
uid 365,0
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L38P_A5_M1CLK, Schname=E-RXD0"
preAdd 0
posAdd 0
o 26
suid 26,0
)
declText (MLText
uid 366,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,94775,67900,95975"
st "eth_rxd_i      : std_logic_vector(7 downto 0) --#Bank=1, Pinname=IO_L38P_A5_M1CLK, Schname=E-RXD0"
)
)
*53 (PortIoIn
uid 373,0
shape (CompositeShape
uid 374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 375,0
sl 0
ro 270
xt "0,-12375,1500,-11625"
)
(Line
uid 376,0
sl 0
ro 270
xt "1500,-12000,2000,-12000"
pts [
"1500,-12000"
"2000,-12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 377,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 378,0
va (VaSet
isHidden 1
)
xt "-5700,-12500,-1000,-11500"
st "eth_rxdv_i"
ju 2
blo "-1000,-11700"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 379,0
decl (Decl
n "eth_rxdv_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35P_A11_M1A7, Schname=E-RXDV"
preAdd 0
posAdd 0
o 27
suid 27,0
)
declText (MLText
uid 380,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,95975,58700,97175"
st "eth_rxdv_i     : std_logic --#Bank=1, Pinname=IO_L35P_A11_M1A7, Schname=E-RXDV"
)
)
*55 (PortIoIn
uid 387,0
shape (CompositeShape
uid 388,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 389,0
sl 0
ro 270
xt "0,-11375,1500,-10625"
)
(Line
uid 390,0
sl 0
ro 270
xt "1500,-11000,2000,-11000"
pts [
"1500,-11000"
"2000,-11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 391,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
isHidden 1
)
xt "-5400,-11500,-1000,-10500"
st "eth_rxer_i"
ju 2
blo "-1000,-10700"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 393,0
decl (Decl
n "eth_rxer_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35N_A10_M1A2, Schname=E-RXER"
preAdd 0
posAdd 0
o 28
suid 28,0
)
declText (MLText
uid 394,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,97175,58400,98375"
st "eth_rxer_i     : std_logic --#Bank=1, Pinname=IO_L35N_A10_M1A2, Schname=E-RXER"
)
)
*57 (PortIoIn
uid 401,0
shape (CompositeShape
uid 402,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 403,0
sl 0
ro 270
xt "0,-10375,1500,-9625"
)
(Line
uid 404,0
sl 0
ro 270
xt "1500,-10000,2000,-10000"
pts [
"1500,-10000"
"2000,-10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 405,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 406,0
va (VaSet
isHidden 1
)
xt "-5700,-10500,-1000,-9500"
st "eth_rxclk_i"
ju 2
blo "-1000,-9700"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 407,0
decl (Decl
n "eth_rxclk_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41P_GCLK9_IRDY1_M1RASN, Schname=E-RXCLK"
preAdd 0
posAdd 0
o 29
suid 29,0
)
declText (MLText
uid 408,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,98375,65300,99575"
st "eth_rxclk_i    : std_logic --#Bank=1, Pinname=IO_L41P_GCLK9_IRDY1_M1RASN, Schname=E-RXCLK"
)
)
*59 (PortIoIn
uid 415,0
shape (CompositeShape
uid 416,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 417,0
sl 0
ro 270
xt "0,-9375,1500,-8625"
)
(Line
uid 418,0
sl 0
ro 270
xt "1500,-9000,2000,-9000"
pts [
"1500,-9000"
"2000,-9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 419,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 420,0
va (VaSet
isHidden 1
)
xt "-4900,-9500,-1000,-8500"
st "eth_mdc_i"
ju 2
blo "-1000,-8700"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 421,0
decl (Decl
n "eth_mdc_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L1N_A24_VREF, Schname=E-MDC"
preAdd 0
posAdd 0
o 30
suid 30,0
)
declText (MLText
uid 422,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,99575,57900,100775"
st "eth_mdc_i      : std_logic --#Bank=1, Pinname=IO_L1N_A24_VREF, Schname=E-MDC"
)
)
*61 (PortIoIn
uid 429,0
shape (CompositeShape
uid 430,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 431,0
sl 0
ro 270
xt "0,-8375,1500,-7625"
)
(Line
uid 432,0
sl 0
ro 270
xt "1500,-8000,2000,-8000"
pts [
"1500,-8000"
"2000,-8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 433,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 434,0
va (VaSet
isHidden 1
)
xt "-4700,-8500,-1000,-7500"
st "eth_mdi_i"
ju 2
blo "-1000,-7700"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 435,0
decl (Decl
n "eth_mdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48P_HDC_M1DQ8, Schname=E-MDIO"
preAdd 0
posAdd 0
o 31
suid 31,0
)
declText (MLText
uid 436,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,100775,60000,101975"
st "eth_mdi_i      : std_logic --#Bank=1, Pinname=IO_L48P_HDC_M1DQ8, Schname=E-MDIO"
)
)
*63 (PortIoIn
uid 443,0
shape (CompositeShape
uid 444,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 445,0
sl 0
ro 270
xt "0,-7375,1500,-6625"
)
(Line
uid 446,0
sl 0
ro 270
xt "1500,-7000,2000,-7000"
pts [
"1500,-7000"
"2000,-7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 447,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 448,0
va (VaSet
isHidden 1
)
xt "-4400,-7500,-1000,-6500"
st "eth_int_i"
ju 2
blo "-1000,-6700"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 449,0
decl (Decl
n "eth_int_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
preAdd 0
posAdd 0
o 32
suid 32,0
)
declText (MLText
uid 450,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,101975,63100,103175"
st "eth_int_i      : std_logic --#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
)
)
*65 (PortIoOut
uid 457,0
shape (CompositeShape
uid 458,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 459,0
sl 0
ro 270
xt "15500,-26375,17000,-25625"
)
(Line
uid 460,0
sl 0
ro 270
xt "15000,-26000,15500,-26000"
pts [
"15000,-26000"
"15500,-26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 461,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 462,0
va (VaSet
isHidden 1
)
xt "18000,-26500,23300,-25500"
st "ddr2_clk0_o"
blo "18000,-25700"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 463,0
decl (Decl
n "ddr2_clk0_o"
t "std_logic"
prec "--#DDR2"
eolc "--#Bank=3, Pinname=IO_L46P_M3CLK, Schname=DDR-CK_P"
preAdd 0
posAdd 0
o 33
suid 33,0
)
declText (MLText
uid 464,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,103175,58900,105575"
st "--#DDR2
ddr2_clk0_o    : std_logic --#Bank=3, Pinname=IO_L46P_M3CLK, Schname=DDR-CK_P"
)
)
*67 (PortIoOut
uid 471,0
shape (CompositeShape
uid 472,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 473,0
sl 0
ro 270
xt "15500,-27375,17000,-26625"
)
(Line
uid 474,0
sl 0
ro 270
xt "15000,-27000,15500,-27000"
pts [
"15000,-27000"
"15500,-27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 475,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 476,0
va (VaSet
isHidden 1
)
xt "18000,-27500,23300,-26500"
st "ddr2_clk1_o"
blo "18000,-26700"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 477,0
decl (Decl
n "ddr2_clk1_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L46N_M3CLKN, Schname=DDR-CK_N"
preAdd 0
posAdd 0
o 34
suid 34,0
)
declText (MLText
uid 478,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,105575,59800,106775"
st "ddr2_clk1_o    : std_logic --#Bank=3, Pinname=IO_L46N_M3CLKN, Schname=DDR-CK_N"
)
)
*69 (PortIoOut
uid 485,0
shape (CompositeShape
uid 486,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 487,0
sl 0
ro 270
xt "15500,-28375,17000,-27625"
)
(Line
uid 488,0
sl 0
ro 270
xt "15000,-28000,15500,-28000"
pts [
"15000,-28000"
"15500,-28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 489,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 490,0
va (VaSet
isHidden 1
)
xt "18000,-28500,23000,-27500"
st "ddr2_cke_o"
blo "18000,-27700"
tm "WireNameMgr"
)
)
)
*70 (Net
uid 491,0
decl (Decl
n "ddr2_cke_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L53P_M3CKE, Schname=DDR-CKE"
preAdd 0
posAdd 0
o 35
suid 35,0
)
declText (MLText
uid 492,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,106775,58400,107975"
st "ddr2_cke_o     : std_logic --#Bank=3, Pinname=IO_L53P_M3CKE, Schname=DDR-CKE"
)
)
*71 (PortIoOut
uid 499,0
shape (CompositeShape
uid 500,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 501,0
sl 0
ro 270
xt "15500,-29375,17000,-28625"
)
(Line
uid 502,0
sl 0
ro 270
xt "15000,-29000,15500,-29000"
pts [
"15000,-29000"
"15500,-29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 503,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 504,0
va (VaSet
isHidden 1
)
xt "18000,-29500,23400,-28500"
st "ddr2_ras_no"
blo "18000,-28700"
tm "WireNameMgr"
)
)
)
*72 (Net
uid 505,0
decl (Decl
n "ddr2_ras_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43P_GCLK23_M3RASN, Schname=DDR-RAS"
preAdd 0
posAdd 0
o 36
suid 36,0
)
declText (MLText
uid 506,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,107975,63500,109175"
st "ddr2_ras_no    : std_logic --#Bank=3, Pinname=IO_L43P_GCLK23_M3RASN, Schname=DDR-RAS"
)
)
*73 (PortIoOut
uid 513,0
shape (CompositeShape
uid 514,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 515,0
sl 0
ro 270
xt "15500,-30375,17000,-29625"
)
(Line
uid 516,0
sl 0
ro 270
xt "15000,-30000,15500,-30000"
pts [
"15000,-30000"
"15500,-30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 517,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 518,0
va (VaSet
isHidden 1
)
xt "18000,-30500,23500,-29500"
st "ddr2_cas_no"
blo "18000,-29700"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 519,0
decl (Decl
n "ddr2_cas_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43N_GCLK22_IRDY2_M3CASN, Schname=DDR-CAS"
preAdd 0
posAdd 0
o 37
suid 37,0
)
declText (MLText
uid 520,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,109175,67300,110375"
st "ddr2_cas_no    : std_logic --#Bank=3, Pinname=IO_L43N_GCLK22_IRDY2_M3CASN, Schname=DDR-CAS"
)
)
*75 (PortIoOut
uid 527,0
shape (CompositeShape
uid 528,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 529,0
sl 0
ro 270
xt "15500,-31375,17000,-30625"
)
(Line
uid 530,0
sl 0
ro 270
xt "15000,-31000,15500,-31000"
pts [
"15000,-31000"
"15500,-31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 531,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 532,0
va (VaSet
isHidden 1
)
xt "18000,-31500,23300,-30500"
st "ddr2_wen_o"
blo "18000,-30700"
tm "WireNameMgr"
)
)
)
*76 (Net
uid 533,0
decl (Decl
n "ddr2_wen_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L50P_M3WE, Schname=DDR-WE"
preAdd 0
posAdd 0
o 38
suid 38,0
)
declText (MLText
uid 534,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,110375,58000,111575"
st "ddr2_wen_o     : std_logic --#Bank=3, Pinname=IO_L50P_M3WE, Schname=DDR-WE"
)
)
*77 (PortIoOut
uid 541,0
shape (CompositeShape
uid 542,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 543,0
sl 0
ro 270
xt "15500,-32375,17000,-31625"
)
(Line
uid 544,0
sl 0
ro 270
xt "15000,-32000,15500,-32000"
pts [
"15000,-32000"
"15500,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 545,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 546,0
va (VaSet
isHidden 1
)
xt "18000,-32500,23000,-31500"
st "ddr2_rzq_o"
blo "18000,-31700"
tm "WireNameMgr"
)
)
)
*78 (Net
uid 547,0
decl (Decl
n "ddr2_rzq_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L31P, Schname=RZQ"
preAdd 0
posAdd 0
o 39
suid 39,0
)
declText (MLText
uid 548,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,111575,52100,112775"
st "ddr2_rzq_o     : std_logic --#Bank=3, Pinname=IO_L31P, Schname=RZQ"
)
)
*79 (PortIoOut
uid 555,0
shape (CompositeShape
uid 556,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 557,0
sl 0
ro 270
xt "15500,-33375,17000,-32625"
)
(Line
uid 558,0
sl 0
ro 270
xt "15000,-33000,15500,-33000"
pts [
"15000,-33000"
"15500,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 559,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 560,0
va (VaSet
isHidden 1
)
xt "18000,-33500,22900,-32500"
st "ddr2_zio_o"
blo "18000,-32700"
tm "WireNameMgr"
)
)
)
*80 (Net
uid 561,0
decl (Decl
n "ddr2_zio_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L83P, Schname=ZIO"
preAdd 0
posAdd 0
o 40
suid 40,0
)
declText (MLText
uid 562,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,112775,51700,113975"
st "ddr2_zio_o     : std_logic --#Bank=3, Pinname=IO_L83P, Schname=ZIO"
)
)
*81 (PortIoOut
uid 569,0
shape (CompositeShape
uid 570,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 571,0
sl 0
ro 270
xt "15500,-34375,17000,-33625"
)
(Line
uid 572,0
sl 0
ro 270
xt "15000,-34000,15500,-34000"
pts [
"15000,-34000"
"15500,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 573,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 574,0
va (VaSet
isHidden 1
)
xt "18000,-34500,22200,-33500"
st "ddr2_ba_o"
blo "18000,-33700"
tm "WireNameMgr"
)
)
)
*82 (Net
uid 575,0
decl (Decl
n "ddr2_ba_o"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=3, Pinname=IO_L48P_M3BA0, Schname=DDR-BA0"
preAdd 0
posAdd 0
o 41
suid 41,0
)
declText (MLText
uid 576,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,113975,67600,115175"
st "ddr2_ba_o      : std_logic_vector(2 downto 0) --#Bank=3, Pinname=IO_L48P_M3BA0, Schname=DDR-BA0"
)
)
*83 (PortIoOut
uid 583,0
shape (CompositeShape
uid 584,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 585,0
sl 0
ro 270
xt "15500,-35375,17000,-34625"
)
(Line
uid 586,0
sl 0
ro 270
xt "15000,-35000,15500,-35000"
pts [
"15000,-35000"
"15500,-35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 587,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 588,0
va (VaSet
isHidden 1
)
xt "18000,-35500,21700,-34500"
st "ddr2_a_o"
blo "18000,-34700"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 589,0
decl (Decl
n "ddr2_a_o"
t "std_logic_vector"
b "(12 downto 0)"
eolc "--#Bank=3, Pinname=IO_L47P_M3A0, Schname=DDR-A0"
preAdd 0
posAdd 0
o 42
suid 42,0
)
declText (MLText
uid 590,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,115175,66700,116375"
st "ddr2_a_o       : std_logic_vector(12 downto 0) --#Bank=3, Pinname=IO_L47P_M3A0, Schname=DDR-A0"
)
)
*85 (Net
uid 603,0
decl (Decl
n "ddr2_dq_io"
t "std_logic_vector"
b "(15 downto 0)"
eolc "--#Bank=3, Pinname=IO_L37P_M3DQ0, Schname=DDR-DQ0"
preAdd 0
posAdd 0
o 43
suid 43,0
)
declText (MLText
uid 604,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,116375,68800,117575"
st "ddr2_dq_io     : std_logic_vector(15 downto 0) --#Bank=3, Pinname=IO_L37P_M3DQ0, Schname=DDR-DQ0"
)
)
*86 (PortIoOut
uid 611,0
shape (CompositeShape
uid 612,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 613,0
sl 0
ro 270
xt "15500,-37375,17000,-36625"
)
(Line
uid 614,0
sl 0
ro 270
xt "15000,-37000,15500,-37000"
pts [
"15000,-37000"
"15500,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 615,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 616,0
va (VaSet
isHidden 1
)
xt "18000,-37500,24100,-36500"
st "ddr2_udqs_po"
blo "18000,-36700"
tm "WireNameMgr"
)
)
)
*87 (Net
uid 617,0
decl (Decl
n "ddr2_udqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34P_M3UDQS, Schname=DDR-UDQS_P"
preAdd 0
posAdd 0
o 44
suid 44,0
)
declText (MLText
uid 618,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,117575,62200,118775"
st "ddr2_udqs_po   : std_logic --#Bank=3, Pinname=IO_L34P_M3UDQS, Schname=DDR-UDQS_P"
)
)
*88 (PortIoOut
uid 625,0
shape (CompositeShape
uid 626,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 627,0
sl 0
ro 270
xt "15500,-38375,17000,-37625"
)
(Line
uid 628,0
sl 0
ro 270
xt "15000,-38000,15500,-38000"
pts [
"15000,-38000"
"15500,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 629,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 630,0
va (VaSet
isHidden 1
)
xt "18000,-38500,24100,-37500"
st "ddr2_udqs_no"
blo "18000,-37700"
tm "WireNameMgr"
)
)
)
*89 (Net
uid 631,0
decl (Decl
n "ddr2_udqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34N_M3UDQSN, Schname=DDR-UDQS_N"
preAdd 0
posAdd 0
o 45
suid 45,0
)
declText (MLText
uid 632,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,118775,63100,119975"
st "ddr2_udqs_no   : std_logic --#Bank=3, Pinname=IO_L34N_M3UDQSN, Schname=DDR-UDQS_N"
)
)
*90 (PortIoOut
uid 639,0
shape (CompositeShape
uid 640,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 641,0
sl 0
ro 270
xt "15500,-20375,17000,-19625"
)
(Line
uid 642,0
sl 0
ro 270
xt "15000,-20000,15500,-20000"
pts [
"15000,-20000"
"15500,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 643,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
va (VaSet
isHidden 1
)
xt "18000,-20500,23900,-19500"
st "ddr2_ldqs_po"
blo "18000,-19700"
tm "WireNameMgr"
)
)
)
*91 (Net
uid 645,0
decl (Decl
n "ddr2_ldqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39P_M3LDQS, Schname=DDR-LDQS_P"
preAdd 0
posAdd 0
o 46
suid 46,0
)
declText (MLText
uid 646,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,119975,61200,121175"
st "ddr2_ldqs_po   : std_logic --#Bank=3, Pinname=IO_L39P_M3LDQS, Schname=DDR-LDQS_P"
)
)
*92 (PortIoOut
uid 653,0
shape (CompositeShape
uid 654,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 655,0
sl 0
ro 270
xt "15500,-21375,17000,-20625"
)
(Line
uid 656,0
sl 0
ro 270
xt "15000,-21000,15500,-21000"
pts [
"15000,-21000"
"15500,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 657,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 658,0
va (VaSet
isHidden 1
)
xt "18000,-21500,23900,-20500"
st "ddr2_ldqs_no"
blo "18000,-20700"
tm "WireNameMgr"
)
)
)
*93 (Net
uid 659,0
decl (Decl
n "ddr2_ldqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39N_M3LDQSN, Schname=DDR-LDQS_N"
preAdd 0
posAdd 0
o 47
suid 47,0
)
declText (MLText
uid 660,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,121175,62100,122375"
st "ddr2_ldqs_no   : std_logic --#Bank=3, Pinname=IO_L39N_M3LDQSN, Schname=DDR-LDQS_N"
)
)
*94 (PortIoOut
uid 667,0
shape (CompositeShape
uid 668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 669,0
sl 0
ro 270
xt "15500,-22375,17000,-21625"
)
(Line
uid 670,0
sl 0
ro 270
xt "15000,-22000,15500,-22000"
pts [
"15000,-22000"
"15500,-22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 671,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 672,0
va (VaSet
isHidden 1
)
xt "18000,-22500,23100,-21500"
st "ddr2_ldm_o"
blo "18000,-21700"
tm "WireNameMgr"
)
)
)
*95 (Net
uid 673,0
decl (Decl
n "ddr2_ldm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42N_GCLK24_M3LDM, Schname=DDR-LDM"
preAdd 0
posAdd 0
o 48
suid 48,0
)
declText (MLText
uid 674,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,122375,63400,123575"
st "ddr2_ldm_o     : std_logic --#Bank=3, Pinname=IO_L42N_GCLK24_M3LDM, Schname=DDR-LDM"
)
)
*96 (PortIoOut
uid 681,0
shape (CompositeShape
uid 682,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 683,0
sl 0
ro 270
xt "15500,-23375,17000,-22625"
)
(Line
uid 684,0
sl 0
ro 270
xt "15000,-23000,15500,-23000"
pts [
"15000,-23000"
"15500,-23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 685,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 686,0
va (VaSet
isHidden 1
)
xt "18000,-23500,23300,-22500"
st "ddr2_udm_o"
blo "18000,-22700"
tm "WireNameMgr"
)
)
)
*97 (Net
uid 687,0
decl (Decl
n "ddr2_udm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42P_GCLK25_TRDY2_M3UDM, Schname=DDR-UDM"
preAdd 0
posAdd 0
o 49
suid 49,0
)
declText (MLText
uid 688,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,123575,68100,124775"
st "ddr2_udm_o     : std_logic --#Bank=3, Pinname=IO_L42P_GCLK25_TRDY2_M3UDM, Schname=DDR-UDM"
)
)
*98 (PortIoOut
uid 695,0
shape (CompositeShape
uid 696,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 697,0
sl 0
ro 270
xt "15500,-24375,17000,-23625"
)
(Line
uid 698,0
sl 0
ro 270
xt "15000,-24000,15500,-24000"
pts [
"15000,-24000"
"15500,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 699,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 700,0
va (VaSet
isHidden 1
)
xt "18000,-24500,23100,-23500"
st "ddr2_odt_o"
blo "18000,-23700"
tm "WireNameMgr"
)
)
)
*99 (Net
uid 701,0
decl (Decl
n "ddr2_odt_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L45N_M3ODT, Schname=DDR-ODT"
preAdd 0
posAdd 0
o 50
suid 50,0
)
declText (MLText
uid 702,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,124775,58800,125975"
st "ddr2_odt_o     : std_logic --#Bank=3, Pinname=IO_L45N_M3ODT, Schname=DDR-ODT"
)
)
*100 (PortIoOut
uid 709,0
shape (CompositeShape
uid 710,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 711,0
sl 0
ro 270
xt "16500,37625,18000,38375"
)
(Line
uid 712,0
sl 0
ro 270
xt "16000,38000,16500,38000"
pts [
"16000,38000"
"16500,38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 713,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 714,0
va (VaSet
isHidden 1
)
xt "19000,37500,25300,38500"
st "hdmi_o_clk_po"
blo "19000,38300"
tm "WireNameMgr"
)
)
)
*101 (Net
uid 715,0
decl (Decl
n "hdmi_o_clk_po"
t "std_logic"
prec "--#onboardHDMIOUT"
eolc "--#Bank=0, Pinname=IO_L8P, Schname=TMDS-TX-CLK_P"
preAdd 0
posAdd 0
o 51
suid 51,0
)
declText (MLText
uid 716,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,125975,57800,128375"
st "--#onboardHDMIOUT
hdmi_o_clk_po  : std_logic --#Bank=0, Pinname=IO_L8P, Schname=TMDS-TX-CLK_P"
)
)
*102 (PortIoOut
uid 723,0
shape (CompositeShape
uid 724,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 725,0
sl 0
ro 270
xt "16500,38625,18000,39375"
)
(Line
uid 726,0
sl 0
ro 270
xt "16000,39000,16500,39000"
pts [
"16000,39000"
"16500,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 727,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 728,0
va (VaSet
isHidden 1
)
xt "19000,38500,25300,39500"
st "hdmi_o_clk_no"
blo "19000,39300"
tm "WireNameMgr"
)
)
)
*103 (Net
uid 729,0
decl (Decl
n "hdmi_o_clk_no"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L8N_VREF, Schname=TMDS-TX-CLK_N"
preAdd 0
posAdd 0
o 52
suid 52,0
)
declText (MLText
uid 730,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,128375,61100,129575"
st "hdmi_o_clk_no  : std_logic --#Bank=0, Pinname=IO_L8N_VREF, Schname=TMDS-TX-CLK_N"
)
)
*104 (PortIoOut
uid 737,0
shape (CompositeShape
uid 738,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 739,0
sl 0
ro 270
xt "16500,39625,18000,40375"
)
(Line
uid 740,0
sl 0
ro 270
xt "16000,40000,16500,40000"
pts [
"16000,40000"
"16500,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 741,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 742,0
va (VaSet
isHidden 1
)
xt "19000,39500,24800,40500"
st "hdmi_o_d_po"
blo "19000,40300"
tm "WireNameMgr"
)
)
)
*105 (Net
uid 743,0
decl (Decl
n "hdmi_o_d_po"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11P, Schname=TMDS-TX-0_P"
preAdd 0
posAdd 0
o 53
suid 53,0
)
declText (MLText
uid 744,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,129575,66600,130775"
st "hdmi_o_d_po    : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L11P, Schname=TMDS-TX-0_P"
)
)
*106 (PortIoOut
uid 751,0
shape (CompositeShape
uid 752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 753,0
sl 0
ro 270
xt "16500,40625,18000,41375"
)
(Line
uid 754,0
sl 0
ro 270
xt "16000,41000,16500,41000"
pts [
"16000,41000"
"16500,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 755,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 756,0
va (VaSet
isHidden 1
)
xt "19000,40500,24800,41500"
st "hdmi_o_d_no"
blo "19000,41300"
tm "WireNameMgr"
)
)
)
*107 (Net
uid 757,0
decl (Decl
n "hdmi_o_d_no"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11N, Schname=TMDS-TX-0_N"
preAdd 0
posAdd 0
o 54
suid 54,0
)
declText (MLText
uid 758,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,130775,66800,131975"
st "hdmi_o_d_no    : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L11N, Schname=TMDS-TX-0_N"
)
)
*108 (Net
uid 771,0
decl (Decl
n "hdmi_o_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34P_GCLK19, Schname=TMDS-TX-SCL"
preAdd 0
posAdd 0
o 55
suid 55,0
)
declText (MLText
uid 772,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,131975,61100,133175"
st "hdmi_o_scl_io  : std_logic --#Bank=0, Pinname=IO_L34P_GCLK19, Schname=TMDS-TX-SCL"
)
)
*109 (Net
uid 785,0
decl (Decl
n "hdmi_o_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34N_GCLK18, Schname=TMDS-TX-SDA"
preAdd 0
posAdd 0
o 56
suid 56,0
)
declText (MLText
uid 786,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,133175,61800,134375"
st "hdmi_o_sda_io  : std_logic --#Bank=0, Pinname=IO_L34N_GCLK18, Schname=TMDS-TX-SDA"
)
)
*110 (PortIoIn
uid 793,0
shape (CompositeShape
uid 794,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 795,0
sl 0
ro 270
xt "1000,52625,2500,53375"
)
(Line
uid 796,0
sl 0
ro 270
xt "2500,53000,3000,53000"
pts [
"2500,53000"
"3000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 797,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 798,0
va (VaSet
isHidden 1
)
xt "-6200,52500,0,53500"
st "hdmi_i1_clk_pi"
ju 2
blo "0,53300"
tm "WireNameMgr"
)
)
)
*111 (Net
uid 799,0
decl (Decl
n "hdmi_i1_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN1(PMODA)"
eolc "--#Bank=0, Pinname=IO_L36P_GCLK15, Schname=TMDS-RXB-CLK_P"
preAdd 0
posAdd 0
o 57
suid 57,0
)
declText (MLText
uid 800,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,134375,63100,136775"
st "--#onboardHDMIIN1(PMODA)
hdmi_i1_clk_pi : std_logic --#Bank=0, Pinname=IO_L36P_GCLK15, Schname=TMDS-RXB-CLK_P"
)
)
*112 (PortIoIn
uid 807,0
shape (CompositeShape
uid 808,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 809,0
sl 0
ro 270
xt "1000,53625,2500,54375"
)
(Line
uid 810,0
sl 0
ro 270
xt "2500,54000,3000,54000"
pts [
"2500,54000"
"3000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 811,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 812,0
va (VaSet
isHidden 1
)
xt "-6200,53500,0,54500"
st "hdmi_i1_clk_ni"
ju 2
blo "0,54300"
tm "WireNameMgr"
)
)
)
*113 (Net
uid 813,0
decl (Decl
n "hdmi_i1_clk_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L36N_GCLK14, Schname=TMDS-RXB-CLK_N"
preAdd 0
posAdd 0
o 58
suid 58,0
)
declText (MLText
uid 814,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,136775,63300,137975"
st "hdmi_i1_clk_ni : std_logic --#Bank=0, Pinname=IO_L36N_GCLK14, Schname=TMDS-RXB-CLK_N"
)
)
*114 (PortIoIn
uid 821,0
shape (CompositeShape
uid 822,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 823,0
sl 0
ro 270
xt "1000,54625,2500,55375"
)
(Line
uid 824,0
sl 0
ro 270
xt "2500,55000,3000,55000"
pts [
"2500,55000"
"3000,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 825,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 826,0
va (VaSet
isHidden 1
)
xt "-5700,54500,0,55500"
st "hdmi_i1_d_pi"
ju 2
blo "0,55300"
tm "WireNameMgr"
)
)
)
*115 (Net
uid 827,0
decl (Decl
n "hdmi_i1_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38P, Schname=TMDS-RXB-0_P"
preAdd 0
posAdd 0
o 59
suid 59,0
)
declText (MLText
uid 828,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,137975,67000,139175"
st "hdmi_i1_d_pi   : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L38P, Schname=TMDS-RXB-0_P"
)
)
*116 (PortIoIn
uid 835,0
shape (CompositeShape
uid 836,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 837,0
sl 0
ro 270
xt "1000,55625,2500,56375"
)
(Line
uid 838,0
sl 0
ro 270
xt "2500,56000,3000,56000"
pts [
"2500,56000"
"3000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 839,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 840,0
va (VaSet
isHidden 1
)
xt "-5700,55500,0,56500"
st "hdmi_i1_d_ni"
ju 2
blo "0,56300"
tm "WireNameMgr"
)
)
)
*117 (Net
uid 841,0
decl (Decl
n "hdmi_i1_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38N_VREF, Schname=TMDS-RXB-0_N"
preAdd 0
posAdd 0
o 60
suid 60,0
)
declText (MLText
uid 842,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,139175,70300,140375"
st "hdmi_i1_d_ni   : std_logic_vector(2 downto 0) --#Bank=0, Pinname=IO_L38N_VREF, Schname=TMDS-RXB-0_N"
)
)
*118 (Net
uid 855,0
decl (Decl
n "hdmi_i1_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50P, Schname=PMOD-SCL"
preAdd 0
posAdd 0
o 61
suid 61,0
)
declText (MLText
uid 856,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,140375,55500,141575"
st "hdmi_i1_scl_io : std_logic --#Bank=0, Pinname=IO_L50P, Schname=PMOD-SCL"
)
)
*119 (Net
uid 869,0
decl (Decl
n "hdmi_i1_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50N, Schname=PMOD-SDA"
preAdd 0
posAdd 0
o 62
suid 62,0
)
declText (MLText
uid 870,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,141575,56200,142775"
st "hdmi_i1_sda_io : std_logic --#Bank=0, Pinname=IO_L50N, Schname=PMOD-SDA"
)
)
*120 (PortIoIn
uid 877,0
shape (CompositeShape
uid 878,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 879,0
sl 0
ro 270
xt "1000,44625,2500,45375"
)
(Line
uid 880,0
sl 0
ro 270
xt "2500,45000,3000,45000"
pts [
"2500,45000"
"3000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 881,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 882,0
va (VaSet
isHidden 1
)
xt "-6200,44500,0,45500"
st "hdmi_i2_clk_pi"
ju 2
blo "0,45300"
tm "WireNameMgr"
)
)
)
*121 (Net
uid 883,0
decl (Decl
n "hdmi_i2_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN2"
eolc "--#Bank=1, Pinname=IO_L43P_GCLK5_M1DQ4, Schname=TMDS-RX-CLK_P"
preAdd 0
posAdd 0
o 63
suid 63,0
)
declText (MLText
uid 884,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,142775,66000,145175"
st "--#onboardHDMIIN2
hdmi_i2_clk_pi : std_logic --#Bank=1, Pinname=IO_L43P_GCLK5_M1DQ4, Schname=TMDS-RX-CLK_P"
)
)
*122 (PortIoIn
uid 891,0
shape (CompositeShape
uid 892,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 893,0
sl 0
ro 270
xt "1000,45625,2500,46375"
)
(Line
uid 894,0
sl 0
ro 270
xt "2500,46000,3000,46000"
pts [
"2500,46000"
"3000,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 895,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 896,0
va (VaSet
isHidden 1
)
xt "-6200,45500,0,46500"
st "hdmi_i2_clk_ni"
ju 2
blo "0,46300"
tm "WireNameMgr"
)
)
)
*123 (Net
uid 897,0
decl (Decl
n "hdmi_i2_clk_ni"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L43N_GCLK4_M1DQ5, Schname=TMDS-RX-CLK_N"
preAdd 0
posAdd 0
o 64
suid 64,0
)
declText (MLText
uid 898,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,145175,66200,146375"
st "hdmi_i2_clk_ni : std_logic --#Bank=1, Pinname=IO_L43N_GCLK4_M1DQ5, Schname=TMDS-RX-CLK_N"
)
)
*124 (PortIoIn
uid 905,0
shape (CompositeShape
uid 906,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 907,0
sl 0
ro 270
xt "1000,46625,2500,47375"
)
(Line
uid 908,0
sl 0
ro 270
xt "2500,47000,3000,47000"
pts [
"2500,47000"
"3000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 909,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 910,0
va (VaSet
isHidden 1
)
xt "-5700,46500,0,47500"
st "hdmi_i2_d_pi"
ju 2
blo "0,47300"
tm "WireNameMgr"
)
)
)
*125 (Net
uid 911,0
decl (Decl
n "hdmi_i2_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45P_A1_M1LDQS, Schname=TMDS-RX-0_P"
preAdd 0
posAdd 0
o 65
suid 65,0
)
declText (MLText
uid 912,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,146375,72800,147575"
st "hdmi_i2_d_pi   : std_logic_vector(2 downto 0) --#Bank=1, Pinname=IO_L45P_A1_M1LDQS, Schname=TMDS-RX-0_P"
)
)
*126 (PortIoIn
uid 919,0
shape (CompositeShape
uid 920,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 921,0
sl 0
ro 270
xt "1000,47625,2500,48375"
)
(Line
uid 922,0
sl 0
ro 270
xt "2500,48000,3000,48000"
pts [
"2500,48000"
"3000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 923,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 924,0
va (VaSet
isHidden 1
)
xt "-5700,47500,0,48500"
st "hdmi_i2_d_ni"
ju 2
blo "0,48300"
tm "WireNameMgr"
)
)
)
*127 (Net
uid 925,0
decl (Decl
n "hdmi_i2_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45N_A0_M1LDQSN, Schname=TMDS-RX-0_N"
preAdd 0
posAdd 0
o 66
suid 66,0
)
declText (MLText
uid 926,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,147575,73700,148775"
st "hdmi_i2_d_ni   : std_logic_vector(2 downto 0) --#Bank=1, Pinname=IO_L45N_A0_M1LDQSN, Schname=TMDS-RX-0_N"
)
)
*128 (Net
uid 939,0
decl (Decl
n "hdmi_i2_scl_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47P_FWE_B_M1DQ0, Schname=TMDS-RX-SCL"
preAdd 0
posAdd 0
o 67
suid 67,0
)
declText (MLText
uid 940,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,148775,64800,149975"
st "hdmi_i2_scl_io : std_logic --#Bank=1, Pinname=IO_L47P_FWE_B_M1DQ0, Schname=TMDS-RX-SCL"
)
)
*129 (Net
uid 953,0
decl (Decl
n "hdmi_i2_sda_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47N_LDC_M1DQ1, Schname=TMDS-RX-SDA"
preAdd 0
posAdd 0
o 68
suid 68,0
)
declText (MLText
uid 954,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,149975,64100,151175"
st "hdmi_i2_sda_io : std_logic --#Bank=1, Pinname=IO_L47N_LDC_M1DQ1, Schname=TMDS-RX-SDA"
)
)
*130 (PortIoOut
uid 961,0
shape (CompositeShape
uid 962,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 963,0
sl 0
ro 270
xt "16500,26625,18000,27375"
)
(Line
uid 964,0
sl 0
ro 270
xt "16000,27000,16500,27000"
pts [
"16000,27000"
"16500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 965,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 966,0
va (VaSet
isHidden 1
)
xt "19000,26500,25000,27500"
st "usbhost_clk_o"
blo "19000,27300"
tm "WireNameMgr"
)
)
)
*131 (Net
uid 967,0
decl (Decl
n "usbhost_clk_o"
t "std_logic"
prec "--#onboardUSBHostController"
eolc "--#Bank=1, Pinname=IO_L49P_M1DQ10, Schname=PIC32-SCK1"
preAdd 0
posAdd 0
o 69
suid 69,0
)
declText (MLText
uid 968,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,151175,60700,153575"
st "--#onboardUSBHostController
usbhost_clk_o  : std_logic --#Bank=1, Pinname=IO_L49P_M1DQ10, Schname=PIC32-SCK1"
)
)
*132 (PortIoOut
uid 975,0
shape (CompositeShape
uid 976,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 977,0
sl 0
ro 270
xt "16500,25625,18000,26375"
)
(Line
uid 978,0
sl 0
ro 270
xt "16000,26000,16500,26000"
pts [
"16000,26000"
"16500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 979,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 980,0
va (VaSet
isHidden 1
)
xt "19000,25500,24800,26500"
st "usbhost_ss_o"
blo "19000,26300"
tm "WireNameMgr"
)
)
)
*133 (Net
uid 981,0
decl (Decl
n "usbhost_ss_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L49N_M1DQ11, Schname=PIC32-SS1"
preAdd 0
posAdd 0
o 70
suid 70,0
)
declText (MLText
uid 982,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,153575,59800,154775"
st "usbhost_ss_o   : std_logic --#Bank=1, Pinname=IO_L49N_M1DQ11, Schname=PIC32-SS1"
)
)
*134 (PortIoIn
uid 989,0
shape (CompositeShape
uid 990,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 991,0
sl 0
ro 270
xt "1000,23625,2500,24375"
)
(Line
uid 992,0
sl 0
ro 270
xt "2500,24000,3000,24000"
pts [
"2500,24000"
"3000,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 993,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 994,0
va (VaSet
isHidden 1
)
xt "-5800,23500,0,24500"
st "usbhost_sdi_i"
ju 2
blo "0,24300"
tm "WireNameMgr"
)
)
)
*135 (Net
uid 995,0
decl (Decl
n "usbhost_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50P_M1UDQS, Schname=PIC32-SDI1"
preAdd 0
posAdd 0
o 71
suid 71,0
)
declText (MLText
uid 996,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,154775,60400,155975"
st "usbhost_sdi_i  : std_logic --#Bank=1, Pinname=IO_L50P_M1UDQS, Schname=PIC32-SDI1"
)
)
*136 (PortIoOut
uid 1003,0
shape (CompositeShape
uid 1004,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1005,0
sl 0
ro 270
xt "16500,24625,18000,25375"
)
(Line
uid 1006,0
sl 0
ro 270
xt "16000,25000,16500,25000"
pts [
"16000,25000"
"16500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1007,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1008,0
va (VaSet
isHidden 1
)
xt "19000,24500,25400,25500"
st "usbhost_sdo_o"
blo "19000,25300"
tm "WireNameMgr"
)
)
)
*137 (Net
uid 1009,0
decl (Decl
n "usbhost_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48N_M1DQ9, Schname=PIC32-SDO1"
preAdd 0
posAdd 0
o 72
suid 72,0
)
declText (MLText
uid 1010,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,155975,60700,157175"
st "usbhost_sdo_o  : std_logic --#Bank=1, Pinname=IO_L48N_M1DQ9, Schname=PIC32-SDO1"
)
)
*138 (PortIoIn
uid 1017,0
shape (CompositeShape
uid 1018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1019,0
sl 0
ro 270
xt "1000,29625,2500,30375"
)
(Line
uid 1020,0
sl 0
ro 270
xt "2500,30000,3000,30000"
pts [
"2500,30000"
"3000,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1021,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1022,0
va (VaSet
isHidden 1
)
xt "-5000,29500,0,30500"
st "aud_bitclk_i"
ju 2
blo "0,30300"
tm "WireNameMgr"
)
)
)
*139 (Net
uid 1023,0
decl (Decl
n "aud_bitclk_i"
t "std_logic"
prec "--#Audio"
eolc "--#Bank=1, Pinname=IO_L40N_GCLK10_M1A6, Schname=AUD-BIT-CLK"
preAdd 0
posAdd 0
o 73
suid 73,0
)
declText (MLText
uid 1024,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,157175,63600,159575"
st "--#Audio
aud_bitclk_i   : std_logic --#Bank=1, Pinname=IO_L40N_GCLK10_M1A6, Schname=AUD-BIT-CLK"
)
)
*140 (PortIoIn
uid 1031,0
shape (CompositeShape
uid 1032,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1033,0
sl 0
ro 270
xt "1000,30625,2500,31375"
)
(Line
uid 1034,0
sl 0
ro 270
xt "2500,31000,3000,31000"
pts [
"2500,31000"
"3000,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1035,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1036,0
va (VaSet
isHidden 1
)
xt "-3600,30500,0,31500"
st "aud_sdi_i"
ju 2
blo "0,31300"
tm "WireNameMgr"
)
)
)
*141 (Net
uid 1037,0
decl (Decl
n "aud_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51N_M1DQ13, Schname=AUD-SDI"
preAdd 0
posAdd 0
o 74
suid 74,0
)
declText (MLText
uid 1038,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,159575,58400,160775"
st "aud_sdi_i      : std_logic --#Bank=1, Pinname=IO_L51N_M1DQ13, Schname=AUD-SDI"
)
)
*142 (PortIoOut
uid 1045,0
shape (CompositeShape
uid 1046,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1047,0
sl 0
ro 270
xt "16500,33625,18000,34375"
)
(Line
uid 1048,0
sl 0
ro 270
xt "16000,34000,16500,34000"
pts [
"16000,34000"
"16500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1049,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1050,0
va (VaSet
isHidden 1
)
xt "19000,33500,23200,34500"
st "aud_sdo_o"
blo "19000,34300"
tm "WireNameMgr"
)
)
)
*143 (Net
uid 1051,0
decl (Decl
n "aud_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50N_M1UDQSN, Schname=AUD-SDO"
preAdd 0
posAdd 0
o 75
suid 75,0
)
declText (MLText
uid 1052,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,160775,60300,161975"
st "aud_sdo_o      : std_logic --#Bank=1, Pinname=IO_L50N_M1UDQSN, Schname=AUD-SDO"
)
)
*144 (PortIoOut
uid 1059,0
shape (CompositeShape
uid 1060,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1061,0
sl 0
ro 270
xt "16500,32625,18000,33375"
)
(Line
uid 1062,0
sl 0
ro 270
xt "16000,33000,16500,33000"
pts [
"16000,33000"
"16500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1063,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1064,0
va (VaSet
isHidden 1
)
xt "19000,32500,24000,33500"
st "aud_sync_o"
blo "19000,33300"
tm "WireNameMgr"
)
)
)
*145 (Net
uid 1065,0
decl (Decl
n "aud_sync_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L52P_M1DQ14, Schname=AUD-SYNC"
preAdd 0
posAdd 0
o 76
suid 76,0
)
declText (MLText
uid 1066,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,161975,59900,163175"
st "aud_sync_o     : std_logic --#Bank=1, Pinname=IO_L52P_M1DQ14, Schname=AUD-SYNC"
)
)
*146 (PortIoOut
uid 1073,0
shape (CompositeShape
uid 1074,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1075,0
sl 0
ro 270
xt "16500,31625,18000,32375"
)
(Line
uid 1076,0
sl 0
ro 270
xt "16000,32000,16500,32000"
pts [
"16000,32000"
"16500,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1077,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1078,0
va (VaSet
isHidden 1
)
xt "19000,31500,22800,32500"
st "aud_rst_o"
blo "19000,32300"
tm "WireNameMgr"
)
)
)
*147 (Net
uid 1079,0
decl (Decl
n "aud_rst_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51P_M1DQ12, Schname=AUD-RESET"
preAdd 0
posAdd 0
o 77
suid 77,0
)
declText (MLText
uid 1080,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,163175,59700,164375"
st "aud_rst_o      : std_logic --#Bank=1, Pinname=IO_L51P_M1DQ12, Schname=AUD-RESET"
)
)
*148 (PortIoOut
uid 1087,0
shape (CompositeShape
uid 1088,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1089,0
sl 0
ro 270
xt "-14500,-66375,-13000,-65625"
)
(Line
uid 1090,0
sl 0
ro 270
xt "-15000,-66000,-14500,-66000"
pts [
"-15000,-66000"
"-14500,-66000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1091,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1092,0
va (VaSet
isHidden 1
)
xt "-12000,-66500,-7100,-65500"
st "pmod_ja_io"
blo "-12000,-65700"
tm "WireNameMgr"
)
)
)
*149 (Net
uid 1093,0
decl (Decl
n "pmod_ja_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
suid 78,0
)
declText (MLText
uid 1094,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,164375,65400,166775"
st "--#PMODConnector
pmod_ja_io     : std_logic_vector(7 downto 0) --#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
)
)
*150 (Net
uid 1107,0
decl (Decl
n "vmod_exp_pio"
t "std_logic_vector"
b "(20 downto 1)"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
posAdd 0
o 79
suid 79,0
)
declText (MLText
uid 1108,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,166775,69800,170375"
st "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals
vmod_exp_pio   : std_logic_vector(20 downto 1) --#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
)
)
*151 (Net
uid 1121,0
decl (Decl
n "vmod_exp_nio"
t "std_logic_vector"
b "(20 downto 1)"
eolc "--#Bank=2, Pinname=IO_L2N_CMPMOSI, Schname=EXP-IO1_N"
preAdd 0
posAdd 0
o 80
suid 80,0
)
declText (MLText
uid 1122,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,170375,70800,171575"
st "vmod_exp_nio   : std_logic_vector(20 downto 1) --#Bank=2, Pinname=IO_L2N_CMPMOSI, Schname=EXP-IO1_N"
)
)
*152 (PortIoIn
uid 1129,0
shape (CompositeShape
uid 1130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1131,0
sl 0
ro 270
xt "-6000,62625,-4500,63375"
)
(Line
uid 1132,0
sl 0
ro 270
xt "-4500,63000,-4000,63000"
pts [
"-4500,63000"
"-4000,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1133,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1134,0
va (VaSet
isHidden 1
)
xt "-12200,62500,-7000,63500"
st "usbuart_rx_i"
ju 2
blo "-7000,63300"
tm "WireNameMgr"
)
)
)
*153 (Net
uid 1135,0
decl (Decl
n "usbuart_rx_i"
t "std_logic"
prec "--#USBUARTConnector"
eolc "--#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD"
preAdd 0
posAdd 0
o 81
suid 81,0
)
declText (MLText
uid 1136,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "17000,171575,57700,173975"
st "--#USBUARTConnector
usbuart_rx_i   : std_logic --#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD"
)
)
*154 (PortIoOut
uid 1143,0
shape (CompositeShape
uid 1144,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1145,0
sl 0
ro 270
xt "13500,62625,15000,63375"
)
(Line
uid 1146,0
sl 0
ro 270
xt "13000,63000,13500,63000"
pts [
"13000,63000"
"13500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1147,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1148,0
va (VaSet
isHidden 1
)
xt "16000,62500,21500,63500"
st "usbuart_tx_o"
blo "16000,63300"
tm "WireNameMgr"
)
)
)
*155 (CommentText
uid 1157,0
shape (Rectangle
uid 1158,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-9000,29000,-3000"
)
text (MLText
uid 1159,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-3800,-8800,28400,-4000"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 14:52:16 05/24/13
from - /home/warren/slhc/trunk/hds_project/../atlys/src/atlys_top.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*156 (Grouping
uid 1160,0
optionalChildren [
*157 (CommentText
uid 1162,0
shape (Rectangle
uid 1163,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-18000,85000,-1000,86000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1164,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-17800,85000,-7500,86000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*158 (CommentText
uid 1165,0
shape (Rectangle
uid 1166,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,81000,3000,82000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1167,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,81000,2100,82000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*159 (CommentText
uid 1168,0
shape (Rectangle
uid 1169,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-18000,83000,-1000,84000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1170,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-17800,83000,-7900,84000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*160 (CommentText
uid 1171,0
shape (Rectangle
uid 1172,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-22000,83000,-18000,84000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1173,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-21800,83000,-20100,84000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*161 (CommentText
uid 1174,0
shape (Rectangle
uid 1175,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-1000,82000,19000,86000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1176,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-800,82200,8300,83200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*162 (CommentText
uid 1177,0
shape (Rectangle
uid 1178,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "3000,81000,19000,82000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1179,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "3200,81000,4800,82000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*163 (CommentText
uid 1180,0
shape (Rectangle
uid 1181,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-22000,81000,-1000,83000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1182,0
va (VaSet
fg "32768,0,0"
)
xt "-14950,81500,-8050,82500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*164 (CommentText
uid 1183,0
shape (Rectangle
uid 1184,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-22000,84000,-18000,85000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1185,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-21800,84000,-19800,85000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*165 (CommentText
uid 1186,0
shape (Rectangle
uid 1187,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-22000,85000,-18000,86000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1188,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-21800,85000,-19100,86000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*166 (CommentText
uid 1189,0
shape (Rectangle
uid 1190,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-18000,84000,-1000,85000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1191,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-17800,84000,-9600,85000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 1161,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-22000,81000,19000,86000"
)
oxt "14000,66000,55000,71000"
)
*167 (PortIoInOut
uid 1597,0
shape (CompositeShape
uid 1598,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1599,0
sl 0
xt "16500,42625,18000,43375"
)
(Line
uid 1600,0
sl 0
xt "16000,43000,16500,43000"
pts [
"16000,43000"
"16500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1601,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1602,0
va (VaSet
isHidden 1
)
xt "19000,42500,25300,43500"
st "hdmi_o_sda_io"
blo "19000,43300"
tm "WireNameMgr"
)
)
)
*168 (PortIoInOut
uid 1603,0
shape (CompositeShape
uid 1604,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1605,0
sl 0
xt "16500,41625,18000,42375"
)
(Line
uid 1606,0
sl 0
xt "16000,42000,16500,42000"
pts [
"16000,42000"
"16500,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1607,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1608,0
va (VaSet
isHidden 1
)
xt "19000,41500,25000,42500"
st "hdmi_o_scl_io"
blo "19000,42300"
tm "WireNameMgr"
)
)
)
*169 (PortIoInOut
uid 1609,0
shape (CompositeShape
uid 1610,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1611,0
sl 0
xt "16500,48625,18000,49375"
)
(Line
uid 1612,0
sl 0
xt "16000,49000,16500,49000"
pts [
"16000,49000"
"16500,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1613,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1614,0
va (VaSet
isHidden 1
)
xt "19000,48500,25500,49500"
st "hdmi_i2_sda_io"
blo "19000,49300"
tm "WireNameMgr"
)
)
)
*170 (PortIoInOut
uid 1615,0
shape (CompositeShape
uid 1616,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1617,0
sl 0
xt "16500,49625,18000,50375"
)
(Line
uid 1618,0
sl 0
xt "16000,50000,16500,50000"
pts [
"16000,50000"
"16500,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1619,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1620,0
va (VaSet
isHidden 1
)
xt "19000,49500,25200,50500"
st "hdmi_i2_scl_io"
blo "19000,50300"
tm "WireNameMgr"
)
)
)
*171 (PortIoInOut
uid 1621,0
shape (CompositeShape
uid 1622,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1623,0
sl 0
xt "16500,56625,18000,57375"
)
(Line
uid 1624,0
sl 0
xt "16000,57000,16500,57000"
pts [
"16000,57000"
"16500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1625,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1626,0
va (VaSet
isHidden 1
)
xt "19000,56500,25500,57500"
st "hdmi_i1_sda_io"
blo "19000,57300"
tm "WireNameMgr"
)
)
)
*172 (PortIoInOut
uid 1627,0
shape (CompositeShape
uid 1628,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1629,0
sl 0
xt "16500,57625,18000,58375"
)
(Line
uid 1630,0
sl 0
xt "16000,58000,16500,58000"
pts [
"16000,58000"
"16500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1631,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1632,0
va (VaSet
isHidden 1
)
xt "19000,57500,25200,58500"
st "hdmi_i1_scl_io"
blo "19000,58300"
tm "WireNameMgr"
)
)
)
*173 (PortIoInOut
uid 1645,0
shape (CompositeShape
uid 1646,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1647,0
sl 0
xt "15500,-36375,17000,-35625"
)
(Line
uid 1648,0
sl 0
xt "15000,-36000,15500,-36000"
pts [
"15000,-36000"
"15500,-36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1649,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1650,0
va (VaSet
isHidden 1
)
xt "18000,-36500,23000,-35500"
st "ddr2_dq_io"
blo "18000,-35700"
tm "WireNameMgr"
)
)
)
*174 (Net
uid 2338,0
decl (Decl
n "HI"
t "std_logic"
o 87
suid 92,0
)
declText (MLText
uid 2339,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*175 (Net
uid 2340,0
decl (Decl
n "LO"
t "std_logic"
o 88
suid 93,0
)
declText (MLText
uid 2341,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*176 (Net
uid 2621,0
decl (Decl
n "rst"
t "std_logic"
o 89
suid 106,0
)
declText (MLText
uid 2622,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*177 (Net
uid 3143,0
decl (Decl
n "clk40"
t "std_logic"
o 90
suid 133,0
)
declText (MLText
uid 3144,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*178 (SaComponent
uid 3316,0
optionalChildren [
*179 (CptPort
uid 3304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,-7375,-162250,-6625"
)
tg (CPTG
uid 3306,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3307,0
va (VaSet
)
xt "-164600,-7500,-164000,-6500"
st "O"
ju 2
blo "-164000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*180 (CptPort
uid 3308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,-7375,-171000,-6625"
)
tg (CPTG
uid 3310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3311,0
va (VaSet
)
xt "-170000,-7500,-169800,-6500"
st "I"
blo "-170000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*181 (CptPort
uid 3312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,-6375,-171000,-5625"
)
tg (CPTG
uid 3314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3315,0
va (VaSet
)
xt "-170000,-6500,-169200,-5500"
st "IB"
blo "-170000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 3317,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,-8000,-163000,-5000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3318,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
uid 3319,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,-8000,-165950,-7000"
st "unisim"
blo "-168550,-7200"
tm "BdLibraryNameMgr"
)
*183 (Text
uid 3320,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,-7000,-165450,-6000"
st "IBUFDS"
blo "-168550,-6200"
tm "CptNameMgr"
)
*184 (Text
uid 3321,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,-6000,-165250,-5000"
st "Uvmod1"
blo "-168550,-5200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3322,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3323,0
text (MLText
uid 3324,0
va (VaSet
font "clean,8,0"
)
xt "-171000,-12000,-147000,-8000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*185 (SaComponent
uid 3345,0
optionalChildren [
*186 (CptPort
uid 3354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3355,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,625,-162250,1375"
)
tg (CPTG
uid 3356,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3357,0
va (VaSet
)
xt "-164600,500,-164000,1500"
st "O"
ju 2
blo "-164000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*187 (CptPort
uid 3358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,625,-171000,1375"
)
tg (CPTG
uid 3360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3361,0
va (VaSet
)
xt "-170000,500,-169800,1500"
st "I"
blo "-170000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*188 (CptPort
uid 3362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,1625,-171000,2375"
)
tg (CPTG
uid 3364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3365,0
va (VaSet
)
xt "-170000,1500,-169200,2500"
st "IB"
blo "-170000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 3346,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,0,-163000,3000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3347,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
uid 3348,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,0,-165950,1000"
st "unisim"
blo "-168550,800"
tm "BdLibraryNameMgr"
)
*190 (Text
uid 3349,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,1000,-165450,2000"
st "IBUFDS"
blo "-168550,1800"
tm "CptNameMgr"
)
*191 (Text
uid 3350,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,2000,-165250,3000"
st "Uvmod2"
blo "-168550,2800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3351,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3352,0
text (MLText
uid 3353,0
va (VaSet
font "clean,8,0"
)
xt "-171000,-4000,-147000,0"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*192 (Net
uid 3441,0
decl (Decl
n "vmodin_com"
t "std_ulogic"
o 92
suid 147,0
)
declText (MLText
uid 3442,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*193 (Net
uid 3443,0
decl (Decl
n "vmodin_l1r"
t "std_logic"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
posAdd 0
o 86
suid 148,0
)
declText (MLText
uid 3444,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*194 (Net
uid 3490,0
decl (Decl
n "vmod_d"
t "std_logic_vector"
b "(15 downto 0)"
o 93
suid 151,0
)
declText (MLText
uid 3491,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*195 (Net
uid 3581,0
decl (Decl
n "vmodin_dclk"
t "std_logic"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
posAdd 0
o 85
suid 153,0
)
declText (MLText
uid 3582,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*196 (SaComponent
uid 4082,0
optionalChildren [
*197 (CptPort
uid 4070,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4071,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,7625,-162250,8375"
)
tg (CPTG
uid 4072,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4073,0
va (VaSet
)
xt "-164600,7500,-164000,8500"
st "O"
ju 2
blo "-164000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*198 (CptPort
uid 4074,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4075,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,7625,-171000,8375"
)
tg (CPTG
uid 4076,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4077,0
va (VaSet
)
xt "-170000,7500,-169800,8500"
st "I"
blo "-170000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*199 (CptPort
uid 4078,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4079,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,8625,-171000,9375"
)
tg (CPTG
uid 4080,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4081,0
va (VaSet
)
xt "-170000,8500,-169200,9500"
st "IB"
blo "-170000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 4083,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,7000,-163000,10000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4084,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*200 (Text
uid 4085,0
va (VaSet
font "helvetica,8,1"
)
xt "-168850,7000,-166250,8000"
st "unisim"
blo "-168850,7800"
tm "BdLibraryNameMgr"
)
*201 (Text
uid 4086,0
va (VaSet
font "helvetica,8,1"
)
xt "-168850,8000,-165150,9000"
st "IBUFGDS"
blo "-168850,8800"
tm "CptNameMgr"
)
*202 (Text
uid 4087,0
va (VaSet
font "helvetica,8,1"
)
xt "-168850,9000,-165050,10000"
st "Uvmod11"
blo "-168850,9800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4088,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4089,0
text (MLText
uid 4090,0
va (VaSet
font "clean,8,0"
)
xt "-171000,3800,-147000,7000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*203 (Net
uid 4299,0
decl (Decl
n "clk160"
t "std_logic"
o 94
suid 159,0
)
declText (MLText
uid 4300,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*204 (Net
uid 4726,0
decl (Decl
n "l0"
t "std_logic"
o 96
suid 186,0
)
declText (MLText
uid 4727,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*205 (Net
uid 4728,0
decl (Decl
n "com"
t "std_logic"
o 95
suid 187,0
)
declText (MLText
uid 4729,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*206 (Net
uid 4730,0
decl (Decl
n "l1"
t "std_logic"
o 97
suid 188,0
)
declText (MLText
uid 4731,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*207 (Net
uid 4732,0
decl (Decl
n "r3s"
t "std_logic"
o 98
suid 189,0
)
declText (MLText
uid 4733,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*208 (SaComponent
uid 6252,0
optionalChildren [
*209 (CptPort
uid 6261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-50375,-30000,-49625"
)
tg (CPTG
uid 6263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6264,0
va (VaSet
)
xt "-29000,-50500,-28000,-49500"
st "clk"
blo "-29000,-49700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*210 (CptPort
uid 6265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-49375,-30000,-48625"
)
tg (CPTG
uid 6267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6268,0
va (VaSet
)
xt "-29000,-49500,-28800,-48500"
st "i"
blo "-29000,-48700"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*211 (CptPort
uid 6269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-48375,-30000,-47625"
)
tg (CPTG
uid 6271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6272,0
va (VaSet
)
xt "-29000,-48500,-28000,-47500"
st "rst"
blo "-29000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 4
)
)
)
*212 (CptPort
uid 6273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-23000,-50375,-22250,-49625"
)
tg (CPTG
uid 6275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6276,0
va (VaSet
)
xt "-24500,-50500,-24000,-49500"
st "o"
ju 2
blo "-24000,-49700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 5
)
)
)
*213 (CptPort
uid 6277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30750,-47375,-30000,-46625"
)
tg (CPTG
uid 6279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6280,0
va (VaSet
)
xt "-29000,-47500,-27000,-46500"
st "tick_i"
blo "-29000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "tick_i"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 6253,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-30000,-51000,-23000,-46000"
)
oxt "19000,8000,27000,12000"
ttg (MlTextGroup
uid 6254,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*214 (Text
uid 6255,0
va (VaSet
font "helvetica,8,1"
)
xt "-27550,-50700,-25850,-49700"
st "utils"
blo "-27550,-49900"
tm "BdLibraryNameMgr"
)
*215 (Text
uid 6256,0
va (VaSet
font "helvetica,8,1"
)
xt "-27550,-49700,-23650,-48700"
st "led_pulse"
blo "-27550,-48900"
tm "CptNameMgr"
)
*216 (Text
uid 6257,0
va (VaSet
font "helvetica,8,1"
)
xt "-27550,-48700,-25450,-47700"
st "U_47"
blo "-27550,-47900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6258,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6259,0
text (MLText
uid 6260,0
va (VaSet
font "clean,8,0"
)
xt "-30500,-58000,-30500,-58000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*217 (Net
uid 6319,0
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 101
suid 198,0
)
declText (MLText
uid 6320,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "285000,-35800,314400,-34600"
st "signal tick              : std_logic_vector(MAX_TICTOG downto 0)"
)
)
*218 (SaComponent
uid 6337,0
optionalChildren [
*219 (CptPort
uid 6321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-53000,-40375,-52250,-39625"
)
tg (CPTG
uid 6323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6324,0
va (VaSet
)
xt "-63900,-40500,-54000,-39500"
st "tick_o : (MAX_TICTOG:0)"
ju 2
blo "-54000,-39700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tick_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 1
)
)
)
*220 (CptPort
uid 6325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-53000,-39375,-52250,-38625"
)
tg (CPTG
uid 6327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6328,0
va (VaSet
)
xt "-65000,-39500,-54000,-38500"
st "toggle_o : (MAX_TICTOG:0)"
ju 2
blo "-54000,-38700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 2
)
)
)
*221 (CptPort
uid 6329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,-40375,-68000,-39625"
)
tg (CPTG
uid 6331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6332,0
va (VaSet
)
xt "-67000,-40500,-66000,-39500"
st "clk"
blo "-67000,-39700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*222 (CptPort
uid 6333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,-39375,-68000,-38625"
)
tg (CPTG
uid 6335,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6336,0
va (VaSet
)
xt "-67000,-39500,-66000,-38500"
st "rst"
blo "-67000,-38700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 6338,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-68000,-41000,-53000,-35000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6339,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*223 (Text
uid 6340,0
va (VaSet
font "helvetica,8,1"
)
xt "-62450,-38000,-60750,-37000"
st "utils"
blo "-62450,-37200"
tm "BdLibraryNameMgr"
)
*224 (Text
uid 6341,0
va (VaSet
font "helvetica,8,1"
)
xt "-62450,-37000,-58550,-36000"
st "ticks_gen"
blo "-62450,-36200"
tm "CptNameMgr"
)
*225 (Text
uid 6342,0
va (VaSet
font "helvetica,8,1"
)
xt "-62450,-36000,-58450,-35000"
st "Uticksgen"
blo "-62450,-35200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6343,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6344,0
text (MLText
uid 6345,0
va (VaSet
font "clean,8,0"
)
xt "-68000,-42600,-52500,-41000"
st "SIM_MODE = 0     ( integer )  
CLK_MHZ  = 40    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "40"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*226 (MWC
uid 6552,0
optionalChildren [
*227 (CptPort
uid 6561,0
optionalChildren [
*228 (Line
uid 6566,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-62000,-37999,-62000"
pts [
"-39000,-62000"
"-37999,-62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6562,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-62375,-39000,-61625"
)
tg (CPTG
uid 6563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6564,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-62500,-40500,-61600"
st "din"
blo "-42000,-61800"
)
s (Text
uid 6565,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-61600,-42000,-61600"
blo "-42000,-61600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*229 (CptPort
uid 6567,0
optionalChildren [
*230 (Line
uid 6572,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-62000,-34000,-62000"
pts [
"-34000,-62000"
"-34999,-62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6568,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-62375,-33250,-61625"
)
tg (CPTG
uid 6569,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6570,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-62500,-31000,-61600"
st "dout"
ju 2
blo "-31000,-61800"
)
s (Text
uid 6571,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-61600,-31000,-61600"
ju 2
blo "-31000,-61600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
)
)
)
*231 (Grouping
uid 6573,0
optionalChildren [
*232 (CommentGraphic
uid 6575,0
shape (CustomPolygon
pts [
"-38000,-64000"
"-35000,-62000"
"-38000,-60000"
"-38000,-64000"
]
uid 6576,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-64000,-35000,-60000"
)
oxt "7000,6000,10000,10000"
)
*233 (CommentText
uid 6577,0
shape (Rectangle
uid 6578,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-63000,-35750,-61000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 6579,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-62450,-35875,-61550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 6574,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-64000,-35000,-60000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6553,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-64000,-34000,-60000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6554,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*234 (Text
uid 6555,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-61800,-31350,-60800"
st "moduleware"
blo "-36650,-61000"
)
*235 (Text
uid 6556,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-60900,-35050,-59900"
st "buff"
blo "-36650,-60100"
)
*236 (Text
uid 6557,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-60800,-34550,-59800"
st "U_15"
blo "-36650,-60000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6558,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6559,0
text (MLText
uid 6560,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-82700,-42000,-82700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*237 (MWC
uid 6580,0
optionalChildren [
*238 (CptPort
uid 6589,0
optionalChildren [
*239 (Line
uid 6594,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-61000,-37999,-61000"
pts [
"-39000,-61000"
"-37999,-61000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6590,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-61375,-39000,-60625"
)
tg (CPTG
uid 6591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6592,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-61500,-40500,-60600"
st "din"
blo "-42000,-60800"
)
s (Text
uid 6593,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-60600,-42000,-60600"
blo "-42000,-60600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*240 (CptPort
uid 6595,0
optionalChildren [
*241 (Line
uid 6600,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-61000,-34000,-61000"
pts [
"-34000,-61000"
"-34999,-61000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 6596,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-61375,-33250,-60625"
)
tg (CPTG
uid 6597,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6598,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-61500,-31000,-60600"
st "dout"
ju 2
blo "-31000,-60800"
)
s (Text
uid 6599,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-60600,-31000,-60600"
ju 2
blo "-31000,-60600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
)
)
)
*242 (Grouping
uid 6601,0
optionalChildren [
*243 (CommentGraphic
uid 6603,0
shape (CustomPolygon
pts [
"-38000,-63000"
"-35000,-61000"
"-38000,-59000"
"-38000,-63000"
]
uid 6604,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-63000,-35000,-59000"
)
oxt "7000,6000,10000,10000"
)
*244 (CommentText
uid 6605,0
shape (Rectangle
uid 6606,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-62000,-35750,-60000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 6607,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-61450,-35875,-60550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 6602,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-63000,-35000,-59000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 6581,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-63000,-34000,-59000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 6582,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*245 (Text
uid 6583,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-60800,-31350,-59800"
st "moduleware"
blo "-36650,-60000"
)
*246 (Text
uid 6584,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-59900,-35050,-58900"
st "buff"
blo "-36650,-59100"
)
*247 (Text
uid 6585,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-59800,-34550,-58800"
st "U_16"
blo "-36650,-59000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6586,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6587,0
text (MLText
uid 6588,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-81700,-42000,-81700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*248 (Net
uid 6762,0
decl (Decl
n "led"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 84
suid 202,0
)
declText (MLText
uid 6763,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*249 (Net
uid 6764,0
decl (Decl
n "led0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 100
suid 203,0
)
declText (MLText
uid 6765,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*250 (Frame
uid 6774,0
shape (RectFrame
uid 6775,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-40000,-52000,-15000,-45000"
)
title (TextAssociate
uid 6776,0
ps "TopLeftStrategy"
text (MLText
uid 6777,0
va (VaSet
font "charter,10,0"
)
xt "-39700,-53600,-24300,-52400"
st "g0: FOR i IN 0 TO 6 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 6778,0
ps "TopLeftStrategy"
shape (Rectangle
uid 6779,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-39500,-51800,-38500,-50200"
)
num (Text
uid 6780,0
va (VaSet
font "charter,10,0"
)
xt "-39300,-51600,-38700,-50400"
st "1"
blo "-39300,-50600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 6781,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*251 (Text
uid 6782,0
va (VaSet
font "charter,10,1"
)
xt "-24000,-45000,-12800,-43700"
st "Frame Declarations"
blo "-24000,-44000"
)
*252 (MLText
uid 6783,0
va (VaSet
font "charter,10,0"
)
xt "-24000,-43700,-24000,-43700"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "6"
)
*253 (MWC
uid 7738,0
optionalChildren [
*254 (CptPort
uid 7700,0
optionalChildren [
*255 (Line
uid 7704,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26000,-33000,-24999,-33000"
pts [
"-26000,-33000"
"-24999,-33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7701,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-26750,-33375,-26000,-32625"
)
tg (CPTG
uid 7702,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7703,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-28721,-33449,-26721,-32549"
st "din0"
blo "-28721,-32749"
)
s (Text
uid 7747,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-28721,-32549,-28721,-32549"
blo "-28721,-32549"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 84
suid 1,0
)
)
)
*256 (CptPort
uid 7705,0
optionalChildren [
*257 (Line
uid 7709,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22999,-32000,-22000,-32000"
pts [
"-22000,-32000"
"-22999,-32000"
]
)
*258 (Property
uid 7710,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7706,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-22000,-32375,-21250,-31625"
)
tg (CPTG
uid 7707,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7708,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-21449,-32473,-19449,-31573"
st "dout"
ju 2
blo "-19449,-31773"
)
s (Text
uid 7748,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-19449,-31573,-19449,-31573"
ju 2
blo "-19449,-31573"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 17
suid 2,0
)
)
)
*259 (CptPort
uid 7711,0
optionalChildren [
*260 (Line
uid 7715,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-26000,-31000,-24999,-31000"
pts [
"-26000,-31000"
"-24999,-31000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7712,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-26750,-31375,-26000,-30625"
)
tg (CPTG
uid 7713,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7714,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-28721,-31497,-26721,-30597"
st "din1"
blo "-28721,-30797"
)
s (Text
uid 7749,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-28721,-30597,-28721,-30597"
blo "-28721,-30597"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 83
suid 3,0
)
)
)
*261 (CptPort
uid 7716,0
optionalChildren [
*262 (Line
uid 7720,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-24000,-35000,-24000,-33332"
pts [
"-24000,-35000"
"-24000,-33332"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7717,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-24375,-35750,-23625,-35000"
)
tg (CPTG
uid 7718,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7719,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-24473,-37567,-23573,-36067"
st "sel"
ju 2
blo "-23773,-37567"
)
s (Text
uid 7750,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "-23573,-37567,-23573,-37567"
ju 2
blo "-23573,-37567"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
prec "--#onBoardPUSHBUTTONS"
eolc "--#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET"
preAdd 0
posAdd 0
o 18
suid 4,0
)
)
)
*263 (CommentGraphic
uid 7721,0
shape (CustomPolygon
pts [
"-25000,-34000"
"-23000,-32666"
"-23000,-31334"
"-25000,-30000"
"-25000,-34000"
]
uid 7722,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-25000,-34000,-23000,-30000"
)
oxt "7000,7000,9000,11000"
)
*264 (CommentGraphic
uid 7723,0
optionalChildren [
*265 (Property
uid 7725,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-25000,-30000"
"-25000,-30000"
]
uid 7724,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-25000,-30000,-25000,-30000"
)
oxt "7000,11000,7000,11000"
)
*266 (CommentGraphic
uid 7726,0
optionalChildren [
*267 (Property
uid 7728,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-25000,-34000"
"-25000,-34000"
]
uid 7727,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-25000,-34000,-25000,-34000"
)
oxt "7000,7000,7000,7000"
)
*268 (CommentText
uid 7729,0
shape (Rectangle
uid 7730,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-25000,-33506,-23000,-32000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 7731,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-24800,-33306,-23800,-32406"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*269 (CommentText
uid 7732,0
shape (Rectangle
uid 7733,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-24998,-31556,-23000,-30000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 7734,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-24798,-31356,-23798,-30456"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*270 (CommentText
uid 7735,0
shape (Rectangle
uid 7736,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-24889,-32517,-22889,-31517"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 7737,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-24689,-32317,-23189,-31417"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 7739,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-26000,-35000,-22000,-29000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 7740,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*271 (Text
uid 7741,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-23650,-31800,-18350,-30800"
st "moduleware"
blo "-23650,-31000"
)
*272 (Text
uid 7742,0
va (VaSet
font "helvetica,8,1"
)
xt "-23650,-30800,-21850,-29800"
st "mux"
blo "-23650,-30000"
)
*273 (Text
uid 7743,0
va (VaSet
font "helvetica,8,1"
)
xt "-23650,-29800,-22050,-28800"
st "U_1"
blo "-23650,-29000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7744,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7745,0
text (MLText
uid 7746,0
va (VaSet
font "clean,8,0"
)
xt "-29000,-52700,-29000,-52700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*274 (Net
uid 7759,0
decl (Decl
n "fw_version"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 83
suid 210,0
)
declText (MLText
uid 7760,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*275 (HdlText
uid 7771,0
optionalChildren [
*276 (EmbeddedText
uid 7776,0
commentText (CommentText
uid 7777,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 7778,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-185000,-66000,-140000,-43000"
)
oxt "0,0,18000,5000"
text (MLText
uid 7779,0
va (VaSet
font "clean,8,0"
)
xt "-184800,-65800,-144800,-46600"
st "
-- CHANGELOG
-------------------------------------------------
-- Q2 2031    v00 born
-- 26/07/2013 v01 first trials
-- 30/07/2013 v02 added LEDs and debug outputs
-- 30/07/2013 v03 reworked denuxer
-- 31/07/2013 v05 more debug, version display with btn(4), mux uses IDDR again 
--  1/08/2013 v06 Added local clock option - use sw7 
--  2/08/2013 v07 moved clock and reset gen to it own block
--  2/08/2013 v08 fixed inverted reset btn bug
--  2/08/2013 v09 removed internal clock option - messes with timing
-- 19/09/2013 v0a strips generator included - 1 bit/column moving with l0

-- Move to chip only version
-- 20/11/2013 v20 single-chip build.
-- 22/11/2013 v21 added por
-- 23/11/2013 v22 dx now on d 1, 4, 7, 10 to match drv
-- 23/11/2013 v23 swapped ddr of coml0 and l1r3s AGAIN
-- 26/11/2013 v24 added driver
-- 28/11/2013 v25 added tmu for testing - it controls nothing
-- 29/11/2013 v26 fixed tmu d mapping bug, added fw vers to status
-- 17/03/2014 v27 clk80/strobe40 based ddr, 3xabc a la hccless hyb

fw_version <= x\"27\";

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 23000
visibleWidth 45000
)
)
)
]
shape (Rectangle
uid 7772,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-186000,-67000,-139000,-64000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 7773,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*277 (Text
uid 7774,0
va (VaSet
font "charter,8,0"
)
xt "-185700,-67000,-184300,-66000"
st "eb3"
blo "-185700,-66200"
tm "HdlTextNameMgr"
)
*278 (Text
uid 7775,0
va (VaSet
font "charter,8,0"
)
xt "-185700,-66000,-185200,-65000"
st "3"
blo "-185700,-65200"
tm "HdlTextNumberMgr"
)
]
)
)
*279 (Net
uid 7780,0
decl (Decl
n "tog"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 102
suid 211,0
)
declText (MLText
uid 7781,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*280 (MWC
uid 7782,0
optionalChildren [
*281 (CptPort
uid 7791,0
optionalChildren [
*282 (Line
uid 7796,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-72000,-37999,-72000"
pts [
"-39000,-72000"
"-37999,-72000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7792,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-72375,-39000,-71625"
)
tg (CPTG
uid 7793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7794,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-72500,-40500,-71600"
st "din"
blo "-42000,-71800"
)
s (Text
uid 7795,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-71600,-42000,-71600"
blo "-42000,-71600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 95
)
)
)
*283 (CptPort
uid 7797,0
optionalChildren [
*284 (Line
uid 7802,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-72000,-34000,-72000"
pts [
"-34000,-72000"
"-34999,-72000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7798,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-72375,-33250,-71625"
)
tg (CPTG
uid 7799,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7800,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-72500,-31000,-71600"
st "dout"
ju 2
blo "-31000,-71800"
)
s (Text
uid 7801,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-71600,-31000,-71600"
ju 2
blo "-31000,-71600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
)
)
)
*285 (Grouping
uid 7803,0
optionalChildren [
*286 (CommentGraphic
uid 7805,0
shape (CustomPolygon
pts [
"-38000,-74000"
"-35000,-72000"
"-38000,-70000"
"-38000,-74000"
]
uid 7806,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-74000,-35000,-70000"
)
oxt "7000,6000,10000,10000"
)
*287 (CommentText
uid 7807,0
shape (Rectangle
uid 7808,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-73000,-35750,-71000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7809,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-72450,-35875,-71550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7804,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-74000,-35000,-70000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7783,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-74000,-34000,-70000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7784,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*288 (Text
uid 7785,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-71800,-31350,-70800"
st "moduleware"
blo "-36650,-71000"
)
*289 (Text
uid 7786,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-70900,-35050,-69900"
st "buff"
blo "-36650,-70100"
)
*290 (Text
uid 7787,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-70800,-34550,-69800"
st "U_27"
blo "-36650,-70000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7788,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7789,0
text (MLText
uid 7790,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-92700,-42000,-92700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*291 (MWC
uid 7810,0
optionalChildren [
*292 (CptPort
uid 7819,0
optionalChildren [
*293 (Line
uid 7824,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-71000,-37999,-71000"
pts [
"-39000,-71000"
"-37999,-71000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7820,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-71375,-39000,-70625"
)
tg (CPTG
uid 7821,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7822,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-71500,-40500,-70600"
st "din"
blo "-42000,-70800"
)
s (Text
uid 7823,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-70600,-42000,-70600"
blo "-42000,-70600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 96
)
)
)
*294 (CptPort
uid 7825,0
optionalChildren [
*295 (Line
uid 7830,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-71000,-34000,-71000"
pts [
"-34000,-71000"
"-34999,-71000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7826,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-71375,-33250,-70625"
)
tg (CPTG
uid 7827,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7828,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-71500,-31000,-70600"
st "dout"
ju 2
blo "-31000,-70800"
)
s (Text
uid 7829,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-70600,-31000,-70600"
ju 2
blo "-31000,-70600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
)
)
)
*296 (Grouping
uid 7831,0
optionalChildren [
*297 (CommentGraphic
uid 7833,0
shape (CustomPolygon
pts [
"-38000,-73000"
"-35000,-71000"
"-38000,-69000"
"-38000,-73000"
]
uid 7834,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-73000,-35000,-69000"
)
oxt "7000,6000,10000,10000"
)
*298 (CommentText
uid 7835,0
shape (Rectangle
uid 7836,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-72000,-35750,-70000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7837,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-71450,-35875,-70550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7832,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-73000,-35000,-69000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7811,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-73000,-34000,-69000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7812,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*299 (Text
uid 7813,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-70800,-31350,-69800"
st "moduleware"
blo "-36650,-70000"
)
*300 (Text
uid 7814,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-69900,-35050,-68900"
st "buff"
blo "-36650,-69100"
)
*301 (Text
uid 7815,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-69800,-34550,-68800"
st "U_28"
blo "-36650,-69000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7816,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7817,0
text (MLText
uid 7818,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-91700,-42000,-91700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*302 (MWC
uid 7838,0
optionalChildren [
*303 (CptPort
uid 7847,0
optionalChildren [
*304 (Line
uid 7852,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-69000,-37999,-69000"
pts [
"-39000,-69000"
"-37999,-69000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7848,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-69375,-39000,-68625"
)
tg (CPTG
uid 7849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7850,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-69500,-40500,-68600"
st "din"
blo "-42000,-68800"
)
s (Text
uid 7851,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-68600,-42000,-68600"
blo "-42000,-68600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 97
)
)
)
*305 (CptPort
uid 7853,0
optionalChildren [
*306 (Line
uid 7858,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-69000,-34000,-69000"
pts [
"-34000,-69000"
"-34999,-69000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7854,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-69375,-33250,-68625"
)
tg (CPTG
uid 7855,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7856,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-69500,-31000,-68600"
st "dout"
ju 2
blo "-31000,-68800"
)
s (Text
uid 7857,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-68600,-31000,-68600"
ju 2
blo "-31000,-68600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
)
)
)
*307 (Grouping
uid 7859,0
optionalChildren [
*308 (CommentGraphic
uid 7861,0
shape (CustomPolygon
pts [
"-38000,-71000"
"-35000,-69000"
"-38000,-67000"
"-38000,-71000"
]
uid 7862,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-71000,-35000,-67000"
)
oxt "7000,6000,10000,10000"
)
*309 (CommentText
uid 7863,0
shape (Rectangle
uid 7864,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-70000,-35750,-68000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7865,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-69450,-35875,-68550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7860,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-71000,-35000,-67000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7839,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-71000,-34000,-67000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7840,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*310 (Text
uid 7841,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-68800,-31350,-67800"
st "moduleware"
blo "-36650,-68000"
)
*311 (Text
uid 7842,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-67900,-35050,-66900"
st "buff"
blo "-36650,-67100"
)
*312 (Text
uid 7843,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-67800,-34550,-66800"
st "U_29"
blo "-36650,-67000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7844,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7845,0
text (MLText
uid 7846,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-89700,-42000,-89700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*313 (MWC
uid 7866,0
optionalChildren [
*314 (CptPort
uid 7875,0
optionalChildren [
*315 (Line
uid 7880,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-68000,-37999,-68000"
pts [
"-39000,-68000"
"-37999,-68000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7876,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-68375,-39000,-67625"
)
tg (CPTG
uid 7877,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7878,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-68500,-40500,-67600"
st "din"
blo "-42000,-67800"
)
s (Text
uid 7879,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-67600,-42000,-67600"
blo "-42000,-67600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 98
)
)
)
*316 (CptPort
uid 7881,0
optionalChildren [
*317 (Line
uid 7886,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-68000,-34000,-68000"
pts [
"-34000,-68000"
"-34999,-68000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7882,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-68375,-33250,-67625"
)
tg (CPTG
uid 7883,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7884,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-68500,-31000,-67600"
st "dout"
ju 2
blo "-31000,-67800"
)
s (Text
uid 7885,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-67600,-31000,-67600"
ju 2
blo "-31000,-67600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
)
)
)
*318 (Grouping
uid 7887,0
optionalChildren [
*319 (CommentGraphic
uid 7889,0
shape (CustomPolygon
pts [
"-38000,-70000"
"-35000,-68000"
"-38000,-66000"
"-38000,-70000"
]
uid 7890,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-70000,-35000,-66000"
)
oxt "7000,6000,10000,10000"
)
*320 (CommentText
uid 7891,0
shape (Rectangle
uid 7892,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-69000,-35750,-67000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 7893,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-68450,-35875,-67550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 7888,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-70000,-35000,-66000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7867,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-70000,-34000,-66000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7868,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*321 (Text
uid 7869,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-67800,-31350,-66800"
st "moduleware"
blo "-36650,-67000"
)
*322 (Text
uid 7870,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-66900,-35050,-65900"
st "buff"
blo "-36650,-66100"
)
*323 (Text
uid 7871,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-66800,-34550,-65800"
st "U_30"
blo "-36650,-66000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7872,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7873,0
text (MLText
uid 7874,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-88700,-42000,-88700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*324 (MWC
uid 7994,0
optionalChildren [
*325 (CptPort
uid 8003,0
optionalChildren [
*326 (Line
uid 8008,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-66000,-72000,-64999,-72000"
pts [
"-66000,-72000"
"-64999,-72000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8004,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-66750,-72375,-66000,-71625"
)
tg (CPTG
uid 8005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8006,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-69000,-72500,-67500,-71600"
st "din"
blo "-69000,-71800"
)
s (Text
uid 8007,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-69000,-71600,-69000,-71600"
blo "-69000,-71600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 95
)
)
)
*327 (CptPort
uid 8009,0
optionalChildren [
*328 (Line
uid 8014,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61999,-72000,-61000,-72000"
pts [
"-61000,-72000"
"-61999,-72000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8010,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-61000,-72375,-60250,-71625"
)
tg (CPTG
uid 8011,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8012,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-60000,-72500,-58000,-71600"
st "dout"
ju 2
blo "-58000,-71800"
)
s (Text
uid 8013,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-58000,-71600,-58000,-71600"
ju 2
blo "-58000,-71600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 100
)
)
)
*329 (Grouping
uid 8015,0
optionalChildren [
*330 (CommentGraphic
uid 8017,0
shape (CustomPolygon
pts [
"-65000,-74000"
"-62000,-72000"
"-65000,-70000"
"-65000,-74000"
]
uid 8018,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-65000,-74000,-62000,-70000"
)
oxt "7000,6000,10000,10000"
)
*331 (CommentText
uid 8019,0
shape (Rectangle
uid 8020,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-65000,-73000,-62750,-71000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8021,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-64875,-72450,-62875,-71550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8016,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-65000,-74000,-62000,-70000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7995,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-66000,-74000,-61000,-70000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7996,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*332 (Text
uid 7997,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-71800,-58350,-70800"
st "moduleware"
blo "-63650,-71000"
)
*333 (Text
uid 7998,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-70900,-62050,-69900"
st "buff"
blo "-63650,-70100"
)
*334 (Text
uid 7999,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-70800,-61550,-69800"
st "U_31"
blo "-63650,-70000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8000,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8001,0
text (MLText
uid 8002,0
va (VaSet
font "clean,8,0"
)
xt "-69000,-92700,-69000,-92700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*335 (MWC
uid 8022,0
optionalChildren [
*336 (CptPort
uid 8031,0
optionalChildren [
*337 (Line
uid 8036,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-66000,-71000,-64999,-71000"
pts [
"-66000,-71000"
"-64999,-71000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8032,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-66750,-71375,-66000,-70625"
)
tg (CPTG
uid 8033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8034,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-69000,-71500,-67500,-70600"
st "din"
blo "-69000,-70800"
)
s (Text
uid 8035,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-69000,-70600,-69000,-70600"
blo "-69000,-70600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 96
)
)
)
*338 (CptPort
uid 8037,0
optionalChildren [
*339 (Line
uid 8042,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61999,-71000,-61000,-71000"
pts [
"-61000,-71000"
"-61999,-71000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8038,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-61000,-71375,-60250,-70625"
)
tg (CPTG
uid 8039,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8040,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-60000,-71500,-58000,-70600"
st "dout"
ju 2
blo "-58000,-70800"
)
s (Text
uid 8041,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-58000,-70600,-58000,-70600"
ju 2
blo "-58000,-70600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 100
)
)
)
*340 (Grouping
uid 8043,0
optionalChildren [
*341 (CommentGraphic
uid 8045,0
shape (CustomPolygon
pts [
"-65000,-73000"
"-62000,-71000"
"-65000,-69000"
"-65000,-73000"
]
uid 8046,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-65000,-73000,-62000,-69000"
)
oxt "7000,6000,10000,10000"
)
*342 (CommentText
uid 8047,0
shape (Rectangle
uid 8048,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-65000,-72000,-62750,-70000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8049,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-64875,-71450,-62875,-70550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8044,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-65000,-73000,-62000,-69000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8023,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-66000,-73000,-61000,-69000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8024,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*343 (Text
uid 8025,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-70800,-58350,-69800"
st "moduleware"
blo "-63650,-70000"
)
*344 (Text
uid 8026,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-69900,-62050,-68900"
st "buff"
blo "-63650,-69100"
)
*345 (Text
uid 8027,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-69800,-61550,-68800"
st "U_32"
blo "-63650,-69000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8028,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8029,0
text (MLText
uid 8030,0
va (VaSet
font "clean,8,0"
)
xt "-69000,-91700,-69000,-91700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*346 (MWC
uid 8050,0
optionalChildren [
*347 (CptPort
uid 8059,0
optionalChildren [
*348 (Line
uid 8064,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-66000,-69000,-64999,-69000"
pts [
"-66000,-69000"
"-64999,-69000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8060,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-66750,-69375,-66000,-68625"
)
tg (CPTG
uid 8061,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8062,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-69000,-69500,-67500,-68600"
st "din"
blo "-69000,-68800"
)
s (Text
uid 8063,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-69000,-68600,-69000,-68600"
blo "-69000,-68600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 97
)
)
)
*349 (CptPort
uid 8065,0
optionalChildren [
*350 (Line
uid 8070,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61999,-69000,-61000,-69000"
pts [
"-61000,-69000"
"-61999,-69000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8066,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-61000,-69375,-60250,-68625"
)
tg (CPTG
uid 8067,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8068,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-60000,-69500,-58000,-68600"
st "dout"
ju 2
blo "-58000,-68800"
)
s (Text
uid 8069,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-58000,-68600,-58000,-68600"
ju 2
blo "-58000,-68600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 100
)
)
)
*351 (Grouping
uid 8071,0
optionalChildren [
*352 (CommentGraphic
uid 8073,0
shape (CustomPolygon
pts [
"-65000,-71000"
"-62000,-69000"
"-65000,-67000"
"-65000,-71000"
]
uid 8074,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-65000,-71000,-62000,-67000"
)
oxt "7000,6000,10000,10000"
)
*353 (CommentText
uid 8075,0
shape (Rectangle
uid 8076,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-65000,-70000,-62750,-68000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8077,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-64875,-69450,-62875,-68550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8072,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-65000,-71000,-62000,-67000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8051,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-66000,-71000,-61000,-67000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8052,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*354 (Text
uid 8053,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-68800,-58350,-67800"
st "moduleware"
blo "-63650,-68000"
)
*355 (Text
uid 8054,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-67900,-62050,-66900"
st "buff"
blo "-63650,-67100"
)
*356 (Text
uid 8055,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-67800,-61550,-66800"
st "U_33"
blo "-63650,-67000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8056,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8057,0
text (MLText
uid 8058,0
va (VaSet
font "clean,8,0"
)
xt "-69000,-89700,-69000,-89700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*357 (MWC
uid 8078,0
optionalChildren [
*358 (CptPort
uid 8087,0
optionalChildren [
*359 (Line
uid 8092,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-66000,-68000,-64999,-68000"
pts [
"-66000,-68000"
"-64999,-68000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8088,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-66750,-68375,-66000,-67625"
)
tg (CPTG
uid 8089,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8090,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-69000,-68500,-67500,-67600"
st "din"
blo "-69000,-67800"
)
s (Text
uid 8091,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-69000,-67600,-69000,-67600"
blo "-69000,-67600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 98
)
)
)
*360 (CptPort
uid 8093,0
optionalChildren [
*361 (Line
uid 8098,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61999,-68000,-61000,-68000"
pts [
"-61000,-68000"
"-61999,-68000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8094,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-61000,-68375,-60250,-67625"
)
tg (CPTG
uid 8095,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8096,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-60000,-68500,-58000,-67600"
st "dout"
ju 2
blo "-58000,-67800"
)
s (Text
uid 8097,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-58000,-67600,-58000,-67600"
ju 2
blo "-58000,-67600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 100
)
)
)
*362 (Grouping
uid 8099,0
optionalChildren [
*363 (CommentGraphic
uid 8101,0
shape (CustomPolygon
pts [
"-65000,-70000"
"-62000,-68000"
"-65000,-66000"
"-65000,-70000"
]
uid 8102,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-65000,-70000,-62000,-66000"
)
oxt "7000,6000,10000,10000"
)
*364 (CommentText
uid 8103,0
shape (Rectangle
uid 8104,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-65000,-69000,-62750,-67000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8105,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-64875,-68450,-62875,-67550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8100,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-65000,-70000,-62000,-66000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8079,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-66000,-70000,-61000,-66000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8080,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*365 (Text
uid 8081,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-67800,-58350,-66800"
st "moduleware"
blo "-63650,-67000"
)
*366 (Text
uid 8082,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-66900,-62050,-65900"
st "buff"
blo "-63650,-66100"
)
*367 (Text
uid 8083,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-66800,-61550,-65800"
st "U_34"
blo "-63650,-66000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8084,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8085,0
text (MLText
uid 8086,0
va (VaSet
font "clean,8,0"
)
xt "-69000,-88700,-69000,-88700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*368 (MWC
uid 8106,0
optionalChildren [
*369 (CptPort
uid 8115,0
optionalChildren [
*370 (Line
uid 8120,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-66000,-62000,-64999,-62000"
pts [
"-66000,-62000"
"-64999,-62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8116,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-66750,-62375,-66000,-61625"
)
tg (CPTG
uid 8117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8118,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-69000,-62500,-67500,-61600"
st "din"
blo "-69000,-61800"
)
s (Text
uid 8119,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-69000,-61600,-69000,-61600"
blo "-69000,-61600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*371 (CptPort
uid 8121,0
optionalChildren [
*372 (Line
uid 8126,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61999,-62000,-61000,-62000"
pts [
"-61000,-62000"
"-61999,-62000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8122,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-61000,-62375,-60250,-61625"
)
tg (CPTG
uid 8123,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8124,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-60000,-62500,-58000,-61600"
st "dout"
ju 2
blo "-58000,-61800"
)
s (Text
uid 8125,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-58000,-61600,-58000,-61600"
ju 2
blo "-58000,-61600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 100
)
)
)
*373 (Grouping
uid 8127,0
optionalChildren [
*374 (CommentGraphic
uid 8129,0
shape (CustomPolygon
pts [
"-65000,-64000"
"-62000,-62000"
"-65000,-60000"
"-65000,-64000"
]
uid 8130,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-65000,-64000,-62000,-60000"
)
oxt "7000,6000,10000,10000"
)
*375 (CommentText
uid 8131,0
shape (Rectangle
uid 8132,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-65000,-63000,-62750,-61000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8133,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-64875,-62450,-62875,-61550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8128,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-65000,-64000,-62000,-60000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8107,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-66000,-64000,-61000,-60000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8108,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*376 (Text
uid 8109,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-61800,-58350,-60800"
st "moduleware"
blo "-63650,-61000"
)
*377 (Text
uid 8110,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-60900,-62050,-59900"
st "buff"
blo "-63650,-60100"
)
*378 (Text
uid 8111,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-60800,-61550,-59800"
st "U_19"
blo "-63650,-60000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8112,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8113,0
text (MLText
uid 8114,0
va (VaSet
font "clean,8,0"
)
xt "-69000,-82700,-69000,-82700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*379 (MWC
uid 8134,0
optionalChildren [
*380 (CptPort
uid 8143,0
optionalChildren [
*381 (Line
uid 8148,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-66000,-61000,-64999,-61000"
pts [
"-66000,-61000"
"-64999,-61000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8144,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-66750,-61375,-66000,-60625"
)
tg (CPTG
uid 8145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8146,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-69000,-61500,-67500,-60600"
st "din"
blo "-69000,-60800"
)
s (Text
uid 8147,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-69000,-60600,-69000,-60600"
blo "-69000,-60600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*382 (CptPort
uid 8149,0
optionalChildren [
*383 (Line
uid 8154,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61999,-61000,-61000,-61000"
pts [
"-61000,-61000"
"-61999,-61000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8150,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-61000,-61375,-60250,-60625"
)
tg (CPTG
uid 8151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8152,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-60000,-61500,-58000,-60600"
st "dout"
ju 2
blo "-58000,-60800"
)
s (Text
uid 8153,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-58000,-60600,-58000,-60600"
ju 2
blo "-58000,-60600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 100
)
)
)
*384 (Grouping
uid 8155,0
optionalChildren [
*385 (CommentGraphic
uid 8157,0
shape (CustomPolygon
pts [
"-65000,-63000"
"-62000,-61000"
"-65000,-59000"
"-65000,-63000"
]
uid 8158,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-65000,-63000,-62000,-59000"
)
oxt "7000,6000,10000,10000"
)
*386 (CommentText
uid 8159,0
shape (Rectangle
uid 8160,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-65000,-62000,-62750,-60000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8161,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-64875,-61450,-62875,-60550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8156,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-65000,-63000,-62000,-59000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8135,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-66000,-63000,-61000,-59000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8136,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*387 (Text
uid 8137,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-60800,-58350,-59800"
st "moduleware"
blo "-63650,-60000"
)
*388 (Text
uid 8138,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-59900,-62050,-58900"
st "buff"
blo "-63650,-59100"
)
*389 (Text
uid 8139,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-59800,-61550,-58800"
st "U_20"
blo "-63650,-59000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8140,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8141,0
text (MLText
uid 8142,0
va (VaSet
font "clean,8,0"
)
xt "-69000,-81700,-69000,-81700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*390 (MWC
uid 8190,0
optionalChildren [
*391 (CptPort
uid 8199,0
optionalChildren [
*392 (Line
uid 8204,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-27000,-39000,-25999,-39000"
pts [
"-27000,-39000"
"-25999,-39000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8200,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-27750,-39375,-27000,-38625"
)
tg (CPTG
uid 8201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8202,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-30000,-39500,-28500,-38600"
st "din"
blo "-30000,-38800"
)
s (Text
uid 8203,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-30000,-38600,-30000,-38600"
blo "-30000,-38600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 102
)
)
)
*393 (CptPort
uid 8205,0
optionalChildren [
*394 (Line
uid 8210,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22999,-39000,-22000,-39000"
pts [
"-22000,-39000"
"-22999,-39000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8206,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-22000,-39375,-21250,-38625"
)
tg (CPTG
uid 8207,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8208,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-21000,-39500,-19000,-38600"
st "dout"
ju 2
blo "-19000,-38800"
)
s (Text
uid 8209,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-19000,-38600,-19000,-38600"
ju 2
blo "-19000,-38600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 84
)
)
)
*395 (Grouping
uid 8211,0
optionalChildren [
*396 (CommentGraphic
uid 8213,0
shape (CustomPolygon
pts [
"-26000,-41000"
"-23000,-39000"
"-26000,-37000"
"-26000,-41000"
]
uid 8214,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-26000,-41000,-23000,-37000"
)
oxt "7000,6000,10000,10000"
)
*397 (CommentText
uid 8215,0
shape (Rectangle
uid 8216,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-26000,-40000,-23750,-38000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 8217,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-25875,-39450,-23875,-38550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 8212,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-26000,-41000,-23000,-37000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8191,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-27000,-41000,-22000,-37000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8192,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*398 (Text
uid 8193,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-24650,-38800,-19350,-37800"
st "moduleware"
blo "-24650,-38000"
)
*399 (Text
uid 8194,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-24650,-37900,-23050,-36900"
st "buff"
blo "-24650,-37100"
)
*400 (Text
uid 8195,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-24650,-37800,-22550,-36800"
st "U_22"
blo "-24650,-37000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8196,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8197,0
text (MLText
uid 8198,0
va (VaSet
font "clean,8,0"
)
xt "-30000,-59700,-30000,-59700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*401 (SaComponent
uid 8527,0
optionalChildren [
*402 (CptPort
uid 8515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-162000,-30375,-161250,-29625"
)
tg (CPTG
uid 8517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8518,0
va (VaSet
)
xt "-163600,-30500,-163000,-29500"
st "O"
ju 2
blo "-163000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*403 (CptPort
uid 8519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8520,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,-30375,-171000,-29625"
)
tg (CPTG
uid 8521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8522,0
va (VaSet
)
xt "-170000,-30500,-169800,-29500"
st "I"
blo "-170000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*404 (CptPort
uid 8523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,-29375,-171000,-28625"
)
tg (CPTG
uid 8525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8526,0
va (VaSet
)
xt "-170000,-29500,-169200,-28500"
st "IB"
blo "-170000,-28700"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 8528,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,-31000,-162000,-28000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 8529,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*405 (Text
uid 8530,0
va (VaSet
font "helvetica,8,1"
)
xt "-168850,-31000,-166250,-30000"
st "unisim"
blo "-168850,-30200"
tm "BdLibraryNameMgr"
)
*406 (Text
uid 8531,0
va (VaSet
font "helvetica,8,1"
)
xt "-168850,-30000,-165150,-29000"
st "IBUFGDS"
blo "-168850,-29200"
tm "CptNameMgr"
)
*407 (Text
uid 8532,0
va (VaSet
font "helvetica,8,1"
)
xt "-168850,-29000,-165050,-28000"
st "Uvmod10"
blo "-168850,-28200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8533,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8534,0
text (MLText
uid 8535,0
va (VaSet
font "clean,8,0"
)
xt "-171000,-34200,-147000,-31000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = FALSE          ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "FALSE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*408 (Net
uid 8571,0
decl (Decl
n "vmodin_bco"
t "std_logic"
o 104
suid 226,0
)
declText (MLText
uid 8572,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*409 (Net
uid 10044,0
decl (Decl
n "clkn40"
t "std_logic"
o 99
suid 264,0
)
declText (MLText
uid 10045,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*410 (Net
uid 10046,0
decl (Decl
n "clk80"
t "std_logic"
o 91
suid 265,0
)
declText (MLText
uid 10047,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*411 (Net
uid 10403,0
decl (Decl
n "rst_n"
t "std_logic"
o 105
suid 275,0
)
declText (MLText
uid 10404,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*412 (SaComponent
uid 11183,0
optionalChildren [
*413 (CptPort
uid 11143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-147750,-35375,-147000,-34625"
)
tg (CPTG
uid 11145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11146,0
va (VaSet
)
xt "-146000,-35500,-144300,-34500"
st "clk_i"
blo "-146000,-34700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_i"
t "std_logic"
prec "--#clockpinforAtlysrevCboard"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*414 (CptPort
uid 11212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-147750,-30375,-147000,-29625"
)
tg (CPTG
uid 11214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11215,0
va (VaSet
)
xt "-146000,-30500,-140100,-29500"
st "vmodin_bco_i"
blo "-146000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "vmodin_bco_i"
t "std_logic"
o 7
suid 90,0
)
)
)
*415 (CptPort
uid 11252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-147750,-25375,-147000,-24625"
)
tg (CPTG
uid 11254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11255,0
va (VaSet
)
xt "-146000,-25500,-140800,-24500"
st "clk_int_sel_i"
blo "-146000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "clk_int_sel_i"
t "std_logic"
o 10
suid 93,0
)
)
)
*416 (CptPort
uid 11687,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11688,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-147750,-26375,-147000,-25625"
)
tg (CPTG
uid 11689,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11690,0
va (VaSet
)
xt "-146000,-26500,-141500,-25500"
st "rst_btn_ni"
blo "-146000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "rst_btn_ni"
t "std_logic"
o 8
suid 94,0
)
)
)
*417 (CptPort
uid 14226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-132000,-28375,-131250,-27625"
)
tg (CPTG
uid 14228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14229,0
va (VaSet
)
xt "-138000,-28500,-133000,-27500"
st "ext_por_no"
ju 2
blo "-133000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ext_por_no"
t "std_logic"
o 11
suid 95,0
)
)
)
*418 (CptPort
uid 22461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-132000,-35375,-131250,-34625"
)
tg (CPTG
uid 22463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22464,0
va (VaSet
)
xt "-136500,-35500,-133000,-34500"
st "clk160_o"
ju 2
blo "-133000,-34700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk160_o"
t "std_logic"
o 4
suid 99,0
)
)
)
*419 (CptPort
uid 22465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-132000,-34375,-131250,-33625"
)
tg (CPTG
uid 22467,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22468,0
va (VaSet
)
xt "-136000,-34500,-133000,-33500"
st "clk40_o"
ju 2
blo "-133000,-33700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk40_o"
t "std_logic"
o 6
suid 97,0
)
)
)
*420 (CptPort
uid 22469,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22470,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-132000,-33375,-131250,-32625"
)
tg (CPTG
uid 22471,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22472,0
va (VaSet
)
xt "-136000,-33500,-133000,-32500"
st "clk80_o"
ju 2
blo "-133000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_o"
t "std_logic"
o 5
suid 100,0
)
)
)
*421 (CptPort
uid 22473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22474,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-132000,-32375,-131250,-31625"
)
tg (CPTG
uid 22475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22476,0
va (VaSet
)
xt "-136500,-32500,-133000,-31500"
st "clkn40_o"
ju 2
blo "-133000,-31700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clkn40_o"
t "std_logic"
o 3
suid 98,0
)
)
)
*422 (CptPort
uid 22477,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22478,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-132000,-26375,-131250,-25625"
)
tg (CPTG
uid 22479,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22480,0
va (VaSet
)
xt "-135000,-26500,-133000,-25500"
st "rst_o"
ju 2
blo "-133000,-25700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_o"
t "std_logic"
o 2
suid 101,0
)
)
)
*423 (CptPort
uid 22481,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-132000,-30375,-131250,-29625"
)
tg (CPTG
uid 22483,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22484,0
va (VaSet
)
xt "-137900,-30500,-133000,-29500"
st "strobe40_o"
ju 2
blo "-133000,-29700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strobe40_o"
t "std_logic"
o 12
suid 96,0
)
)
)
*424 (CptPort
uid 24458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24459,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-132000,-25375,-131250,-24625"
)
tg (CPTG
uid 24460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24461,0
va (VaSet
)
xt "-135500,-25500,-133000,-24500"
st "rst_no"
ju 2
blo "-133000,-24700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rst_no"
t "std_logic"
o 9
suid 102,0
)
)
)
]
shape (Rectangle
uid 11184,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-147000,-37000,-132000,-23000"
)
oxt "52000,2000,62000,106000"
ttg (MlTextGroup
uid 11185,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*425 (Text
uid 11186,0
va (VaSet
font "helvetica,8,1"
)
xt "-142650,-37000,-140650,-36000"
st "atlys"
blo "-142650,-36200"
tm "BdLibraryNameMgr"
)
*426 (Text
uid 11187,0
va (VaSet
font "helvetica,8,1"
)
xt "-142650,-36000,-136850,-35000"
st "clk_rst_block"
blo "-142650,-35200"
tm "CptNameMgr"
)
*427 (Text
uid 11188,0
va (VaSet
font "helvetica,8,1"
)
xt "-142650,-35000,-138150,-34000"
st "Uclkrstblk"
blo "-142650,-34200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11189,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11190,0
text (MLText
uid 11191,0
va (VaSet
)
xt "-147100,-38000,-147100,-38000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*428 (MWC
uid 12563,0
optionalChildren [
*429 (CptPort
uid 12572,0
optionalChildren [
*430 (Line
uid 12577,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "2000,63000,3000,63000"
pts [
"2000,63000"
"3000,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12573,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "1250,62625,2000,63375"
)
tg (CPTG
uid 12574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12575,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-1000,62500,500,63400"
st "din"
blo "-1000,63200"
)
s (Text
uid 12576,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-1000,63400,-1000,63400"
blo "-1000,63400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
prec "--#USBUARTConnector"
eolc "--#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD"
preAdd 0
posAdd 0
o 81
)
)
)
*431 (CptPort
uid 12578,0
optionalChildren [
*432 (Line
uid 12583,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "6000,63000,7000,63000"
pts [
"7000,63000"
"6000,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 12579,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "7000,62625,7750,63375"
)
tg (CPTG
uid 12580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 12581,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "8000,62500,10000,63400"
st "dout"
ju 2
blo "10000,63200"
)
s (Text
uid 12582,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "10000,63400,10000,63400"
ju 2
blo "10000,63400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L66P_SCP1, Schname=USBB-TXD"
preAdd 0
posAdd 0
o 82
)
)
)
*433 (Grouping
uid 12584,0
optionalChildren [
*434 (CommentGraphic
uid 12586,0
shape (CustomPolygon
pts [
"3000,61000"
"6000,63000"
"3000,65000"
"3000,61000"
]
uid 12587,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "3000,61000,6000,65000"
)
oxt "7000,6000,10000,10000"
)
*435 (CommentText
uid 12588,0
shape (Rectangle
uid 12589,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "3000,62000,5250,64000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 12590,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "3125,62550,5125,63450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 12585,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "3000,61000,6000,65000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 12564,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "2000,61000,7000,65000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 12565,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*436 (Text
uid 12566,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "4350,63200,9650,64200"
st "moduleware"
blo "4350,64000"
)
*437 (Text
uid 12567,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "4350,64100,5950,65100"
st "buff"
blo "4350,64900"
)
*438 (Text
uid 12568,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "4350,64200,6450,65200"
st "U_23"
blo "4350,65000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 12569,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 12570,0
text (MLText
uid 12571,0
va (VaSet
font "clean,8,0"
)
xt "-1000,42300,-1000,42300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*439 (HdlText
uid 13018,0
optionalChildren [
*440 (EmbeddedText
uid 13023,0
commentText (CommentText
uid 13024,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 13025,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-26000,68000,-8000,79000"
)
oxt "0,0,18000,5000"
text (MLText
uid 13026,0
va (VaSet
font "clean,8,0"
)
xt "-25800,68200,-10800,74600"
st "
-- eb3 3
HI <= '1';
LO <= '0';
ZERO2 <=  \"00\";
ZERO4 <=  \"0000\";
ZERO8 <=  \"00000000\";
ZERO13 <= \"0000000000000\";
ZERO16 <= \"0000000000000000\";
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 11000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 13019,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-27000,67000,-7000,77000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13020,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*441 (Text
uid 13021,0
va (VaSet
font "charter,8,0"
)
xt "-26700,67000,-25300,68000"
st "eb4"
blo "-26700,67800"
tm "HdlTextNameMgr"
)
*442 (Text
uid 13022,0
va (VaSet
font "charter,8,0"
)
xt "-26700,68000,-26200,69000"
st "4"
blo "-26700,68800"
tm "HdlTextNumberMgr"
)
]
)
)
*443 (Net
uid 13083,0
decl (Decl
n "ZERO2"
t "std_logic_vector"
b "(1 downto 0)"
o 106
suid 284,0
)
declText (MLText
uid 13084,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,23200,-14800"
st "signal ZERO2              : std_logic_vector(1 downto 0)"
)
)
*444 (Net
uid 13085,0
decl (Decl
n "ZERO4"
t "std_logic_vector"
b "(3 downto 0)"
o 107
suid 285,0
)
declText (MLText
uid 13086,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,23200,-14800"
st "signal ZERO4              : std_logic_vector(3 downto 0)"
)
)
*445 (Net
uid 13087,0
decl (Decl
n "ZERO8"
t "std_logic_vector"
b "(7 downto 0)"
o 108
suid 286,0
)
declText (MLText
uid 13088,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,23200,-14800"
st "signal ZERO8              : std_logic_vector(7 downto 0)"
)
)
*446 (Net
uid 13089,0
decl (Decl
n "ZERO13"
t "std_logic_vector"
b "(12 downto 0)"
o 109
suid 287,0
)
declText (MLText
uid 13090,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,24100,-14800"
st "signal ZERO13             : std_logic_vector(12 downto 0)"
)
)
*447 (Net
uid 13091,0
decl (Decl
n "ZERO16"
t "std_logic_vector"
b "(15 downto 0)"
o 110
suid 288,0
)
declText (MLText
uid 13092,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-2000,-16000,24100,-14800"
st "signal ZERO16             : std_logic_vector(15 downto 0)"
)
)
*448 (HdlText
uid 13458,0
optionalChildren [
*449 (EmbeddedText
uid 13463,0
commentText (CommentText
uid 13464,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 13465,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-181000,14000,-144000,28000"
)
oxt "0,0,18000,5000"
text (MLText
uid 13466,0
va (VaSet
font "clean,8,0"
)
xt "-180800,14200,-156300,25400"
st "
rst_hsio_n   <= not vmod_exp_pio(20);
tmu_coml0_swap   <= vmod_exp_nio(20); 
hs_p1_spare_i(6) <= vmod_exp_pio(19); --RST 
hs_p1_spare_i(5) <= vmod_exp_nio(19); --Loop
hs_p1_spare_i(4) <= vmod_exp_pio(18); --High-Z
hs_p1_spare_i(3) <= vmod_exp_nio(18); --Dir
hs_p1_spare_i(2) <= vmod_exp_pio(17); --DRC Inv
hs_p1_spare_i(1) <= vmod_exp_nio(17); --DRCMode1
hs_p1_spare_i(0) <= vmod_exp_pio(16); --DRCMode0


hs_p1_spare_i(13 downto 9) <= \"00000\";

hs_p2_spare_i(3 downto 0) <= \"0000\";

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 14000
visibleWidth 37000
)
)
)
]
shape (Rectangle
uid 13459,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-182000,13000,-143000,27000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13460,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*450 (Text
uid 13461,0
va (VaSet
font "charter,8,0"
)
xt "-181700,13000,-180300,14000"
st "eb5"
blo "-181700,13800"
tm "HdlTextNameMgr"
)
*451 (Text
uid 13462,0
va (VaSet
font "charter,8,0"
)
xt "-181700,14000,-181200,15000"
st "5"
blo "-181700,14800"
tm "HdlTextNumberMgr"
)
]
)
)
*452 (SaComponent
uid 13640,0
optionalChildren [
*453 (CptPort
uid 13649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13650,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-53000,-48375,-52250,-47625"
)
tg (CPTG
uid 13651,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13652,0
va (VaSet
)
xt "-63900,-48500,-54000,-47500"
st "tick_o : (MAX_TICTOG:0)"
ju 2
blo "-54000,-47700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tick_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 1
)
)
)
*454 (CptPort
uid 13653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13654,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-53000,-47375,-52250,-46625"
)
tg (CPTG
uid 13655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13656,0
va (VaSet
)
xt "-65000,-47500,-54000,-46500"
st "toggle_o : (MAX_TICTOG:0)"
ju 2
blo "-54000,-46700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "toggle_o"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 2
)
)
)
*455 (CptPort
uid 13657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13658,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,-48375,-68000,-47625"
)
tg (CPTG
uid 13659,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13660,0
va (VaSet
)
xt "-67000,-48500,-66000,-47500"
st "clk"
blo "-67000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*456 (CptPort
uid 13661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,-47375,-68000,-46625"
)
tg (CPTG
uid 13663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 13664,0
va (VaSet
)
xt "-67000,-47500,-66000,-46500"
st "rst"
blo "-67000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 13641,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-68000,-49000,-53000,-43000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 13642,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*457 (Text
uid 13643,0
va (VaSet
font "helvetica,8,1"
)
xt "-62450,-46000,-60750,-45000"
st "utils"
blo "-62450,-45200"
tm "BdLibraryNameMgr"
)
*458 (Text
uid 13644,0
va (VaSet
font "helvetica,8,1"
)
xt "-62450,-45000,-58550,-44000"
st "ticks_gen"
blo "-62450,-44200"
tm "CptNameMgr"
)
*459 (Text
uid 13645,0
va (VaSet
font "helvetica,8,1"
)
xt "-62450,-44000,-57450,-43000"
st "Uticksgen1"
blo "-62450,-43200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13646,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13647,0
text (MLText
uid 13648,0
va (VaSet
font "clean,8,0"
)
xt "-68000,-50600,-52500,-49000"
st "SIM_MODE = 0     ( integer )  
CLK_MHZ  = 80    ( integer )  "
)
header ""
)
elements [
(GiElement
name "SIM_MODE"
type "integer"
value "0"
)
(GiElement
name "CLK_MHZ"
type "integer"
value "80"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*460 (Net
uid 13685,0
decl (Decl
n "tog80"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 103
suid 302,0
)
declText (MLText
uid 13686,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*461 (Net
uid 14246,0
decl (Decl
n "ext_por_n"
t "std_logic"
o 111
suid 304,0
)
declText (MLText
uid 14247,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*462 (MWC
uid 14256,0
optionalChildren [
*463 (CptPort
uid 14265,0
optionalChildren [
*464 (Line
uid 14270,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-59000,-37999,-59000"
pts [
"-39000,-59000"
"-37999,-59000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14266,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-59375,-39000,-58625"
)
tg (CPTG
uid 14267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14268,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-59500,-40500,-58600"
st "din"
blo "-42000,-58800"
)
s (Text
uid 14269,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-58600,-42000,-58600"
blo "-42000,-58600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*465 (CptPort
uid 14271,0
optionalChildren [
*466 (Line
uid 14276,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-59000,-34000,-59000"
pts [
"-34000,-59000"
"-34999,-59000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14272,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-59375,-33250,-58625"
)
tg (CPTG
uid 14273,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14274,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-59500,-31000,-58600"
st "dout"
ju 2
blo "-31000,-58800"
)
s (Text
uid 14275,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-58600,-31000,-58600"
ju 2
blo "-31000,-58600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
)
)
)
*467 (Grouping
uid 14277,0
optionalChildren [
*468 (CommentGraphic
uid 14279,0
shape (CustomPolygon
pts [
"-38000,-61000"
"-35000,-59000"
"-38000,-57000"
"-38000,-61000"
]
uid 14280,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-61000,-35000,-57000"
)
oxt "7000,6000,10000,10000"
)
*469 (CommentText
uid 14281,0
shape (Rectangle
uid 14282,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-60000,-35750,-58000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14283,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-59450,-35875,-58550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14278,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-61000,-35000,-57000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14257,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-61000,-34000,-57000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14258,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*470 (Text
uid 14259,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-58800,-31350,-57800"
st "moduleware"
blo "-36650,-58000"
)
*471 (Text
uid 14260,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-57900,-35050,-56900"
st "buff"
blo "-36650,-57100"
)
*472 (Text
uid 14261,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-57800,-34550,-56800"
st "U_17"
blo "-36650,-57000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14262,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14263,0
text (MLText
uid 14264,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-79700,-42000,-79700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*473 (MWC
uid 14284,0
optionalChildren [
*474 (CptPort
uid 14293,0
optionalChildren [
*475 (Line
uid 14298,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-39000,-58000,-37999,-58000"
pts [
"-39000,-58000"
"-37999,-58000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14294,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-39750,-58375,-39000,-57625"
)
tg (CPTG
uid 14295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14296,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-42000,-58500,-40500,-57600"
st "din"
blo "-42000,-57800"
)
s (Text
uid 14297,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-42000,-57600,-42000,-57600"
blo "-42000,-57600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*476 (CptPort
uid 14299,0
optionalChildren [
*477 (Line
uid 14304,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34999,-58000,-34000,-58000"
pts [
"-34000,-58000"
"-34999,-58000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 14300,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-34000,-58375,-33250,-57625"
)
tg (CPTG
uid 14301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 14302,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-33000,-58500,-31000,-57600"
st "dout"
ju 2
blo "-31000,-57800"
)
s (Text
uid 14303,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-31000,-57600,-31000,-57600"
ju 2
blo "-31000,-57600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
)
)
)
*478 (Grouping
uid 14305,0
optionalChildren [
*479 (CommentGraphic
uid 14307,0
shape (CustomPolygon
pts [
"-38000,-60000"
"-35000,-58000"
"-38000,-56000"
"-38000,-60000"
]
uid 14308,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-38000,-60000,-35000,-56000"
)
oxt "7000,6000,10000,10000"
)
*480 (CommentText
uid 14309,0
shape (Rectangle
uid 14310,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-38000,-59000,-35750,-57000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 14311,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-37875,-58450,-35875,-57550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 14306,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-38000,-60000,-35000,-56000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 14285,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-39000,-60000,-34000,-56000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 14286,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*481 (Text
uid 14287,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-57800,-31350,-56800"
st "moduleware"
blo "-36650,-57000"
)
*482 (Text
uid 14288,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-56900,-35050,-55900"
st "buff"
blo "-36650,-56100"
)
*483 (Text
uid 14289,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-36650,-56800,-34550,-55800"
st "U_18"
blo "-36650,-56000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 14290,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 14291,0
text (MLText
uid 14292,0
va (VaSet
font "clean,8,0"
)
xt "-42000,-78700,-42000,-78700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*484 (Net
uid 15265,0
decl (Decl
n "usbuart_tx_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L66P_SCP1, Schname=USBB-TXD"
preAdd 0
posAdd 0
o 82
suid 305,0
)
declText (MLText
uid 15266,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*485 (SaComponent
uid 16375,0
optionalChildren [
*486 (CptPort
uid 16179,0
ps "OnEdgeStrategy"
shape (Diamond
uid 16180,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,30625,-125000,31375"
)
tg (CPTG
uid 16181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16182,0
va (VaSet
)
xt "-124000,30500,-118000,31500"
st "hs_i2c_sda_io"
blo "-124000,31300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "hs_i2c_sda_io"
t "std_logic"
posAdd 0
o 14
suid 7,0
)
)
)
*487 (CptPort
uid 16183,0
ps "OnEdgeStrategy"
shape (Diamond
uid 16184,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,29625,-125000,30375"
)
tg (CPTG
uid 16185,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16186,0
va (VaSet
)
xt "-124000,29500,-118000,30500"
st "hs_i2c_sdc_io"
blo "-124000,30300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "hs_i2c_sdc_io"
t "std_logic"
o 13
suid 8,0
)
)
)
*488 (CptPort
uid 16187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,625,-125000,1375"
)
tg (CPTG
uid 16189,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16190,0
va (VaSet
)
xt "-124000,500,-120400,1500"
st "hs_l1r3_i"
blo "-124000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "hs_l1r3_i"
t "std_logic"
o 7
suid 10,0
)
)
)
*489 (CptPort
uid 16191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,7625,-125000,8375"
)
tg (CPTG
uid 16193,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16194,0
va (VaSet
)
xt "-124000,7500,-120500,8500"
st "hs_sp0_i"
blo "-124000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "hs_sp0_i"
t "std_logic"
o 8
suid 20,0
)
)
)
*490 (CptPort
uid 16195,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16196,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,50625,-104250,51375"
)
tg (CPTG
uid 16197,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16198,0
va (VaSet
)
xt "-112600,50500,-106000,51500"
st "hy_data_i : (3:0)"
ju 2
blo "-106000,51300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hy_data_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- 1. HYBRID (all to P3)
-------------------------------------------------------------"
preAdd 0
o 24
suid 28,0
)
)
)
*491 (CptPort
uid 16199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,49625,-104250,50375"
)
tg (CPTG
uid 16201,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16202,0
va (VaSet
)
xt "-112900,49500,-106000,50500"
st "hy_data_o : (3:0)"
ju 2
blo "-106000,50300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hy_data_o"
t "std_logic_vector"
b "(3 downto 0)"
o 26
suid 29,0
)
)
)
*492 (CptPort
uid 16203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,53625,-104250,54375"
)
tg (CPTG
uid 16205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16206,0
va (VaSet
)
xt "-113800,53500,-106000,54500"
st "hy_dir_dx_o : (3:0)"
ju 2
blo "-106000,54300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hy_dir_dx_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 28
suid 30,0
)
)
)
*493 (CptPort
uid 16207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16208,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,52625,-104250,53375"
)
tg (CPTG
uid 16209,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16210,0
va (VaSet
)
xt "-112600,52500,-106000,53500"
st "hy_xoff_i : (3:0)"
ju 2
blo "-106000,53300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hy_xoff_i"
t "std_logic_vector"
b "(3 downto 0)"
o 25
suid 31,0
)
)
)
*494 (CptPort
uid 16211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,51625,-104250,52375"
)
tg (CPTG
uid 16213,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16214,0
va (VaSet
)
xt "-112900,51500,-106000,52500"
st "hy_xoff_o : (3:0)"
ju 2
blo "-106000,52300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hy_xoff_o"
t "std_logic_vector"
b "(3 downto 0)"
o 27
suid 32,0
)
)
)
*495 (CptPort
uid 16219,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16220,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,8625,-104250,9375"
)
tg (CPTG
uid 16221,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16222,0
va (VaSet
)
xt "-109400,8500,-106000,9500"
st "sc_datl_i"
ju 2
blo "-106000,9300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_datl_i"
t "std_logic"
eolc "-- BDP10  -- DATA_1_P___DATA_L_N  *INVERT"
preAdd 0
posAdd 0
o 32
suid 39,0
)
)
)
*496 (CptPort
uid 16223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,7625,-104250,8375"
)
tg (CPTG
uid 16225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16226,0
va (VaSet
)
xt "-109700,7500,-106000,8500"
st "sc_datl_o"
ju 2
blo "-106000,8300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_datl_o"
t "std_logic"
eolc "-- BDP10  -- DATA_1_P___DATA_L_N  *INVERT"
preAdd 0
posAdd 0
o 33
suid 40,0
)
)
)
*497 (CptPort
uid 16227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16228,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,16625,-104250,17375"
)
tg (CPTG
uid 16229,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16230,0
va (VaSet
)
xt "-109500,16500,-106000,17500"
st "sc_datr_i"
ju 2
blo "-106000,17300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_datr_i"
t "std_logic"
eolc "-- BDP13  -- DATA_R2_P___DATA_R_N  *INVERT"
posAdd 0
o 37
suid 41,0
)
)
)
*498 (CptPort
uid 16231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,15625,-104250,16375"
)
tg (CPTG
uid 16233,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16234,0
va (VaSet
)
xt "-109800,15500,-106000,16500"
st "sc_datr_o"
ju 2
blo "-106000,16300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_datr_o"
t "std_logic"
eolc "-- BDP13  -- DATA_R2_P___DATA_R_N  *INVERT"
preAdd 0
posAdd 0
o 38
suid 42,0
)
)
)
*499 (CptPort
uid 16235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,9625,-104250,10375"
)
tg (CPTG
uid 16237,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16238,0
va (VaSet
)
xt "-111500,9500,-106000,10500"
st "sc_dir_dxl_o"
ju 2
blo "-106000,10300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_dir_dxl_o"
t "std_logic"
preAdd 0
o 36
suid 43,0
)
)
)
*500 (CptPort
uid 16239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,17625,-104250,18375"
)
tg (CPTG
uid 16241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16242,0
va (VaSet
)
xt "-111600,17500,-106000,18500"
st "sc_dir_dxr_o"
ju 2
blo "-106000,18300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_dir_dxr_o"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 44,0
)
)
)
*501 (CptPort
uid 16243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16244,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,36625,-104250,37375"
)
tg (CPTG
uid 16245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16246,0
va (VaSet
)
xt "-111400,36500,-106000,37500"
st "sc_doutfc1_i"
ju 2
blo "-106000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_doutfc1_i"
t "std_logic"
eolc "-- BDP14  -- DATA3_P___FC1_P"
preAdd 0
posAdd 0
o 30
suid 45,0
)
)
)
*502 (CptPort
uid 16247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16248,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,37625,-104250,38375"
)
tg (CPTG
uid 16249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16250,0
va (VaSet
)
xt "-111400,37500,-106000,38500"
st "sc_doutfc2_i"
ju 2
blo "-106000,38300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_doutfc2_i"
t "std_logic"
eolc "-- BDP15  -- XOFF_R3_P___FC2_P"
preAdd 0
posAdd 0
o 31
suid 46,0
)
)
)
*503 (CptPort
uid 16251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,35625,-104250,36375"
)
tg (CPTG
uid 16253,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16254,0
va (VaSet
)
xt "-110500,35500,-106000,36500"
st "sc_fcclk_o"
ju 2
blo "-106000,36300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_fcclk_o"
t "std_logic"
prec "-- 0. ASIC (P3 and P4)
---------------------------------------------------------------

-- P3
-----

--BDP8           : inout std_logic;-- BDP8  -- XOFF_R0_P"
eolc "-- BDP9  -- DATA_R0_P___FCCLK_N  *INVERT"
preAdd 0
posAdd 0
o 29
suid 47,0
)
)
)
*504 (CptPort
uid 16283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16284,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,12625,-104250,13375"
)
tg (CPTG
uid 16285,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16286,0
va (VaSet
)
xt "-110300,12500,-106000,13500"
st "sc_xoffl_i"
ju 2
blo "-106000,13300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_xoffl_i"
t "std_logic"
eolc "-- BDP11  -- XOFF_1_P___XOFF_L_P"
preAdd 0
posAdd 0
o 34
suid 56,0
)
)
)
*505 (CptPort
uid 16287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,11625,-104250,12375"
)
tg (CPTG
uid 16289,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16290,0
va (VaSet
)
xt "-110600,11500,-106000,12500"
st "sc_xoffl_o"
ju 2
blo "-106000,12300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_xoffl_o"
t "std_logic"
eolc "-- BDP11  -- XOFF_1_P___XOFF_L_P"
preAdd 0
posAdd 0
o 35
suid 57,0
)
)
)
*506 (CptPort
uid 16291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16292,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,20625,-104250,21375"
)
tg (CPTG
uid 16293,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16294,0
va (VaSet
)
xt "-110400,20500,-106000,21500"
st "sc_xoffr_i"
ju 2
blo "-106000,21300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_xoffr_i"
t "std_logic"
eolc "-- BDP12  -- XOFF_R2_P___XOFF_R_P"
preAdd 0
posAdd 0
o 39
suid 58,0
)
)
)
*507 (CptPort
uid 16295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,19625,-104250,20375"
)
tg (CPTG
uid 16297,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16298,0
va (VaSet
)
xt "-110700,19500,-106000,20500"
st "sc_xoffr_o"
ju 2
blo "-106000,20300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_xoffr_o"
t "std_logic"
eolc "-- BDP12  -- XOFF_R2_P___XOFF_R_P"
preAdd 0
posAdd 0
o 40
suid 59,0
)
)
)
*508 (CptPort
uid 16299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,-13375,-104250,-12625"
)
tg (CPTG
uid 16301,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16302,0
va (VaSet
)
xt "-109800,-13500,-106000,-12500"
st "sh_bco_o"
ju 2
blo "-106000,-12700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sh_bco_o"
t "std_logic"
eolc "-- BCO"
preAdd 0
posAdd 0
o 20
suid 60,0
)
)
)
*509 (CptPort
uid 16303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,-12375,-104250,-11625"
)
tg (CPTG
uid 16305,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16306,0
va (VaSet
)
xt "-109600,-12500,-106000,-11500"
st "sh_drc_o"
ju 2
blo "-106000,-11700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sh_drc_o"
t "std_logic"
eolc "-- DRC"
preAdd 0
posAdd 0
o 21
suid 61,0
)
)
)
*510 (CptPort
uid 16311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16312,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,1625,-104250,2375"
)
tg (CPTG
uid 16313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16314,0
va (VaSet
)
xt "-109900,1500,-106000,2500"
st "sh_l1r3_o"
ju 2
blo "-106000,2300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sh_l1r3_o"
t "std_logic"
eolc "-- R3"
preAdd 0
posAdd 0
o 23
suid 63,0
)
)
)
*511 (CptPort
uid 16315,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16316,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,30625,-104250,31375"
)
tg (CPTG
uid 16317,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16318,0
va (VaSet
)
xt "-113300,30500,-106000,31500"
st "sh_reg_en_ana_o"
ju 2
blo "-106000,31300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sh_reg_en_ana_o"
t "std_logic"
eolc "-- REG_EN_A"
preAdd 0
posAdd 0
o 18
suid 64,0
)
)
)
*512 (CptPort
uid 16319,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16320,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,29625,-104250,30375"
)
tg (CPTG
uid 16321,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16322,0
va (VaSet
)
xt "-113200,29500,-106000,30500"
st "sh_reg_en_dig_o"
ju 2
blo "-106000,30300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sh_reg_en_dig_o"
t "std_logic"
eolc "-- REG_EN_D"
preAdd 0
posAdd 0
o 19
suid 65,0
)
)
)
*513 (CptPort
uid 16323,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16324,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,28625,-104250,29375"
)
tg (CPTG
uid 16325,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16326,0
va (VaSet
)
xt "-111900,28500,-106000,29500"
st "sh_shuntctl_o"
ju 2
blo "-106000,29300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sh_shuntctl_o"
t "std_logic"
prec "-- COMMON(all to P3)
-------------------------------------------------------------"
eolc "-- SHUNT_CTL_SW, becomes SHUNTCTL"
preAdd 0
posAdd 0
o 17
suid 66,0
)
)
)
*514 (CptPort
uid 16327,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16328,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,25625,-104250,26375"
)
tg (CPTG
uid 16329,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16330,0
va (VaSet
)
xt "-112900,25500,-106000,26500"
st "sc_addr_o : (4:0)"
ju 2
blo "-106000,26300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_addr_o"
t "std_logic_vector"
b "(4 downto 0)"
eolc "-- ADDR0-4"
preAdd 0
posAdd 0
o 43
suid 75,0
)
)
)
*515 (CptPort
uid 16335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,-11375,-125000,-10625"
)
tg (CPTG
uid 16337,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16338,0
va (VaSet
)
xt "-124000,-11500,-121500,-10500"
st "clk160"
blo "-124000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "clk160"
t "std_logic"
o 4
suid 77,0
)
)
)
*516 (CptPort
uid 16339,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16340,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,-12375,-125000,-11625"
)
tg (CPTG
uid 16341,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16342,0
va (VaSet
)
xt "-124000,-12500,-122000,-11500"
st "clk80"
blo "-124000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "clk80"
t "std_logic"
o 3
suid 78,0
)
)
)
*517 (CptPort
uid 16343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,-10375,-125000,-9625"
)
tg (CPTG
uid 16345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16346,0
va (VaSet
)
xt "-124000,-10500,-123000,-9500"
st "rst"
blo "-124000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
posAdd 0
o 5
suid 79,0
)
)
)
*518 (CptPort
uid 16347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16348,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,65625,-125000,66375"
)
tg (CPTG
uid 16349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16350,0
va (VaSet
)
xt "-124000,65500,-117000,66500"
st "hs_dxin_o : (3:0)"
blo "-124000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hs_dxin_o"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 10
suid 83,0
)
)
)
*519 (CptPort
uid 16351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,32625,-125000,33375"
)
tg (CPTG
uid 16353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16354,0
va (VaSet
)
xt "-124000,32500,-116800,33500"
st "hs_dxout_i : (3:0)"
blo "-124000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "hs_dxout_i"
t "std_logic_vector"
b "(3 downto 0)"
o 9
suid 84,0
)
)
)
*520 (CptPort
uid 16359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,-15375,-104250,-14625"
)
tg (CPTG
uid 16361,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16362,0
va (VaSet
)
xt "-110900,-15500,-106000,-14500"
st "sc_select_o"
ju 2
blo "-106000,-14700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sc_select_o"
t "std_logic"
prec "------------------------------------------------------------------
-- DUT
-------------------------------------------------------------------
-- Signals split - will be recombined above depending on output below"
eolc "-- 0=hybrid, 1=single chip"
preAdd 0
posAdd 0
o 15
suid 86,0
)
)
)
*521 (CptPort
uid 16363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,26625,-104250,27375"
)
tg (CPTG
uid 16365,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16366,0
va (VaSet
)
xt "-109900,26500,-106000,27500"
st "sc_term_o"
ju 2
blo "-106000,27300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_term_o"
t "std_logic"
prec "-- P4
-----"
eolc "-- TERM"
preAdd 0
posAdd 0
o 42
suid 87,0
)
)
)
*522 (CptPort
uid 16367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,22625,-125000,23375"
)
tg (CPTG
uid 16369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16370,0
va (VaSet
)
xt "-124000,22500,-115000,23500"
st "hs_p1_spare_i : (13:0)"
blo "-124000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "hs_p1_spare_i"
t "std_logic_vector"
b "(13 downto 0)"
prec "-- hs_rstb_i         : in     std_logic;  -- used as a hard reset line for all the f/w
-- hs_shunt_ctl_sw_i : in     std_logic;
-- hs_reg_ena_i      : in     std_logic;
-- hs_reg_end_i      : in     std_logic;
-- hs_term_i         : in     std_logic;
-- hs_addr_i         : in     std_logic_vector (4 downto 0);
-- hs_scan_en_i      : in     std_logic;
-- hs_sdi_bc_i       : in     std_logic;
-- hs_sdo_bc_o       : out    std_logic;
-- hs_sdi_clk_i      : in     std_logic;
-- hs_sdo_clk_o      : out    std_logic;
-- hs_sw1_o          : out    std_logic;"
preAdd 0
posAdd 0
o 11
suid 88,0
)
)
)
*523 (CptPort
uid 16371,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16372,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,23625,-125000,24375"
)
tg (CPTG
uid 16373,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16374,0
va (VaSet
)
xt "-124000,23500,-115500,24500"
st "hs_p2_spare_i : (3:0)"
blo "-124000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "hs_p2_spare_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- HSIO IB P2
-----------------------------------
-- hs_abcup_i        : in     std_logic;  -- tmu_data to HSIO
-- hs_spare1_i       : in     std_logic;  -- tmu_data to HSIO
-- hs_spare2_i       : in     std_logic;
-- hs_spare3_i       : in     std_logic;
-- hs_spare4_i       : in     std_logic;
-- hs_spare5_i       : in     std_logic;"
preAdd 0
o 12
suid 89,0
)
)
)
*524 (CptPort
uid 17382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17383,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,-7375,-125000,-6625"
)
tg (CPTG
uid 17384,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17385,0
va (VaSet
)
xt "-124000,-7500,-119200,-6500"
st "hs_coml0_i"
blo "-124000,-6700"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "hs_coml0_i"
t "std_logic"
prec "--ddr_sel_o : out std_logic;

-- HSIO IB P1
-----------------------------------
-- hs_bco_i          : in     std_logic;"
preAdd 0
o 6
suid 90,0
)
)
)
*525 (CptPort
uid 17386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17387,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,-9375,-104250,-8625"
)
tg (CPTG
uid 17388,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17389,0
va (VaSet
)
xt "-111100,-9500,-106000,-8500"
st "sh_coml0_o"
ju 2
blo "-106000,-8700"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sh_coml0_o"
t "std_logic"
eolc "-- LO_CMD"
preAdd 0
posAdd 0
o 22
suid 91,0
)
)
)
*526 (CptPort
uid 20766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20767,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,-14375,-125000,-13625"
)
tg (CPTG
uid 20768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20769,0
va (VaSet
)
xt "-124000,-14500,-122600,-13500"
st "bco"
blo "-124000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "bco"
t "std_logic"
o 1
suid 59,0
)
)
)
*527 (CptPort
uid 20770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,-13375,-125000,-12625"
)
tg (CPTG
uid 20772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20773,0
va (VaSet
)
xt "-124000,-13500,-122000,-12500"
st "clk40"
blo "-124000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 2
suid 58,0
)
)
)
*528 (CptPort
uid 20774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,31625,-104250,32375"
)
tg (CPTG
uid 20776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20777,0
va (VaSet
)
xt "-111000,31500,-106000,32500"
st "sc_abcup_o"
ju 2
blo "-106000,32300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_abcup_o"
t "std_logic"
eolc "-- ABCUP"
preAdd 0
posAdd 0
o 45
suid 50,0
)
)
)
*529 (CptPort
uid 20778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,27625,-104250,28375"
)
tg (CPTG
uid 20780,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20781,0
va (VaSet
)
xt "-112300,27500,-106000,28500"
st "sc_highz_en_o"
ju 2
blo "-106000,28300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_highz_en_o"
t "std_logic"
o 16
suid 61,0
)
)
)
*530 (CptPort
uid 20782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20783,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,23625,-104250,24375"
)
tg (CPTG
uid 20784,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20785,0
va (VaSet
)
xt "-109800,23500,-106000,24500"
st "sc_rstb_o"
ju 2
blo "-106000,24300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_rstb_o"
t "std_logic"
eolc "-- RSTB"
posAdd 0
o 44
suid 51,0
)
)
)
*531 (CptPort
uid 20786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20787,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,40625,-104250,41375"
)
tg (CPTG
uid 20788,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20789,0
va (VaSet
)
xt "-113400,40500,-106000,41500"
st "sc_scan_enable_o"
ju 2
blo "-106000,41300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_scan_enable_o"
t "std_logic"
eolc "-- SCAN_ENABLE"
preAdd 0
posAdd 0
o 50
suid 52,0
)
)
)
*532 (CptPort
uid 20790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,41625,-104250,42375"
)
tg (CPTG
uid 20792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20793,0
va (VaSet
)
xt "-111300,41500,-106000,42500"
st "sc_sdi_bc_o"
ju 2
blo "-106000,42300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_sdi_bc_o"
t "std_logic"
eolc "-- SDI_BC  --SCN_I_BC"
preAdd 0
posAdd 0
o 47
suid 53,0
)
)
)
*533 (CptPort
uid 20794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,43625,-104250,44375"
)
tg (CPTG
uid 20796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20797,0
va (VaSet
)
xt "-111400,43500,-106000,44500"
st "sc_sdi_clk_o"
ju 2
blo "-106000,44300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sc_sdi_clk_o"
t "std_logic"
eolc "-- SDI_CLK  --SCN_I_CK"
preAdd 0
posAdd 0
o 49
suid 54,0
)
)
)
*534 (CptPort
uid 20798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20799,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,42625,-104250,43375"
)
tg (CPTG
uid 20800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20801,0
va (VaSet
)
xt "-111300,42500,-106000,43500"
st "sc_sdo_bc_i"
ju 2
blo "-106000,43300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_sdo_bc_i"
t "std_logic"
eolc "-- SDO_BC  --SCN_O_BC"
preAdd 0
posAdd 0
o 46
suid 55,0
)
)
)
*535 (CptPort
uid 20802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20803,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,44625,-104250,45375"
)
tg (CPTG
uid 20804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20805,0
va (VaSet
)
xt "-111400,44500,-106000,45500"
st "sc_sdo_clk_i"
ju 2
blo "-106000,45300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_sdo_clk_i"
t "std_logic"
eolc "-- SDO_CLK  --SCN_O_CK"
preAdd 0
posAdd 0
o 48
suid 56,0
)
)
)
*536 (CptPort
uid 20806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20807,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-105000,46625,-104250,47375"
)
tg (CPTG
uid 20808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 20809,0
va (VaSet
)
xt "-111400,46500,-106000,47500"
st "sc_switch1_i"
ju 2
blo "-106000,47300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sc_switch1_i"
t "std_logic"
eolc "-- SWITCH1"
preAdd 0
posAdd 0
o 51
suid 57,0
)
)
)
]
shape (Rectangle
uid 16376,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-125000,-16000,-105000,73000"
)
oxt "15000,-78000,60000,43000"
ttg (MlTextGroup
uid 16377,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*537 (Text
uid 16378,0
va (VaSet
font "helvetica,8,1"
)
xt "-118100,-14000,-111900,-13000"
st "abc130_driver"
blo "-118100,-13200"
tm "BdLibraryNameMgr"
)
*538 (Text
uid 16379,0
va (VaSet
font "helvetica,8,1"
)
xt "-118100,-13000,-112900,-12000"
st "driver_main"
blo "-118100,-12200"
tm "CptNameMgr"
)
*539 (Text
uid 16380,0
va (VaSet
font "helvetica,8,1"
)
xt "-118100,-12000,-116200,-11000"
st "Udrv"
blo "-118100,-11200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16381,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16382,0
text (MLText
uid 16383,0
va (VaSet
)
xt "-197000,-85000,-197000,-85000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*540 (Net
uid 16632,0
decl (Decl
n "hs_dxin"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 112
suid 307,0
)
declText (MLText
uid 16633,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*541 (SaComponent
uid 16634,0
optionalChildren [
*542 (CptPort
uid 16643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16644,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,62625,-171000,63375"
)
tg (CPTG
uid 16645,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16646,0
va (VaSet
)
xt "-170000,62500,-169400,63500"
st "O"
blo "-170000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*543 (CptPort
uid 16647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16648,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,63625,-171000,64375"
)
tg (CPTG
uid 16649,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16650,0
va (VaSet
)
xt "-170000,63500,-168800,64500"
st "OB"
blo "-170000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*544 (CptPort
uid 16651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16652,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,62625,-162250,63375"
)
tg (CPTG
uid 16653,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16654,0
va (VaSet
)
xt "-164200,62500,-164000,63500"
st "I"
ju 2
blo "-164000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 16635,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,62000,-163000,65000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 16636,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*545 (Text
uid 16637,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,62000,-166150,63000"
st "unisim"
blo "-168750,62800"
tm "BdLibraryNameMgr"
)
*546 (Text
uid 16638,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,63000,-165250,64000"
st "OBUFDS"
blo "-168750,63800"
tm "CptNameMgr"
)
*547 (Text
uid 16639,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,64000,-165450,65000"
st "Uvmod4"
blo "-168750,64800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16640,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16641,0
text (MLText
uid 16642,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-171000,60400,-150000,62000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"DEFAULT\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*548 (SaComponent
uid 16655,0
optionalChildren [
*549 (CptPort
uid 16664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16665,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,66625,-171000,67375"
)
tg (CPTG
uid 16666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16667,0
va (VaSet
)
xt "-170000,66500,-169400,67500"
st "O"
blo "-170000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*550 (CptPort
uid 16668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16669,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,67625,-171000,68375"
)
tg (CPTG
uid 16670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16671,0
va (VaSet
)
xt "-170000,67500,-168800,68500"
st "OB"
blo "-170000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*551 (CptPort
uid 16672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16673,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,66625,-162250,67375"
)
tg (CPTG
uid 16674,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16675,0
va (VaSet
)
xt "-164200,66500,-164000,67500"
st "I"
ju 2
blo "-164000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 16656,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,66000,-163000,69000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 16657,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*552 (Text
uid 16658,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,66000,-166150,67000"
st "unisim"
blo "-168750,66800"
tm "BdLibraryNameMgr"
)
*553 (Text
uid 16659,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,67000,-165250,68000"
st "OBUFDS"
blo "-168750,67800"
tm "CptNameMgr"
)
*554 (Text
uid 16660,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,68000,-165450,69000"
st "Uvmod7"
blo "-168750,68800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16661,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16662,0
text (MLText
uid 16663,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-171000,64400,-150000,66000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"DEFAULT\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*555 (SaComponent
uid 16676,0
optionalChildren [
*556 (CptPort
uid 16685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16686,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,70625,-171000,71375"
)
tg (CPTG
uid 16687,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16688,0
va (VaSet
)
xt "-170000,70500,-169400,71500"
st "O"
blo "-170000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*557 (CptPort
uid 16689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16690,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,71625,-171000,72375"
)
tg (CPTG
uid 16691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16692,0
va (VaSet
)
xt "-170000,71500,-168800,72500"
st "OB"
blo "-170000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*558 (CptPort
uid 16693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16694,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,70625,-162250,71375"
)
tg (CPTG
uid 16695,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16696,0
va (VaSet
)
xt "-164200,70500,-164000,71500"
st "I"
ju 2
blo "-164000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 16677,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,70000,-163000,73000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 16678,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*559 (Text
uid 16679,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,70000,-166150,71000"
st "unisim"
blo "-168750,70800"
tm "BdLibraryNameMgr"
)
*560 (Text
uid 16680,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,71000,-165250,72000"
st "OBUFDS"
blo "-168750,71800"
tm "CptNameMgr"
)
*561 (Text
uid 16681,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,72000,-164950,73000"
st "Uvmod12"
blo "-168750,72800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16682,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16683,0
text (MLText
uid 16684,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-171000,68400,-150000,70000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"DEFAULT\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*562 (SaComponent
uid 16697,0
optionalChildren [
*563 (CptPort
uid 16706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16707,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,74625,-171000,75375"
)
tg (CPTG
uid 16708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16709,0
va (VaSet
)
xt "-170000,74500,-169400,75500"
st "O"
blo "-170000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*564 (CptPort
uid 16710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16711,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,75625,-171000,76375"
)
tg (CPTG
uid 16712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16713,0
va (VaSet
)
xt "-170000,75500,-168800,76500"
st "OB"
blo "-170000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*565 (CptPort
uid 16714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16715,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,74625,-162250,75375"
)
tg (CPTG
uid 16716,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16717,0
va (VaSet
)
xt "-164200,74500,-164000,75500"
st "I"
ju 2
blo "-164000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 16698,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,74000,-163000,77000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 16699,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*566 (Text
uid 16700,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,74000,-166150,75000"
st "unisim"
blo "-168750,74800"
tm "BdLibraryNameMgr"
)
*567 (Text
uid 16701,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,75000,-165250,76000"
st "OBUFDS"
blo "-168750,75800"
tm "CptNameMgr"
)
*568 (Text
uid 16702,0
va (VaSet
font "helvetica,8,1"
)
xt "-168750,76000,-164950,77000"
st "Uvmod15"
blo "-168750,76800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16703,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16704,0
text (MLText
uid 16705,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-171000,72400,-150000,74000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"DEFAULT\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*569 (PortIoInOut
uid 16718,0
shape (CompositeShape
uid 16719,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 16720,0
sl 0
xt "-153500,78625,-152000,79375"
)
(Line
uid 16721,0
sl 0
xt "-154000,79000,-153500,79000"
pts [
"-154000,79000"
"-153500,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16722,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16723,0
va (VaSet
isHidden 1
)
xt "-151000,78500,-144800,79500"
st "vmod_exp_pio"
blo "-151000,79300"
tm "WireNameMgr"
)
)
)
*570 (PortIoInOut
uid 16724,0
shape (CompositeShape
uid 16725,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 16726,0
sl 0
xt "-153500,79625,-152000,80375"
)
(Line
uid 16727,0
sl 0
xt "-154000,80000,-153500,80000"
pts [
"-154000,80000"
"-153500,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 16728,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16729,0
va (VaSet
isHidden 1
)
xt "-151000,79500,-144800,80500"
st "vmod_exp_nio"
blo "-151000,80300"
tm "WireNameMgr"
)
)
)
*571 (CommentText
uid 16730,0
shape (Rectangle
uid 16731,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-171000,58000,-165000,60000"
)
oxt "0,0,15000,5000"
text (MLText
uid 16732,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "-170800,58200,-165400,59400"
st "
1, 4, 7, 10
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
)
*572 (MWC
uid 16889,0
optionalChildren [
*573 (CptPort
uid 16898,0
optionalChildren [
*574 (Line
uid 16903,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-151999,63000,-151000,63000"
pts [
"-151000,63000"
"-151999,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16899,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-151000,62625,-150250,63375"
)
tg (CPTG
uid 16900,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16901,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-430250,62500,-428750,63400"
st "din"
ju 2
blo "-428750,63200"
)
s (Text
uid 16902,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-428750,63400,-428750,63400"
ju 2
blo "-428750,63400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
posAdd 0
o 112
)
)
)
*575 (CptPort
uid 16904,0
optionalChildren [
*576 (Line
uid 16909,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-156000,63000,-154999,63000"
pts [
"-156000,63000"
"-154999,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16905,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-156750,62625,-156000,63375"
)
tg (CPTG
uid 16906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16907,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-432750,62500,-430750,63400"
st "dout"
blo "-432750,63200"
)
s (Text
uid 16908,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-432750,63400,-432750,63400"
blo "-432750,63400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 93
)
)
)
*577 (Grouping
uid 16910,0
optionalChildren [
*578 (CommentGraphic
uid 16912,0
shape (CustomPolygon
pts [
"-152000,61000"
"-152000,65000"
"-155000,63000"
"-152000,61000"
]
uid 16913,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-155000,61000,-152000,65000"
)
oxt "7000,6000,10000,10000"
)
*579 (CommentText
uid 16914,0
shape (Rectangle
uid 16915,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-154250,62000,-152000,64000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 16916,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-154125,62550,-152125,63450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 16911,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-155000,61000,-152000,65000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 16890,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-156000,61000,-151000,65000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 16891,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*580 (Text
uid 16892,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,63200,-148350,64200"
st "moduleware"
blo "-153650,64000"
)
*581 (Text
uid 16893,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,64100,-152050,65100"
st "buff"
blo "-153650,64900"
)
*582 (Text
uid 16894,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,64200,-151550,65200"
st "U_21"
blo "-153650,65000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16895,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16896,0
text (MLText
uid 16897,0
va (VaSet
font "clean,8,0"
)
xt "-159000,42300,-159000,42300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*583 (MWC
uid 16919,0
optionalChildren [
*584 (CptPort
uid 16928,0
optionalChildren [
*585 (Line
uid 16933,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-151999,67000,-151000,67000"
pts [
"-151000,67000"
"-151999,67000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16929,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-151000,66625,-150250,67375"
)
tg (CPTG
uid 16930,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16931,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-430250,66500,-428750,67400"
st "din"
ju 2
blo "-428750,67200"
)
s (Text
uid 16932,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-428750,67400,-428750,67400"
ju 2
blo "-428750,67400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
posAdd 0
o 112
)
)
)
*586 (CptPort
uid 16934,0
optionalChildren [
*587 (Line
uid 16939,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-156000,67000,-154999,67000"
pts [
"-156000,67000"
"-154999,67000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16935,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-156750,66625,-156000,67375"
)
tg (CPTG
uid 16936,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16937,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-432750,66500,-430750,67400"
st "dout"
blo "-432750,67200"
)
s (Text
uid 16938,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-432750,67400,-432750,67400"
blo "-432750,67400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 93
)
)
)
*588 (Grouping
uid 16940,0
optionalChildren [
*589 (CommentGraphic
uid 16942,0
shape (CustomPolygon
pts [
"-152000,65000"
"-152000,69000"
"-155000,67000"
"-152000,65000"
]
uid 16943,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-155000,65000,-152000,69000"
)
oxt "7000,6000,10000,10000"
)
*590 (CommentText
uid 16944,0
shape (Rectangle
uid 16945,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-154250,66000,-152000,68000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 16946,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-154125,66550,-152125,67450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 16941,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-155000,65000,-152000,69000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 16920,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-156000,65000,-151000,69000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 16921,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*591 (Text
uid 16922,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,67200,-148350,68200"
st "moduleware"
blo "-153650,68000"
)
*592 (Text
uid 16923,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,68100,-152050,69100"
st "buff"
blo "-153650,68900"
)
*593 (Text
uid 16924,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,68200,-151550,69200"
st "U_25"
blo "-153650,69000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16925,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16926,0
text (MLText
uid 16927,0
va (VaSet
font "clean,8,0"
)
xt "-159000,46300,-159000,46300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*594 (MWC
uid 16947,0
optionalChildren [
*595 (CptPort
uid 16956,0
optionalChildren [
*596 (Line
uid 16961,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-151999,71000,-151000,71000"
pts [
"-151000,71000"
"-151999,71000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16957,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-151000,70625,-150250,71375"
)
tg (CPTG
uid 16958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16959,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-430250,70500,-428750,71400"
st "din"
ju 2
blo "-428750,71200"
)
s (Text
uid 16960,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-428750,71400,-428750,71400"
ju 2
blo "-428750,71400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
posAdd 0
o 112
)
)
)
*597 (CptPort
uid 16962,0
optionalChildren [
*598 (Line
uid 16967,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-156000,71000,-154999,71000"
pts [
"-156000,71000"
"-154999,71000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16963,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-156750,70625,-156000,71375"
)
tg (CPTG
uid 16964,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16965,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-432750,70500,-430750,71400"
st "dout"
blo "-432750,71200"
)
s (Text
uid 16966,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-432750,71400,-432750,71400"
blo "-432750,71400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 93
)
)
)
*599 (Grouping
uid 16968,0
optionalChildren [
*600 (CommentGraphic
uid 16970,0
shape (CustomPolygon
pts [
"-152000,69000"
"-152000,73000"
"-155000,71000"
"-152000,69000"
]
uid 16971,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-155000,69000,-152000,73000"
)
oxt "7000,6000,10000,10000"
)
*601 (CommentText
uid 16972,0
shape (Rectangle
uid 16973,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-154250,70000,-152000,72000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 16974,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-154125,70550,-152125,71450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 16969,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-155000,69000,-152000,73000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 16948,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-156000,69000,-151000,73000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 16949,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*602 (Text
uid 16950,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,71200,-148350,72200"
st "moduleware"
blo "-153650,72000"
)
*603 (Text
uid 16951,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,72100,-152050,73100"
st "buff"
blo "-153650,72900"
)
*604 (Text
uid 16952,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,72200,-151550,73200"
st "U_26"
blo "-153650,73000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16953,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16954,0
text (MLText
uid 16955,0
va (VaSet
font "clean,8,0"
)
xt "-159000,50300,-159000,50300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*605 (MWC
uid 16975,0
optionalChildren [
*606 (CptPort
uid 16984,0
optionalChildren [
*607 (Line
uid 16989,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-151999,75000,-151000,75000"
pts [
"-151000,75000"
"-151999,75000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16985,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-151000,74625,-150250,75375"
)
tg (CPTG
uid 16986,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16987,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-430250,74500,-428750,75400"
st "din"
ju 2
blo "-428750,75200"
)
s (Text
uid 16988,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-428750,75400,-428750,75400"
ju 2
blo "-428750,75400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
posAdd 0
o 112
)
)
)
*608 (CptPort
uid 16990,0
optionalChildren [
*609 (Line
uid 16995,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-156000,75000,-154999,75000"
pts [
"-156000,75000"
"-154999,75000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 16991,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-156750,74625,-156000,75375"
)
tg (CPTG
uid 16992,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16993,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-432750,74500,-430750,75400"
st "dout"
blo "-432750,75200"
)
s (Text
uid 16994,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-432750,75400,-432750,75400"
blo "-432750,75400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 93
)
)
)
*610 (Grouping
uid 16996,0
optionalChildren [
*611 (CommentGraphic
uid 16998,0
shape (CustomPolygon
pts [
"-152000,73000"
"-152000,77000"
"-155000,75000"
"-152000,73000"
]
uid 16999,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-155000,73000,-152000,77000"
)
oxt "7000,6000,10000,10000"
)
*612 (CommentText
uid 17000,0
shape (Rectangle
uid 17001,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-154250,74000,-152000,76000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 17002,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-154125,74550,-152125,75450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 16997,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-155000,73000,-152000,77000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 16976,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-156000,73000,-151000,77000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 16977,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*613 (Text
uid 16978,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,75200,-148350,76200"
st "moduleware"
blo "-153650,76000"
)
*614 (Text
uid 16979,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,76100,-152050,77100"
st "buff"
blo "-153650,76900"
)
*615 (Text
uid 16980,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-153650,76200,-151550,77200"
st "U_35"
blo "-153650,77000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16981,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16982,0
text (MLText
uid 16983,0
va (VaSet
font "clean,8,0"
)
xt "-159000,54300,-159000,54300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*616 (Net
uid 17200,0
decl (Decl
n "sc_datl_da"
t "std_logic"
eolc "-- BDP10   -- DATA_1_P___DATA_L_N  *INVERT"
preAdd 0
posAdd 0
o 114
suid 319,0
)
declText (MLText
uid 17201,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*617 (Net
uid 17202,0
decl (Decl
n "sc_datl_ad"
t "std_logic"
eolc "-- BDP10   -- DATA_1_P___DATA_L_N  *INVERT"
preAdd 0
posAdd 0
o 113
suid 320,0
)
declText (MLText
uid 17203,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*618 (Net
uid 17204,0
decl (Decl
n "sc_xoffl_da"
t "std_logic"
eolc "-- BDP11   -- XOFF_1_P___XOFF_L_P"
preAdd 0
posAdd 0
o 118
suid 321,0
)
declText (MLText
uid 17205,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*619 (Net
uid 17206,0
decl (Decl
n "sc_xoffl_ad"
t "std_logic"
eolc "-- BDP11   -- XOFF_1_P___XOFF_L_P"
preAdd 0
posAdd 0
o 117
suid 322,0
)
declText (MLText
uid 17207,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*620 (Net
uid 17208,0
decl (Decl
n "sc_datr_da"
t "std_logic"
eolc "-- BDP13   -- DATA_R2_P___DATA_R_N  *INVERT"
preAdd 0
posAdd 0
o 116
suid 323,0
)
declText (MLText
uid 17209,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*621 (Net
uid 17210,0
decl (Decl
n "sc_datr_ad"
t "std_logic"
eolc "-- BDP13   -- DATA_R2_P___DATA_R_N  *INVERT"
posAdd 0
o 115
suid 324,0
)
declText (MLText
uid 17211,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*622 (Net
uid 17212,0
decl (Decl
n "sc_xoffr_da"
t "std_logic"
eolc "-- BDP12   -- XOFF_R2_P___XOFF_R_P"
preAdd 0
posAdd 0
o 120
suid 325,0
)
declText (MLText
uid 17213,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*623 (Net
uid 17214,0
decl (Decl
n "sc_xoffr_ad"
t "std_logic"
eolc "-- BDP12   -- XOFF_R2_P___XOFF_R_P"
preAdd 0
posAdd 0
o 119
suid 326,0
)
declText (MLText
uid 17215,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*624 (Net
uid 17218,0
decl (Decl
n "sc_rstb"
t "std_logic"
eolc "-- RSTB"
preAdd 0
posAdd 0
o 122
suid 328,0
)
declText (MLText
uid 17219,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*625 (Net
uid 17234,0
decl (Decl
n "sh_l1r3"
t "std_logic"
eolc "-- R3"
preAdd 0
posAdd 0
o 123
suid 330,0
)
declText (MLText
uid 17235,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*626 (Net
uid 17276,0
decl (Decl
n "sc_sdi_clk"
t "std_logic"
eolc "-- SDI_CLK          --SCN_I_CK"
preAdd 0
posAdd 0
o 125
suid 334,0
)
declText (MLText
uid 17277,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*627 (Net
uid 17282,0
decl (Decl
n "sc_sdi_bc"
t "std_logic"
eolc "-- SDI_BC           --SCN_I_BC"
preAdd 0
posAdd 0
o 126
suid 335,0
)
declText (MLText
uid 17283,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*628 (Net
uid 17332,0
decl (Decl
n "hy_xoff"
t "std_logic_vector"
b "(3 downto 0)"
o 128
suid 338,0
)
declText (MLText
uid 17333,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*629 (Net
uid 17334,0
decl (Decl
n "hy_data"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- 1. HYBRID (all to P3)
-------------------------------------------------------------"
preAdd 0
o 127
suid 339,0
)
declText (MLText
uid 17335,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*630 (Net
uid 17336,0
decl (Decl
n "hs_p1_spare_i"
t "std_logic_vector"
b "(13 downto 0)"
prec "-- hs_rstb_i         : in     std_logic;  -- used as a hard reset line for all the f/w
-- hs_shunt_ctl_sw_i : in     std_logic;
-- hs_reg_ena_i      : in     std_logic;
-- hs_reg_end_i      : in     std_logic;
-- hs_term_i         : in     std_logic;
-- hs_addr_i         : in     std_logic_vector (4 downto 0);
-- hs_scan_en_i      : in     std_logic;
-- hs_sdi_bc_i       : in     std_logic;
-- hs_sdo_bc_o       : out    std_logic;
-- hs_sdi_clk_i      : in     std_logic;
-- hs_sdo_clk_o      : out    std_logic;
-- hs_sw1_o          : out    std_logic;"
preAdd 0
posAdd 0
o 129
suid 340,0
)
declText (MLText
uid 17337,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*631 (Net
uid 17344,0
decl (Decl
n "hs_p2_spare_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- HSIO IB P2
-----------------------------------

-- hs_abcup_i        : in     std_logic;
-- hs_spare1_i       : in     std_logic;
-- hs_spare2_i       : in     std_logic;
-- hs_spare3_i       : in     std_logic;
-- hs_spare4_i       : in     std_logic;
-- hs_spare5_i       : in     std_logic;"
preAdd 0
o 130
suid 341,0
)
declText (MLText
uid 17345,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*632 (Net
uid 17360,0
decl (Decl
n "hs_dxout"
t "std_logic_vector"
b "(3 downto 0)"
o 131
suid 343,0
)
declText (MLText
uid 17361,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*633 (Net
uid 17390,0
decl (Decl
n "sh_coml0"
t "std_logic"
eolc "-- LO_CMD"
preAdd 0
posAdd 0
o 124
suid 345,0
)
declText (MLText
uid 17391,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*634 (Net
uid 17857,0
decl (Decl
n "sc_addr"
t "std_logic_vector"
b "(4 downto 0)"
eolc "-- ADDR0-4"
preAdd 0
posAdd 0
o 132
suid 347,0
)
declText (MLText
uid 17858,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*635 (Net
uid 17909,0
decl (Decl
n "rst_hsio_n"
t "std_logic"
o 133
suid 353,0
)
declText (MLText
uid 17910,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*636 (Net
uid 18960,0
decl (Decl
n "reg"
t "slv32_array"
b "(127 downto 0)"
o 134
suid 354,0
)
declText (MLText
uid 18961,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*637 (Net
uid 18964,0
decl (Decl
n "ddrtx"
t "std_logic_vector"
b "(1 downto 0)"
o 135
suid 356,0
)
declText (MLText
uid 18965,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*638 (SaComponent
uid 18998,0
optionalChildren [
*639 (CptPort
uid 19007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19008,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,104625,-125000,105375"
)
tg (CPTG
uid 19009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19010,0
va (VaSet
)
xt "-124000,104500,-123400,105500"
st "O"
blo "-124000,105300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*640 (CptPort
uid 19011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19012,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,105625,-125000,106375"
)
tg (CPTG
uid 19013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19014,0
va (VaSet
)
xt "-124000,105500,-122800,106500"
st "OB"
blo "-124000,106300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*641 (CptPort
uid 19015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 19016,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-116000,104625,-115250,105375"
)
tg (CPTG
uid 19017,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19018,0
va (VaSet
)
xt "-117200,104500,-117000,105500"
st "I"
ju 2
blo "-117000,105300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 18999,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-125000,104000,-116000,107000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19000,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*642 (Text
uid 19001,0
va (VaSet
font "helvetica,8,1"
)
xt "-122750,104000,-120150,105000"
st "unisim"
blo "-122750,104800"
tm "BdLibraryNameMgr"
)
*643 (Text
uid 19002,0
va (VaSet
font "helvetica,8,1"
)
xt "-122750,105000,-119250,106000"
st "OBUFDS"
blo "-122750,105800"
tm "CptNameMgr"
)
*644 (Text
uid 19003,0
va (VaSet
font "helvetica,8,1"
)
xt "-122750,106000,-119450,107000"
st "Uvmod5"
blo "-122750,106800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19004,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19005,0
text (MLText
uid 19006,0
va (VaSet
font "clean,8,0"
)
xt "-125000,102400,-104000,104000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"DEFAULT\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*645 (Net
uid 19177,0
decl (Decl
n "stat"
t "slv32_array"
b "(127 downto 0)"
o 136
suid 364,0
)
declText (MLText
uid 19178,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*646 (HdlText
uid 19179,0
optionalChildren [
*647 (EmbeddedText
uid 19184,0
commentText (CommentText
uid 19185,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 19186,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-166000,98000,-145000,108000"
)
oxt "0,0,18000,5000"
text (MLText
uid 19187,0
va (VaSet
font "clean,8,0"
)
xt "-165800,98200,-145800,99800"
st "
-- eb1 1
stat(16#70#) <= x\"0fec00\" & fw_version;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 21000
)
)
)
]
shape (Rectangle
uid 19180,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-167000,97000,-144000,102000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 19181,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*648 (Text
uid 19182,0
va (VaSet
font "charter,8,0"
)
xt "-166700,97000,-165300,98000"
st "eb1"
blo "-166700,97800"
tm "HdlTextNameMgr"
)
*649 (Text
uid 19183,0
va (VaSet
font "charter,8,0"
)
xt "-166700,98000,-166200,99000"
st "1"
blo "-166700,98800"
tm "HdlTextNumberMgr"
)
]
)
)
*650 (MWC
uid 19677,0
optionalChildren [
*651 (CptPort
uid 19686,0
optionalChildren [
*652 (Line
uid 19691,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-66000,-59000,-64999,-59000"
pts [
"-66000,-59000"
"-64999,-59000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19687,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-66750,-59375,-66000,-58625"
)
tg (CPTG
uid 19688,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19689,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-69000,-59500,-67500,-58600"
st "din"
blo "-69000,-58800"
)
s (Text
uid 19690,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-69000,-58600,-69000,-58600"
blo "-69000,-58600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 137
)
)
)
*653 (CptPort
uid 19692,0
optionalChildren [
*654 (Line
uid 19697,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61999,-59000,-61000,-59000"
pts [
"-61000,-59000"
"-61999,-59000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19693,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-61000,-59375,-60250,-58625"
)
tg (CPTG
uid 19694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19695,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-60000,-59500,-58000,-58600"
st "dout"
ju 2
blo "-58000,-58800"
)
s (Text
uid 19696,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-58000,-58600,-58000,-58600"
ju 2
blo "-58000,-58600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 100
)
)
)
*655 (Grouping
uid 19698,0
optionalChildren [
*656 (CommentGraphic
uid 19700,0
shape (CustomPolygon
pts [
"-65000,-61000"
"-62000,-59000"
"-65000,-57000"
"-65000,-61000"
]
uid 19701,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-65000,-61000,-62000,-57000"
)
oxt "7000,6000,10000,10000"
)
*657 (CommentText
uid 19702,0
shape (Rectangle
uid 19703,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-65000,-60000,-62750,-58000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 19704,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-64875,-59450,-62875,-58550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 19699,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-65000,-61000,-62000,-57000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 19678,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-66000,-61000,-61000,-57000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 19679,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*658 (Text
uid 19680,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-58800,-58350,-57800"
st "moduleware"
blo "-63650,-58000"
)
*659 (Text
uid 19681,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-57900,-62050,-56900"
st "buff"
blo "-63650,-57100"
)
*660 (Text
uid 19682,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-63650,-57800,-61550,-56800"
st "U_36"
blo "-63650,-57000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19683,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19684,0
text (MLText
uid 19685,0
va (VaSet
font "clean,8,0"
)
xt "-69000,-79700,-69000,-79700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*661 (MWC
uid 19783,0
optionalChildren [
*662 (CptPort
uid 19747,0
optionalChildren [
*663 (Line
uid 19751,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-82000,-58000,-80409,-58000"
pts [
"-82000,-58000"
"-80409,-58000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19748,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-82750,-58375,-82000,-57625"
)
tg (CPTG
uid 19749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19750,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-85000,-58300,-83000,-57400"
st "din1"
blo "-85000,-57600"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 135
suid 1,0
)
)
)
*664 (CptPort
uid 19752,0
optionalChildren [
*665 (Property
uid 19756,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*666 (Line
uid 19757,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-77000,-59000,-76000,-59000"
pts [
"-76000,-59000"
"-77000,-59000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19753,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-76000,-59375,-75250,-58625"
)
tg (CPTG
uid 19754,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 19755,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-74950,-59468,-72950,-58568"
st "dout"
ju 2
blo "-72950,-58768"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 137
suid 2,0
)
)
)
*667 (CptPort
uid 19758,0
optionalChildren [
*668 (Line
uid 19762,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-82000,-60000,-80409,-60000"
pts [
"-82000,-60000"
"-80409,-60000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 19759,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-82750,-60375,-82000,-59625"
)
tg (CPTG
uid 19760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 19761,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-85115,-60706,-83115,-59806"
st "din0"
blo "-85115,-60006"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 135
suid 3,0
)
)
)
*669 (CommentGraphic
uid 19763,0
shape (Arc2D
pts [
"-81000,-60996"
"-78737,-60479"
"-77000,-59000"
]
uid 19764,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-81000,-60996,-77000,-59000"
)
oxt "7000,6003,11000,8000"
)
*670 (CommentGraphic
uid 19765,0
shape (Arc2D
pts [
"-77000,-58995"
"-78551,-57606"
"-81004,-57002"
]
uid 19766,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-81004,-58995,-77000,-57000"
)
oxt "6996,8005,11000,10000"
)
*671 (Grouping
uid 19767,0
optionalChildren [
*672 (CommentGraphic
uid 19769,0
optionalChildren [
*673 (Property
uid 19771,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (CustomPolygon
pts [
"-81000,-57002"
"-81000,-61000"
"-79817,-60789"
"-78048,-59844"
"-77000,-59000"
"-78952,-57868"
"-81000,-57002"
]
uid 19770,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
lineColor "32768,0,32768"
fillStyle 1
)
xt "-81000,-61000,-77000,-57002"
)
oxt "7000,6000,11000,9998"
)
*674 (CommentGraphic
uid 19772,0
optionalChildren [
*675 (Property
uid 19774,0
pclass "_MW_GEOM_"
pname "arc"
ptn "String"
)
]
shape (Arc2D
pts [
"-81000,-61000"
"-80237,-58999"
"-81000,-57000"
]
uid 19773,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
fillStyle 1
)
xt "-81000,-61000,-80236,-57000"
)
oxt "7000,6000,7762,10000"
)
]
shape (GroupingShape
uid 19768,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-81000,-61000,-77000,-57000"
)
oxt "7000,6000,11000,10000"
)
*676 (CommentGraphic
uid 19775,0
shape (PolyLine2D
pts [
"-77000,-59000"
"-77000,-59000"
]
uid 19776,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-77000,-59000,-77000,-59000"
)
oxt "11000,8000,11000,8000"
)
*677 (CommentGraphic
uid 19777,0
optionalChildren [
*678 (Property
uid 19779,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-81000,-61000"
"-81000,-61000"
]
uid 19778,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-81000,-61000,-81000,-61000"
)
oxt "7000,6000,7000,6000"
)
*679 (CommentGraphic
uid 19780,0
optionalChildren [
*680 (Property
uid 19782,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-81000,-57000"
"-81000,-57000"
]
uid 19781,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-81000,-57000,-81000,-57000"
)
oxt "7000,10000,7000,10000"
)
]
shape (Rectangle
uid 19784,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-82000,-61000,-76000,-57000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 19785,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*681 (Text
uid 19786,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-80500,-58400,-75000,-57500"
st "moduleware"
blo "-80500,-57700"
)
*682 (Text
uid 19787,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-80500,-57500,-79500,-56600"
st "or"
blo "-80500,-56800"
)
*683 (Text
uid 19788,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-80500,-57500,-79000,-56600"
st "U_0"
blo "-80500,-56800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 19789,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 19790,0
text (MLText
uid 19791,0
va (VaSet
font "courier,8,0"
)
xt "-97000,-70100,-97000,-70100"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*684 (Net
uid 19800,0
decl (Decl
n "d2_led"
t "std_logic"
o 137
suid 367,0
)
declText (MLText
uid 19801,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*685 (MWC
uid 21449,0
optionalChildren [
*686 (CptPort
uid 21458,0
optionalChildren [
*687 (Line
uid 21463,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-153000,33000,-151999,33000"
pts [
"-153000,33000"
"-151999,33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21459,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-153750,32625,-153000,33375"
)
tg (CPTG
uid 21460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21461,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-738000,32500,-736500,33400"
st "din"
blo "-738000,33200"
)
s (Text
uid 21462,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-738000,33400,-738000,33400"
blo "-738000,33400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*688 (CptPort
uid 21464,0
optionalChildren [
*689 (Line
uid 21469,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-148999,33000,-148000,33000"
pts [
"-148000,33000"
"-148999,33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21465,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-148000,32625,-147250,33375"
)
tg (CPTG
uid 21466,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21467,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-729000,32500,-727000,33400"
st "dout"
ju 2
blo "-727000,33200"
)
s (Text
uid 21468,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-727000,33400,-727000,33400"
ju 2
blo "-727000,33400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 131
)
)
)
*690 (Grouping
uid 21470,0
optionalChildren [
*691 (CommentGraphic
uid 21472,0
shape (CustomPolygon
pts [
"-152000,31000"
"-149000,33000"
"-152000,35000"
"-152000,31000"
]
uid 21473,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-152000,31000,-149000,35000"
)
oxt "7000,6000,10000,10000"
)
*692 (CommentText
uid 21474,0
shape (Rectangle
uid 21475,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-152000,32000,-149750,34000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 21476,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-151875,32550,-149875,33450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 21471,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-152000,31000,-149000,35000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 21450,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-153000,31000,-148000,35000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 21451,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*693 (Text
uid 21452,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,33200,-145350,34200"
st "moduleware"
blo "-150650,34000"
)
*694 (Text
uid 21453,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,34100,-149050,35100"
st "buff"
blo "-150650,34900"
)
*695 (Text
uid 21454,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,34200,-148550,35200"
st "U_24"
blo "-150650,35000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21455,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21456,0
text (MLText
uid 21457,0
va (VaSet
font "clean,8,0"
)
xt "-156000,12300,-156000,12300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*696 (MWC
uid 21477,0
optionalChildren [
*697 (CptPort
uid 21486,0
optionalChildren [
*698 (Line
uid 21491,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-153000,37000,-151999,37000"
pts [
"-153000,37000"
"-151999,37000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21487,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-153750,36625,-153000,37375"
)
tg (CPTG
uid 21488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21489,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-738000,36500,-736500,37400"
st "din"
blo "-738000,37200"
)
s (Text
uid 21490,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-738000,37400,-738000,37400"
blo "-738000,37400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*699 (CptPort
uid 21492,0
optionalChildren [
*700 (Line
uid 21497,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-148999,37000,-148000,37000"
pts [
"-148000,37000"
"-148999,37000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21493,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-148000,36625,-147250,37375"
)
tg (CPTG
uid 21494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21495,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-729000,36500,-727000,37400"
st "dout"
ju 2
blo "-727000,37200"
)
s (Text
uid 21496,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-727000,37400,-727000,37400"
ju 2
blo "-727000,37400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 131
)
)
)
*701 (Grouping
uid 21498,0
optionalChildren [
*702 (CommentGraphic
uid 21500,0
shape (CustomPolygon
pts [
"-152000,35000"
"-149000,37000"
"-152000,39000"
"-152000,35000"
]
uid 21501,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-152000,35000,-149000,39000"
)
oxt "7000,6000,10000,10000"
)
*703 (CommentText
uid 21502,0
shape (Rectangle
uid 21503,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-152000,36000,-149750,38000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 21504,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-151875,36550,-149875,37450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 21499,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-152000,35000,-149000,39000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 21478,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-153000,35000,-148000,39000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 21479,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*704 (Text
uid 21480,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,37200,-145350,38200"
st "moduleware"
blo "-150650,38000"
)
*705 (Text
uid 21481,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,38100,-149050,39100"
st "buff"
blo "-150650,38900"
)
*706 (Text
uid 21482,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,38200,-148550,39200"
st "U_37"
blo "-150650,39000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21483,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21484,0
text (MLText
uid 21485,0
va (VaSet
font "clean,8,0"
)
xt "-156000,16300,-156000,16300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*707 (MWC
uid 21505,0
optionalChildren [
*708 (CptPort
uid 21514,0
optionalChildren [
*709 (Line
uid 21519,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-153000,41000,-151999,41000"
pts [
"-153000,41000"
"-151999,41000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21515,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-153750,40625,-153000,41375"
)
tg (CPTG
uid 21516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21517,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-738000,40500,-736500,41400"
st "din"
blo "-738000,41200"
)
s (Text
uid 21518,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-738000,41400,-738000,41400"
blo "-738000,41400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*710 (CptPort
uid 21520,0
optionalChildren [
*711 (Line
uid 21525,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-148999,41000,-148000,41000"
pts [
"-148000,41000"
"-148999,41000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21521,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-148000,40625,-147250,41375"
)
tg (CPTG
uid 21522,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21523,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-729000,40500,-727000,41400"
st "dout"
ju 2
blo "-727000,41200"
)
s (Text
uid 21524,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-727000,41400,-727000,41400"
ju 2
blo "-727000,41400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 131
)
)
)
*712 (Grouping
uid 21526,0
optionalChildren [
*713 (CommentGraphic
uid 21528,0
shape (CustomPolygon
pts [
"-152000,39000"
"-149000,41000"
"-152000,43000"
"-152000,39000"
]
uid 21529,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-152000,39000,-149000,43000"
)
oxt "7000,6000,10000,10000"
)
*714 (CommentText
uid 21530,0
shape (Rectangle
uid 21531,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-152000,40000,-149750,42000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 21532,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-151875,40550,-149875,41450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 21527,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-152000,39000,-149000,43000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 21506,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-153000,39000,-148000,43000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 21507,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*715 (Text
uid 21508,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,41200,-145350,42200"
st "moduleware"
blo "-150650,42000"
)
*716 (Text
uid 21509,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,42100,-149050,43100"
st "buff"
blo "-150650,42900"
)
*717 (Text
uid 21510,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,42200,-148550,43200"
st "U_38"
blo "-150650,43000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21511,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21512,0
text (MLText
uid 21513,0
va (VaSet
font "clean,8,0"
)
xt "-156000,20300,-156000,20300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*718 (MWC
uid 21533,0
optionalChildren [
*719 (CptPort
uid 21542,0
optionalChildren [
*720 (Line
uid 21547,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-153000,45000,-151999,45000"
pts [
"-153000,45000"
"-151999,45000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21543,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-153750,44625,-153000,45375"
)
tg (CPTG
uid 21544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 21545,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-738000,44500,-736500,45400"
st "din"
blo "-738000,45200"
)
s (Text
uid 21546,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-738000,45400,-738000,45400"
blo "-738000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 93
)
)
)
*721 (CptPort
uid 21548,0
optionalChildren [
*722 (Line
uid 21553,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-148999,45000,-148000,45000"
pts [
"-148000,45000"
"-148999,45000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 21549,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-148000,44625,-147250,45375"
)
tg (CPTG
uid 21550,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 21551,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-729000,44500,-727000,45400"
st "dout"
ju 2
blo "-727000,45200"
)
s (Text
uid 21552,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-727000,45400,-727000,45400"
ju 2
blo "-727000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 131
)
)
)
*723 (Grouping
uid 21554,0
optionalChildren [
*724 (CommentGraphic
uid 21556,0
shape (CustomPolygon
pts [
"-152000,43000"
"-149000,45000"
"-152000,47000"
"-152000,43000"
]
uid 21557,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-152000,43000,-149000,47000"
)
oxt "7000,6000,10000,10000"
)
*725 (CommentText
uid 21558,0
shape (Rectangle
uid 21559,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "-152000,44000,-149750,46000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 21560,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-151875,44550,-149875,45450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 21555,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-152000,43000,-149000,47000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 21534,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-153000,43000,-148000,47000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 21535,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*726 (Text
uid 21536,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,45200,-145350,46200"
st "moduleware"
blo "-150650,46000"
)
*727 (Text
uid 21537,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,46100,-149050,47100"
st "buff"
blo "-150650,46900"
)
*728 (Text
uid 21538,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-150650,46200,-148550,47200"
st "U_39"
blo "-150650,47000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 21539,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 21540,0
text (MLText
uid 21541,0
va (VaSet
font "clean,8,0"
)
xt "-156000,24300,-156000,24300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*729 (SaComponent
uid 22178,0
optionalChildren [
*730 (CptPort
uid 22134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,27625,-68000,28375"
)
tg (CPTG
uid 22136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22137,0
va (VaSet
)
xt "-67000,27500,-61200,28500"
st "addr1_i : (4:0)"
blo "-67000,28300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addr1_i"
t "std_logic_vector"
b "(4 downto 0)"
o 13
suid 9,0
)
)
)
*731 (CptPort
uid 22138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22139,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,8625,-68000,9375"
)
tg (CPTG
uid 22140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22141,0
va (VaSet
)
xt "-67000,8500,-61600,9500"
st "abc_DATL_o"
blo "-67000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_DATL_o"
t "std_logic"
o 19
suid 10,0
)
)
)
*732 (CptPort
uid 22142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22143,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,11625,-68000,12375"
)
tg (CPTG
uid 22144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22145,0
va (VaSet
)
xt "-67000,11500,-61300,12500"
st "abc_XOFFL_i"
blo "-67000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "abc_XOFFL_i"
t "std_logic"
o 9
suid 11,0
)
)
)
*733 (CptPort
uid 22146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22794,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,12625,-68000,13375"
)
tg (CPTG
uid 22148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22149,0
va (VaSet
)
xt "-67000,12500,-61000,13500"
st "abc_XOFFL_o"
blo "-67000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_XOFFL_o"
t "std_logic"
o 21
suid 12,0
)
)
)
*734 (CptPort
uid 22150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,7625,-68000,8375"
)
tg (CPTG
uid 22152,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22153,0
va (VaSet
)
xt "-67000,7500,-61900,8500"
st "abc_DATL_i"
blo "-67000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "abc_DATL_i"
t "std_logic"
o 3
suid 13,0
)
)
)
*735 (CptPort
uid 22154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,26625,-68000,27375"
)
tg (CPTG
uid 22156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22157,0
va (VaSet
)
xt "-67000,26500,-61200,27500"
st "addr0_i : (4:0)"
blo "-67000,27300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addr0_i"
t "std_logic_vector"
b "(4 downto 0)"
o 12
suid 15,0
)
)
)
*736 (CptPort
uid 22158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22159,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,16625,-68000,17375"
)
tg (CPTG
uid 22160,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22161,0
va (VaSet
)
xt "-67000,16500,-61500,17500"
st "abc_DATR_o"
blo "-67000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_DATR_o"
t "std_logic"
o 20
suid 16,0
)
)
)
*737 (CptPort
uid 22162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,19625,-68000,20375"
)
tg (CPTG
uid 22164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22165,0
va (VaSet
)
xt "-67000,19500,-61200,20500"
st "abc_XOFFR_i"
blo "-67000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "abc_XOFFR_i"
t "std_logic"
o 10
suid 17,0
)
)
)
*738 (CptPort
uid 22166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,15625,-68000,16375"
)
tg (CPTG
uid 22168,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22169,0
va (VaSet
)
xt "-67000,15500,-61800,16500"
st "abc_DATR_i"
blo "-67000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "abc_DATR_i"
t "std_logic"
o 4
suid 18,0
)
)
)
*739 (CptPort
uid 22170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22171,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,20625,-68000,21375"
)
tg (CPTG
uid 22172,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22173,0
va (VaSet
)
xt "-67000,20500,-60900,21500"
st "abc_XOFFR_o"
blo "-67000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_XOFFR_o"
t "std_logic"
o 22
suid 19,0
)
)
)
*740 (CptPort
uid 22174,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22175,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,28625,-68000,29375"
)
tg (CPTG
uid 22176,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22177,0
va (VaSet
)
xt "-67000,28500,-61200,29500"
st "addr2_i : (4:0)"
blo "-67000,29300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "addr2_i"
t "std_logic_vector"
b "(4 downto 0)"
o 14
suid 20,0
)
)
)
*741 (CptPort
uid 22223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,-21375,-68000,-20625"
)
tg (CPTG
uid 22225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22226,0
va (VaSet
)
xt "-67000,-21500,-63300,-20500"
st "abc_BC_i"
blo "-67000,-20700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "abc_BC_i"
t "std_logic"
o 1
suid 22,0
)
)
)
*742 (CptPort
uid 22227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,-18375,-68000,-17625"
)
tg (CPTG
uid 22229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22230,0
va (VaSet
)
xt "-67000,-18500,-62800,-17500"
st "abc_CLK_i"
blo "-67000,-17700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "abc_CLK_i"
t "std_logic"
o 2
suid 23,0
)
)
)
*743 (CptPort
uid 22231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,-28375,-68000,-27625"
)
tg (CPTG
uid 22233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22234,0
va (VaSet
)
xt "-67000,-28500,-58800,-27500"
st "abc_powerUpRstb_i"
blo "-67000,-27700"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "abc_powerUpRstb_i"
t "std_logic"
o 11
suid 28,0
)
)
)
*744 (CptPort
uid 22235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,23625,-68000,24375"
)
tg (CPTG
uid 22237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22238,0
va (VaSet
)
xt "-67000,23500,-61800,24500"
st "abc_RSTB_i"
blo "-67000,24300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "abc_RSTB_i"
t "std_logic"
o 8
suid 21,0
)
)
)
*745 (CptPort
uid 22239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,-9375,-68000,-8625"
)
tg (CPTG
uid 22241,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22242,0
va (VaSet
)
xt "-67000,-9500,-64800,-8500"
st "com_i"
blo "-67000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 15
suid 24,0
)
)
)
*746 (CptPort
uid 22243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,-8375,-68000,-7625"
)
tg (CPTG
uid 22245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22246,0
va (VaSet
)
xt "-67000,-8500,-65600,-7500"
st "l0_i"
blo "-67000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "l0_i"
t "std_logic"
o 16
suid 25,0
)
)
)
*747 (CptPort
uid 22247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,1625,-68000,2375"
)
tg (CPTG
uid 22249,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22250,0
va (VaSet
)
xt "-67000,1500,-65600,2500"
st "l1_i"
blo "-67000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "l1_i"
t "std_logic"
o 17
suid 26,0
)
)
)
*748 (CptPort
uid 22251,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22252,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,2625,-68000,3375"
)
tg (CPTG
uid 22253,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22254,0
va (VaSet
)
xt "-67000,2500,-65100,3500"
st "r3s_i"
blo "-67000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "r3s_i"
t "std_logic"
o 18
suid 27,0
)
)
)
*749 (CptPort
uid 23911,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23912,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,37625,-68000,38375"
)
tg (CPTG
uid 23913,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23914,0
va (VaSet
)
xt "-67000,37500,-58700,38500"
st "abc_DIN1_i : (255:0)"
blo "-67000,38300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "abc_DIN1_i"
t "std_logic_vector"
b "(255 downto 0)"
o 5
suid 29,0
)
)
)
*750 (CptPort
uid 23915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23916,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,38625,-68000,39375"
)
tg (CPTG
uid 23917,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23918,0
va (VaSet
)
xt "-67000,38500,-58700,39500"
st "abc_DIN2_i : (255:0)"
blo "-67000,39300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "abc_DIN2_i"
t "std_logic_vector"
b "(255 downto 0)"
o 6
suid 30,0
)
)
)
*751 (CptPort
uid 23919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-68750,39625,-68000,40375"
)
tg (CPTG
uid 23921,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23922,0
va (VaSet
)
xt "-67000,39500,-58700,40500"
st "abc_DIN3_i : (255:0)"
blo "-67000,40300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "abc_DIN3_i"
t "std_logic_vector"
b "(255 downto 0)"
o 7
suid 31,0
)
)
)
]
shape (Rectangle
uid 22179,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-68000,-29000,-49000,41000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 22180,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*752 (Text
uid 22181,0
va (VaSet
font "helvetica,8,1"
)
xt "-60150,-13000,-56550,-12000"
st "abc_emu"
blo "-60150,-12200"
tm "BdLibraryNameMgr"
)
*753 (Text
uid 22182,0
va (VaSet
font "helvetica,8,1"
)
xt "-60150,-12000,-53850,-11000"
st "abc130x3_top"
blo "-60150,-11200"
tm "CptNameMgr"
)
*754 (Text
uid 22183,0
va (VaSet
font "helvetica,8,1"
)
xt "-60150,-11000,-58050,-10000"
st "Ua13"
blo "-60150,-10200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22184,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22185,0
text (MLText
uid 22186,0
va (VaSet
)
xt "-83000,-16000,-83000,-16000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*755 (Net
uid 22203,0
lang 2
decl (Decl
n "sh_bco"
t "std_logic"
eolc "-- BCO"
preAdd 0
posAdd 0
o 138
suid 370,0
)
declText (MLText
uid 22204,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*756 (Net
uid 22205,0
lang 2
decl (Decl
n "sh_drc"
t "std_logic"
eolc "-- DRC"
preAdd 0
posAdd 0
o 139
suid 371,0
)
declText (MLText
uid 22206,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*757 (HdlText
uid 22263,0
optionalChildren [
*758 (EmbeddedText
uid 22292,0
commentText (CommentText
uid 22293,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 22294,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-87000,30000,-76000,34000"
)
oxt "0,0,18000,5000"
text (MLText
uid 22295,0
va (VaSet
font "clean,8,0"
)
xt "-86800,30200,-77800,33400"
st "
-- eb2 2
addr0 <= \"00000\";
addr1 <= \"00001\";
addr2 <= \"00010\";
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 11000
)
)
)
]
shape (Rectangle
uid 22264,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-87000,26000,-79000,34000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22265,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*759 (Text
uid 22266,0
va (VaSet
font "charter,8,0"
)
xt "-86700,26000,-85300,27000"
st "eb2"
blo "-86700,26800"
tm "HdlTextNameMgr"
)
*760 (Text
uid 22267,0
va (VaSet
font "charter,8,0"
)
xt "-86700,27000,-86200,28000"
st "2"
blo "-86700,27800"
tm "HdlTextNumberMgr"
)
]
)
)
*761 (Net
uid 22296,0
lang 11
decl (Decl
n "addr0"
t "std_logic_vector"
b "(4 downto 0)"
o 141
suid 376,0
)
declText (MLText
uid 22297,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*762 (Net
uid 22298,0
lang 11
decl (Decl
n "addr1"
t "std_logic_vector"
b "(4 downto 0)"
o 140
suid 377,0
)
declText (MLText
uid 22299,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*763 (Net
uid 22300,0
lang 11
decl (Decl
n "addr2"
t "std_logic_vector"
b "(4 downto 0)"
o 142
suid 378,0
)
declText (MLText
uid 22301,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*764 (SaComponent
uid 22340,0
optionalChildren [
*765 (CptPort
uid 22349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22350,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,91625,-125000,92375"
)
tg (CPTG
uid 22351,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22352,0
va (VaSet
)
xt "-124000,91500,-122000,92500"
st "clk40"
blo "-124000,92300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 1
)
)
)
*766 (CptPort
uid 22353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,92625,-125000,93375"
)
tg (CPTG
uid 22355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22356,0
va (VaSet
)
xt "-124000,92500,-123000,93500"
st "rst"
blo "-124000,93300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
)
)
)
*767 (CptPort
uid 22357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,97625,-125000,98375"
)
tg (CPTG
uid 22359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22360,0
va (VaSet
)
xt "-124000,97500,-118200,98500"
st "coml0_swap_i"
blo "-124000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "coml0_swap_i"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 3
)
)
)
*768 (CptPort
uid 22361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,96625,-125000,97375"
)
tg (CPTG
uid 22363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22364,0
va (VaSet
)
xt "-124000,96500,-118500,97500"
st "hsio_coml0_i"
blo "-124000,97300"
)
)
thePort (LogicalPort
decl (Decl
n "hsio_coml0_i"
t "std_ulogic"
o 4
)
)
)
*769 (CptPort
uid 22365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-109000,98625,-108250,99375"
)
tg (CPTG
uid 22367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22368,0
va (VaSet
)
xt "-115200,98500,-110000,99500"
st "strm_data_o"
ju 2
blo "-110000,99300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strm_data_o"
t "std_logic"
eolc "-- 9 Reg"
preAdd 0
posAdd 0
o 9
)
)
)
*770 (CptPort
uid 22369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,93625,-125000,94375"
)
tg (CPTG
uid 22371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22372,0
va (VaSet
)
xt "-124000,93500,-122000,94500"
st "clk80"
blo "-124000,94300"
)
)
thePort (LogicalPort
decl (Decl
n "clk80"
t "std_logic"
o 2
)
)
)
*771 (CptPort
uid 22373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-109000,99625,-108250,100375"
)
tg (CPTG
uid 22375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22376,0
va (VaSet
)
xt "-116100,99500,-110000,100500"
st "reg_o : (127:0)"
ju 2
blo "-110000,100300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "reg_o"
t "slv32_array"
b "(127 downto 0)"
o 8
)
)
)
*772 (CptPort
uid 22377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,99625,-125000,100375"
)
tg (CPTG
uid 22379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22380,0
va (VaSet
)
xt "-124000,99500,-118000,100500"
st "stat_i : (127:0)"
blo "-124000,100300"
)
)
thePort (LogicalPort
decl (Decl
n "stat_i"
t "slv32_array"
b "(127 downto 0)"
o 6
)
)
)
*773 (CptPort
uid 22381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-125750,94625,-125000,95375"
)
tg (CPTG
uid 22383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22384,0
va (VaSet
)
xt "-124000,94500,-119400,95500"
st "strobe40_i"
blo "-124000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 22341,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-125000,91000,-109000,101000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 22342,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*774 (Text
uid 22343,0
va (VaSet
font "helvetica,8,1"
)
xt "-119150,91000,-112950,92000"
st "abc130_driver"
blo "-119150,91800"
tm "BdLibraryNameMgr"
)
*775 (Text
uid 22344,0
va (VaSet
font "helvetica,8,1"
)
xt "-119150,92000,-113550,93000"
st "tmu_drv_top"
blo "-119150,92800"
tm "CptNameMgr"
)
*776 (Text
uid 22345,0
va (VaSet
font "helvetica,8,1"
)
xt "-119150,93000,-115750,94000"
st "Utmutop"
blo "-119150,93800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22346,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22347,0
text (MLText
uid 22348,0
va (VaSet
font "clean,8,0"
)
xt "-140000,97000,-140000,97000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*777 (Net
uid 22439,0
decl (Decl
n "strobe40"
t "std_logic"
o 143
suid 379,0
)
declText (MLText
uid 22440,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*778 (Net
uid 22443,0
decl (Decl
n "tmu_coml0_swap"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 144
suid 381,0
)
declText (MLText
uid 22444,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*779 (SaComponent
uid 22611,0
optionalChildren [
*780 (CptPort
uid 22583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22584,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-78000,-9375,-77250,-8625"
)
tg (CPTG
uid 22585,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22586,0
va (VaSet
)
xt "-81000,-9500,-79000,-8500"
st "q0_o"
ju 2
blo "-79000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "q0_o"
t "std_logic"
o 1
)
)
)
*781 (CptPort
uid 22587,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22588,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-78000,-8375,-77250,-7625"
)
tg (CPTG
uid 22589,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22590,0
va (VaSet
)
xt "-81000,-8500,-79000,-7500"
st "q1_o"
ju 2
blo "-79000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "q1_o"
t "std_logic"
o 2
)
)
)
*782 (CptPort
uid 22591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22592,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88750,-7375,-88000,-6625"
)
tg (CPTG
uid 22593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22594,0
va (VaSet
)
xt "-87000,-7500,-84400,-6500"
st "swap_i"
blo "-87000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "swap_i"
t "std_logic"
o 3
)
)
)
*783 (CptPort
uid 22595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22596,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88750,-9375,-88000,-8625"
)
tg (CPTG
uid 22597,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22598,0
va (VaSet
)
xt "-87000,-9500,-85800,-8500"
st "d_i"
blo "-87000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "d_i"
t "std_logic"
o 4
)
)
)
*784 (CptPort
uid 22599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22600,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88750,-11375,-88000,-10625"
)
tg (CPTG
uid 22601,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22602,0
va (VaSet
)
xt "-87000,-11500,-82400,-10500"
st "strobe1x_i"
blo "-87000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "strobe1x_i"
t "std_logic"
o 5
)
)
)
*785 (CptPort
uid 22603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88750,-14375,-88000,-13625"
)
tg (CPTG
uid 22605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22606,0
va (VaSet
)
xt "-87000,-14500,-85000,-13500"
st "clk2x"
blo "-87000,-13700"
)
)
thePort (LogicalPort
decl (Decl
n "clk2x"
t "std_logic"
o 6
)
)
)
*786 (CptPort
uid 22607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88750,-13375,-88000,-12625"
)
tg (CPTG
uid 22609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22610,0
va (VaSet
)
xt "-87000,-13500,-86000,-12500"
st "rst"
blo "-87000,-12700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 22612,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-88000,-15000,-78000,-6000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22613,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*787 (Text
uid 22614,0
va (VaSet
font "helvetica,8,1"
)
xt "-83300,-14000,-81600,-13000"
st "utils"
blo "-83300,-13200"
tm "BdLibraryNameMgr"
)
*788 (Text
uid 22615,0
va (VaSet
font "helvetica,8,1"
)
xt "-83300,-13000,-78700,-12000"
st "demux_ddr"
blo "-83300,-12200"
tm "CptNameMgr"
)
*789 (Text
uid 22616,0
va (VaSet
font "helvetica,8,1"
)
xt "-83300,-12000,-79100,-11000"
st "Uddrcoml0"
blo "-83300,-11200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22617,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22618,0
text (MLText
uid 22619,0
va (VaSet
font "clean,8,0"
)
xt "-83000,-12000,-83000,-12000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*790 (SaComponent
uid 22656,0
optionalChildren [
*791 (CptPort
uid 22628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-78000,1625,-77250,2375"
)
tg (CPTG
uid 22630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22631,0
va (VaSet
)
xt "-81000,1500,-79000,2500"
st "q0_o"
ju 2
blo "-79000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "q0_o"
t "std_logic"
o 1
)
)
)
*792 (CptPort
uid 22632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-78000,2625,-77250,3375"
)
tg (CPTG
uid 22634,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22635,0
va (VaSet
)
xt "-81000,2500,-79000,3500"
st "q1_o"
ju 2
blo "-79000,3300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "q1_o"
t "std_logic"
o 2
)
)
)
*793 (CptPort
uid 22636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88750,3625,-88000,4375"
)
tg (CPTG
uid 22638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22639,0
va (VaSet
)
xt "-87000,3500,-84400,4500"
st "swap_i"
blo "-87000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "swap_i"
t "std_logic"
o 3
)
)
)
*794 (CptPort
uid 22640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88750,1625,-88000,2375"
)
tg (CPTG
uid 22642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22643,0
va (VaSet
)
xt "-87000,1500,-85800,2500"
st "d_i"
blo "-87000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "d_i"
t "std_logic"
o 4
)
)
)
*795 (CptPort
uid 22644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88750,-375,-88000,375"
)
tg (CPTG
uid 22646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22647,0
va (VaSet
)
xt "-87000,-500,-82400,500"
st "strobe1x_i"
blo "-87000,300"
)
)
thePort (LogicalPort
decl (Decl
n "strobe1x_i"
t "std_logic"
o 5
)
)
)
*796 (CptPort
uid 22648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22649,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88750,-3375,-88000,-2625"
)
tg (CPTG
uid 22650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22651,0
va (VaSet
)
xt "-87000,-3500,-85000,-2500"
st "clk2x"
blo "-87000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "clk2x"
t "std_logic"
o 6
)
)
)
*797 (CptPort
uid 22652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22653,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-88750,-2375,-88000,-1625"
)
tg (CPTG
uid 22654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22655,0
va (VaSet
)
xt "-87000,-2500,-86000,-1500"
st "rst"
blo "-87000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 7
)
)
)
]
shape (Rectangle
uid 22657,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-88000,-4000,-78000,5000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22658,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*798 (Text
uid 22659,0
va (VaSet
font "helvetica,8,1"
)
xt "-83300,-4000,-81600,-3000"
st "utils"
blo "-83300,-3200"
tm "BdLibraryNameMgr"
)
*799 (Text
uid 22660,0
va (VaSet
font "helvetica,8,1"
)
xt "-83300,-3000,-78700,-2000"
st "demux_ddr"
blo "-83300,-2200"
tm "CptNameMgr"
)
*800 (Text
uid 22661,0
va (VaSet
font "helvetica,8,1"
)
xt "-83300,-2000,-79400,-1000"
st "Uddrl1r3s"
blo "-83300,-1200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22662,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22663,0
text (MLText
uid 22664,0
va (VaSet
font "clean,8,0"
)
xt "-83000,-1000,-83000,-1000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*801 (SaComponent
uid 22685,0
optionalChildren [
*802 (CptPort
uid 22673,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22674,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,32625,-162250,33375"
)
tg (CPTG
uid 22675,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22676,0
va (VaSet
)
xt "-164600,32500,-164000,33500"
st "O"
ju 2
blo "-164000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*803 (CptPort
uid 22677,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22678,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,32625,-171000,33375"
)
tg (CPTG
uid 22679,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22680,0
va (VaSet
)
xt "-170000,32500,-169800,33500"
st "I"
blo "-170000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*804 (CptPort
uid 22681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,33625,-171000,34375"
)
tg (CPTG
uid 22683,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22684,0
va (VaSet
)
xt "-170000,33500,-169200,34500"
st "IB"
blo "-170000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 22686,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,32000,-163000,35000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22687,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*805 (Text
uid 22688,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,32000,-165950,33000"
st "unisim"
blo "-168550,32800"
tm "BdLibraryNameMgr"
)
*806 (Text
uid 22689,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,33000,-165450,34000"
st "IBUFDS"
blo "-168550,33800"
tm "CptNameMgr"
)
*807 (Text
uid 22690,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,34000,-165250,35000"
st "Uvmod3"
blo "-168550,34800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22691,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22692,0
text (MLText
uid 22693,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-171000,26400,-147000,32000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
DQS_BIAS         = \"FALSE\"        ( string  )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IBUF_LOW_PWR     = TRUE           ( boolean )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*808 (SaComponent
uid 22706,0
optionalChildren [
*809 (CptPort
uid 22694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22695,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,36625,-162250,37375"
)
tg (CPTG
uid 22696,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22697,0
va (VaSet
)
xt "-164600,36500,-164000,37500"
st "O"
ju 2
blo "-164000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*810 (CptPort
uid 22698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,36625,-171000,37375"
)
tg (CPTG
uid 22700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22701,0
va (VaSet
)
xt "-170000,36500,-169800,37500"
st "I"
blo "-170000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*811 (CptPort
uid 22702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,37625,-171000,38375"
)
tg (CPTG
uid 22704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22705,0
va (VaSet
)
xt "-170000,37500,-169200,38500"
st "IB"
blo "-170000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 22707,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,36000,-163000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22708,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*812 (Text
uid 22709,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,36000,-165950,37000"
st "unisim"
blo "-168550,36800"
tm "BdLibraryNameMgr"
)
*813 (Text
uid 22710,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,37000,-165450,38000"
st "IBUFDS"
blo "-168550,37800"
tm "CptNameMgr"
)
*814 (Text
uid 22711,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,38000,-165250,39000"
st "Uvmod6"
blo "-168550,38800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22712,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22713,0
text (MLText
uid 22714,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-171000,30400,-147000,36000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
DQS_BIAS         = \"FALSE\"        ( string  )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IBUF_LOW_PWR     = TRUE           ( boolean )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*815 (SaComponent
uid 22727,0
optionalChildren [
*816 (CptPort
uid 22715,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22716,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,40625,-162250,41375"
)
tg (CPTG
uid 22717,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22718,0
va (VaSet
)
xt "-164600,40500,-164000,41500"
st "O"
ju 2
blo "-164000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*817 (CptPort
uid 22719,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22720,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,40625,-171000,41375"
)
tg (CPTG
uid 22721,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22722,0
va (VaSet
)
xt "-170000,40500,-169800,41500"
st "I"
blo "-170000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*818 (CptPort
uid 22723,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,41625,-171000,42375"
)
tg (CPTG
uid 22725,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22726,0
va (VaSet
)
xt "-170000,41500,-169200,42500"
st "IB"
blo "-170000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 22728,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,40000,-163000,43000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22729,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*819 (Text
uid 22730,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,40000,-165950,41000"
st "unisim"
blo "-168550,40800"
tm "BdLibraryNameMgr"
)
*820 (Text
uid 22731,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,41000,-165450,42000"
st "IBUFDS"
blo "-168550,41800"
tm "CptNameMgr"
)
*821 (Text
uid 22732,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,42000,-165250,43000"
st "Uvmod9"
blo "-168550,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22733,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22734,0
text (MLText
uid 22735,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-171000,34400,-147000,40000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
DQS_BIAS         = \"FALSE\"        ( string  )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IBUF_LOW_PWR     = TRUE           ( boolean )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*822 (SaComponent
uid 22748,0
optionalChildren [
*823 (CptPort
uid 22736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-163000,44625,-162250,45375"
)
tg (CPTG
uid 22738,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 22739,0
va (VaSet
)
xt "-164600,44500,-164000,45500"
st "O"
ju 2
blo "-164000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*824 (CptPort
uid 22740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,44625,-171000,45375"
)
tg (CPTG
uid 22742,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22743,0
va (VaSet
)
xt "-170000,44500,-169800,45500"
st "I"
blo "-170000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*825 (CptPort
uid 22744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-171750,45625,-171000,46375"
)
tg (CPTG
uid 22746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22747,0
va (VaSet
)
xt "-170000,45500,-169200,46500"
st "IB"
blo "-170000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 22749,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-171000,44000,-163000,47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22750,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*826 (Text
uid 22751,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,44000,-165950,45000"
st "unisim"
blo "-168550,44800"
tm "BdLibraryNameMgr"
)
*827 (Text
uid 22752,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,45000,-165450,46000"
st "IBUFDS"
blo "-168550,45800"
tm "CptNameMgr"
)
*828 (Text
uid 22753,0
va (VaSet
font "helvetica,8,1"
)
xt "-168550,46000,-164750,47000"
st "Uvmod14"
blo "-168550,46800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 22754,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 22755,0
text (MLText
uid 22756,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-171000,38400,-147000,44000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
DQS_BIAS         = \"FALSE\"        ( string  )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IBUF_LOW_PWR     = TRUE           ( boolean )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"DEFAULT\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "DQS_BIAS"
type "string"
value "\"FALSE\""
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IBUF_LOW_PWR"
type "boolean"
value "TRUE"
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"DEFAULT\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*829 (HdlText
uid 22757,0
optionalChildren [
*830 (EmbeddedText
uid 22767,0
commentText (CommentText
uid 22768,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 22769,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-162000,49000,-144000,57000"
)
oxt "0,0,18000,5000"
text (MLText
uid 22770,0
va (VaSet
font "clean,8,0"
)
xt "-161800,49200,-145300,53200"
st "
-- eb6 6
-- used 0,1,2,3,4,6,7,9,10
vmod_d(5) <= '0';
vmod_d(8) <= '0';
vmod_d(15 downto 11) <= \"00000\";
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 8000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 22758,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-163000,48000,-155000,58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 22759,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*831 (Text
uid 22760,0
va (VaSet
font "charter,8,0"
)
xt "-162700,48000,-161300,49000"
st "eb6"
blo "-162700,48800"
tm "HdlTextNameMgr"
)
*832 (Text
uid 22761,0
va (VaSet
font "charter,8,0"
)
xt "-162700,49000,-162200,50000"
st "6"
blo "-162700,49800"
tm "HdlTextNumberMgr"
)
]
)
)
*833 (SaComponent
uid 23747,0
optionalChildren [
*834 (CptPort
uid 23757,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23758,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-84750,61625,-84000,62375"
)
tg (CPTG
uid 23759,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23760,0
va (VaSet
)
xt "-82750,61500,-80750,62500"
st "clk40"
blo "-82750,62300"
)
)
thePort (LogicalPort
decl (Decl
n "clk40"
t "std_logic"
o 7
)
)
)
*835 (CptPort
uid 23761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23762,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-84750,65625,-84000,66375"
)
tg (CPTG
uid 23763,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23764,0
va (VaSet
)
xt "-82650,65500,-80850,66500"
st "inc_i"
blo "-82650,66300"
)
)
thePort (LogicalPort
decl (Decl
n "inc_i"
t "std_logic"
o 1
)
)
)
*836 (CptPort
uid 23765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-84750,62625,-84000,63375"
)
tg (CPTG
uid 23767,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23768,0
va (VaSet
)
xt "-82800,62500,-81800,63500"
st "rst"
blo "-82800,63300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
)
)
)
*837 (CptPort
uid 23769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-65000,65625,-64250,66375"
)
tg (CPTG
uid 23771,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23772,0
va (VaSet
font "courier,8,0"
)
xt "-76000,65550,-66000,66450"
st "strips1_o : (255:0)"
ju 2
blo "-66000,66250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strips1_o"
t "std_logic_vector"
b "(255 downto 0)"
o 2
)
)
)
*838 (CptPort
uid 23773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-65000,66625,-64250,67375"
)
tg (CPTG
uid 23775,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23776,0
va (VaSet
font "courier,8,0"
)
xt "-76000,66550,-66000,67450"
st "strips2_o : (255:0)"
ju 2
blo "-66000,67250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strips2_o"
t "std_logic_vector"
b "(255 downto 0)"
o 3
)
)
)
*839 (CptPort
uid 23777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-65000,67625,-64250,68375"
)
tg (CPTG
uid 23779,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23780,0
va (VaSet
font "courier,8,0"
)
xt "-76000,67550,-66000,68450"
st "strips3_o : (255:0)"
ju 2
blo "-66000,68250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strips3_o"
t "std_logic_vector"
b "(255 downto 0)"
o 4
)
)
)
*840 (CptPort
uid 23781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-65000,68625,-64250,69375"
)
tg (CPTG
uid 23783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23784,0
va (VaSet
font "courier,8,0"
)
xt "-76000,68550,-66000,69450"
st "strips4_o : (255:0)"
ju 2
blo "-66000,69250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strips4_o"
t "std_logic_vector"
b "(255 downto 0)"
o 5
)
)
)
*841 (CptPort
uid 23785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 23786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-65000,69625,-64250,70375"
)
tg (CPTG
uid 23787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23788,0
va (VaSet
font "courier,8,0"
)
xt "-76000,69550,-66000,70450"
st "strips5_o : (255:0)"
ju 2
blo "-66000,70250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "strips5_o"
t "std_logic_vector"
b "(255 downto 0)"
o 6
)
)
)
]
shape (Rectangle
uid 23748,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-84000,61000,-65000,71000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 23749,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*842 (Text
uid 23750,0
va (VaSet
font "helvetica,8,1"
)
xt "-75750,61100,-72150,62100"
st "abc_emu"
blo "-75750,61900"
tm "BdLibraryNameMgr"
)
*843 (Text
uid 23751,0
va (VaSet
font "helvetica,8,1"
)
xt "-75750,62100,-69150,63100"
st "strip_data_gen"
blo "-75750,62900"
tm "CptNameMgr"
)
*844 (Text
uid 23752,0
va (VaSet
font "helvetica,8,1"
)
xt "-75750,63100,-72050,64100"
st "Ustrpgen"
blo "-75750,63900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23753,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23754,0
text (MLText
uid 23755,0
va (VaSet
)
xt "-84000,60000,-60400,61000"
st "START_PATT = X\"0001\"    ( std_logic_vector(15 downto 0) )  "
)
header ""
)
elements [
(GiElement
name "START_PATT"
type "std_logic_vector(15 downto 0)"
value "X\"0001\""
)
]
)
viewicon (ZoomableIcon
uid 23756,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-83750,69250,-82250,70750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*845 (Net
uid 23839,0
lang 11
decl (Decl
n "abc_DIN3"
t "std_logic_vector"
b "(255 downto 0)"
o 145
suid 386,0
)
declText (MLText
uid 23840,0
va (VaSet
isHidden 1
)
)
)
*846 (Net
uid 23843,0
lang 11
decl (Decl
n "abc_DIN5"
t "std_logic_vector"
b "(255 downto 0)"
o 146
suid 388,0
)
declText (MLText
uid 23844,0
va (VaSet
isHidden 1
)
)
)
*847 (Net
uid 23845,0
lang 11
decl (Decl
n "abc_DIN2"
t "std_logic_vector"
b "(255 downto 0)"
o 147
suid 389,0
)
declText (MLText
uid 23846,0
va (VaSet
isHidden 1
)
)
)
*848 (Net
uid 23851,0
lang 11
decl (Decl
n "abc_DIN4"
t "std_logic_vector"
b "(255 downto 0)"
o 148
suid 392,0
)
declText (MLText
uid 23852,0
va (VaSet
isHidden 1
)
)
)
*849 (Net
uid 23853,0
lang 11
decl (Decl
n "abc_DIN1"
t "std_logic_vector"
b "(255 downto 0)"
o 149
suid 393,0
)
declText (MLText
uid 23854,0
va (VaSet
isHidden 1
)
)
)
*850 (MWC
uid 23890,0
optionalChildren [
*851 (CptPort
uid 23877,0
optionalChildren [
*852 (Line
uid 23881,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-94000,63000,-92999,63000"
pts [
"-94000,63000"
"-92999,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 23878,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-94750,62625,-94000,63375"
)
tg (CPTG
uid 23879,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 23880,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-97000,62500,-95500,63400"
st "din"
blo "-97000,63200"
)
s (Text
uid 23899,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-97000,63400,-97000,63400"
blo "-97000,63400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
eolc "-- RSTB"
preAdd 0
posAdd 0
o 122
suid 1,0
)
)
)
*853 (CptPort
uid 23882,0
optionalChildren [
*854 (Line
uid 23886,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-89249,63000,-89000,63000"
pts [
"-89000,63000"
"-89249,63000"
]
)
*855 (Circle
uid 23887,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "-89999,62625,-89249,63375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 23883,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-89000,62625,-88250,63375"
)
tg (CPTG
uid 23884,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 23885,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-87250,62500,-85250,63400"
st "dout"
ju 2
blo "-85250,63200"
)
s (Text
uid 23900,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-85250,63400,-85250,63400"
ju 2
blo "-85250,63400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
eolc "-- RSTB"
preAdd 0
posAdd 0
o 121
suid 2,0
)
)
)
*856 (CommentGraphic
uid 23888,0
shape (CustomPolygon
pts [
"-93000,61000"
"-90000,63000"
"-93000,65000"
"-93000,61000"
]
uid 23889,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-93000,61000,-90000,65000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 23891,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-94000,61000,-89000,65000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 23892,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*857 (Text
uid 23893,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-91650,63200,-86150,64100"
st "moduleware"
blo "-91650,63900"
)
*858 (Text
uid 23894,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-91650,64100,-90150,65000"
st "inv"
blo "-91650,64800"
)
*859 (Text
uid 23895,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-91650,64100,-90150,65000"
st "U_2"
blo "-91650,64800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 23896,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 23897,0
text (MLText
uid 23898,0
va (VaSet
font "courier,8,0"
)
xt "-97000,42300,-97000,42300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*860 (Net
uid 23909,0
decl (Decl
n "sc_rst"
t "std_logic"
eolc "-- RSTB"
preAdd 0
posAdd 0
o 121
suid 394,0
)
declText (MLText
uid 23910,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*861 (SaComponent
uid 24470,0
optionalChildren [
*862 (CptPort
uid 24462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-87000,-21375,-86250,-20625"
)
tg (CPTG
uid 24464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24465,0
va (VaSet
)
xt "-88600,-21500,-88000,-20500"
st "O"
ju 2
blo "-88000,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*863 (CptPort
uid 24466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-95750,-21375,-95000,-20625"
)
tg (CPTG
uid 24468,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24469,0
va (VaSet
)
xt "-94000,-21500,-93800,-20500"
st "I"
blo "-94000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
]
shape (Rectangle
uid 24471,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-95000,-22000,-87000,-19000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 24472,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*864 (Text
uid 24473,0
va (VaSet
font "helvetica,8,1"
)
xt "-93300,-22000,-90700,-21000"
st "unisim"
blo "-93300,-21200"
tm "BdLibraryNameMgr"
)
*865 (Text
uid 24474,0
va (VaSet
font "helvetica,8,1"
)
xt "-93300,-21000,-91000,-20000"
st "BUFG"
blo "-93300,-20200"
tm "CptNameMgr"
)
*866 (Text
uid 24475,0
va (VaSet
font "helvetica,8,1"
)
xt "-93300,-20000,-89500,-19000"
st "Ubufgbco"
blo "-93300,-19200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24476,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24477,0
text (MLText
uid 24478,0
va (VaSet
font "clean,8,0"
)
xt "-91000,-22000,-91000,-22000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*867 (SaComponent
uid 24479,0
optionalChildren [
*868 (CptPort
uid 24488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-87000,-18375,-86250,-17625"
)
tg (CPTG
uid 24490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24491,0
va (VaSet
)
xt "-88600,-18500,-88000,-17500"
st "O"
ju 2
blo "-88000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*869 (CptPort
uid 24492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-95750,-18375,-95000,-17625"
)
tg (CPTG
uid 24494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24495,0
va (VaSet
)
xt "-94000,-18500,-93800,-17500"
st "I"
blo "-94000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
]
shape (Rectangle
uid 24480,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-95000,-19000,-87000,-16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 24481,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*870 (Text
uid 24482,0
va (VaSet
font "helvetica,8,1"
)
xt "-93300,-19000,-90700,-18000"
st "unisim"
blo "-93300,-18200"
tm "BdLibraryNameMgr"
)
*871 (Text
uid 24483,0
va (VaSet
font "helvetica,8,1"
)
xt "-93300,-18000,-91000,-17000"
st "BUFG"
blo "-93300,-17200"
tm "CptNameMgr"
)
*872 (Text
uid 24484,0
va (VaSet
font "helvetica,8,1"
)
xt "-93300,-17000,-89700,-16000"
st "Ubufgdrc"
blo "-93300,-16200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24485,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24486,0
text (MLText
uid 24487,0
va (VaSet
font "clean,8,0"
)
xt "-91000,-19000,-91000,-19000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*873 (Net
uid 24516,0
lang 2
decl (Decl
n "sh_bco0"
t "std_logic"
eolc "-- BCO"
preAdd 0
posAdd 0
o 150
suid 397,0
)
declText (MLText
uid 24517,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*874 (Net
uid 24518,0
lang 2
decl (Decl
n "sh_drc0"
t "std_logic"
eolc "-- DRC"
preAdd 0
posAdd 0
o 151
suid 398,0
)
declText (MLText
uid 24519,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*875 (Wire
uid 17,0
shape (OrthoPolyLine
uid 18,0
va (VaSet
vasetType 3
)
xt "-181000,-35000,-147750,-35000"
pts [
"-181000,-35000"
"-147750,-35000"
]
)
start &1
end &413
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22,0
va (VaSet
)
xt "-181000,-36000,-179300,-35000"
st "clk_i"
blo "-181000,-35200"
tm "WireNameMgr"
)
)
on &2
)
*876 (Wire
uid 31,0
shape (OrthoPolyLine
uid 32,0
va (VaSet
vasetType 3
)
xt "3000,7000,17000,7000"
pts [
"3000,7000"
"17000,7000"
]
)
start &3
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 35,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36,0
va (VaSet
)
xt "3000,6000,7600,7000"
st "usb_ast_ni"
blo "3000,6800"
tm "WireNameMgr"
)
)
on &4
)
*877 (Wire
uid 45,0
shape (OrthoPolyLine
uid 46,0
va (VaSet
vasetType 3
)
xt "3000,8000,17000,8000"
pts [
"3000,8000"
"17000,8000"
]
)
start &5
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50,0
va (VaSet
)
xt "3000,7000,7700,8000"
st "usb_dst_ni"
blo "3000,7800"
tm "WireNameMgr"
)
)
on &6
)
*878 (Wire
uid 59,0
shape (OrthoPolyLine
uid 60,0
va (VaSet
vasetType 3
)
xt "3000,9000,17000,9000"
pts [
"3000,9000"
"17000,9000"
]
)
start &7
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 63,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "3000,8000,7400,9000"
st "usb_flag_i"
blo "3000,8800"
tm "WireNameMgr"
)
)
on &8
)
*879 (Wire
uid 73,0
shape (OrthoPolyLine
uid 74,0
va (VaSet
vasetType 3
)
xt "3000,10000,17000,10000"
pts [
"3000,10000"
"17000,10000"
]
)
start &9
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 77,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78,0
va (VaSet
)
xt "3000,9000,7500,10000"
st "usb_wait_i"
blo "3000,9800"
tm "WireNameMgr"
)
)
on &10
)
*880 (Wire
uid 87,0
shape (OrthoPolyLine
uid 88,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,18000,16000,18000"
pts [
"2000,18000"
"16000,18000"
]
)
end &11
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 91,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 92,0
va (VaSet
)
xt "10000,17000,14000,18000"
st "usb_db_io"
blo "10000,17800"
tm "WireNameMgr"
)
)
on &12
)
*881 (Wire
uid 101,0
shape (OrthoPolyLine
uid 102,0
va (VaSet
vasetType 3
)
xt "3000,11000,17000,11000"
pts [
"3000,11000"
"17000,11000"
]
)
start &13
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 106,0
va (VaSet
)
xt "3000,10000,6500,11000"
st "usb_clk_i"
blo "3000,10800"
tm "WireNameMgr"
)
)
on &14
)
*882 (Wire
uid 115,0
shape (OrthoPolyLine
uid 116,0
va (VaSet
vasetType 3
)
xt "2000,17000,16000,17000"
pts [
"2000,17000"
"16000,17000"
]
)
end &15
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "10000,16000,13700,17000"
st "usb_oe_o"
blo "10000,16800"
tm "WireNameMgr"
)
)
on &16
)
*883 (Wire
uid 129,0
shape (OrthoPolyLine
uid 130,0
va (VaSet
vasetType 3
)
xt "2000,16000,16000,16000"
pts [
"2000,16000"
"16000,16000"
]
)
end &17
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
)
xt "10000,15000,13700,16000"
st "usb_wr_o"
blo "10000,15800"
tm "WireNameMgr"
)
)
on &18
)
*884 (Wire
uid 143,0
shape (OrthoPolyLine
uid 144,0
va (VaSet
vasetType 3
)
xt "2000,15000,16000,15000"
pts [
"2000,15000"
"16000,15000"
]
)
end &19
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148,0
va (VaSet
)
xt "9000,14000,14900,15000"
st "usb_pktend_o"
blo "9000,14800"
tm "WireNameMgr"
)
)
on &20
)
*885 (Wire
uid 157,0
shape (OrthoPolyLine
uid 158,0
va (VaSet
vasetType 3
)
xt "2000,14000,16000,14000"
pts [
"2000,14000"
"16000,14000"
]
)
end &21
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 162,0
va (VaSet
)
xt "10000,13000,13800,14000"
st "usb_dir_o"
blo "10000,13800"
tm "WireNameMgr"
)
)
on &22
)
*886 (Wire
uid 171,0
shape (OrthoPolyLine
uid 172,0
va (VaSet
vasetType 3
)
xt "2000,13000,16000,13000"
pts [
"2000,13000"
"16000,13000"
]
)
end &23
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "9000,12000,14300,13000"
st "usb_mode_o"
blo "9000,12800"
tm "WireNameMgr"
)
)
on &24
)
*887 (Wire
uid 185,0
shape (OrthoPolyLine
uid 186,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,12000,16000,12000"
pts [
"2000,12000"
"16000,12000"
]
)
end &25
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 190,0
va (VaSet
)
xt "10000,11000,14000,12000"
st "usb_adr_o"
blo "10000,11800"
tm "WireNameMgr"
)
)
on &26
)
*888 (Wire
uid 199,0
shape (OrthoPolyLine
uid 200,0
va (VaSet
vasetType 3
)
xt "1000,1000,15000,1000"
pts [
"1000,1000"
"15000,1000"
]
)
end &27
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 204,0
va (VaSet
)
xt "8000,0,12800,1000"
st "flash_clk_o"
blo "8000,800"
tm "WireNameMgr"
)
)
on &28
)
*889 (Wire
uid 213,0
shape (OrthoPolyLine
uid 214,0
va (VaSet
vasetType 3
)
xt "1000,0,15000,0"
pts [
"1000,0"
"15000,0"
]
)
end &29
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
)
xt "8000,-1000,12600,0"
st "flash_cs_o"
blo "8000,-200"
tm "WireNameMgr"
)
)
on &30
)
*890 (Wire
uid 227,0
shape (OrthoPolyLine
uid 228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,-1000,16000,-1000"
pts [
"2000,-1000"
"16000,-1000"
]
)
start &31
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 232,0
va (VaSet
)
xt "2000,-2000,6500,-1000"
st "flash_dq_i"
blo "2000,-1200"
tm "WireNameMgr"
)
)
on &32
)
*891 (Wire
uid 241,0
shape (OrthoPolyLine
uid 242,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22000,-32000,-19000,-32000"
pts [
"-22000,-32000"
"-19000,-32000"
]
)
start &256
end &33
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 246,0
va (VaSet
)
xt "-22000,-33000,-19900,-32000"
st "led_o"
blo "-22000,-32200"
tm "WireNameMgr"
)
)
on &34
)
*892 (Wire
uid 255,0
shape (OrthoPolyLine
uid 256,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-181000,-26000,-176000,-26000"
pts [
"-181000,-26000"
"-176000,-26000"
]
)
start &35
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260,0
va (VaSet
)
xt "-181000,-27000,-179000,-26000"
st "btn_i"
blo "-181000,-26200"
tm "WireNameMgr"
)
)
on &36
)
*893 (Wire
uid 269,0
shape (OrthoPolyLine
uid 270,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-181000,-25000,-176000,-25000"
pts [
"-181000,-25000"
"-176000,-25000"
]
)
start &37
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 274,0
va (VaSet
)
xt "-181000,-26000,-179300,-25000"
st "sw_i"
blo "-181000,-25200"
tm "WireNameMgr"
)
)
on &38
)
*894 (Wire
uid 283,0
shape (OrthoPolyLine
uid 284,0
va (VaSet
vasetType 3
)
xt "1000,-4000,15000,-4000"
pts [
"1000,-4000"
"15000,-4000"
]
)
end &39
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 288,0
va (VaSet
)
xt "8000,-5000,11700,-4000"
st "eth_rst_o"
blo "8000,-4200"
tm "WireNameMgr"
)
)
on &40
)
*895 (Wire
uid 297,0
shape (OrthoPolyLine
uid 298,0
va (VaSet
vasetType 3
)
xt "1000,-5000,15000,-5000"
pts [
"1000,-5000"
"15000,-5000"
]
)
end &41
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 301,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 302,0
va (VaSet
)
xt "8000,-6000,13000,-5000"
st "eth_txclk_o"
blo "8000,-5200"
tm "WireNameMgr"
)
)
on &42
)
*896 (Wire
uid 311,0
shape (OrthoPolyLine
uid 312,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,-6000,15000,-6000"
pts [
"1000,-6000"
"15000,-6000"
]
)
end &43
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 316,0
va (VaSet
)
xt "8000,-7000,12000,-6000"
st "eth_txd_o"
blo "8000,-6200"
tm "WireNameMgr"
)
)
on &44
)
*897 (Wire
uid 325,0
shape (OrthoPolyLine
uid 326,0
va (VaSet
vasetType 3
)
xt "2000,-16000,16000,-16000"
pts [
"2000,-16000"
"16000,-16000"
]
)
start &45
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
va (VaSet
)
xt "2000,-17000,6600,-16000"
st "eth_txen_i"
blo "2000,-16200"
tm "WireNameMgr"
)
)
on &46
)
*898 (Wire
uid 339,0
shape (OrthoPolyLine
uid 340,0
va (VaSet
vasetType 3
)
xt "2000,-15000,16000,-15000"
pts [
"2000,-15000"
"16000,-15000"
]
)
start &47
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 344,0
va (VaSet
)
xt "2000,-16000,6400,-15000"
st "eth_txer_i"
blo "2000,-15200"
tm "WireNameMgr"
)
)
on &48
)
*899 (Wire
uid 353,0
shape (OrthoPolyLine
uid 354,0
va (VaSet
vasetType 3
)
xt "2000,-14000,16000,-14000"
pts [
"2000,-14000"
"16000,-14000"
]
)
start &49
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 358,0
va (VaSet
)
xt "2000,-15000,7200,-14000"
st "eth_gtxclk_i"
blo "2000,-14200"
tm "WireNameMgr"
)
)
on &50
)
*900 (Wire
uid 367,0
shape (OrthoPolyLine
uid 368,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,-13000,16000,-13000"
pts [
"2000,-13000"
"16000,-13000"
]
)
start &51
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 371,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 372,0
va (VaSet
)
xt "2000,-14000,5700,-13000"
st "eth_rxd_i"
blo "2000,-13200"
tm "WireNameMgr"
)
)
on &52
)
*901 (Wire
uid 381,0
shape (OrthoPolyLine
uid 382,0
va (VaSet
vasetType 3
)
xt "2000,-12000,16000,-12000"
pts [
"2000,-12000"
"16000,-12000"
]
)
start &53
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
va (VaSet
)
xt "2000,-13000,6700,-12000"
st "eth_rxdv_i"
blo "2000,-12200"
tm "WireNameMgr"
)
)
on &54
)
*902 (Wire
uid 395,0
shape (OrthoPolyLine
uid 396,0
va (VaSet
vasetType 3
)
xt "2000,-11000,16000,-11000"
pts [
"2000,-11000"
"16000,-11000"
]
)
start &55
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "2000,-12000,6400,-11000"
st "eth_rxer_i"
blo "2000,-11200"
tm "WireNameMgr"
)
)
on &56
)
*903 (Wire
uid 409,0
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "2000,-10000,16000,-10000"
pts [
"2000,-10000"
"16000,-10000"
]
)
start &57
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
)
xt "2000,-11000,6700,-10000"
st "eth_rxclk_i"
blo "2000,-10200"
tm "WireNameMgr"
)
)
on &58
)
*904 (Wire
uid 423,0
shape (OrthoPolyLine
uid 424,0
va (VaSet
vasetType 3
)
xt "2000,-9000,16000,-9000"
pts [
"2000,-9000"
"16000,-9000"
]
)
start &59
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 428,0
va (VaSet
)
xt "2000,-10000,5900,-9000"
st "eth_mdc_i"
blo "2000,-9200"
tm "WireNameMgr"
)
)
on &60
)
*905 (Wire
uid 437,0
shape (OrthoPolyLine
uid 438,0
va (VaSet
vasetType 3
)
xt "2000,-8000,16000,-8000"
pts [
"2000,-8000"
"16000,-8000"
]
)
start &61
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 441,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 442,0
va (VaSet
)
xt "2000,-9000,5700,-8000"
st "eth_mdi_i"
blo "2000,-8200"
tm "WireNameMgr"
)
)
on &62
)
*906 (Wire
uid 451,0
shape (OrthoPolyLine
uid 452,0
va (VaSet
vasetType 3
)
xt "2000,-7000,16000,-7000"
pts [
"2000,-7000"
"16000,-7000"
]
)
start &63
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 456,0
va (VaSet
)
xt "2000,-8000,5400,-7000"
st "eth_int_i"
blo "2000,-7200"
tm "WireNameMgr"
)
)
on &64
)
*907 (Wire
uid 465,0
shape (OrthoPolyLine
uid 466,0
va (VaSet
vasetType 3
)
xt "1000,-26000,15000,-26000"
pts [
"1000,-26000"
"15000,-26000"
]
)
end &65
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 470,0
va (VaSet
)
xt "8000,-27000,13300,-26000"
st "ddr2_clk0_o"
blo "8000,-26200"
tm "WireNameMgr"
)
)
on &66
)
*908 (Wire
uid 479,0
shape (OrthoPolyLine
uid 480,0
va (VaSet
vasetType 3
)
xt "1000,-27000,15000,-27000"
pts [
"1000,-27000"
"15000,-27000"
]
)
end &67
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 484,0
va (VaSet
)
xt "8000,-28000,13300,-27000"
st "ddr2_clk1_o"
blo "8000,-27200"
tm "WireNameMgr"
)
)
on &68
)
*909 (Wire
uid 493,0
shape (OrthoPolyLine
uid 494,0
va (VaSet
vasetType 3
)
xt "1000,-28000,15000,-28000"
pts [
"1000,-28000"
"15000,-28000"
]
)
end &69
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 498,0
va (VaSet
)
xt "8000,-29000,13000,-28000"
st "ddr2_cke_o"
blo "8000,-28200"
tm "WireNameMgr"
)
)
on &70
)
*910 (Wire
uid 507,0
shape (OrthoPolyLine
uid 508,0
va (VaSet
vasetType 3
)
xt "1000,-29000,15000,-29000"
pts [
"1000,-29000"
"15000,-29000"
]
)
end &71
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 512,0
va (VaSet
)
xt "8000,-30000,13400,-29000"
st "ddr2_ras_no"
blo "8000,-29200"
tm "WireNameMgr"
)
)
on &72
)
*911 (Wire
uid 521,0
shape (OrthoPolyLine
uid 522,0
va (VaSet
vasetType 3
)
xt "1000,-30000,15000,-30000"
pts [
"1000,-30000"
"15000,-30000"
]
)
end &73
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 526,0
va (VaSet
)
xt "8000,-31000,13500,-30000"
st "ddr2_cas_no"
blo "8000,-30200"
tm "WireNameMgr"
)
)
on &74
)
*912 (Wire
uid 535,0
shape (OrthoPolyLine
uid 536,0
va (VaSet
vasetType 3
)
xt "1000,-31000,15000,-31000"
pts [
"1000,-31000"
"15000,-31000"
]
)
end &75
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 540,0
va (VaSet
)
xt "8000,-32000,13300,-31000"
st "ddr2_wen_o"
blo "8000,-31200"
tm "WireNameMgr"
)
)
on &76
)
*913 (Wire
uid 549,0
shape (OrthoPolyLine
uid 550,0
va (VaSet
vasetType 3
)
xt "1000,-32000,15000,-32000"
pts [
"1000,-32000"
"15000,-32000"
]
)
end &77
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 554,0
va (VaSet
)
xt "8000,-33000,13000,-32000"
st "ddr2_rzq_o"
blo "8000,-32200"
tm "WireNameMgr"
)
)
on &78
)
*914 (Wire
uid 563,0
shape (OrthoPolyLine
uid 564,0
va (VaSet
vasetType 3
)
xt "1000,-33000,15000,-33000"
pts [
"1000,-33000"
"15000,-33000"
]
)
end &79
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 568,0
va (VaSet
)
xt "8000,-34000,12900,-33000"
st "ddr2_zio_o"
blo "8000,-33200"
tm "WireNameMgr"
)
)
on &80
)
*915 (Wire
uid 577,0
shape (OrthoPolyLine
uid 578,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,-34000,15000,-34000"
pts [
"1000,-34000"
"15000,-34000"
]
)
end &81
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 582,0
va (VaSet
)
xt "8000,-35000,12200,-34000"
st "ddr2_ba_o"
blo "8000,-34200"
tm "WireNameMgr"
)
)
on &82
)
*916 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,-35000,15000,-35000"
pts [
"1000,-35000"
"15000,-35000"
]
)
end &83
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 596,0
va (VaSet
)
xt "8000,-36000,11700,-35000"
st "ddr2_a_o"
blo "8000,-35200"
tm "WireNameMgr"
)
)
on &84
)
*917 (Wire
uid 605,0
shape (OrthoPolyLine
uid 606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,-36000,15000,-36000"
pts [
"1000,-36000"
"15000,-36000"
]
)
end &173
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 610,0
va (VaSet
)
xt "8000,-37000,13000,-36000"
st "ddr2_dq_io"
blo "8000,-36200"
tm "WireNameMgr"
)
)
on &85
)
*918 (Wire
uid 619,0
shape (OrthoPolyLine
uid 620,0
va (VaSet
vasetType 3
)
xt "1000,-37000,15000,-37000"
pts [
"1000,-37000"
"15000,-37000"
]
)
end &86
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 624,0
va (VaSet
)
xt "8000,-38000,14100,-37000"
st "ddr2_udqs_po"
blo "8000,-37200"
tm "WireNameMgr"
)
)
on &87
)
*919 (Wire
uid 633,0
shape (OrthoPolyLine
uid 634,0
va (VaSet
vasetType 3
)
xt "1000,-38000,15000,-38000"
pts [
"1000,-38000"
"15000,-38000"
]
)
end &88
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 638,0
va (VaSet
)
xt "8000,-39000,14100,-38000"
st "ddr2_udqs_no"
blo "8000,-38200"
tm "WireNameMgr"
)
)
on &89
)
*920 (Wire
uid 647,0
shape (OrthoPolyLine
uid 648,0
va (VaSet
vasetType 3
)
xt "1000,-20000,15000,-20000"
pts [
"1000,-20000"
"15000,-20000"
]
)
end &90
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 652,0
va (VaSet
)
xt "8000,-21000,13900,-20000"
st "ddr2_ldqs_po"
blo "8000,-20200"
tm "WireNameMgr"
)
)
on &91
)
*921 (Wire
uid 661,0
shape (OrthoPolyLine
uid 662,0
va (VaSet
vasetType 3
)
xt "1000,-21000,15000,-21000"
pts [
"1000,-21000"
"15000,-21000"
]
)
end &92
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 666,0
va (VaSet
)
xt "8000,-22000,13900,-21000"
st "ddr2_ldqs_no"
blo "8000,-21200"
tm "WireNameMgr"
)
)
on &93
)
*922 (Wire
uid 675,0
shape (OrthoPolyLine
uid 676,0
va (VaSet
vasetType 3
)
xt "1000,-22000,15000,-22000"
pts [
"1000,-22000"
"15000,-22000"
]
)
end &94
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 680,0
va (VaSet
)
xt "8000,-23000,13100,-22000"
st "ddr2_ldm_o"
blo "8000,-22200"
tm "WireNameMgr"
)
)
on &95
)
*923 (Wire
uid 689,0
shape (OrthoPolyLine
uid 690,0
va (VaSet
vasetType 3
)
xt "1000,-23000,15000,-23000"
pts [
"1000,-23000"
"15000,-23000"
]
)
end &96
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 694,0
va (VaSet
)
xt "8000,-24000,13300,-23000"
st "ddr2_udm_o"
blo "8000,-23200"
tm "WireNameMgr"
)
)
on &97
)
*924 (Wire
uid 703,0
shape (OrthoPolyLine
uid 704,0
va (VaSet
vasetType 3
)
xt "1000,-24000,15000,-24000"
pts [
"1000,-24000"
"15000,-24000"
]
)
end &98
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 708,0
va (VaSet
)
xt "8000,-25000,13100,-24000"
st "ddr2_odt_o"
blo "8000,-24200"
tm "WireNameMgr"
)
)
on &99
)
*925 (Wire
uid 717,0
shape (OrthoPolyLine
uid 718,0
va (VaSet
vasetType 3
)
xt "2000,38000,16000,38000"
pts [
"2000,38000"
"16000,38000"
]
)
end &100
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 722,0
va (VaSet
)
xt "9000,37000,15300,38000"
st "hdmi_o_clk_po"
blo "9000,37800"
tm "WireNameMgr"
)
)
on &101
)
*926 (Wire
uid 731,0
shape (OrthoPolyLine
uid 732,0
va (VaSet
vasetType 3
)
xt "2000,39000,16000,39000"
pts [
"2000,39000"
"16000,39000"
]
)
end &102
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 736,0
va (VaSet
)
xt "9000,38000,15300,39000"
st "hdmi_o_clk_no"
blo "9000,38800"
tm "WireNameMgr"
)
)
on &103
)
*927 (Wire
uid 745,0
shape (OrthoPolyLine
uid 746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,40000,16000,40000"
pts [
"2000,40000"
"16000,40000"
]
)
end &104
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
va (VaSet
)
xt "9000,39000,14800,40000"
st "hdmi_o_d_po"
blo "9000,39800"
tm "WireNameMgr"
)
)
on &105
)
*928 (Wire
uid 759,0
shape (OrthoPolyLine
uid 760,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,41000,16000,41000"
pts [
"2000,41000"
"16000,41000"
]
)
end &106
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 764,0
va (VaSet
)
xt "9000,40000,14800,41000"
st "hdmi_o_d_no"
blo "9000,40800"
tm "WireNameMgr"
)
)
on &107
)
*929 (Wire
uid 773,0
shape (OrthoPolyLine
uid 774,0
va (VaSet
vasetType 3
)
xt "2000,42000,16000,42000"
pts [
"2000,42000"
"16000,42000"
]
)
end &168
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 777,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 778,0
va (VaSet
)
xt "9000,41000,15000,42000"
st "hdmi_o_scl_io"
blo "9000,41800"
tm "WireNameMgr"
)
)
on &108
)
*930 (Wire
uid 787,0
shape (OrthoPolyLine
uid 788,0
va (VaSet
vasetType 3
)
xt "2000,43000,16000,43000"
pts [
"2000,43000"
"16000,43000"
]
)
end &167
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 792,0
va (VaSet
)
xt "9000,42000,15300,43000"
st "hdmi_o_sda_io"
blo "9000,42800"
tm "WireNameMgr"
)
)
on &109
)
*931 (Wire
uid 801,0
shape (OrthoPolyLine
uid 802,0
va (VaSet
vasetType 3
)
xt "3000,53000,17000,53000"
pts [
"3000,53000"
"17000,53000"
]
)
start &110
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 806,0
va (VaSet
)
xt "3000,52000,9200,53000"
st "hdmi_i1_clk_pi"
blo "3000,52800"
tm "WireNameMgr"
)
)
on &111
)
*932 (Wire
uid 815,0
shape (OrthoPolyLine
uid 816,0
va (VaSet
vasetType 3
)
xt "3000,54000,17000,54000"
pts [
"3000,54000"
"17000,54000"
]
)
start &112
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 820,0
va (VaSet
)
xt "3000,53000,9200,54000"
st "hdmi_i1_clk_ni"
blo "3000,53800"
tm "WireNameMgr"
)
)
on &113
)
*933 (Wire
uid 829,0
shape (OrthoPolyLine
uid 830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,55000,17000,55000"
pts [
"3000,55000"
"17000,55000"
]
)
start &114
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 834,0
va (VaSet
)
xt "3000,54000,8700,55000"
st "hdmi_i1_d_pi"
blo "3000,54800"
tm "WireNameMgr"
)
)
on &115
)
*934 (Wire
uid 843,0
shape (OrthoPolyLine
uid 844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,56000,17000,56000"
pts [
"3000,56000"
"17000,56000"
]
)
start &116
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 848,0
va (VaSet
)
xt "3000,55000,8700,56000"
st "hdmi_i1_d_ni"
blo "3000,55800"
tm "WireNameMgr"
)
)
on &117
)
*935 (Wire
uid 857,0
shape (OrthoPolyLine
uid 858,0
va (VaSet
vasetType 3
)
xt "2000,58000,16000,58000"
pts [
"2000,58000"
"16000,58000"
]
)
end &172
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 862,0
va (VaSet
)
xt "8000,57000,14200,58000"
st "hdmi_i1_scl_io"
blo "8000,57800"
tm "WireNameMgr"
)
)
on &118
)
*936 (Wire
uid 871,0
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
)
xt "2000,57000,16000,57000"
pts [
"2000,57000"
"16000,57000"
]
)
end &171
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 876,0
va (VaSet
)
xt "8000,56000,14500,57000"
st "hdmi_i1_sda_io"
blo "8000,56800"
tm "WireNameMgr"
)
)
on &119
)
*937 (Wire
uid 885,0
shape (OrthoPolyLine
uid 886,0
va (VaSet
vasetType 3
)
xt "3000,45000,17000,45000"
pts [
"3000,45000"
"17000,45000"
]
)
start &120
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 890,0
va (VaSet
)
xt "3000,44000,9200,45000"
st "hdmi_i2_clk_pi"
blo "3000,44800"
tm "WireNameMgr"
)
)
on &121
)
*938 (Wire
uid 899,0
shape (OrthoPolyLine
uid 900,0
va (VaSet
vasetType 3
)
xt "3000,46000,17000,46000"
pts [
"3000,46000"
"17000,46000"
]
)
start &122
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 904,0
va (VaSet
)
xt "3000,45000,9200,46000"
st "hdmi_i2_clk_ni"
blo "3000,45800"
tm "WireNameMgr"
)
)
on &123
)
*939 (Wire
uid 913,0
shape (OrthoPolyLine
uid 914,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,47000,17000,47000"
pts [
"3000,47000"
"17000,47000"
]
)
start &124
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 918,0
va (VaSet
)
xt "3000,46000,8700,47000"
st "hdmi_i2_d_pi"
blo "3000,46800"
tm "WireNameMgr"
)
)
on &125
)
*940 (Wire
uid 927,0
shape (OrthoPolyLine
uid 928,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "3000,48000,17000,48000"
pts [
"3000,48000"
"17000,48000"
]
)
start &126
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "3000,47000,8700,48000"
st "hdmi_i2_d_ni"
blo "3000,47800"
tm "WireNameMgr"
)
)
on &127
)
*941 (Wire
uid 941,0
shape (OrthoPolyLine
uid 942,0
va (VaSet
vasetType 3
)
xt "2000,50000,16000,50000"
pts [
"2000,50000"
"16000,50000"
]
)
end &170
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 946,0
va (VaSet
)
xt "8000,49000,14200,50000"
st "hdmi_i2_scl_io"
blo "8000,49800"
tm "WireNameMgr"
)
)
on &128
)
*942 (Wire
uid 955,0
shape (OrthoPolyLine
uid 956,0
va (VaSet
vasetType 3
)
xt "2000,49000,16000,49000"
pts [
"2000,49000"
"16000,49000"
]
)
end &169
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 960,0
va (VaSet
)
xt "8000,48000,14500,49000"
st "hdmi_i2_sda_io"
blo "8000,48800"
tm "WireNameMgr"
)
)
on &129
)
*943 (Wire
uid 969,0
shape (OrthoPolyLine
uid 970,0
va (VaSet
vasetType 3
)
xt "2000,27000,16000,27000"
pts [
"2000,27000"
"16000,27000"
]
)
end &130
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 974,0
va (VaSet
)
xt "9000,26000,15000,27000"
st "usbhost_clk_o"
blo "9000,26800"
tm "WireNameMgr"
)
)
on &131
)
*944 (Wire
uid 983,0
shape (OrthoPolyLine
uid 984,0
va (VaSet
vasetType 3
)
xt "2000,26000,16000,26000"
pts [
"2000,26000"
"16000,26000"
]
)
end &132
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 988,0
va (VaSet
)
xt "9000,25000,14800,26000"
st "usbhost_ss_o"
blo "9000,25800"
tm "WireNameMgr"
)
)
on &133
)
*945 (Wire
uid 997,0
shape (OrthoPolyLine
uid 998,0
va (VaSet
vasetType 3
)
xt "3000,24000,17000,24000"
pts [
"3000,24000"
"17000,24000"
]
)
start &134
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1002,0
va (VaSet
)
xt "3000,23000,8800,24000"
st "usbhost_sdi_i"
blo "3000,23800"
tm "WireNameMgr"
)
)
on &135
)
*946 (Wire
uid 1011,0
shape (OrthoPolyLine
uid 1012,0
va (VaSet
vasetType 3
)
xt "2000,25000,16000,25000"
pts [
"2000,25000"
"16000,25000"
]
)
end &136
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1016,0
va (VaSet
)
xt "9000,24000,15400,25000"
st "usbhost_sdo_o"
blo "9000,24800"
tm "WireNameMgr"
)
)
on &137
)
*947 (Wire
uid 1025,0
shape (OrthoPolyLine
uid 1026,0
va (VaSet
vasetType 3
)
xt "3000,30000,17000,30000"
pts [
"3000,30000"
"17000,30000"
]
)
start &138
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1030,0
va (VaSet
)
xt "3000,29000,8000,30000"
st "aud_bitclk_i"
blo "3000,29800"
tm "WireNameMgr"
)
)
on &139
)
*948 (Wire
uid 1039,0
shape (OrthoPolyLine
uid 1040,0
va (VaSet
vasetType 3
)
xt "3000,31000,17000,31000"
pts [
"3000,31000"
"17000,31000"
]
)
start &140
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1043,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1044,0
va (VaSet
)
xt "3000,30000,6600,31000"
st "aud_sdi_i"
blo "3000,30800"
tm "WireNameMgr"
)
)
on &141
)
*949 (Wire
uid 1053,0
shape (OrthoPolyLine
uid 1054,0
va (VaSet
vasetType 3
)
xt "2000,34000,16000,34000"
pts [
"2000,34000"
"16000,34000"
]
)
end &142
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1058,0
va (VaSet
)
xt "9000,33000,13200,34000"
st "aud_sdo_o"
blo "9000,33800"
tm "WireNameMgr"
)
)
on &143
)
*950 (Wire
uid 1067,0
shape (OrthoPolyLine
uid 1068,0
va (VaSet
vasetType 3
)
xt "2000,33000,16000,33000"
pts [
"2000,33000"
"16000,33000"
]
)
end &144
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1072,0
va (VaSet
)
xt "9000,32000,14000,33000"
st "aud_sync_o"
blo "9000,32800"
tm "WireNameMgr"
)
)
on &145
)
*951 (Wire
uid 1081,0
shape (OrthoPolyLine
uid 1082,0
va (VaSet
vasetType 3
)
xt "2000,32000,16000,32000"
pts [
"2000,32000"
"16000,32000"
]
)
end &146
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1086,0
va (VaSet
)
xt "9000,31000,12800,32000"
st "aud_rst_o"
blo "9000,31800"
tm "WireNameMgr"
)
)
on &147
)
*952 (Wire
uid 1095,0
shape (OrthoPolyLine
uid 1096,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-29000,-66000,-15000,-66000"
pts [
"-29000,-66000"
"-15000,-66000"
]
)
end &148
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1099,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1100,0
va (VaSet
)
xt "-22000,-67000,-17100,-66000"
st "pmod_ja_io"
blo "-22000,-66200"
tm "WireNameMgr"
)
)
on &149
)
*953 (Wire
uid 1137,0
shape (OrthoPolyLine
uid 1138,0
va (VaSet
vasetType 3
)
xt "-4000,63000,2000,63000"
pts [
"-4000,63000"
"2000,63000"
]
)
start &152
end &429
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1142,0
va (VaSet
)
xt "-4000,62000,1200,63000"
st "usbuart_rx_i"
blo "-4000,62800"
tm "WireNameMgr"
)
)
on &153
)
*954 (Wire
uid 1151,0
shape (OrthoPolyLine
uid 1152,0
va (VaSet
vasetType 3
)
xt "7000,63000,13000,63000"
pts [
"7000,63000"
"13000,63000"
]
)
start &431
end &154
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1155,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1156,0
va (VaSet
)
xt "7000,62000,12500,63000"
st "usbuart_tx_o"
blo "7000,62800"
tm "WireNameMgr"
)
)
on &484
)
*955 (Wire
uid 3327,0
shape (OrthoPolyLine
uid 3328,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,-6000,-171750,-6000"
pts [
"-182000,-6000"
"-171750,-6000"
]
)
end &181
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3334,0
va (VaSet
)
xt "-181000,-7000,-173700,-6000"
st "vmod_exp_nio(1)"
blo "-181000,-6200"
tm "WireNameMgr"
)
)
on &151
)
*956 (Wire
uid 3335,0
shape (OrthoPolyLine
uid 3336,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,-7000,-171750,-7000"
pts [
"-182000,-7000"
"-171750,-7000"
]
)
end &180
es 0
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3342,0
va (VaSet
)
xt "-181000,-8000,-173700,-7000"
st "vmod_exp_pio(1)"
blo "-181000,-7200"
tm "WireNameMgr"
)
)
on &150
)
*957 (Wire
uid 3366,0
shape (OrthoPolyLine
uid 3367,0
va (VaSet
vasetType 3
)
xt "-162250,1000,-125750,1000"
pts [
"-162250,1000"
"-125750,1000"
]
)
start &186
end &488
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3371,0
va (VaSet
)
xt "-161000,0,-156200,1000"
st "vmodin_l1r"
blo "-161000,800"
tm "WireNameMgr"
)
)
on &193
)
*958 (Wire
uid 3372,0
shape (OrthoPolyLine
uid 3373,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,2000,-171750,2000"
pts [
"-182000,2000"
"-171750,2000"
]
)
end &188
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3377,0
va (VaSet
)
xt "-181000,1000,-173700,2000"
st "vmod_exp_nio(2)"
blo "-181000,1800"
tm "WireNameMgr"
)
)
on &151
)
*959 (Wire
uid 3378,0
shape (OrthoPolyLine
uid 3379,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,1000,-171750,1000"
pts [
"-182000,1000"
"-171750,1000"
]
)
end &187
es 0
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3383,0
va (VaSet
)
xt "-181000,0,-173700,1000"
st "vmod_exp_pio(2)"
blo "-181000,800"
tm "WireNameMgr"
)
)
on &150
)
*960 (Wire
uid 3415,0
shape (OrthoPolyLine
uid 3416,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,-30000,-171750,-30000"
pts [
"-182000,-30000"
"-171750,-30000"
]
)
end &403
es 0
sat 16
eat 32
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3420,0
va (VaSet
)
xt "-181000,-31000,-173200,-30000"
st "vmod_exp_pio(10)"
blo "-181000,-30200"
tm "WireNameMgr"
)
)
on &150
)
*961 (Wire
uid 3421,0
shape (OrthoPolyLine
uid 3422,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,-29000,-171750,-29000"
pts [
"-182000,-29000"
"-171750,-29000"
]
)
end &404
es 0
sat 16
eat 32
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3425,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3426,0
va (VaSet
)
xt "-181000,-30000,-173200,-29000"
st "vmod_exp_nio(10)"
blo "-181000,-29200"
tm "WireNameMgr"
)
)
on &151
)
*962 (Wire
uid 3435,0
shape (OrthoPolyLine
uid 3436,0
va (VaSet
vasetType 3
)
xt "-162250,-7000,-125750,-7000"
pts [
"-162250,-7000"
"-125750,-7000"
]
)
start &179
end &524
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3440,0
va (VaSet
)
xt "-161000,-8000,-155700,-7000"
st "vmodin_com"
blo "-161000,-7200"
tm "WireNameMgr"
)
)
on &192
)
*963 (Wire
uid 3563,0
shape (OrthoPolyLine
uid 3564,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,8000,-171750,8000"
pts [
"-182000,8000"
"-171750,8000"
]
)
end &198
sat 16
eat 32
sty 1
sl "(11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3568,0
va (VaSet
)
xt "-181000,7000,-173200,8000"
st "vmod_exp_pio(11)"
blo "-181000,7800"
tm "WireNameMgr"
)
)
on &150
)
*964 (Wire
uid 3569,0
shape (OrthoPolyLine
uid 3570,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,9000,-171750,9000"
pts [
"-182000,9000"
"-171750,9000"
]
)
end &199
sat 16
eat 32
sty 1
sl "(11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3574,0
va (VaSet
)
xt "-181000,8000,-173200,9000"
st "vmod_exp_nio(11)"
blo "-181000,8800"
tm "WireNameMgr"
)
)
on &151
)
*965 (Wire
uid 3575,0
shape (OrthoPolyLine
uid 3576,0
va (VaSet
vasetType 3
)
xt "-162250,8000,-125750,8000"
pts [
"-162250,8000"
"-125750,8000"
]
)
start &197
end &489
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3580,0
va (VaSet
)
xt "-161000,7000,-155700,8000"
st "vmodin_dclk"
blo "-161000,7800"
tm "WireNameMgr"
)
)
on &195
)
*966 (Wire
uid 4526,0
shape (OrthoPolyLine
uid 4527,0
va (VaSet
vasetType 3
)
xt "-77250,-8000,-68750,-8000"
pts [
"-77250,-8000"
"-68750,-8000"
]
)
start &781
end &746
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4533,0
va (VaSet
)
xt "-75000,-9000,-74300,-8000"
st "l0"
blo "-75000,-8200"
tm "WireNameMgr"
)
)
on &204
)
*967 (Wire
uid 4550,0
shape (OrthoPolyLine
uid 4551,0
va (VaSet
vasetType 3
)
xt "-77250,-9000,-68750,-9000"
pts [
"-77250,-9000"
"-68750,-9000"
]
)
start &780
end &745
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4557,0
va (VaSet
)
xt "-75000,-10000,-73500,-9000"
st "com"
blo "-75000,-9200"
tm "WireNameMgr"
)
)
on &205
)
*968 (Wire
uid 4631,0
shape (OrthoPolyLine
uid 4632,0
va (VaSet
vasetType 3
)
xt "-93000,-13000,-88750,-13000"
pts [
"-93000,-13000"
"-88750,-13000"
]
)
end &786
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4635,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4636,0
va (VaSet
)
xt "-92000,-14000,-91000,-13000"
st "rst"
blo "-92000,-13200"
tm "WireNameMgr"
)
)
on &176
)
*969 (Wire
uid 4639,0
shape (OrthoPolyLine
uid 4640,0
va (VaSet
vasetType 3
)
xt "-93000,-14000,-88750,-14000"
pts [
"-93000,-14000"
"-88750,-14000"
]
)
end &785
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4644,0
va (VaSet
)
xt "-92000,-15000,-90000,-14000"
st "clk80"
blo "-92000,-14200"
tm "WireNameMgr"
)
)
on &410
)
*970 (Wire
uid 6281,0
shape (OrthoPolyLine
uid 6282,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22250,-50000,-17000,-50000"
pts [
"-22250,-50000"
"-17000,-50000"
]
)
start &212
es 0
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6285,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6286,0
va (VaSet
)
xt "-20000,-51000,-18100,-50000"
st "led(i)"
blo "-20000,-50200"
tm "WireNameMgr"
)
)
on &248
)
*971 (Wire
uid 6287,0
shape (OrthoPolyLine
uid 6288,0
va (VaSet
vasetType 3
)
xt "-39000,-50000,-30750,-50000"
pts [
"-39000,-50000"
"-30750,-50000"
]
)
end &209
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6292,0
va (VaSet
)
xt "-38000,-51000,-36000,-50000"
st "clk40"
blo "-38000,-50200"
tm "WireNameMgr"
)
)
on &177
)
*972 (Wire
uid 6293,0
shape (OrthoPolyLine
uid 6294,0
va (VaSet
vasetType 3
)
xt "-39000,-48000,-30750,-48000"
pts [
"-39000,-48000"
"-30750,-48000"
]
)
end &211
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6297,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6298,0
va (VaSet
)
xt "-38000,-49000,-37000,-48000"
st "rst"
blo "-38000,-48200"
tm "WireNameMgr"
)
)
on &176
)
*973 (Wire
uid 6305,0
shape (OrthoPolyLine
uid 6306,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-39000,-47000,-30750,-47000"
pts [
"-39000,-47000"
"-30750,-47000"
]
)
end &213
sat 16
eat 32
sty 1
sl "(T_10Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6310,0
va (VaSet
)
xt "-38000,-48000,-32700,-47000"
st "tick(T_10Hz)"
blo "-38000,-47200"
tm "WireNameMgr"
)
)
on &217
)
*974 (Wire
uid 6346,0
shape (OrthoPolyLine
uid 6347,0
va (VaSet
vasetType 3
)
xt "-76000,-40000,-68750,-40000"
pts [
"-76000,-40000"
"-68750,-40000"
]
)
end &221
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6351,0
va (VaSet
)
xt "-75000,-41000,-73000,-40000"
st "clk40"
blo "-75000,-40200"
tm "WireNameMgr"
)
)
on &177
)
*975 (Wire
uid 6352,0
shape (OrthoPolyLine
uid 6353,0
va (VaSet
vasetType 3
)
xt "-76000,-39000,-68750,-39000"
pts [
"-76000,-39000"
"-68750,-39000"
]
)
end &222
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6357,0
va (VaSet
)
xt "-75000,-40000,-74000,-39000"
st "rst"
blo "-75000,-39200"
tm "WireNameMgr"
)
)
on &176
)
*976 (Wire
uid 6360,0
shape (OrthoPolyLine
uid 6361,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-52250,-40000,-45000,-40000"
pts [
"-52250,-40000"
"-45000,-40000"
]
)
start &219
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6365,0
va (VaSet
)
xt "-51000,-41000,-49700,-40000"
st "tick"
blo "-51000,-40200"
tm "WireNameMgr"
)
)
on &217
)
*977 (Wire
uid 6368,0
shape (OrthoPolyLine
uid 6369,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-52250,-39000,-45000,-39000"
pts [
"-52250,-39000"
"-45000,-39000"
]
)
start &220
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6373,0
va (VaSet
)
xt "-51000,-40000,-49700,-39000"
st "tog"
blo "-51000,-39200"
tm "WireNameMgr"
)
)
on &279
)
*978 (Wire
uid 6376,0
shape (OrthoPolyLine
uid 6377,0
va (VaSet
vasetType 3
)
xt "-45000,-71000,-39000,-71000"
pts [
"-45000,-71000"
"-39000,-71000"
]
)
end &292
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6383,0
va (VaSet
)
xt "-44000,-72000,-43300,-71000"
st "l0"
blo "-44000,-71200"
tm "WireNameMgr"
)
)
on &204
)
*979 (Wire
uid 6384,0
shape (OrthoPolyLine
uid 6385,0
va (VaSet
vasetType 3
)
xt "-45250,-68000,-39000,-68000"
pts [
"-45250,-68000"
"-39000,-68000"
]
)
end &314
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6391,0
va (VaSet
)
xt "-44000,-69000,-42800,-68000"
st "r3s"
blo "-44000,-68200"
tm "WireNameMgr"
)
)
on &207
)
*980 (Wire
uid 6392,0
shape (OrthoPolyLine
uid 6393,0
va (VaSet
vasetType 3
)
xt "-45250,-69000,-39000,-69000"
pts [
"-45250,-69000"
"-39000,-69000"
]
)
end &303
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6399,0
va (VaSet
)
xt "-44000,-70000,-43300,-69000"
st "l1"
blo "-44000,-69200"
tm "WireNameMgr"
)
)
on &206
)
*981 (Wire
uid 6400,0
shape (OrthoPolyLine
uid 6401,0
va (VaSet
vasetType 3
)
xt "-45000,-72000,-39000,-72000"
pts [
"-45000,-72000"
"-39000,-72000"
]
)
end &281
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6407,0
va (VaSet
)
xt "-44000,-73000,-42500,-72000"
st "com"
blo "-44000,-72200"
tm "WireNameMgr"
)
)
on &205
)
*982 (Wire
uid 6520,0
shape (OrthoPolyLine
uid 6521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-72000,-19000,-72000"
pts [
"-34000,-72000"
"-19000,-72000"
]
)
start &283
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6527,0
va (VaSet
)
xt "-26000,-73000,-20000,-72000"
st "pmod_ja_io(0)"
blo "-26000,-72200"
tm "WireNameMgr"
)
)
on &149
)
*983 (Wire
uid 6528,0
shape (OrthoPolyLine
uid 6529,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-71000,-19000,-71000"
pts [
"-34000,-71000"
"-19000,-71000"
]
)
start &294
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6534,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6535,0
va (VaSet
)
xt "-26000,-72000,-20000,-71000"
st "pmod_ja_io(1)"
blo "-26000,-71200"
tm "WireNameMgr"
)
)
on &149
)
*984 (Wire
uid 6536,0
shape (OrthoPolyLine
uid 6537,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-69000,-19000,-69000"
pts [
"-34000,-69000"
"-19000,-69000"
]
)
start &305
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6543,0
va (VaSet
)
xt "-26000,-70000,-20000,-69000"
st "pmod_ja_io(2)"
blo "-26000,-69200"
tm "WireNameMgr"
)
)
on &149
)
*985 (Wire
uid 6544,0
shape (OrthoPolyLine
uid 6545,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-68000,-19000,-68000"
pts [
"-34000,-68000"
"-19000,-68000"
]
)
start &316
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6551,0
va (VaSet
)
xt "-26000,-69000,-20000,-68000"
st "pmod_ja_io(3)"
blo "-26000,-68200"
tm "WireNameMgr"
)
)
on &149
)
*986 (Wire
uid 6664,0
shape (OrthoPolyLine
uid 6665,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-61000,-19000,-61000"
pts [
"-34000,-61000"
"-19000,-61000"
]
)
start &240
sat 32
eat 16
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6668,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6669,0
va (VaSet
)
xt "-26000,-62000,-20000,-61000"
st "pmod_ja_io(5)"
blo "-26000,-61200"
tm "WireNameMgr"
)
)
on &149
)
*987 (Wire
uid 6676,0
shape (OrthoPolyLine
uid 6677,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-59000,-19000,-59000"
pts [
"-34000,-59000"
"-19000,-59000"
]
)
start &465
sat 32
eat 16
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6680,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6681,0
va (VaSet
)
xt "-26000,-60000,-20000,-59000"
st "pmod_ja_io(6)"
blo "-26000,-59200"
tm "WireNameMgr"
)
)
on &149
)
*988 (Wire
uid 6682,0
shape (OrthoPolyLine
uid 6683,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-58000,-19000,-58000"
pts [
"-34000,-58000"
"-19000,-58000"
]
)
start &476
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6687,0
va (VaSet
)
xt "-26000,-59000,-20000,-58000"
st "pmod_ja_io(7)"
blo "-26000,-58200"
tm "WireNameMgr"
)
)
on &149
)
*989 (Wire
uid 6706,0
shape (OrthoPolyLine
uid 6707,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-34000,-62000,-19000,-62000"
pts [
"-34000,-62000"
"-19000,-62000"
]
)
start &229
ss 0
sat 32
eat 16
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6711,0
va (VaSet
)
xt "-26000,-63000,-20000,-62000"
st "pmod_ja_io(4)"
blo "-26000,-62200"
tm "WireNameMgr"
)
)
on &149
)
*990 (Wire
uid 6736,0
shape (OrthoPolyLine
uid 6737,0
va (VaSet
vasetType 3
)
xt "-51000,-58000,-39000,-58000"
pts [
"-51000,-58000"
"-39000,-58000"
]
)
end &474
sat 16
eat 32
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6743,0
va (VaSet
)
xt "-50000,-59000,-44800,-58000"
st "vmod_d(10)"
blo "-50000,-58200"
tm "WireNameMgr"
)
)
on &194
)
*991 (Wire
uid 6754,0
shape (OrthoPolyLine
uid 6755,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-35000,-33000,-26000,-33000"
pts [
"-35000,-33000"
"-26000,-33000"
]
)
end &254
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6761,0
va (VaSet
)
xt "-32000,-34000,-30900,-33000"
st "led"
blo "-32000,-33200"
tm "WireNameMgr"
)
)
on &248
)
*992 (Wire
uid 6766,0
shape (OrthoPolyLine
uid 6767,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-39000,-49000,-30750,-49000"
pts [
"-39000,-49000"
"-30750,-49000"
]
)
end &210
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6773,0
va (VaSet
)
xt "-38000,-50000,-35600,-49000"
st "led0(i)"
blo "-38000,-49200"
tm "WireNameMgr"
)
)
on &249
)
*993 (Wire
uid 6784,0
shape (OrthoPolyLine
uid 6785,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61000,-72000,-55000,-72000"
pts [
"-61000,-72000"
"-55000,-72000"
]
)
start &327
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6790,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6791,0
va (VaSet
)
xt "-60000,-73000,-57300,-72000"
st "led0(0)"
blo "-60000,-72200"
tm "WireNameMgr"
)
)
on &249
)
*994 (Wire
uid 7016,0
shape (OrthoPolyLine
uid 7017,0
va (VaSet
vasetType 3
)
xt "-73000,-62000,-66000,-62000"
pts [
"-73000,-62000"
"-66000,-62000"
]
)
end &369
sat 16
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7021,0
va (VaSet
)
xt "-72000,-63000,-67800,-62000"
st "vmod_d(1)"
blo "-72000,-62200"
tm "WireNameMgr"
)
)
on &194
)
*995 (Wire
uid 7028,0
shape (OrthoPolyLine
uid 7029,0
va (VaSet
vasetType 3
)
xt "-73000,-72000,-66000,-72000"
pts [
"-73000,-72000"
"-66000,-72000"
]
)
end &325
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7032,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7033,0
va (VaSet
)
xt "-72000,-73000,-70500,-72000"
st "com"
blo "-72000,-72200"
tm "WireNameMgr"
)
)
on &205
)
*996 (Wire
uid 7034,0
shape (OrthoPolyLine
uid 7035,0
va (VaSet
vasetType 3
)
xt "-73000,-71000,-66000,-71000"
pts [
"-73000,-71000"
"-66000,-71000"
]
)
end &336
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7039,0
va (VaSet
)
xt "-72000,-72000,-71300,-71000"
st "l0"
blo "-72000,-71200"
tm "WireNameMgr"
)
)
on &204
)
*997 (Wire
uid 7040,0
shape (OrthoPolyLine
uid 7041,0
va (VaSet
vasetType 3
)
xt "-73000,-68000,-66000,-68000"
pts [
"-73000,-68000"
"-66000,-68000"
]
)
end &358
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7045,0
va (VaSet
)
xt "-72000,-69000,-70800,-68000"
st "r3s"
blo "-72000,-68200"
tm "WireNameMgr"
)
)
on &207
)
*998 (Wire
uid 7046,0
shape (OrthoPolyLine
uid 7047,0
va (VaSet
vasetType 3
)
xt "-73000,-69000,-66000,-69000"
pts [
"-73000,-69000"
"-66000,-69000"
]
)
end &347
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7050,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7051,0
va (VaSet
)
xt "-72000,-70000,-71300,-69000"
st "l1"
blo "-72000,-69200"
tm "WireNameMgr"
)
)
on &206
)
*999 (Wire
uid 7058,0
shape (OrthoPolyLine
uid 7059,0
va (VaSet
vasetType 3
)
xt "-73000,-61000,-66000,-61000"
pts [
"-73000,-61000"
"-66000,-61000"
]
)
end &380
es 0
sat 16
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7063,0
va (VaSet
)
xt "-72000,-62000,-67800,-61000"
st "vmod_d(7)"
blo "-72000,-61200"
tm "WireNameMgr"
)
)
on &194
)
*1000 (Wire
uid 7064,0
shape (OrthoPolyLine
uid 7065,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61000,-71000,-55000,-71000"
pts [
"-61000,-71000"
"-55000,-71000"
]
)
start &338
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7071,0
va (VaSet
)
xt "-60000,-72000,-57300,-71000"
st "led0(1)"
blo "-60000,-71200"
tm "WireNameMgr"
)
)
on &249
)
*1001 (Wire
uid 7072,0
shape (OrthoPolyLine
uid 7073,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61000,-69000,-55000,-69000"
pts [
"-61000,-69000"
"-55000,-69000"
]
)
start &349
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7079,0
va (VaSet
)
xt "-60000,-70000,-57300,-69000"
st "led0(2)"
blo "-60000,-69200"
tm "WireNameMgr"
)
)
on &249
)
*1002 (Wire
uid 7080,0
shape (OrthoPolyLine
uid 7081,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61000,-68000,-55000,-68000"
pts [
"-61000,-68000"
"-55000,-68000"
]
)
start &360
sat 32
eat 16
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7087,0
va (VaSet
)
xt "-60000,-69000,-57300,-68000"
st "led0(3)"
blo "-60000,-68200"
tm "WireNameMgr"
)
)
on &249
)
*1003 (Wire
uid 7088,0
shape (OrthoPolyLine
uid 7089,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61000,-62000,-55000,-62000"
pts [
"-61000,-62000"
"-55000,-62000"
]
)
start &371
sat 32
eat 16
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7095,0
va (VaSet
)
xt "-60000,-63000,-57300,-62000"
st "led0(4)"
blo "-60000,-62200"
tm "WireNameMgr"
)
)
on &249
)
*1004 (Wire
uid 7096,0
shape (OrthoPolyLine
uid 7097,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61000,-61000,-55000,-61000"
pts [
"-61000,-61000"
"-55000,-61000"
]
)
start &382
sat 32
eat 16
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7103,0
va (VaSet
)
xt "-60000,-62000,-57300,-61000"
st "led0(5)"
blo "-60000,-61200"
tm "WireNameMgr"
)
)
on &249
)
*1005 (Wire
uid 7104,0
shape (OrthoPolyLine
uid 7105,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61000,-59000,-55000,-59000"
pts [
"-61000,-59000"
"-55000,-59000"
]
)
start &653
sat 32
eat 16
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7111,0
va (VaSet
)
xt "-60000,-60000,-57300,-59000"
st "led0(6)"
blo "-60000,-59200"
tm "WireNameMgr"
)
)
on &249
)
*1006 (Wire
uid 7112,0
shape (OrthoPolyLine
uid 7113,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-22000,-39000,-18000,-39000"
pts [
"-22000,-39000"
"-18000,-39000"
]
)
start &393
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7119,0
va (VaSet
)
xt "-21000,-40000,-18800,-39000"
st "led(7)"
blo "-21000,-39200"
tm "WireNameMgr"
)
)
on &248
)
*1007 (Wire
uid 7126,0
shape (OrthoPolyLine
uid 7127,0
va (VaSet
vasetType 3
)
xt "-34000,-39000,-27000,-39000"
pts [
"-34000,-39000"
"-27000,-39000"
]
)
end &391
sat 16
eat 32
sl "(T_2Hz)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7131,0
va (VaSet
)
xt "-33000,-40000,-28200,-39000"
st "tog(T_2Hz)"
blo "-33000,-39200"
tm "WireNameMgr"
)
)
on &279
)
*1008 (Wire
uid 7751,0
shape (OrthoPolyLine
uid 7752,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-35000,-31000,-26000,-31000"
pts [
"-35000,-31000"
"-26000,-31000"
]
)
end &259
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7757,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7758,0
va (VaSet
)
xt "-32000,-32000,-27300,-31000"
st "fw_version"
blo "-32000,-31200"
tm "WireNameMgr"
)
)
on &274
)
*1009 (Wire
uid 7761,0
shape (OrthoPolyLine
uid 7762,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-35000,-35000,-24000,-35000"
pts [
"-35000,-35000"
"-24000,-35000"
]
)
end &261
es 0
sat 16
eat 32
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7768,0
va (VaSet
)
xt "-32000,-36000,-28900,-35000"
st "btn_i(5)"
blo "-32000,-35200"
tm "WireNameMgr"
)
)
on &36
)
*1010 (Wire
uid 8226,0
shape (OrthoPolyLine
uid 8227,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-139000,-66000,-129000,-66000"
pts [
"-139000,-66000"
"-129000,-66000"
]
)
start &275
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8233,0
va (VaSet
)
xt "-138000,-67000,-133300,-66000"
st "fw_version"
blo "-138000,-66200"
tm "WireNameMgr"
)
)
on &274
)
*1011 (Wire
uid 8250,0
shape (OrthoPolyLine
uid 8251,0
va (VaSet
vasetType 3
)
xt "-51000,-61000,-39000,-61000"
pts [
"-51000,-61000"
"-39000,-61000"
]
)
end &238
sat 16
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8257,0
va (VaSet
)
xt "-50000,-62000,-45800,-61000"
st "vmod_d(7)"
blo "-50000,-61200"
tm "WireNameMgr"
)
)
on &194
)
*1012 (Wire
uid 8258,0
shape (OrthoPolyLine
uid 8259,0
va (VaSet
vasetType 3
)
xt "-51000,-62000,-39000,-62000"
pts [
"-51000,-62000"
"-39000,-62000"
]
)
end &227
sat 16
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8265,0
va (VaSet
)
xt "-50000,-63000,-45800,-62000"
st "vmod_d(1)"
blo "-50000,-62200"
tm "WireNameMgr"
)
)
on &194
)
*1013 (Wire
uid 8266,0
shape (OrthoPolyLine
uid 8267,0
va (VaSet
vasetType 3
)
xt "-51000,-59000,-39000,-59000"
pts [
"-51000,-59000"
"-39000,-59000"
]
)
end &463
sat 16
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8273,0
va (VaSet
)
xt "-50000,-60000,-45800,-59000"
st "vmod_d(4)"
blo "-50000,-59200"
tm "WireNameMgr"
)
)
on &194
)
*1014 (Wire
uid 8538,0
optionalChildren [
*1015 (BdJunction
uid 21334,0
ps "OnConnectorStrategy"
shape (Circle
uid 21335,0
va (VaSet
vasetType 1
)
xt "-159400,-30400,-158600,-29600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 8539,0
va (VaSet
vasetType 3
)
xt "-161250,-30000,-147750,-30000"
pts [
"-161250,-30000"
"-155000,-30000"
"-147750,-30000"
]
)
start &402
end &414
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8542,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8543,0
va (VaSet
)
xt "-158000,-31000,-152800,-30000"
st "vmodin_bco"
blo "-158000,-30200"
tm "WireNameMgr"
)
)
on &408
)
*1016 (Wire
uid 11192,0
shape (OrthoPolyLine
uid 11193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-173000,-26000,-165000,-26000"
pts [
"-173000,-26000"
"-165000,-26000"
]
)
es 0
sat 16
eat 16
sty 1
sl "(0)"
st 0
sf 1
tg (WTG
uid 11196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11197,0
va (VaSet
)
xt "-172000,-27000,-166000,-26000"
st "btn_i(0) : (5:0)"
blo "-172000,-26200"
tm "WireNameMgr"
)
)
on &36
)
*1017 (Wire
uid 11198,0
shape (OrthoPolyLine
uid 11199,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-155000,-25000,-147750,-25000"
pts [
"-155000,-25000"
"-147750,-25000"
]
)
end &415
es 0
sat 16
eat 32
sty 1
sl "(7)"
st 0
sf 1
tg (WTG
uid 11202,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11203,0
va (VaSet
)
xt "-154000,-26000,-148300,-25000"
st "sw_i(7) : (7:0)"
blo "-154000,-25200"
tm "WireNameMgr"
)
)
on &38
)
*1018 (Wire
uid 11216,0
shape (OrthoPolyLine
uid 11217,0
va (VaSet
vasetType 3
)
xt "-131250,-26000,-127000,-26000"
pts [
"-131250,-26000"
"-127000,-26000"
]
)
start &422
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11221,0
va (VaSet
)
xt "-130000,-27000,-129000,-26000"
st "rst"
blo "-130000,-26200"
tm "WireNameMgr"
)
)
on &176
)
*1019 (Wire
uid 11222,0
shape (OrthoPolyLine
uid 11223,0
va (VaSet
vasetType 3
)
xt "-131250,-34000,-127000,-34000"
pts [
"-131250,-34000"
"-127000,-34000"
]
)
start &419
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11227,0
va (VaSet
)
xt "-130000,-35000,-128000,-34000"
st "clk40"
blo "-130000,-34200"
tm "WireNameMgr"
)
)
on &177
)
*1020 (Wire
uid 11228,0
shape (OrthoPolyLine
uid 11229,0
va (VaSet
vasetType 3
)
xt "-131250,-35000,-127000,-35000"
pts [
"-131250,-35000"
"-127000,-35000"
]
)
start &418
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11233,0
va (VaSet
)
xt "-130000,-36000,-127500,-35000"
st "clk160"
blo "-130000,-35200"
tm "WireNameMgr"
)
)
on &203
)
*1021 (Wire
uid 11234,0
shape (OrthoPolyLine
uid 11235,0
va (VaSet
vasetType 3
)
xt "-131250,-32000,-127000,-32000"
pts [
"-131250,-32000"
"-127000,-32000"
]
)
start &421
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11239,0
va (VaSet
)
xt "-130000,-33000,-127500,-32000"
st "clkn40"
blo "-130000,-32200"
tm "WireNameMgr"
)
)
on &409
)
*1022 (Wire
uid 11240,0
shape (OrthoPolyLine
uid 11241,0
va (VaSet
vasetType 3
)
xt "-131250,-33000,-127000,-33000"
pts [
"-131250,-33000"
"-127000,-33000"
]
)
start &420
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 11244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11245,0
va (VaSet
)
xt "-130000,-34000,-128000,-33000"
st "clk80"
blo "-130000,-33200"
tm "WireNameMgr"
)
)
on &410
)
*1023 (Wire
uid 13027,0
shape (OrthoPolyLine
uid 13028,0
va (VaSet
vasetType 3
)
xt "-7000,70000,0,70000"
pts [
"-7000,70000"
"0,70000"
]
)
start &439
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13034,0
va (VaSet
)
xt "-5000,69000,-3900,70000"
st "LO"
blo "-5000,69800"
tm "WireNameMgr"
)
)
on &175
)
*1024 (Wire
uid 13035,0
shape (OrthoPolyLine
uid 13036,0
va (VaSet
vasetType 3
)
xt "-7000,69000,0,69000"
pts [
"-7000,69000"
"0,69000"
]
)
start &439
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13042,0
va (VaSet
)
xt "-5000,68000,-4200,69000"
st "HI"
blo "-5000,68800"
tm "WireNameMgr"
)
)
on &174
)
*1025 (Wire
uid 13043,0
shape (OrthoPolyLine
uid 13044,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,71000,0,71000"
pts [
"-7000,71000"
"0,71000"
]
)
start &439
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13050,0
va (VaSet
)
xt "-5000,70000,-2100,71000"
st "ZERO2"
blo "-5000,70800"
tm "WireNameMgr"
)
)
on &443
)
*1026 (Wire
uid 13051,0
shape (OrthoPolyLine
uid 13052,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,72000,0,72000"
pts [
"-7000,72000"
"0,72000"
]
)
start &439
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13058,0
va (VaSet
)
xt "-5000,71000,-2100,72000"
st "ZERO4"
blo "-5000,71800"
tm "WireNameMgr"
)
)
on &444
)
*1027 (Wire
uid 13059,0
shape (OrthoPolyLine
uid 13060,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,73000,0,73000"
pts [
"-7000,73000"
"0,73000"
]
)
start &439
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13066,0
va (VaSet
)
xt "-5000,72000,-2100,73000"
st "ZERO8"
blo "-5000,72800"
tm "WireNameMgr"
)
)
on &445
)
*1028 (Wire
uid 13067,0
shape (OrthoPolyLine
uid 13068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,74000,0,74000"
pts [
"-7000,74000"
"0,74000"
]
)
start &439
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13074,0
va (VaSet
)
xt "-5000,73000,-1600,74000"
st "ZERO13"
blo "-5000,73800"
tm "WireNameMgr"
)
)
on &446
)
*1029 (Wire
uid 13075,0
shape (OrthoPolyLine
uid 13076,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,75000,0,75000"
pts [
"-7000,75000"
"0,75000"
]
)
start &439
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13082,0
va (VaSet
)
xt "-5000,74000,-1600,75000"
st "ZERO16"
blo "-5000,74800"
tm "WireNameMgr"
)
)
on &447
)
*1030 (Wire
uid 13442,0
shape (OrthoPolyLine
uid 13443,0
va (VaSet
vasetType 3
)
xt "-131250,-25000,-127000,-25000"
pts [
"-131250,-25000"
"-127000,-25000"
]
)
start &424
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13449,0
va (VaSet
)
xt "-130000,-26000,-128000,-25000"
st "rst_n"
blo "-130000,-25200"
tm "WireNameMgr"
)
)
on &411
)
*1031 (Wire
uid 13665,0
shape (OrthoPolyLine
uid 13666,0
va (VaSet
vasetType 3
)
xt "-76000,-48000,-68750,-48000"
pts [
"-76000,-48000"
"-68750,-48000"
]
)
end &455
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13670,0
va (VaSet
)
xt "-75000,-49000,-73000,-48000"
st "clk80"
blo "-75000,-48200"
tm "WireNameMgr"
)
)
on &410
)
*1032 (Wire
uid 13671,0
shape (OrthoPolyLine
uid 13672,0
va (VaSet
vasetType 3
)
xt "-76000,-47000,-68750,-47000"
pts [
"-76000,-47000"
"-68750,-47000"
]
)
end &456
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13676,0
va (VaSet
)
xt "-75000,-48000,-74000,-47000"
st "rst"
blo "-75000,-47200"
tm "WireNameMgr"
)
)
on &176
)
*1033 (Wire
uid 13677,0
shape (OrthoPolyLine
uid 13678,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-52250,-47000,-45000,-47000"
pts [
"-52250,-47000"
"-45000,-47000"
]
)
start &454
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13684,0
va (VaSet
)
xt "-51000,-48000,-48700,-47000"
st "tog80"
blo "-51000,-47200"
tm "WireNameMgr"
)
)
on &460
)
*1034 (Wire
uid 14218,0
shape (OrthoPolyLine
uid 14219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61000,-58000,-55000,-58000"
pts [
"-61000,-58000"
"-55000,-58000"
]
)
sat 16
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 14224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14225,0
va (VaSet
)
xt "-60000,-59000,-57300,-58000"
st "led0(7)"
blo "-60000,-58200"
tm "WireNameMgr"
)
)
on &249
)
*1035 (Wire
uid 14232,0
shape (OrthoPolyLine
uid 14233,0
va (VaSet
vasetType 3
)
xt "-131250,-28000,-68750,-28000"
pts [
"-131250,-28000"
"-68750,-28000"
]
)
start &417
end &743
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 14236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14237,0
va (VaSet
)
xt "-74000,-29000,-70000,-28000"
st "ext_por_n"
blo "-74000,-28200"
tm "WireNameMgr"
)
)
on &461
)
*1036 (Wire
uid 16626,0
shape (OrthoPolyLine
uid 16627,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138000,66000,-125750,66000"
pts [
"-125750,66000"
"-138000,66000"
]
)
start &518
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 16630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16631,0
va (VaSet
)
xt "-137000,65000,-131000,66000"
st "hs_dxin : (3:0)"
blo "-137000,65800"
tm "WireNameMgr"
)
)
on &540
)
*1037 (Wire
uid 16733,0
shape (OrthoPolyLine
uid 16734,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-161250,80000,-154000,80000"
pts [
"-161250,80000"
"-154000,80000"
]
)
end &570
ss 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16738,0
va (VaSet
)
xt "-160000,79000,-153800,80000"
st "vmod_exp_nio"
blo "-160000,79800"
tm "WireNameMgr"
)
)
on &151
)
*1038 (Wire
uid 16745,0
shape (OrthoPolyLine
uid 16746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-161250,79000,-154000,79000"
pts [
"-161250,79000"
"-154000,79000"
]
)
end &569
ss 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16750,0
va (VaSet
)
xt "-160000,78000,-153800,79000"
st "vmod_exp_pio"
blo "-160000,78800"
tm "WireNameMgr"
)
)
on &150
)
*1039 (Wire
uid 16757,0
shape (OrthoPolyLine
uid 16758,0
va (VaSet
vasetType 3
)
xt "-162250,67000,-156000,67000"
pts [
"-156000,67000"
"-162250,67000"
]
)
start &586
end &551
sat 32
eat 32
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16763,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16764,0
va (VaSet
)
xt "-161000,66000,-156800,67000"
st "vmod_d(4)"
blo "-161000,66800"
tm "WireNameMgr"
)
)
on &194
)
*1040 (Wire
uid 16801,0
shape (OrthoPolyLine
uid 16802,0
va (VaSet
vasetType 3
)
xt "-162250,71000,-156000,71000"
pts [
"-162250,71000"
"-156000,71000"
]
)
start &558
end &597
sat 32
eat 32
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16808,0
va (VaSet
)
xt "-161000,70000,-156800,71000"
st "vmod_d(7)"
blo "-161000,70800"
tm "WireNameMgr"
)
)
on &194
)
*1041 (Wire
uid 16809,0
shape (OrthoPolyLine
uid 16810,0
va (VaSet
vasetType 3
)
xt "-162250,63000,-156000,63000"
pts [
"-156000,63000"
"-162250,63000"
]
)
start &575
end &544
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16816,0
va (VaSet
)
xt "-161000,62000,-156800,63000"
st "vmod_d(1)"
blo "-161000,62800"
tm "WireNameMgr"
)
)
on &194
)
*1042 (Wire
uid 16817,0
shape (OrthoPolyLine
uid 16818,0
va (VaSet
vasetType 3
)
xt "-162250,75000,-156000,75000"
pts [
"-162250,75000"
"-156000,75000"
]
)
start &565
end &608
sat 32
eat 32
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16824,0
va (VaSet
)
xt "-161000,74000,-155800,75000"
st "vmod_d(10)"
blo "-161000,74800"
tm "WireNameMgr"
)
)
on &194
)
*1043 (Wire
uid 16825,0
shape (OrthoPolyLine
uid 16826,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182250,67000,-171750,67000"
pts [
"-171750,67000"
"-182250,67000"
]
)
start &549
ss 0
es 0
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16832,0
va (VaSet
)
xt "-181000,66000,-173700,67000"
st "vmod_exp_pio(7)"
blo "-181000,66800"
tm "WireNameMgr"
)
)
on &150
)
*1044 (Wire
uid 16833,0
shape (OrthoPolyLine
uid 16834,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182250,68000,-171750,68000"
pts [
"-171750,68000"
"-182250,68000"
]
)
start &550
ss 0
es 0
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16839,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16840,0
va (VaSet
)
xt "-181000,67000,-173700,68000"
st "vmod_exp_nio(7)"
blo "-181000,67800"
tm "WireNameMgr"
)
)
on &151
)
*1045 (Wire
uid 16841,0
shape (OrthoPolyLine
uid 16842,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,63000,-171750,63000"
pts [
"-171750,63000"
"-182000,63000"
]
)
start &542
ss 0
es 0
sat 32
eat 16
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16848,0
va (VaSet
)
xt "-181000,62000,-173700,63000"
st "vmod_exp_pio(4)"
blo "-181000,62800"
tm "WireNameMgr"
)
)
on &150
)
*1046 (Wire
uid 16849,0
shape (OrthoPolyLine
uid 16850,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182250,71000,-171750,71000"
pts [
"-171750,71000"
"-182250,71000"
]
)
start &556
ss 0
es 0
sat 32
eat 16
sty 1
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16856,0
va (VaSet
)
xt "-181000,70000,-173200,71000"
st "vmod_exp_pio(12)"
blo "-181000,70800"
tm "WireNameMgr"
)
)
on &150
)
*1047 (Wire
uid 16857,0
shape (OrthoPolyLine
uid 16858,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182250,72000,-171750,72000"
pts [
"-171750,72000"
"-182250,72000"
]
)
start &557
ss 0
es 0
sat 32
eat 16
sty 1
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16864,0
va (VaSet
)
xt "-181000,71000,-173200,72000"
st "vmod_exp_nio(12)"
blo "-181000,71800"
tm "WireNameMgr"
)
)
on &151
)
*1048 (Wire
uid 16865,0
shape (OrthoPolyLine
uid 16866,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,64000,-171750,64000"
pts [
"-171750,64000"
"-182000,64000"
]
)
start &543
ss 0
es 0
sat 32
eat 16
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16872,0
va (VaSet
)
xt "-181000,63000,-173700,64000"
st "vmod_exp_nio(4)"
blo "-181000,63800"
tm "WireNameMgr"
)
)
on &151
)
*1049 (Wire
uid 16873,0
shape (OrthoPolyLine
uid 16874,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182250,75000,-171750,75000"
pts [
"-171750,75000"
"-182250,75000"
]
)
start &563
ss 0
es 0
sat 32
eat 16
sty 1
sl "(15)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16880,0
va (VaSet
)
xt "-181000,74000,-173200,75000"
st "vmod_exp_pio(15)"
blo "-181000,74800"
tm "WireNameMgr"
)
)
on &150
)
*1050 (Wire
uid 16881,0
shape (OrthoPolyLine
uid 16882,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182250,76000,-171750,76000"
pts [
"-171750,76000"
"-182250,76000"
]
)
start &564
ss 0
es 0
sat 32
eat 16
sty 1
sl "(15)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16888,0
va (VaSet
)
xt "-181000,75000,-173200,76000"
st "vmod_exp_nio(15)"
blo "-181000,75800"
tm "WireNameMgr"
)
)
on &151
)
*1051 (Wire
uid 17003,0
shape (OrthoPolyLine
uid 17004,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-151000,75000,-142000,75000"
pts [
"-142000,75000"
"-151000,75000"
]
)
end &606
sat 16
eat 32
sty 1
sl "(3)"
st 0
sf 1
si 0
tg (WTG
uid 17009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17010,0
va (VaSet
)
xt "-150000,74000,-142900,75000"
st "hs_dxin(3) : (3:0)"
blo "-150000,74800"
tm "WireNameMgr"
)
)
on &540
)
*1052 (Wire
uid 17011,0
shape (OrthoPolyLine
uid 17012,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-151000,71000,-142000,71000"
pts [
"-142000,71000"
"-151000,71000"
]
)
end &595
sat 16
eat 32
sty 1
sl "(2)"
st 0
sf 1
si 0
tg (WTG
uid 17017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17018,0
va (VaSet
)
xt "-150000,70000,-142900,71000"
st "hs_dxin(2) : (3:0)"
blo "-150000,70800"
tm "WireNameMgr"
)
)
on &540
)
*1053 (Wire
uid 17019,0
shape (OrthoPolyLine
uid 17020,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-151000,67000,-142000,67000"
pts [
"-142000,67000"
"-151000,67000"
]
)
end &584
sat 16
eat 32
sty 1
sl "(1)"
st 0
sf 1
si 0
tg (WTG
uid 17025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17026,0
va (VaSet
)
xt "-150000,66000,-142900,67000"
st "hs_dxin(1) : (3:0)"
blo "-150000,66800"
tm "WireNameMgr"
)
)
on &540
)
*1054 (Wire
uid 17027,0
shape (OrthoPolyLine
uid 17028,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-151000,63000,-142000,63000"
pts [
"-142000,63000"
"-151000,63000"
]
)
end &573
sat 16
eat 32
sty 1
sl "(0)"
st 0
sf 1
si 0
tg (WTG
uid 17033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17034,0
va (VaSet
)
xt "-150000,62000,-142900,63000"
st "hs_dxin(0) : (3:0)"
blo "-150000,62800"
tm "WireNameMgr"
)
)
on &540
)
*1055 (Wire
uid 17076,0
shape (OrthoPolyLine
uid 17077,0
va (VaSet
vasetType 3
)
xt "-93000,-2000,-88750,-2000"
pts [
"-93000,-2000"
"-88750,-2000"
]
)
end &797
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17081,0
va (VaSet
)
xt "-92000,-3000,-91000,-2000"
st "rst"
blo "-92000,-2200"
tm "WireNameMgr"
)
)
on &176
)
*1056 (Wire
uid 17088,0
shape (OrthoPolyLine
uid 17089,0
va (VaSet
vasetType 3
)
xt "-77250,3000,-68750,3000"
pts [
"-77250,3000"
"-68750,3000"
]
)
start &792
end &748
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17092,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17093,0
va (VaSet
)
xt "-76000,2000,-74800,3000"
st "r3s"
blo "-76000,2800"
tm "WireNameMgr"
)
)
on &207
)
*1057 (Wire
uid 17094,0
shape (OrthoPolyLine
uid 17095,0
va (VaSet
vasetType 3
)
xt "-77250,2000,-68750,2000"
pts [
"-77250,2000"
"-68750,2000"
]
)
start &791
end &747
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17099,0
va (VaSet
)
xt "-76000,1000,-75300,2000"
st "l1"
blo "-76000,1800"
tm "WireNameMgr"
)
)
on &206
)
*1058 (Wire
uid 17112,0
shape (OrthoPolyLine
uid 17113,0
va (VaSet
vasetType 3
)
xt "-93000,-3000,-88750,-3000"
pts [
"-88750,-3000"
"-93000,-3000"
]
)
start &796
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17117,0
va (VaSet
)
xt "-92000,-4000,-90000,-3000"
st "clk80"
blo "-92000,-3200"
tm "WireNameMgr"
)
)
on &410
)
*1059 (Wire
uid 17120,0
shape (OrthoPolyLine
uid 17121,0
va (VaSet
vasetType 3
)
xt "-104250,9000,-68750,9000"
pts [
"-68750,9000"
"-104250,9000"
]
)
start &731
end &495
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17125,0
va (VaSet
)
xt "-103000,8000,-98400,9000"
st "sc_datl_ad"
blo "-103000,8800"
tm "WireNameMgr"
)
)
on &617
)
*1060 (Wire
uid 17128,0
shape (OrthoPolyLine
uid 17129,0
va (VaSet
vasetType 3
)
xt "-104250,8000,-68750,8000"
pts [
"-104250,8000"
"-68750,8000"
]
)
start &496
end &734
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17133,0
va (VaSet
)
xt "-103000,7000,-98400,8000"
st "sc_datl_da"
blo "-103000,7800"
tm "WireNameMgr"
)
)
on &616
)
*1061 (Wire
uid 17136,0
shape (OrthoPolyLine
uid 17137,0
va (VaSet
vasetType 3
)
xt "-104250,17000,-68750,17000"
pts [
"-68750,17000"
"-104250,17000"
]
)
start &736
end &497
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17141,0
va (VaSet
)
xt "-103000,16000,-98300,17000"
st "sc_datr_ad"
blo "-103000,16800"
tm "WireNameMgr"
)
)
on &621
)
*1062 (Wire
uid 17144,0
shape (OrthoPolyLine
uid 17145,0
va (VaSet
vasetType 3
)
xt "-104250,16000,-68750,16000"
pts [
"-104250,16000"
"-68750,16000"
]
)
start &498
end &738
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17149,0
va (VaSet
)
xt "-103000,15000,-98300,16000"
st "sc_datr_da"
blo "-103000,15800"
tm "WireNameMgr"
)
)
on &620
)
*1063 (Wire
uid 17168,0
shape (OrthoPolyLine
uid 17169,0
va (VaSet
vasetType 3
)
xt "-104250,13000,-68750,13000"
pts [
"-68750,13000"
"-104250,13000"
]
)
start &733
end &504
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17173,0
va (VaSet
)
xt "-103000,12000,-98000,13000"
st "sc_xoffl_ad"
blo "-103000,12800"
tm "WireNameMgr"
)
)
on &619
)
*1064 (Wire
uid 17176,0
shape (OrthoPolyLine
uid 17177,0
va (VaSet
vasetType 3
)
xt "-104250,12000,-68750,12000"
pts [
"-104250,12000"
"-68750,12000"
]
)
start &505
end &732
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17181,0
va (VaSet
)
xt "-103000,11000,-98000,12000"
st "sc_xoffl_da"
blo "-103000,11800"
tm "WireNameMgr"
)
)
on &618
)
*1065 (Wire
uid 17184,0
shape (OrthoPolyLine
uid 17185,0
va (VaSet
vasetType 3
)
xt "-104250,21000,-68750,21000"
pts [
"-68750,21000"
"-104250,21000"
]
)
start &739
end &506
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17189,0
va (VaSet
)
xt "-103000,20000,-97900,21000"
st "sc_xoffr_ad"
blo "-103000,20800"
tm "WireNameMgr"
)
)
on &623
)
*1066 (Wire
uid 17192,0
shape (OrthoPolyLine
uid 17193,0
va (VaSet
vasetType 3
)
xt "-104250,20000,-68750,20000"
pts [
"-104250,20000"
"-68750,20000"
]
)
start &507
end &737
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17197,0
va (VaSet
)
xt "-103000,19000,-97900,20000"
st "sc_xoffr_da"
blo "-103000,19800"
tm "WireNameMgr"
)
)
on &622
)
*1067 (Wire
uid 17220,0
shape (OrthoPolyLine
uid 17221,0
va (VaSet
vasetType 3
)
xt "-104250,24000,-68750,24000"
pts [
"-104250,24000"
"-68750,24000"
]
)
start &530
end &744
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17225,0
va (VaSet
)
xt "-103000,23000,-100200,24000"
st "sc_rstb"
blo "-103000,23800"
tm "WireNameMgr"
)
)
on &624
)
*1068 (Wire
uid 17228,0
shape (OrthoPolyLine
uid 17229,0
va (VaSet
vasetType 3
)
xt "-104250,2000,-88750,2000"
pts [
"-104250,2000"
"-97000,2000"
"-88750,2000"
]
)
start &510
end &794
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17233,0
va (VaSet
)
xt "-103000,1000,-100100,2000"
st "sh_l1r3"
blo "-103000,1800"
tm "WireNameMgr"
)
)
on &625
)
*1069 (Wire
uid 17238,0
shape (OrthoPolyLine
uid 17239,0
va (VaSet
vasetType 3
)
xt "-104250,-9000,-88750,-9000"
pts [
"-104250,-9000"
"-97000,-9000"
"-88750,-9000"
]
)
start &525
end &783
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17243,0
va (VaSet
)
xt "-103000,-10000,-99400,-9000"
st "sh_coml0"
blo "-103000,-9200"
tm "WireNameMgr"
)
)
on &633
)
*1070 (Wire
uid 17270,0
shape (OrthoPolyLine
uid 17271,0
va (VaSet
vasetType 3
)
xt "-99000,32000,-96000,32000"
pts [
"-96000,32000"
"-99000,32000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 17274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17275,0
va (VaSet
)
xt "-98000,31000,-96900,32000"
st "LO"
blo "-98000,31800"
tm "WireNameMgr"
)
)
on &175
)
*1071 (Wire
uid 17278,0
shape (OrthoPolyLine
uid 17279,0
va (VaSet
vasetType 3
)
xt "-104250,44000,-96000,45000"
pts [
"-104250,45000"
"-96000,45000"
"-96000,44000"
"-104250,44000"
]
)
start &535
end &533
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17280,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17281,0
va (VaSet
)
xt "-99000,44000,-94600,45000"
st "sc_sdi_clk"
blo "-99000,44800"
tm "WireNameMgr"
)
)
on &626
)
*1072 (Wire
uid 17284,0
shape (OrthoPolyLine
uid 17285,0
va (VaSet
vasetType 3
)
xt "-104250,42000,-96000,43000"
pts [
"-104250,43000"
"-96000,43000"
"-96000,42000"
"-104250,42000"
]
)
start &534
end &532
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17286,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17287,0
va (VaSet
)
xt "-99000,42000,-95200,43000"
st "sc_sdi_bc"
blo "-99000,42800"
tm "WireNameMgr"
)
)
on &627
)
*1073 (Wire
uid 17292,0
shape (OrthoPolyLine
uid 17293,0
va (VaSet
vasetType 3
)
xt "-104250,38000,-100000,38000"
pts [
"-100000,38000"
"-104250,38000"
]
)
end &502
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17299,0
va (VaSet
)
xt "-103000,37000,-101900,38000"
st "LO"
blo "-103000,37800"
tm "WireNameMgr"
)
)
on &175
)
*1074 (Wire
uid 17308,0
shape (OrthoPolyLine
uid 17309,0
va (VaSet
vasetType 3
)
xt "-104250,37000,-100000,37000"
pts [
"-100000,37000"
"-104250,37000"
]
)
end &501
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17315,0
va (VaSet
)
xt "-103000,36000,-101900,37000"
st "LO"
blo "-103000,36800"
tm "WireNameMgr"
)
)
on &175
)
*1075 (Wire
uid 17318,0
shape (OrthoPolyLine
uid 17319,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-104250,51000,-95000,51000"
pts [
"-95000,51000"
"-104250,51000"
]
)
end &490
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17323,0
va (VaSet
)
xt "-103000,50000,-97100,51000"
st "hy_data : (3:0)"
blo "-103000,50800"
tm "WireNameMgr"
)
)
on &629
)
*1076 (Wire
uid 17326,0
shape (OrthoPolyLine
uid 17327,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-104250,53000,-95000,53000"
pts [
"-95000,53000"
"-104250,53000"
]
)
end &493
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17331,0
va (VaSet
)
xt "-103000,52000,-97100,53000"
st "hy_xoff : (3:0)"
blo "-103000,52800"
tm "WireNameMgr"
)
)
on &628
)
*1077 (Wire
uid 17338,0
shape (OrthoPolyLine
uid 17339,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-143000,23000,-125750,23000"
pts [
"-143000,23000"
"-125750,23000"
]
)
start &448
end &522
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17343,0
va (VaSet
)
xt "-142000,22000,-133000,23000"
st "hs_p1_spare_i : (13:0)"
blo "-142000,22800"
tm "WireNameMgr"
)
)
on &630
)
*1078 (Wire
uid 17346,0
shape (OrthoPolyLine
uid 17347,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-143000,24000,-125750,24000"
pts [
"-143000,24000"
"-125750,24000"
]
)
start &448
end &523
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17351,0
va (VaSet
)
xt "-142000,23000,-133500,24000"
st "hs_p2_spare_i : (3:0)"
blo "-142000,23800"
tm "WireNameMgr"
)
)
on &631
)
*1079 (Wire
uid 17354,0
shape (OrthoPolyLine
uid 17355,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-138000,33000,-125750,33000"
pts [
"-138000,33000"
"-125750,33000"
]
)
end &519
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17359,0
va (VaSet
)
xt "-137000,32000,-130500,33000"
st "hs_dxout : (3:0)"
blo "-137000,32800"
tm "WireNameMgr"
)
)
on &632
)
*1080 (Wire
uid 17851,0
shape (OrthoPolyLine
uid 17852,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-104250,26000,-96000,26000"
pts [
"-104250,26000"
"-96000,26000"
]
)
start &514
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 17855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17856,0
va (VaSet
)
xt "-103000,25000,-97100,26000"
st "sc_addr : (4:0)"
blo "-103000,25800"
tm "WireNameMgr"
)
)
on &634
)
*1081 (Wire
uid 17875,0
shape (OrthoPolyLine
uid 17876,0
va (VaSet
vasetType 3
)
xt "-133000,-13000,-125750,-13000"
pts [
"-133000,-13000"
"-125750,-13000"
]
)
end &527
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17880,0
va (VaSet
)
xt "-132000,-14000,-130000,-13000"
st "clk40"
blo "-132000,-13200"
tm "WireNameMgr"
)
)
on &177
)
*1082 (Wire
uid 17881,0
shape (OrthoPolyLine
uid 17882,0
va (VaSet
vasetType 3
)
xt "-133000,-11000,-125750,-11000"
pts [
"-133000,-11000"
"-125750,-11000"
]
)
end &515
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17886,0
va (VaSet
)
xt "-132000,-12000,-129500,-11000"
st "clk160"
blo "-132000,-11200"
tm "WireNameMgr"
)
)
on &203
)
*1083 (Wire
uid 17887,0
shape (OrthoPolyLine
uid 17888,0
va (VaSet
vasetType 3
)
xt "-133000,-12000,-125750,-12000"
pts [
"-133000,-12000"
"-125750,-12000"
]
)
end &516
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17892,0
va (VaSet
)
xt "-132000,-13000,-130000,-12000"
st "clk80"
blo "-132000,-12200"
tm "WireNameMgr"
)
)
on &410
)
*1084 (Wire
uid 17893,0
shape (OrthoPolyLine
uid 17894,0
va (VaSet
vasetType 3
)
xt "-133000,-10000,-125750,-10000"
pts [
"-133000,-10000"
"-125750,-10000"
]
)
end &517
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 17897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17898,0
va (VaSet
)
xt "-132000,-11000,-131000,-10000"
st "rst"
blo "-132000,-10200"
tm "WireNameMgr"
)
)
on &176
)
*1085 (Wire
uid 17901,0
shape (OrthoPolyLine
uid 17902,0
va (VaSet
vasetType 3
)
xt "-155000,-26000,-147750,-26000"
pts [
"-155000,-26000"
"-147750,-26000"
]
)
end &416
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 17905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17906,0
va (VaSet
)
xt "-154000,-27000,-149400,-26000"
st "rst_hsio_n"
blo "-154000,-26200"
tm "WireNameMgr"
)
)
on &635
)
*1086 (Wire
uid 17911,0
shape (OrthoPolyLine
uid 17912,0
va (VaSet
vasetType 3
)
xt "-143000,14000,-134750,14000"
pts [
"-143000,14000"
"-134750,14000"
]
)
start &448
sat 2
eat 16
st 0
sf 1
tg (WTG
uid 17917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17918,0
va (VaSet
)
xt "-142000,13000,-137400,14000"
st "rst_hsio_n"
blo "-142000,13800"
tm "WireNameMgr"
)
)
on &635
)
*1087 (Wire
uid 19047,0
shape (OrthoPolyLine
uid 19048,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-134000,106000,-125750,106000"
pts [
"-125750,106000"
"-134000,106000"
]
)
start &640
es 0
sat 32
eat 16
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19051,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19052,0
va (VaSet
)
xt "-133000,105000,-125700,106000"
st "vmod_exp_nio(5)"
blo "-133000,105800"
tm "WireNameMgr"
)
)
on &151
)
*1088 (Wire
uid 19059,0
shape (OrthoPolyLine
uid 19060,0
va (VaSet
vasetType 3
)
xt "-115250,99000,-99000,105000"
pts [
"-108250,99000"
"-99000,99000"
"-99000,105000"
"-115250,105000"
]
)
start &769
end &641
es 0
sat 32
eat 32
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19062,0
va (VaSet
)
xt "-107000,98000,-102800,99000"
st "vmod_d(2)"
blo "-107000,98800"
tm "WireNameMgr"
)
)
on &194
)
*1089 (Wire
uid 19063,0
shape (OrthoPolyLine
uid 19064,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-134000,105000,-125750,105000"
pts [
"-125750,105000"
"-134000,105000"
]
)
start &639
es 0
sat 32
eat 16
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19067,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19068,0
va (VaSet
)
xt "-133000,104000,-125700,105000"
st "vmod_exp_pio(5)"
blo "-133000,104800"
tm "WireNameMgr"
)
)
on &150
)
*1090 (Wire
uid 19171,0
shape (OrthoPolyLine
uid 19172,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-144000,100000,-125750,100000"
pts [
"-144000,100000"
"-125750,100000"
]
)
start &646
end &772
es 0
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19176,0
va (VaSet
)
xt "-143000,99000,-137700,100000"
st "stat : (127:0)"
blo "-143000,99800"
tm "WireNameMgr"
)
)
on &645
)
*1091 (Wire
uid 19188,0
shape (OrthoPolyLine
uid 19189,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-176000,99000,-167000,99000"
pts [
"-176000,99000"
"-167000,99000"
]
)
end &646
sat 16
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19194,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19195,0
va (VaSet
)
xt "-175000,98000,-170300,99000"
st "fw_version"
blo "-175000,98800"
tm "WireNameMgr"
)
)
on &274
)
*1092 (Wire
uid 19705,0
shape (OrthoPolyLine
uid 19706,0
va (VaSet
vasetType 3
)
xt "-73000,-58000,-68000,-58000"
pts [
"-73000,-58000"
"-68000,-58000"
]
)
sat 16
eat 16
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19712,0
va (VaSet
)
xt "-72000,-59000,-67800,-58000"
st "vmod_d(2)"
blo "-72000,-58200"
tm "WireNameMgr"
)
)
on &194
)
*1093 (Wire
uid 19731,0
shape (OrthoPolyLine
uid 19732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-92250,-60000,-82000,-60000"
pts [
"-92250,-60000"
"-82000,-60000"
]
)
end &667
ss 0
es 0
sat 16
eat 32
sty 1
sl "(0)"
st 0
sf 1
si 0
tg (WTG
uid 19737,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19738,0
va (VaSet
)
xt "-92000,-61000,-85900,-60000"
st "ddrtx(0) : (1:0)"
blo "-92000,-60200"
tm "WireNameMgr"
)
)
on &637
)
*1094 (Wire
uid 19739,0
shape (OrthoPolyLine
uid 19740,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-92250,-58000,-82000,-58000"
pts [
"-92250,-58000"
"-82000,-58000"
]
)
end &662
ss 0
es 0
sat 16
eat 32
sty 1
sl "(1)"
st 0
sf 1
si 0
tg (WTG
uid 19745,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19746,0
va (VaSet
)
xt "-92000,-59000,-85900,-58000"
st "ddrtx(1) : (1:0)"
blo "-92000,-58200"
tm "WireNameMgr"
)
)
on &637
)
*1095 (Wire
uid 19794,0
shape (OrthoPolyLine
uid 19795,0
va (VaSet
vasetType 3
)
xt "-76000,-59000,-66000,-59000"
pts [
"-76000,-59000"
"-66000,-59000"
]
)
start &664
end &651
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 19799,0
va (VaSet
)
xt "-72000,-60000,-69400,-59000"
st "d2_led"
blo "-72000,-59200"
tm "WireNameMgr"
)
)
on &684
)
*1096 (Wire
uid 21324,0
shape (OrthoPolyLine
uid 21325,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,34000,-171750,34000"
pts [
"-182000,34000"
"-171750,34000"
]
)
end &804
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21329,0
va (VaSet
)
xt "-181000,33000,-173700,34000"
st "vmod_exp_nio(3)"
blo "-181000,33800"
tm "WireNameMgr"
)
)
on &151
)
*1097 (Wire
uid 21330,0
shape (OrthoPolyLine
uid 21331,0
va (VaSet
vasetType 3
)
xt "-159000,-30000,-125750,-14000"
pts [
"-159000,-30000"
"-159000,-14000"
"-125750,-14000"
]
)
start &1015
end &526
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21333,0
va (VaSet
)
xt "-132000,-15000,-126800,-14000"
st "vmodin_bco"
blo "-132000,-14200"
tm "WireNameMgr"
)
)
on &408
)
*1098 (Wire
uid 21357,0
shape (OrthoPolyLine
uid 21358,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,38000,-171750,38000"
pts [
"-182000,38000"
"-171750,38000"
]
)
end &811
sat 16
eat 32
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21361,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21362,0
va (VaSet
)
xt "-181000,37000,-173700,38000"
st "vmod_exp_nio(6)"
blo "-181000,37800"
tm "WireNameMgr"
)
)
on &151
)
*1099 (Wire
uid 21384,0
shape (OrthoPolyLine
uid 21385,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,42000,-171750,42000"
pts [
"-182000,42000"
"-171750,42000"
]
)
end &818
sat 16
eat 32
sty 1
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21389,0
va (VaSet
)
xt "-181000,41000,-173700,42000"
st "vmod_exp_nio(9)"
blo "-181000,41800"
tm "WireNameMgr"
)
)
on &151
)
*1100 (Wire
uid 21411,0
shape (OrthoPolyLine
uid 21412,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,46000,-171750,46000"
pts [
"-182000,46000"
"-171750,46000"
]
)
end &825
sat 16
eat 32
sty 1
sl "(14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21416,0
va (VaSet
)
xt "-181000,45000,-173200,46000"
st "vmod_exp_nio(14)"
blo "-181000,45800"
tm "WireNameMgr"
)
)
on &151
)
*1101 (Wire
uid 21417,0
shape (OrthoPolyLine
uid 21418,0
va (VaSet
vasetType 3
)
xt "-162250,33000,-153000,33000"
pts [
"-153000,33000"
"-162250,33000"
]
)
start &686
end &802
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21424,0
va (VaSet
)
xt "-161000,32000,-156800,33000"
st "vmod_d(0)"
blo "-161000,32800"
tm "WireNameMgr"
)
)
on &194
)
*1102 (Wire
uid 21425,0
shape (OrthoPolyLine
uid 21426,0
va (VaSet
vasetType 3
)
xt "-162250,37000,-153000,37000"
pts [
"-153000,37000"
"-162250,37000"
]
)
start &697
end &809
sat 32
eat 32
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21432,0
va (VaSet
)
xt "-161000,36000,-156800,37000"
st "vmod_d(3)"
blo "-161000,36800"
tm "WireNameMgr"
)
)
on &194
)
*1103 (Wire
uid 21433,0
shape (OrthoPolyLine
uid 21434,0
va (VaSet
vasetType 3
)
xt "-162250,41000,-153000,41000"
pts [
"-153000,41000"
"-162250,41000"
]
)
start &708
end &816
sat 32
eat 32
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21440,0
va (VaSet
)
xt "-161000,40000,-156800,41000"
st "vmod_d(6)"
blo "-161000,40800"
tm "WireNameMgr"
)
)
on &194
)
*1104 (Wire
uid 21441,0
shape (OrthoPolyLine
uid 21442,0
va (VaSet
vasetType 3
)
xt "-162250,45000,-153000,45000"
pts [
"-153000,45000"
"-162250,45000"
]
)
start &719
end &823
sat 32
eat 32
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 21447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21448,0
va (VaSet
)
xt "-161000,44000,-156800,45000"
st "vmod_d(9)"
blo "-161000,44800"
tm "WireNameMgr"
)
)
on &194
)
*1105 (Wire
uid 21561,0
shape (OrthoPolyLine
uid 21562,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-148000,33000,-139000,33000"
pts [
"-148000,33000"
"-139000,33000"
]
)
start &688
sat 32
eat 16
sty 1
sl "(0)"
st 0
sf 1
si 0
tg (WTG
uid 21567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21568,0
va (VaSet
)
xt "-148000,32000,-140400,33000"
st "hs_dxout(0) : (3:0)"
blo "-148000,32800"
tm "WireNameMgr"
)
)
on &632
)
*1106 (Wire
uid 21569,0
shape (OrthoPolyLine
uid 21570,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-148000,37000,-139000,37000"
pts [
"-148000,37000"
"-139000,37000"
]
)
start &699
sat 32
eat 16
sty 1
sl "(1)"
st 0
sf 1
si 0
tg (WTG
uid 21575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21576,0
va (VaSet
)
xt "-148000,36000,-140400,37000"
st "hs_dxout(1) : (3:0)"
blo "-148000,36800"
tm "WireNameMgr"
)
)
on &632
)
*1107 (Wire
uid 21577,0
shape (OrthoPolyLine
uid 21578,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-148000,41000,-139000,41000"
pts [
"-148000,41000"
"-139000,41000"
]
)
start &710
sat 32
eat 16
sty 1
sl "(2)"
st 0
sf 1
si 0
tg (WTG
uid 21583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21584,0
va (VaSet
)
xt "-148000,40000,-140400,41000"
st "hs_dxout(2) : (3:0)"
blo "-148000,40800"
tm "WireNameMgr"
)
)
on &632
)
*1108 (Wire
uid 21585,0
shape (OrthoPolyLine
uid 21586,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-148000,45000,-139000,45000"
pts [
"-148000,45000"
"-139000,45000"
]
)
start &721
sat 32
eat 16
sty 1
sl "(3)"
st 0
sf 1
si 0
tg (WTG
uid 21591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21592,0
va (VaSet
)
xt "-148000,44000,-140400,45000"
st "hs_dxout(3) : (3:0)"
blo "-148000,44800"
tm "WireNameMgr"
)
)
on &632
)
*1109 (Wire
uid 22189,0
shape (OrthoPolyLine
uid 22190,0
va (VaSet
vasetType 3
)
xt "-86250,-21000,-68750,-21000"
pts [
"-86250,-21000"
"-68750,-21000"
]
)
start &862
end &741
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22194,0
va (VaSet
)
xt "-74000,-22000,-71200,-21000"
st "sh_bco"
blo "-74000,-21200"
tm "WireNameMgr"
)
)
on &755
)
*1110 (Wire
uid 22197,0
shape (OrthoPolyLine
uid 22198,0
va (VaSet
vasetType 3
)
xt "-86250,-18000,-68750,-18000"
pts [
"-86250,-18000"
"-68750,-18000"
]
)
start &868
end &742
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22202,0
va (VaSet
)
xt "-74000,-19000,-71400,-18000"
st "sh_drc"
blo "-74000,-18200"
tm "WireNameMgr"
)
)
on &756
)
*1111 (Wire
uid 22257,0
shape (OrthoPolyLine
uid 22258,0
va (VaSet
vasetType 3
)
xt "-104250,47000,-97000,47000"
pts [
"-97000,47000"
"-104250,47000"
]
)
end &536
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22262,0
va (VaSet
)
xt "-103000,46000,-101900,47000"
st "LO"
blo "-103000,46800"
tm "WireNameMgr"
)
)
on &175
)
*1112 (Wire
uid 22270,0
shape (OrthoPolyLine
uid 22271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-79000,28000,-68750,28000"
pts [
"-79000,28000"
"-68750,28000"
]
)
start &757
end &730
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 22274,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22275,0
va (VaSet
)
xt "-78000,27000,-72900,28000"
st "addr1 : (4:0)"
blo "-78000,27800"
tm "WireNameMgr"
)
)
on &762
)
*1113 (Wire
uid 22278,0
shape (OrthoPolyLine
uid 22279,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-79000,27000,-68750,27000"
pts [
"-79000,27000"
"-68750,27000"
]
)
start &757
end &735
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 22282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22283,0
va (VaSet
)
xt "-78000,26000,-72900,27000"
st "addr0 : (4:0)"
blo "-78000,26800"
tm "WireNameMgr"
)
)
on &761
)
*1114 (Wire
uid 22286,0
shape (OrthoPolyLine
uid 22287,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-79000,29000,-68750,29000"
pts [
"-79000,29000"
"-68750,29000"
]
)
start &757
end &740
sat 2
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 22290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22291,0
va (VaSet
)
xt "-78000,28000,-72900,29000"
st "addr2 : (4:0)"
blo "-78000,28800"
tm "WireNameMgr"
)
)
on &763
)
*1115 (Wire
uid 22308,0
shape (OrthoPolyLine
uid 22309,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,45000,-171750,45000"
pts [
"-182000,45000"
"-171750,45000"
]
)
end &824
sat 16
eat 32
sty 1
sl "(14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22315,0
va (VaSet
)
xt "-181000,44000,-173200,45000"
st "vmod_exp_pio(14)"
blo "-181000,44800"
tm "WireNameMgr"
)
)
on &150
)
*1116 (Wire
uid 22316,0
shape (OrthoPolyLine
uid 22317,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,37000,-171750,37000"
pts [
"-182000,37000"
"-171750,37000"
]
)
end &810
sat 16
eat 32
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22323,0
va (VaSet
)
xt "-181000,36000,-173700,37000"
st "vmod_exp_pio(6)"
blo "-181000,36800"
tm "WireNameMgr"
)
)
on &150
)
*1117 (Wire
uid 22324,0
shape (OrthoPolyLine
uid 22325,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,41000,-171750,41000"
pts [
"-182000,41000"
"-171750,41000"
]
)
end &817
sat 16
eat 32
sty 1
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22331,0
va (VaSet
)
xt "-181000,40000,-173700,41000"
st "vmod_exp_pio(9)"
blo "-181000,40800"
tm "WireNameMgr"
)
)
on &150
)
*1118 (Wire
uid 22332,0
shape (OrthoPolyLine
uid 22333,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-182000,33000,-171750,33000"
pts [
"-182000,33000"
"-171750,33000"
]
)
end &803
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22338,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22339,0
va (VaSet
)
xt "-181000,32000,-173700,33000"
st "vmod_exp_pio(3)"
blo "-181000,32800"
tm "WireNameMgr"
)
)
on &150
)
*1119 (Wire
uid 22385,0
shape (OrthoPolyLine
uid 22386,0
va (VaSet
vasetType 3
)
xt "-134000,95000,-125750,95000"
pts [
"-134000,95000"
"-125750,95000"
]
)
end &773
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22390,0
va (VaSet
)
xt "-133000,94000,-129600,95000"
st "strobe40"
blo "-133000,94800"
tm "WireNameMgr"
)
)
on &777
)
*1120 (Wire
uid 22403,0
shape (OrthoPolyLine
uid 22404,0
va (VaSet
vasetType 3
)
xt "-134000,92000,-125750,92000"
pts [
"-134000,92000"
"-125750,92000"
]
)
end &765
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22408,0
va (VaSet
)
xt "-133000,91000,-131000,92000"
st "clk40"
blo "-133000,91800"
tm "WireNameMgr"
)
)
on &177
)
*1121 (Wire
uid 22409,0
shape (OrthoPolyLine
uid 22410,0
va (VaSet
vasetType 3
)
xt "-134000,93000,-125750,93000"
pts [
"-134000,93000"
"-125750,93000"
]
)
end &766
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22414,0
va (VaSet
)
xt "-133000,92000,-132000,93000"
st "rst"
blo "-133000,92800"
tm "WireNameMgr"
)
)
on &176
)
*1122 (Wire
uid 22415,0
shape (OrthoPolyLine
uid 22416,0
va (VaSet
vasetType 3
)
xt "-134000,98000,-125750,98000"
pts [
"-134000,98000"
"-125750,98000"
]
)
end &767
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22420,0
va (VaSet
)
xt "-133000,97000,-126100,98000"
st "tmu_coml0_swap"
blo "-133000,97800"
tm "WireNameMgr"
)
)
on &778
)
*1123 (Wire
uid 22427,0
shape (OrthoPolyLine
uid 22428,0
va (VaSet
vasetType 3
)
xt "-134000,94000,-125750,94000"
pts [
"-134000,94000"
"-125750,94000"
]
)
end &770
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22432,0
va (VaSet
)
xt "-133000,93000,-131000,94000"
st "clk80"
blo "-133000,93800"
tm "WireNameMgr"
)
)
on &410
)
*1124 (Wire
uid 22433,0
shape (OrthoPolyLine
uid 22434,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-108250,100000,-101000,100000"
pts [
"-108250,100000"
"-101000,100000"
]
)
start &771
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22438,0
va (VaSet
)
xt "-107000,99000,-105800,100000"
st "reg"
blo "-107000,99800"
tm "WireNameMgr"
)
)
on &636
)
*1125 (Wire
uid 22453,0
shape (OrthoPolyLine
uid 22454,0
va (VaSet
vasetType 3
)
xt "-134000,97000,-125750,97000"
pts [
"-134000,97000"
"-125750,97000"
]
)
end &768
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22460,0
va (VaSet
)
xt "-133000,96000,-127700,97000"
st "vmodin_com"
blo "-133000,96800"
tm "WireNameMgr"
)
)
on &192
)
*1126 (Wire
uid 22487,0
shape (OrthoPolyLine
uid 22488,0
va (VaSet
vasetType 3
)
xt "-131250,-30000,-124000,-30000"
pts [
"-131250,-30000"
"-124000,-30000"
]
)
start &423
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 22491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22492,0
va (VaSet
)
xt "-130000,-31000,-126600,-30000"
st "strobe40"
blo "-130000,-30200"
tm "WireNameMgr"
)
)
on &777
)
*1127 (Wire
uid 22493,0
shape (OrthoPolyLine
uid 22494,0
va (VaSet
vasetType 3
)
xt "-143000,16000,-135000,16000"
pts [
"-143000,16000"
"-135000,16000"
]
)
start &448
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 22499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22500,0
va (VaSet
)
xt "-142000,15000,-135100,16000"
st "tmu_coml0_swap"
blo "-142000,15800"
tm "WireNameMgr"
)
)
on &778
)
*1128 (Wire
uid 22569,0
shape (OrthoPolyLine
uid 22570,0
va (VaSet
vasetType 3
)
xt "-93000,-7000,-88750,-7000"
pts [
"-93000,-7000"
"-88750,-7000"
]
)
end &782
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22574,0
va (VaSet
)
xt "-92000,-8000,-90900,-7000"
st "LO"
blo "-92000,-7200"
tm "WireNameMgr"
)
)
on &175
)
*1129 (Wire
uid 22575,0
shape (OrthoPolyLine
uid 22576,0
va (VaSet
vasetType 3
)
xt "-93000,4000,-88750,4000"
pts [
"-93000,4000"
"-88750,4000"
]
)
end &793
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22581,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22582,0
va (VaSet
)
xt "-92000,3000,-90900,4000"
st "LO"
blo "-92000,3800"
tm "WireNameMgr"
)
)
on &175
)
*1130 (Wire
uid 22622,0
shape (OrthoPolyLine
uid 22623,0
va (VaSet
vasetType 3
)
xt "-93000,-11000,-88750,-11000"
pts [
"-93000,-11000"
"-88750,-11000"
]
)
end &784
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22627,0
va (VaSet
)
xt "-92000,-12000,-88600,-11000"
st "strobe40"
blo "-92000,-11200"
tm "WireNameMgr"
)
)
on &777
)
*1131 (Wire
uid 22665,0
shape (OrthoPolyLine
uid 22666,0
va (VaSet
vasetType 3
)
xt "-93000,0,-88750,0"
pts [
"-93000,0"
"-88750,0"
]
)
end &795
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 22671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 22672,0
va (VaSet
)
xt "-92000,-1000,-88600,0"
st "strobe40"
blo "-92000,-200"
tm "WireNameMgr"
)
)
on &777
)
*1132 (Wire
uid 23789,0
shape (OrthoPolyLine
uid 23790,0
va (VaSet
vasetType 3
)
xt "-90000,66000,-84750,66000"
pts [
"-90000,66000"
"-84750,66000"
]
)
end &835
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23794,0
va (VaSet
)
xt "-89000,65000,-88300,66000"
st "l0"
blo "-89000,65800"
tm "WireNameMgr"
)
)
on &204
)
*1133 (Wire
uid 23795,0
shape (OrthoPolyLine
uid 23796,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-64250,66000,-55000,66000"
pts [
"-64250,66000"
"-55000,66000"
]
)
start &837
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 23799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23800,0
va (VaSet
)
xt "-62000,65000,-58300,66000"
st "abc_DIN1"
blo "-62000,65800"
tm "WireNameMgr"
)
)
on &849
)
*1134 (Wire
uid 23801,0
shape (OrthoPolyLine
uid 23802,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-64250,69000,-55000,69000"
pts [
"-64250,69000"
"-55000,69000"
]
)
start &840
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 23805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23806,0
va (VaSet
)
xt "-62000,68000,-58300,69000"
st "abc_DIN4"
blo "-62000,68800"
tm "WireNameMgr"
)
)
on &848
)
*1135 (Wire
uid 23807,0
shape (OrthoPolyLine
uid 23808,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-64250,70000,-55000,70000"
pts [
"-64250,70000"
"-55000,70000"
]
)
start &841
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 23811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23812,0
va (VaSet
)
xt "-62000,69000,-58300,70000"
st "abc_DIN5"
blo "-62000,69800"
tm "WireNameMgr"
)
)
on &846
)
*1136 (Wire
uid 23813,0
shape (OrthoPolyLine
uid 23814,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-64250,68000,-55000,68000"
pts [
"-64250,68000"
"-55000,68000"
]
)
start &839
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 23817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23818,0
va (VaSet
)
xt "-62000,67000,-58300,68000"
st "abc_DIN3"
blo "-62000,67800"
tm "WireNameMgr"
)
)
on &845
)
*1137 (Wire
uid 23819,0
shape (OrthoPolyLine
uid 23820,0
va (VaSet
vasetType 3
)
xt "-98000,62000,-84750,62000"
pts [
"-98000,62000"
"-84750,62000"
]
)
end &834
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23824,0
va (VaSet
)
xt "-97000,61000,-94200,62000"
st "sh_bco"
blo "-97000,61800"
tm "WireNameMgr"
)
)
on &755
)
*1138 (Wire
uid 23833,0
shape (OrthoPolyLine
uid 23834,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-64250,67000,-55000,67000"
pts [
"-64250,67000"
"-55000,67000"
]
)
start &838
es 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 23837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23838,0
va (VaSet
)
xt "-62000,66000,-58300,67000"
st "abc_DIN2"
blo "-62000,66800"
tm "WireNameMgr"
)
)
on &847
)
*1139 (Wire
uid 23869,0
shape (OrthoPolyLine
uid 23870,0
va (VaSet
vasetType 3
)
xt "-98000,63000,-94000,63000"
pts [
"-98000,63000"
"-94000,63000"
]
)
end &851
es 0
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23876,0
va (VaSet
)
xt "-97000,62000,-94200,63000"
st "sc_rstb"
blo "-97000,62800"
tm "WireNameMgr"
)
)
on &624
)
*1140 (Wire
uid 23901,0
shape (OrthoPolyLine
uid 23902,0
va (VaSet
vasetType 3
)
xt "-89000,63000,-84750,63000"
pts [
"-89000,63000"
"-84750,63000"
]
)
start &853
end &836
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23908,0
va (VaSet
)
xt "-89000,62000,-86700,63000"
st "sc_rst"
blo "-89000,62800"
tm "WireNameMgr"
)
)
on &860
)
*1141 (Wire
uid 23923,0
shape (OrthoPolyLine
uid 23924,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-77250,40000,-68750,40000"
pts [
"-77250,40000"
"-68750,40000"
]
)
end &751
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 23929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23930,0
va (VaSet
)
xt "-75000,39000,-71300,40000"
st "abc_DIN3"
blo "-75000,39800"
tm "WireNameMgr"
)
)
on &845
)
*1142 (Wire
uid 23931,0
shape (OrthoPolyLine
uid 23932,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-77250,38000,-68750,38000"
pts [
"-77250,38000"
"-68750,38000"
]
)
end &749
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 23937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23938,0
va (VaSet
)
xt "-75000,37000,-71300,38000"
st "abc_DIN1"
blo "-75000,37800"
tm "WireNameMgr"
)
)
on &849
)
*1143 (Wire
uid 23939,0
shape (OrthoPolyLine
uid 23940,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-77250,39000,-68750,39000"
pts [
"-77250,39000"
"-68750,39000"
]
)
end &750
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 23945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23946,0
va (VaSet
)
xt "-75000,38000,-71300,39000"
st "abc_DIN2"
blo "-75000,38800"
tm "WireNameMgr"
)
)
on &847
)
*1144 (Wire
uid 24498,0
shape (OrthoPolyLine
uid 24499,0
va (VaSet
vasetType 3
)
xt "-104250,-21000,-95750,-13000"
pts [
"-104250,-13000"
"-99000,-13000"
"-99000,-21000"
"-95750,-21000"
]
)
start &508
end &863
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 24502,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24503,0
va (VaSet
)
xt "-103000,-14000,-99700,-13000"
st "sh_bco0"
blo "-103000,-13200"
tm "WireNameMgr"
)
)
on &873
)
*1145 (Wire
uid 24506,0
shape (OrthoPolyLine
uid 24507,0
va (VaSet
vasetType 3
)
xt "-104250,-18000,-95750,-12000"
pts [
"-104250,-12000"
"-98000,-12000"
"-98000,-18000"
"-95750,-18000"
]
)
start &509
end &869
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 24510,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24511,0
va (VaSet
)
xt "-103000,-13000,-99900,-12000"
st "sh_drc0"
blo "-103000,-12200"
tm "WireNameMgr"
)
)
on &874
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *1146 (PackageList
uid 1356,0
stg "VerticalLayoutStrategy"
textVec [
*1147 (Text
uid 1357,0
va (VaSet
font "courier,8,1"
)
xt "6000,70100,12500,71000"
st "Package List"
blo "6000,70800"
)
*1148 (MLText
uid 1358,0
va (VaSet
)
xt "6000,71000,18400,80000"
st "library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;
library unisim;
use unisim.VCOMPONENTS.all;
use ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1359,0
stg "VerticalLayoutStrategy"
textVec [
*1149 (Text
uid 1360,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,54375,29200,55375"
st "Compiler Directives"
blo "21000,55175"
)
*1150 (Text
uid 1361,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,55375,30500,56375"
st "Pre-module directives:"
blo "21000,56175"
)
*1151 (MLText
uid 1362,0
va (VaSet
isHidden 1
)
xt "21000,56375,28800,58375"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*1152 (Text
uid 1363,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,58375,31000,59375"
st "Post-module directives:"
blo "21000,59175"
)
*1153 (MLText
uid 1364,0
va (VaSet
isHidden 1
)
xt "21000,54375,21000,54375"
tm "BdCompilerDirectivesTextMgr"
)
*1154 (Text
uid 1365,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "21000,59375,30600,60375"
st "End-module directives:"
blo "21000,60175"
)
*1155 (MLText
uid 1366,0
va (VaSet
isHidden 1
)
xt "21000,60375,21000,60375"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,3,3204,1157"
viewArea "-189033,-77138,76363,111419"
cachedDiagramExtent "-738000,-74000,314400,178175"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-74000,-53000"
lastUid 25032,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1156 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*1157 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*1158 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1159 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*1160 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*1161 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1162 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*1163 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*1164 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1165 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*1166 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*1167 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1168 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*1169 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*1170 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1171 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*1172 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1173 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*1174 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*1175 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*1176 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,54375,20500,55375"
st "Declarations"
blo "15000,55175"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,55375,17400,56375"
st "Ports:"
blo "15000,56175"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,175175,18700,176175"
st "Pre User:"
blo "15000,175975"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "15000,54375,15000,54375"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,176175,22200,177175"
st "Diagram Signals:"
blo "15000,176975"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "15000,177175,19700,178175"
st "Post User:"
blo "15000,177975"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "15000,54375,15000,54375"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 398,0
usingSuid 1
emptyRow *1177 (LEmptyRow
)
uid 1369,0
optionalChildren [
*1178 (RefLabelRowHdr
)
*1179 (TitleRowHdr
)
*1180 (FilterRowHdr
)
*1181 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1182 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1183 (GroupColHdr
tm "GroupColHdrMgr"
)
*1184 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*1185 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*1186 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*1187 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*1188 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*1189 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*1190 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_i"
t "std_logic"
prec "--#clockpinforAtlysrevCboard"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 1192,0
)
*1191 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_ast_ni"
t "std_logic"
prec "--#onBoardUSBcontroller"
eolc "--#Bank=0, Pinname=IO_L35P_GCLK17, Schname=U1-FLAGA"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 1194,0
)
*1192 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_dst_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L35N_GCLK16, Schname=U1-FLAGB"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
uid 1196,0
)
*1193 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_flag_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64P_SCP5, Schname=U1-FLAGC"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
uid 1198,0
)
*1194 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_wait_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63P_SCP7, Schname=U1-SLRD"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
uid 1200,0
)
*1195 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_db_io"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=0, Pinname=IO_L2N, Schname=U1-FD0"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
uid 1202,0
)
*1196 (LeafLogPort
port (LogicalPort
decl (Decl
n "usb_clk_i"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L37P_GCLK13, Schname=U1-IFCLK"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
uid 1204,0
)
*1197 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_oe_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L64N_SCP4, Schname=U1-SLOE"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
uid 1206,0
)
*1198 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_wr_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L63N_SCP6, Schname=U1-SLWR"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
uid 1208,0
)
*1199 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_pktend_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L1N_VREF, Schname=U1-PKTEND"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
uid 1210,0
)
*1200 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_dir_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L2P, Schname=U1-SLCS"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
uid 1212,0
)
*1201 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_mode_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L6N, Schname=U1-INT0#"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
uid 1214,0
)
*1202 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usb_adr_o"
t "std_logic_vector"
b "(1 downto 0)"
eolc "--#Bank=0, Pinname=IO_L62N_VREF, Schname=U1-FIFOAD0"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
uid 1216,0
)
*1203 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "flash_clk_o"
t "std_logic"
prec "--#onBoardQuad-SPIFlash"
eolc "--#Bank=2, Pinname=IO_L1P_CCLK_2, Schname=SCK"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
uid 1218,0
)
*1204 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "flash_cs_o"
t "std_logic"
eolc "--#Bank=2, Pinname=IO_L65N_CSO_B_2, Schname=CS"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
uid 1220,0
)
*1205 (LeafLogPort
port (LogicalPort
decl (Decl
n "flash_dq_i"
t "std_logic_vector"
b "(3 downto 0)"
eolc "--#Bank=2, Pinname=IO_L3N_MOSI_CSI_B_MISO0_2, Schname=SDI"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
uid 1222,0
)
*1206 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "led_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
uid 1224,0
)
*1207 (LeafLogPort
port (LogicalPort
decl (Decl
n "btn_i"
t "std_logic_vector"
b "(5 downto 0)"
prec "--#onBoardPUSHBUTTONS"
eolc "--#Bank=2, Pinname=IO_L1N_M0_CMPMISO_2, Schname=M0/RESET"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
uid 1226,0
)
*1208 (LeafLogPort
port (LogicalPort
decl (Decl
n "sw_i"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardSWITCHES"
eolc "--#Bank=0, Pinname=IO_L37N_GCLK12, Schname=SW0"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
uid 1228,0
)
*1209 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_rst_o"
t "std_logic"
prec "--#TEMACEthernetMAC"
eolc "--#Bank=1, Pinname=IO_L32N_A16_M1A9, Schname=E-RESET"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
uid 1230,0
)
*1210 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_txclk_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41N_GCLK8_M1CASN, Schname=E-TXCLK"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
uid 1232,0
)
*1211 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "eth_txd_o"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L37N_A6_M1A1, Schname=E-TXD0"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
uid 1234,0
)
*1212 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_txen_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L37P_A7_M1A0, Schname=E-TXEN"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
uid 1236,0
)
*1213 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_txer_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L38N_A4_M1CLKN, Schname=E-TXER"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
uid 1238,0
)
*1214 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_gtxclk_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L40P_GCLK11_M1A5, Schname=E-GTXCLK"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
uid 1240,0
)
*1215 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxd_i"
t "std_logic_vector"
b "(7 downto 0)"
eolc "--#Bank=1, Pinname=IO_L38P_A5_M1CLK, Schname=E-RXD0"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
uid 1242,0
)
*1216 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxdv_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35P_A11_M1A7, Schname=E-RXDV"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
uid 1244,0
)
*1217 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxer_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L35N_A10_M1A2, Schname=E-RXER"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
uid 1246,0
)
*1218 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_rxclk_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L41P_GCLK9_IRDY1_M1RASN, Schname=E-RXCLK"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
uid 1248,0
)
*1219 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_mdc_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L1N_A24_VREF, Schname=E-MDC"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
uid 1250,0
)
*1220 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_mdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48P_HDC_M1DQ8, Schname=E-MDIO"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
uid 1252,0
)
*1221 (LeafLogPort
port (LogicalPort
decl (Decl
n "eth_int_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L42N_GCLK6_TRDY1_M1LDM, Schname=E-INT"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
uid 1254,0
)
*1222 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_clk0_o"
t "std_logic"
prec "--#DDR2"
eolc "--#Bank=3, Pinname=IO_L46P_M3CLK, Schname=DDR-CK_P"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
uid 1256,0
)
*1223 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_clk1_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L46N_M3CLKN, Schname=DDR-CK_N"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
uid 1258,0
)
*1224 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_cke_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L53P_M3CKE, Schname=DDR-CKE"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
uid 1260,0
)
*1225 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ras_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43P_GCLK23_M3RASN, Schname=DDR-RAS"
preAdd 0
posAdd 0
o 36
suid 36,0
)
)
uid 1262,0
)
*1226 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_cas_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L43N_GCLK22_IRDY2_M3CASN, Schname=DDR-CAS"
preAdd 0
posAdd 0
o 37
suid 37,0
)
)
uid 1264,0
)
*1227 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_wen_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L50P_M3WE, Schname=DDR-WE"
preAdd 0
posAdd 0
o 38
suid 38,0
)
)
uid 1266,0
)
*1228 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_rzq_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L31P, Schname=RZQ"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
uid 1268,0
)
*1229 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_zio_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L83P, Schname=ZIO"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
uid 1270,0
)
*1230 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ba_o"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=3, Pinname=IO_L48P_M3BA0, Schname=DDR-BA0"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
uid 1272,0
)
*1231 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_a_o"
t "std_logic_vector"
b "(12 downto 0)"
eolc "--#Bank=3, Pinname=IO_L47P_M3A0, Schname=DDR-A0"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
uid 1274,0
)
*1232 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "ddr2_dq_io"
t "std_logic_vector"
b "(15 downto 0)"
eolc "--#Bank=3, Pinname=IO_L37P_M3DQ0, Schname=DDR-DQ0"
preAdd 0
posAdd 0
o 43
suid 43,0
)
)
uid 1276,0
)
*1233 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_udqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34P_M3UDQS, Schname=DDR-UDQS_P"
preAdd 0
posAdd 0
o 44
suid 44,0
)
)
uid 1278,0
)
*1234 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_udqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L34N_M3UDQSN, Schname=DDR-UDQS_N"
preAdd 0
posAdd 0
o 45
suid 45,0
)
)
uid 1280,0
)
*1235 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ldqs_po"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39P_M3LDQS, Schname=DDR-LDQS_P"
preAdd 0
posAdd 0
o 46
suid 46,0
)
)
uid 1282,0
)
*1236 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ldqs_no"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L39N_M3LDQSN, Schname=DDR-LDQS_N"
preAdd 0
posAdd 0
o 47
suid 47,0
)
)
uid 1284,0
)
*1237 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_ldm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42N_GCLK24_M3LDM, Schname=DDR-LDM"
preAdd 0
posAdd 0
o 48
suid 48,0
)
)
uid 1286,0
)
*1238 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_udm_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L42P_GCLK25_TRDY2_M3UDM, Schname=DDR-UDM"
preAdd 0
posAdd 0
o 49
suid 49,0
)
)
uid 1288,0
)
*1239 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr2_odt_o"
t "std_logic"
eolc "--#Bank=3, Pinname=IO_L45N_M3ODT, Schname=DDR-ODT"
preAdd 0
posAdd 0
o 50
suid 50,0
)
)
uid 1290,0
)
*1240 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_clk_po"
t "std_logic"
prec "--#onboardHDMIOUT"
eolc "--#Bank=0, Pinname=IO_L8P, Schname=TMDS-TX-CLK_P"
preAdd 0
posAdd 0
o 51
suid 51,0
)
)
uid 1292,0
)
*1241 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_clk_no"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L8N_VREF, Schname=TMDS-TX-CLK_N"
preAdd 0
posAdd 0
o 52
suid 52,0
)
)
uid 1294,0
)
*1242 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_d_po"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11P, Schname=TMDS-TX-0_P"
preAdd 0
posAdd 0
o 53
suid 53,0
)
)
uid 1296,0
)
*1243 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hdmi_o_d_no"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L11N, Schname=TMDS-TX-0_N"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
uid 1298,0
)
*1244 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_o_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34P_GCLK19, Schname=TMDS-TX-SCL"
preAdd 0
posAdd 0
o 55
suid 55,0
)
)
uid 1300,0
)
*1245 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_o_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L34N_GCLK18, Schname=TMDS-TX-SDA"
preAdd 0
posAdd 0
o 56
suid 56,0
)
)
uid 1302,0
)
*1246 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN1(PMODA)"
eolc "--#Bank=0, Pinname=IO_L36P_GCLK15, Schname=TMDS-RXB-CLK_P"
preAdd 0
posAdd 0
o 57
suid 57,0
)
)
uid 1304,0
)
*1247 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_clk_ni"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L36N_GCLK14, Schname=TMDS-RXB-CLK_N"
preAdd 0
posAdd 0
o 58
suid 58,0
)
)
uid 1306,0
)
*1248 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38P, Schname=TMDS-RXB-0_P"
preAdd 0
posAdd 0
o 59
suid 59,0
)
)
uid 1308,0
)
*1249 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i1_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=0, Pinname=IO_L38N_VREF, Schname=TMDS-RXB-0_N"
preAdd 0
posAdd 0
o 60
suid 60,0
)
)
uid 1310,0
)
*1250 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i1_scl_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50P, Schname=PMOD-SCL"
preAdd 0
posAdd 0
o 61
suid 61,0
)
)
uid 1312,0
)
*1251 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i1_sda_io"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L50N, Schname=PMOD-SDA"
preAdd 0
posAdd 0
o 62
suid 62,0
)
)
uid 1314,0
)
*1252 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_clk_pi"
t "std_logic"
prec "--#onboardHDMIIN2"
eolc "--#Bank=1, Pinname=IO_L43P_GCLK5_M1DQ4, Schname=TMDS-RX-CLK_P"
preAdd 0
posAdd 0
o 63
suid 63,0
)
)
uid 1316,0
)
*1253 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_clk_ni"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L43N_GCLK4_M1DQ5, Schname=TMDS-RX-CLK_N"
preAdd 0
posAdd 0
o 64
suid 64,0
)
)
uid 1318,0
)
*1254 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_d_pi"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45P_A1_M1LDQS, Schname=TMDS-RX-0_P"
preAdd 0
posAdd 0
o 65
suid 65,0
)
)
uid 1320,0
)
*1255 (LeafLogPort
port (LogicalPort
decl (Decl
n "hdmi_i2_d_ni"
t "std_logic_vector"
b "(2 downto 0)"
eolc "--#Bank=1, Pinname=IO_L45N_A0_M1LDQSN, Schname=TMDS-RX-0_N"
preAdd 0
posAdd 0
o 66
suid 66,0
)
)
uid 1322,0
)
*1256 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i2_scl_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47P_FWE_B_M1DQ0, Schname=TMDS-RX-SCL"
preAdd 0
posAdd 0
o 67
suid 67,0
)
)
uid 1324,0
)
*1257 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "hdmi_i2_sda_io"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L47N_LDC_M1DQ1, Schname=TMDS-RX-SDA"
preAdd 0
posAdd 0
o 68
suid 68,0
)
)
uid 1326,0
)
*1258 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbhost_clk_o"
t "std_logic"
prec "--#onboardUSBHostController"
eolc "--#Bank=1, Pinname=IO_L49P_M1DQ10, Schname=PIC32-SCK1"
preAdd 0
posAdd 0
o 69
suid 69,0
)
)
uid 1328,0
)
*1259 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbhost_ss_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L49N_M1DQ11, Schname=PIC32-SS1"
preAdd 0
posAdd 0
o 70
suid 70,0
)
)
uid 1330,0
)
*1260 (LeafLogPort
port (LogicalPort
decl (Decl
n "usbhost_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50P_M1UDQS, Schname=PIC32-SDI1"
preAdd 0
posAdd 0
o 71
suid 71,0
)
)
uid 1332,0
)
*1261 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbhost_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L48N_M1DQ9, Schname=PIC32-SDO1"
preAdd 0
posAdd 0
o 72
suid 72,0
)
)
uid 1334,0
)
*1262 (LeafLogPort
port (LogicalPort
decl (Decl
n "aud_bitclk_i"
t "std_logic"
prec "--#Audio"
eolc "--#Bank=1, Pinname=IO_L40N_GCLK10_M1A6, Schname=AUD-BIT-CLK"
preAdd 0
posAdd 0
o 73
suid 73,0
)
)
uid 1336,0
)
*1263 (LeafLogPort
port (LogicalPort
decl (Decl
n "aud_sdi_i"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51N_M1DQ13, Schname=AUD-SDI"
preAdd 0
posAdd 0
o 74
suid 74,0
)
)
uid 1338,0
)
*1264 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aud_sdo_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L50N_M1UDQSN, Schname=AUD-SDO"
preAdd 0
posAdd 0
o 75
suid 75,0
)
)
uid 1340,0
)
*1265 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aud_sync_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L52P_M1DQ14, Schname=AUD-SYNC"
preAdd 0
posAdd 0
o 76
suid 76,0
)
)
uid 1342,0
)
*1266 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "aud_rst_o"
t "std_logic"
eolc "--#Bank=1, Pinname=IO_L51P_M1DQ12, Schname=AUD-RESET"
preAdd 0
posAdd 0
o 77
suid 77,0
)
)
uid 1344,0
)
*1267 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "pmod_ja_io"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#PMODConnector"
eolc "--#Bank=2, Pinname=IO_L62N_D6, Schname=JA-D0_N"
preAdd 0
posAdd 0
o 78
suid 78,0
)
)
uid 1346,0
)
*1268 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "vmod_exp_pio"
t "std_logic_vector"
b "(20 downto 1)"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
posAdd 0
o 79
suid 79,0
)
)
uid 1348,0
)
*1269 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "vmod_exp_nio"
t "std_logic_vector"
b "(20 downto 1)"
eolc "--#Bank=2, Pinname=IO_L2N_CMPMOSI, Schname=EXP-IO1_N"
preAdd 0
posAdd 0
o 80
suid 80,0
)
)
uid 1350,0
)
*1270 (LeafLogPort
port (LogicalPort
decl (Decl
n "usbuart_rx_i"
t "std_logic"
prec "--#USBUARTConnector"
eolc "--#Bank=0, Pinname=IO_L66N_SCP0, Schname=USBB-RXD"
preAdd 0
posAdd 0
o 81
suid 81,0
)
)
uid 1352,0
)
*1271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
o 87
suid 92,0
)
)
uid 2342,0
)
*1272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 88
suid 93,0
)
)
uid 2344,0
)
*1273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 89
suid 106,0
)
)
uid 2629,0
)
*1274 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk40"
t "std_logic"
o 90
suid 133,0
)
)
uid 3167,0
)
*1275 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vmodin_com"
t "std_ulogic"
o 92
suid 147,0
)
)
uid 3455,0
)
*1276 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vmodin_l1r"
t "std_logic"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
posAdd 0
o 86
suid 148,0
)
)
uid 3457,0
)
*1277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vmodin_dclk"
t "std_logic"
prec "--#onboardVHDCI
--#Channnel1connectstoPsignals,Channel2toNsignals"
eolc "--#Bank=2, Pinname=IO_L2P_CMPCLK, Schname=EXP-IO1_P"
preAdd 0
posAdd 0
o 85
suid 153,0
)
)
uid 3689,0
)
*1278 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk160"
t "std_logic"
o 94
suid 159,0
)
)
uid 4363,0
)
*1279 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l0"
t "std_logic"
o 96
suid 186,0
)
)
uid 4736,0
)
*1280 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "com"
t "std_logic"
o 95
suid 187,0
)
)
uid 4738,0
)
*1281 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "l1"
t "std_logic"
o 97
suid 188,0
)
)
uid 4740,0
)
*1282 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r3s"
t "std_logic"
o 98
suid 189,0
)
)
uid 4742,0
)
*1283 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tick"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 101
suid 198,0
)
)
uid 6750,0
)
*1284 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 84
suid 202,0
)
)
uid 7120,0
)
*1285 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led0"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 100
suid 203,0
)
)
uid 7122,0
)
*1286 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fw_version"
t "std_logic_vector"
b "(7 downto 0)"
prec "--#onBoardLeds"
eolc "--#Bank=1, Pinname=IO_L52N_M1DQ15, Schname=LD0"
preAdd 0
posAdd 0
o 83
suid 210,0
)
)
uid 7769,0
)
*1287 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tog"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 102
suid 211,0
)
)
uid 7894,0
)
*1288 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vmodin_bco"
t "std_logic"
o 104
suid 226,0
)
)
uid 8589,0
)
*1289 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clkn40"
t "std_logic"
o 99
suid 264,0
)
)
uid 10056,0
)
*1290 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk80"
t "std_logic"
o 91
suid 265,0
)
)
uid 10058,0
)
*1291 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_n"
t "std_logic"
o 105
suid 275,0
)
)
uid 10463,0
)
*1292 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO2"
t "std_logic_vector"
b "(1 downto 0)"
o 106
suid 284,0
)
)
uid 13093,0
)
*1293 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO4"
t "std_logic_vector"
b "(3 downto 0)"
o 107
suid 285,0
)
)
uid 13095,0
)
*1294 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO8"
t "std_logic_vector"
b "(7 downto 0)"
o 108
suid 286,0
)
)
uid 13097,0
)
*1295 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO13"
t "std_logic_vector"
b "(12 downto 0)"
o 109
suid 287,0
)
)
uid 13099,0
)
*1296 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZERO16"
t "std_logic_vector"
b "(15 downto 0)"
o 110
suid 288,0
)
)
uid 13101,0
)
*1297 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "vmod_d"
t "std_logic_vector"
b "(15 downto 0)"
o 93
suid 151,0
)
)
uid 3524,0
)
*1298 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tog80"
t "std_logic_vector"
b "(MAX_TICTOG downto 0)"
o 103
suid 302,0
)
)
uid 13727,0
)
*1299 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ext_por_n"
t "std_logic"
o 111
suid 304,0
)
)
uid 14254,0
)
*1300 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "usbuart_tx_o"
t "std_logic"
eolc "--#Bank=0, Pinname=IO_L66P_SCP1, Schname=USBB-TXD"
preAdd 0
posAdd 0
o 82
suid 305,0
)
)
uid 15267,0
)
*1301 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hs_dxin"
t "std_logic_vector"
b "(3 downto 0)"
posAdd 0
o 112
suid 307,0
)
)
uid 16917,0
)
*1302 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_datl_da"
t "std_logic"
eolc "-- BDP10   -- DATA_1_P___DATA_L_N  *INVERT"
preAdd 0
posAdd 0
o 114
suid 319,0
)
)
uid 17246,0
)
*1303 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_datl_ad"
t "std_logic"
eolc "-- BDP10   -- DATA_1_P___DATA_L_N  *INVERT"
preAdd 0
posAdd 0
o 113
suid 320,0
)
)
uid 17248,0
)
*1304 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_xoffl_da"
t "std_logic"
eolc "-- BDP11   -- XOFF_1_P___XOFF_L_P"
preAdd 0
posAdd 0
o 118
suid 321,0
)
)
uid 17250,0
)
*1305 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_xoffl_ad"
t "std_logic"
eolc "-- BDP11   -- XOFF_1_P___XOFF_L_P"
preAdd 0
posAdd 0
o 117
suid 322,0
)
)
uid 17252,0
)
*1306 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_datr_da"
t "std_logic"
eolc "-- BDP13   -- DATA_R2_P___DATA_R_N  *INVERT"
preAdd 0
posAdd 0
o 116
suid 323,0
)
)
uid 17254,0
)
*1307 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_datr_ad"
t "std_logic"
eolc "-- BDP13   -- DATA_R2_P___DATA_R_N  *INVERT"
posAdd 0
o 115
suid 324,0
)
)
uid 17256,0
)
*1308 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_xoffr_da"
t "std_logic"
eolc "-- BDP12   -- XOFF_R2_P___XOFF_R_P"
preAdd 0
posAdd 0
o 120
suid 325,0
)
)
uid 17258,0
)
*1309 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_xoffr_ad"
t "std_logic"
eolc "-- BDP12   -- XOFF_R2_P___XOFF_R_P"
preAdd 0
posAdd 0
o 119
suid 326,0
)
)
uid 17260,0
)
*1310 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_rstb"
t "std_logic"
eolc "-- RSTB"
preAdd 0
posAdd 0
o 122
suid 328,0
)
)
uid 17262,0
)
*1311 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sh_l1r3"
t "std_logic"
eolc "-- R3"
preAdd 0
posAdd 0
o 123
suid 330,0
)
)
uid 17264,0
)
*1312 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_sdi_clk"
t "std_logic"
eolc "-- SDI_CLK          --SCN_I_CK"
preAdd 0
posAdd 0
o 125
suid 334,0
)
)
uid 17288,0
)
*1313 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_sdi_bc"
t "std_logic"
eolc "-- SDI_BC           --SCN_I_BC"
preAdd 0
posAdd 0
o 126
suid 335,0
)
)
uid 17290,0
)
*1314 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hy_xoff"
t "std_logic_vector"
b "(3 downto 0)"
o 128
suid 338,0
)
)
uid 17370,0
)
*1315 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hy_data"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- 1. HYBRID (all to P3)
-------------------------------------------------------------"
preAdd 0
o 127
suid 339,0
)
)
uid 17372,0
)
*1316 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hs_p1_spare_i"
t "std_logic_vector"
b "(13 downto 0)"
prec "-- hs_rstb_i         : in     std_logic;  -- used as a hard reset line for all the f/w
-- hs_shunt_ctl_sw_i : in     std_logic;
-- hs_reg_ena_i      : in     std_logic;
-- hs_reg_end_i      : in     std_logic;
-- hs_term_i         : in     std_logic;
-- hs_addr_i         : in     std_logic_vector (4 downto 0);
-- hs_scan_en_i      : in     std_logic;
-- hs_sdi_bc_i       : in     std_logic;
-- hs_sdo_bc_o       : out    std_logic;
-- hs_sdi_clk_i      : in     std_logic;
-- hs_sdo_clk_o      : out    std_logic;
-- hs_sw1_o          : out    std_logic;"
preAdd 0
posAdd 0
o 129
suid 340,0
)
)
uid 17374,0
)
*1317 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hs_p2_spare_i"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- HSIO IB P2
-----------------------------------

-- hs_abcup_i        : in     std_logic;
-- hs_spare1_i       : in     std_logic;
-- hs_spare2_i       : in     std_logic;
-- hs_spare3_i       : in     std_logic;
-- hs_spare4_i       : in     std_logic;
-- hs_spare5_i       : in     std_logic;"
preAdd 0
o 130
suid 341,0
)
)
uid 17376,0
)
*1318 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hs_dxout"
t "std_logic_vector"
b "(3 downto 0)"
o 131
suid 343,0
)
)
uid 17378,0
)
*1319 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sh_coml0"
t "std_logic"
eolc "-- LO_CMD"
preAdd 0
posAdd 0
o 124
suid 345,0
)
)
uid 17392,0
)
*1320 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_addr"
t "std_logic_vector"
b "(4 downto 0)"
eolc "-- ADDR0-4"
preAdd 0
posAdd 0
o 132
suid 347,0
)
)
uid 17869,0
)
*1321 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_hsio_n"
t "std_logic"
o 133
suid 353,0
)
)
uid 17919,0
)
*1322 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg"
t "slv32_array"
b "(127 downto 0)"
o 134
suid 354,0
)
)
uid 18992,0
)
*1323 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddrtx"
t "std_logic_vector"
b "(1 downto 0)"
o 135
suid 356,0
)
)
uid 18996,0
)
*1324 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat"
t "slv32_array"
b "(127 downto 0)"
o 136
suid 364,0
)
)
uid 19196,0
)
*1325 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "d2_led"
t "std_logic"
o 137
suid 367,0
)
)
uid 19802,0
)
*1326 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sh_bco"
t "std_logic"
eolc "-- BCO"
preAdd 0
posAdd 0
o 138
suid 370,0
)
)
uid 22219,0
)
*1327 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sh_drc"
t "std_logic"
eolc "-- DRC"
preAdd 0
posAdd 0
o 139
suid 371,0
)
)
uid 22221,0
)
*1328 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "addr0"
t "std_logic_vector"
b "(4 downto 0)"
o 141
suid 376,0
)
)
uid 22302,0
)
*1329 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "addr1"
t "std_logic_vector"
b "(4 downto 0)"
o 140
suid 377,0
)
)
uid 22304,0
)
*1330 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "addr2"
t "std_logic_vector"
b "(4 downto 0)"
o 142
suid 378,0
)
)
uid 22306,0
)
*1331 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "strobe40"
t "std_logic"
o 143
suid 379,0
)
)
uid 22447,0
)
*1332 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tmu_coml0_swap"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 144
suid 381,0
)
)
uid 22449,0
)
*1333 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_DIN3"
t "std_logic_vector"
b "(255 downto 0)"
o 145
suid 386,0
)
)
uid 23855,0
)
*1334 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_DIN5"
t "std_logic_vector"
b "(255 downto 0)"
o 146
suid 388,0
)
)
uid 23857,0
)
*1335 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_DIN2"
t "std_logic_vector"
b "(255 downto 0)"
o 147
suid 389,0
)
)
uid 23859,0
)
*1336 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_DIN4"
t "std_logic_vector"
b "(255 downto 0)"
o 148
suid 392,0
)
)
uid 23863,0
)
*1337 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "abc_DIN1"
t "std_logic_vector"
b "(255 downto 0)"
o 149
suid 393,0
)
)
uid 23865,0
)
*1338 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sc_rst"
t "std_logic"
eolc "-- RSTB"
preAdd 0
posAdd 0
o 121
suid 394,0
)
)
uid 23947,0
)
*1339 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sh_bco0"
t "std_logic"
eolc "-- BCO"
preAdd 0
posAdd 0
o 150
suid 397,0
)
)
uid 24520,0
)
*1340 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sh_drc0"
t "std_logic"
eolc "-- DRC"
preAdd 0
posAdd 0
o 151
suid 398,0
)
)
uid 24522,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1382,0
optionalChildren [
*1341 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1342 (MRCItem
litem &1177
pos 151
dimension 20
)
uid 1384,0
optionalChildren [
*1343 (MRCItem
litem &1178
pos 0
dimension 20
uid 1385,0
)
*1344 (MRCItem
litem &1179
pos 1
dimension 23
uid 1386,0
)
*1345 (MRCItem
litem &1180
pos 2
hidden 1
dimension 20
uid 1387,0
)
*1346 (MRCItem
litem &1190
pos 0
dimension 20
uid 1193,0
)
*1347 (MRCItem
litem &1191
pos 1
dimension 20
uid 1195,0
)
*1348 (MRCItem
litem &1192
pos 2
dimension 20
uid 1197,0
)
*1349 (MRCItem
litem &1193
pos 3
dimension 20
uid 1199,0
)
*1350 (MRCItem
litem &1194
pos 4
dimension 20
uid 1201,0
)
*1351 (MRCItem
litem &1195
pos 5
dimension 20
uid 1203,0
)
*1352 (MRCItem
litem &1196
pos 6
dimension 20
uid 1205,0
)
*1353 (MRCItem
litem &1197
pos 7
dimension 20
uid 1207,0
)
*1354 (MRCItem
litem &1198
pos 8
dimension 20
uid 1209,0
)
*1355 (MRCItem
litem &1199
pos 9
dimension 20
uid 1211,0
)
*1356 (MRCItem
litem &1200
pos 10
dimension 20
uid 1213,0
)
*1357 (MRCItem
litem &1201
pos 11
dimension 20
uid 1215,0
)
*1358 (MRCItem
litem &1202
pos 12
dimension 20
uid 1217,0
)
*1359 (MRCItem
litem &1203
pos 13
dimension 20
uid 1219,0
)
*1360 (MRCItem
litem &1204
pos 14
dimension 20
uid 1221,0
)
*1361 (MRCItem
litem &1205
pos 15
dimension 20
uid 1223,0
)
*1362 (MRCItem
litem &1206
pos 16
dimension 20
uid 1225,0
)
*1363 (MRCItem
litem &1207
pos 17
dimension 20
uid 1227,0
)
*1364 (MRCItem
litem &1208
pos 18
dimension 20
uid 1229,0
)
*1365 (MRCItem
litem &1209
pos 19
dimension 20
uid 1231,0
)
*1366 (MRCItem
litem &1210
pos 20
dimension 20
uid 1233,0
)
*1367 (MRCItem
litem &1211
pos 21
dimension 20
uid 1235,0
)
*1368 (MRCItem
litem &1212
pos 22
dimension 20
uid 1237,0
)
*1369 (MRCItem
litem &1213
pos 23
dimension 20
uid 1239,0
)
*1370 (MRCItem
litem &1214
pos 24
dimension 20
uid 1241,0
)
*1371 (MRCItem
litem &1215
pos 25
dimension 20
uid 1243,0
)
*1372 (MRCItem
litem &1216
pos 26
dimension 20
uid 1245,0
)
*1373 (MRCItem
litem &1217
pos 27
dimension 20
uid 1247,0
)
*1374 (MRCItem
litem &1218
pos 28
dimension 20
uid 1249,0
)
*1375 (MRCItem
litem &1219
pos 29
dimension 20
uid 1251,0
)
*1376 (MRCItem
litem &1220
pos 30
dimension 20
uid 1253,0
)
*1377 (MRCItem
litem &1221
pos 31
dimension 20
uid 1255,0
)
*1378 (MRCItem
litem &1222
pos 32
dimension 20
uid 1257,0
)
*1379 (MRCItem
litem &1223
pos 33
dimension 20
uid 1259,0
)
*1380 (MRCItem
litem &1224
pos 34
dimension 20
uid 1261,0
)
*1381 (MRCItem
litem &1225
pos 35
dimension 20
uid 1263,0
)
*1382 (MRCItem
litem &1226
pos 36
dimension 20
uid 1265,0
)
*1383 (MRCItem
litem &1227
pos 37
dimension 20
uid 1267,0
)
*1384 (MRCItem
litem &1228
pos 38
dimension 20
uid 1269,0
)
*1385 (MRCItem
litem &1229
pos 39
dimension 20
uid 1271,0
)
*1386 (MRCItem
litem &1230
pos 40
dimension 20
uid 1273,0
)
*1387 (MRCItem
litem &1231
pos 41
dimension 20
uid 1275,0
)
*1388 (MRCItem
litem &1232
pos 42
dimension 20
uid 1277,0
)
*1389 (MRCItem
litem &1233
pos 43
dimension 20
uid 1279,0
)
*1390 (MRCItem
litem &1234
pos 44
dimension 20
uid 1281,0
)
*1391 (MRCItem
litem &1235
pos 45
dimension 20
uid 1283,0
)
*1392 (MRCItem
litem &1236
pos 46
dimension 20
uid 1285,0
)
*1393 (MRCItem
litem &1237
pos 47
dimension 20
uid 1287,0
)
*1394 (MRCItem
litem &1238
pos 48
dimension 20
uid 1289,0
)
*1395 (MRCItem
litem &1239
pos 49
dimension 20
uid 1291,0
)
*1396 (MRCItem
litem &1240
pos 50
dimension 20
uid 1293,0
)
*1397 (MRCItem
litem &1241
pos 51
dimension 20
uid 1295,0
)
*1398 (MRCItem
litem &1242
pos 52
dimension 20
uid 1297,0
)
*1399 (MRCItem
litem &1243
pos 53
dimension 20
uid 1299,0
)
*1400 (MRCItem
litem &1244
pos 54
dimension 20
uid 1301,0
)
*1401 (MRCItem
litem &1245
pos 55
dimension 20
uid 1303,0
)
*1402 (MRCItem
litem &1246
pos 56
dimension 20
uid 1305,0
)
*1403 (MRCItem
litem &1247
pos 57
dimension 20
uid 1307,0
)
*1404 (MRCItem
litem &1248
pos 58
dimension 20
uid 1309,0
)
*1405 (MRCItem
litem &1249
pos 59
dimension 20
uid 1311,0
)
*1406 (MRCItem
litem &1250
pos 60
dimension 20
uid 1313,0
)
*1407 (MRCItem
litem &1251
pos 61
dimension 20
uid 1315,0
)
*1408 (MRCItem
litem &1252
pos 62
dimension 20
uid 1317,0
)
*1409 (MRCItem
litem &1253
pos 63
dimension 20
uid 1319,0
)
*1410 (MRCItem
litem &1254
pos 64
dimension 20
uid 1321,0
)
*1411 (MRCItem
litem &1255
pos 65
dimension 20
uid 1323,0
)
*1412 (MRCItem
litem &1256
pos 66
dimension 20
uid 1325,0
)
*1413 (MRCItem
litem &1257
pos 67
dimension 20
uid 1327,0
)
*1414 (MRCItem
litem &1258
pos 68
dimension 20
uid 1329,0
)
*1415 (MRCItem
litem &1259
pos 69
dimension 20
uid 1331,0
)
*1416 (MRCItem
litem &1260
pos 70
dimension 20
uid 1333,0
)
*1417 (MRCItem
litem &1261
pos 71
dimension 20
uid 1335,0
)
*1418 (MRCItem
litem &1262
pos 72
dimension 20
uid 1337,0
)
*1419 (MRCItem
litem &1263
pos 73
dimension 20
uid 1339,0
)
*1420 (MRCItem
litem &1264
pos 74
dimension 20
uid 1341,0
)
*1421 (MRCItem
litem &1265
pos 75
dimension 20
uid 1343,0
)
*1422 (MRCItem
litem &1266
pos 76
dimension 20
uid 1345,0
)
*1423 (MRCItem
litem &1267
pos 77
dimension 20
uid 1347,0
)
*1424 (MRCItem
litem &1268
pos 78
dimension 20
uid 1349,0
)
*1425 (MRCItem
litem &1269
pos 79
dimension 20
uid 1351,0
)
*1426 (MRCItem
litem &1270
pos 80
dimension 20
uid 1353,0
)
*1427 (MRCItem
litem &1271
pos 81
dimension 20
uid 2343,0
)
*1428 (MRCItem
litem &1272
pos 82
dimension 20
uid 2345,0
)
*1429 (MRCItem
litem &1273
pos 83
dimension 20
uid 2630,0
)
*1430 (MRCItem
litem &1274
pos 84
dimension 20
uid 3168,0
)
*1431 (MRCItem
litem &1275
pos 85
dimension 20
uid 3456,0
)
*1432 (MRCItem
litem &1276
pos 86
dimension 20
uid 3458,0
)
*1433 (MRCItem
litem &1277
pos 88
dimension 20
uid 3690,0
)
*1434 (MRCItem
litem &1278
pos 89
dimension 20
uid 4364,0
)
*1435 (MRCItem
litem &1279
pos 90
dimension 20
uid 4737,0
)
*1436 (MRCItem
litem &1280
pos 91
dimension 20
uid 4739,0
)
*1437 (MRCItem
litem &1281
pos 92
dimension 20
uid 4741,0
)
*1438 (MRCItem
litem &1282
pos 93
dimension 20
uid 4743,0
)
*1439 (MRCItem
litem &1283
pos 94
dimension 20
uid 6751,0
)
*1440 (MRCItem
litem &1284
pos 95
dimension 20
uid 7121,0
)
*1441 (MRCItem
litem &1285
pos 96
dimension 20
uid 7123,0
)
*1442 (MRCItem
litem &1286
pos 97
dimension 20
uid 7770,0
)
*1443 (MRCItem
litem &1287
pos 98
dimension 20
uid 7895,0
)
*1444 (MRCItem
litem &1288
pos 99
dimension 20
uid 8590,0
)
*1445 (MRCItem
litem &1289
pos 100
dimension 20
uid 10057,0
)
*1446 (MRCItem
litem &1290
pos 101
dimension 20
uid 10059,0
)
*1447 (MRCItem
litem &1291
pos 102
dimension 20
uid 10464,0
)
*1448 (MRCItem
litem &1292
pos 103
dimension 20
uid 13094,0
)
*1449 (MRCItem
litem &1293
pos 104
dimension 20
uid 13096,0
)
*1450 (MRCItem
litem &1294
pos 105
dimension 20
uid 13098,0
)
*1451 (MRCItem
litem &1295
pos 106
dimension 20
uid 13100,0
)
*1452 (MRCItem
litem &1296
pos 107
dimension 20
uid 13102,0
)
*1453 (MRCItem
litem &1297
pos 87
dimension 20
uid 3525,0
)
*1454 (MRCItem
litem &1298
pos 108
dimension 20
uid 13728,0
)
*1455 (MRCItem
litem &1299
pos 109
dimension 20
uid 14255,0
)
*1456 (MRCItem
litem &1300
pos 110
dimension 20
uid 15268,0
)
*1457 (MRCItem
litem &1301
pos 111
dimension 20
uid 16918,0
)
*1458 (MRCItem
litem &1302
pos 112
dimension 20
uid 17247,0
)
*1459 (MRCItem
litem &1303
pos 113
dimension 20
uid 17249,0
)
*1460 (MRCItem
litem &1304
pos 114
dimension 20
uid 17251,0
)
*1461 (MRCItem
litem &1305
pos 115
dimension 20
uid 17253,0
)
*1462 (MRCItem
litem &1306
pos 116
dimension 20
uid 17255,0
)
*1463 (MRCItem
litem &1307
pos 117
dimension 20
uid 17257,0
)
*1464 (MRCItem
litem &1308
pos 118
dimension 20
uid 17259,0
)
*1465 (MRCItem
litem &1309
pos 119
dimension 20
uid 17261,0
)
*1466 (MRCItem
litem &1310
pos 120
dimension 20
uid 17263,0
)
*1467 (MRCItem
litem &1311
pos 121
dimension 20
uid 17265,0
)
*1468 (MRCItem
litem &1312
pos 122
dimension 20
uid 17289,0
)
*1469 (MRCItem
litem &1313
pos 123
dimension 20
uid 17291,0
)
*1470 (MRCItem
litem &1314
pos 124
dimension 20
uid 17371,0
)
*1471 (MRCItem
litem &1315
pos 125
dimension 20
uid 17373,0
)
*1472 (MRCItem
litem &1316
pos 126
dimension 20
uid 17375,0
)
*1473 (MRCItem
litem &1317
pos 127
dimension 20
uid 17377,0
)
*1474 (MRCItem
litem &1318
pos 128
dimension 20
uid 17379,0
)
*1475 (MRCItem
litem &1319
pos 129
dimension 20
uid 17393,0
)
*1476 (MRCItem
litem &1320
pos 130
dimension 20
uid 17870,0
)
*1477 (MRCItem
litem &1321
pos 131
dimension 20
uid 17920,0
)
*1478 (MRCItem
litem &1322
pos 132
dimension 20
uid 18993,0
)
*1479 (MRCItem
litem &1323
pos 133
dimension 20
uid 18997,0
)
*1480 (MRCItem
litem &1324
pos 134
dimension 20
uid 19197,0
)
*1481 (MRCItem
litem &1325
pos 135
dimension 20
uid 19803,0
)
*1482 (MRCItem
litem &1326
pos 136
dimension 20
uid 22220,0
)
*1483 (MRCItem
litem &1327
pos 137
dimension 20
uid 22222,0
)
*1484 (MRCItem
litem &1328
pos 138
dimension 20
uid 22303,0
)
*1485 (MRCItem
litem &1329
pos 139
dimension 20
uid 22305,0
)
*1486 (MRCItem
litem &1330
pos 140
dimension 20
uid 22307,0
)
*1487 (MRCItem
litem &1331
pos 141
dimension 20
uid 22448,0
)
*1488 (MRCItem
litem &1332
pos 142
dimension 20
uid 22450,0
)
*1489 (MRCItem
litem &1333
pos 143
dimension 20
uid 23856,0
)
*1490 (MRCItem
litem &1334
pos 144
dimension 20
uid 23858,0
)
*1491 (MRCItem
litem &1335
pos 145
dimension 20
uid 23860,0
)
*1492 (MRCItem
litem &1336
pos 146
dimension 20
uid 23864,0
)
*1493 (MRCItem
litem &1337
pos 147
dimension 20
uid 23866,0
)
*1494 (MRCItem
litem &1338
pos 148
dimension 20
uid 23948,0
)
*1495 (MRCItem
litem &1339
pos 149
dimension 20
uid 24521,0
)
*1496 (MRCItem
litem &1340
pos 150
dimension 20
uid 24523,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1388,0
optionalChildren [
*1497 (MRCItem
litem &1181
pos 0
dimension 20
uid 1389,0
)
*1498 (MRCItem
litem &1183
pos 1
dimension 50
uid 1390,0
)
*1499 (MRCItem
litem &1184
pos 2
dimension 100
uid 1391,0
)
*1500 (MRCItem
litem &1185
pos 3
dimension 50
uid 1392,0
)
*1501 (MRCItem
litem &1186
pos 4
dimension 100
uid 1393,0
)
*1502 (MRCItem
litem &1187
pos 5
dimension 100
uid 1394,0
)
*1503 (MRCItem
litem &1188
pos 6
dimension 50
uid 1395,0
)
*1504 (MRCItem
litem &1189
pos 7
dimension 80
uid 1396,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1383,0
vaOverrides [
]
)
]
)
uid 1368,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1505 (LEmptyRow
)
uid 1398,0
optionalChildren [
*1506 (RefLabelRowHdr
)
*1507 (TitleRowHdr
)
*1508 (FilterRowHdr
)
*1509 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1510 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1511 (GroupColHdr
tm "GroupColHdrMgr"
)
*1512 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1513 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1514 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1515 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1516 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1410,0
optionalChildren [
*1517 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1518 (MRCItem
litem &1505
pos 0
dimension 20
)
uid 1412,0
optionalChildren [
*1519 (MRCItem
litem &1506
pos 0
dimension 20
uid 1413,0
)
*1520 (MRCItem
litem &1507
pos 1
dimension 23
uid 1414,0
)
*1521 (MRCItem
litem &1508
pos 2
hidden 1
dimension 20
uid 1415,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1416,0
optionalChildren [
*1522 (MRCItem
litem &1509
pos 0
dimension 20
uid 1417,0
)
*1523 (MRCItem
litem &1511
pos 1
dimension 50
uid 1418,0
)
*1524 (MRCItem
litem &1512
pos 2
dimension 100
uid 1419,0
)
*1525 (MRCItem
litem &1513
pos 3
dimension 100
uid 1420,0
)
*1526 (MRCItem
litem &1514
pos 4
dimension 50
uid 1421,0
)
*1527 (MRCItem
litem &1515
pos 5
dimension 50
uid 1422,0
)
*1528 (MRCItem
litem &1516
pos 6
dimension 80
uid 1423,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1411,0
vaOverrides [
]
)
]
)
uid 1397,0
type 1
)
activeModelName "BlockDiag"
frameCount 1
)
