Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: final_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "final_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "final_test"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : final_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "code.v" in library work
Module <final_test> compiled
No errors in compilation
Analysis of file <"final_test.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <final_test> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <final_test>.
Module <final_test> is correct for synthesis.
 
    Set user-defined property "LOC =  V4" for signal <in1> in unit <final_test>.
    Set user-defined property "LOC =  D18" for signal <in2> in unit <final_test>.
    Set user-defined property "LOC =  H13" for signal <in3> in unit <final_test>.
    Set user-defined property "LOC =  K17" for signal <in4> in unit <final_test>.
    Set user-defined property "LOC =  V16" for signal <in5> in unit <final_test>.
    Set user-defined property "LOC =  A6" for signal <b1> in unit <final_test>.
    Set user-defined property "LOC =  B6" for signal <b2> in unit <final_test>.
    Set user-defined property "LOC =  C9" for signal <clk> in unit <final_test>.
    Set user-defined property "LOC =  D16" for signal <sf_e> in unit <final_test>.
    Set user-defined property "LOC =  M18" for signal <e> in unit <final_test>.
    Set user-defined property "LOC =  L18" for signal <rs> in unit <final_test>.
    Set user-defined property "LOC =  L17" for signal <rw> in unit <final_test>.
    Set user-defined property "LOC =  M15" for signal <d> in unit <final_test>.
    Set user-defined property "LOC =  P17" for signal <c> in unit <final_test>.
    Set user-defined property "LOC =  R16" for signal <b> in unit <final_test>.
    Set user-defined property "LOC =  R15" for signal <a> in unit <final_test>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <final_test>.
    Related source file is "code.v".
WARNING:Xst:653 - Signal <res> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found finite state machine <FSM_0> for signal <stage>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 42932                                          |
    | Inputs             | 143                                            |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | stage$not0000             (positive)           |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64x6-bit ROM for signal <code$mux0001>.
    Found 32x24-bit ROM for signal <$rom0000>.
    Found 1-bit register for signal <a>.
    Found 1-bit register for signal <b>.
    Found 1-bit register for signal <b1>.
    Found 1-bit register for signal <b2>.
    Found 1-bit register for signal <c>.
    Found 1-bit register for signal <d>.
    Found 1-bit register for signal <e>.
    Found 1-bit register for signal <rs>.
    Found 1-bit register for signal <rw>.
    Found 1-bit register for signal <aq1>.
    Found 1-bit register for signal <aq2>.
    Found 1-bit register for signal <aq3>.
    Found 1-bit register for signal <aq4>.
    Found 1-bit register for signal <aq5>.
    Found 4-bit comparator less for signal <b1$cmp_lt0000> created at line 1275.
    Found 4-bit comparator greatequal for signal <b2$cmp_ge0000> created at line 1275.
    Found 6-bit register for signal <code>.
    Found 28-bit register for signal <count>.
    Found 28-bit adder for signal <count$add0000> created at line 167.
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter$add0000> created at line 202.
    Found 1-bit register for signal <defalt>.
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <refresh>.
    Found 1-bit register for signal <stage2>.
    Found 1-bit register for signal <stage3>.
    Found 1-bit register for signal <stage4>.
    Found 1-bit register for signal <stage5>.
    Found 1-bit register for signal <stage6>.
    Found 1-bit register for signal <wq1>.
    Found 1-bit register for signal <wq2>.
    Found 1-bit register for signal <wq3>.
    Found 1-bit register for signal <wq4>.
    Found 1-bit register for signal <wq5>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred  69 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <final_test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x24-bit ROM                                         : 1
 64x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 28-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 34
 1-bit register                                        : 31
 28-bit register                                       : 1
 4-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <stage/FSM> on signal <stage[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000001
 00001 | 000010
 00010 | 000100
 00011 | 001000
 00111 | 010000
 01111 | 100000
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch defalt hinder the constant cleaning in the block final_test.
   You should achieve better results by setting this init to 0.

Synthesizing (advanced) Unit <final_test>.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <count> prevents it from being combined with the ROM <Mrom_code_mux0001> for implementation as read-only block RAM.
INFO:Xst:3021 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <count> prevents it from being combined with the ROM <Mrom__rom0000> for implementation as read-only block RAM.
Unit <final_test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 32x24-bit ROM                                         : 1
 64x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 28-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 69
 Flip-Flops                                            : 69
# Comparators                                          : 2
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch defalt hinder the constant cleaning in the block final_test.
   You should achieve better results by setting this init to 0.

Optimizing unit <final_test> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block final_test, actual ratio is 10.
FlipFlop aq5 has been replicated 1 time(s)
FlipFlop count_22 has been replicated 1 time(s)
FlipFlop count_23 has been replicated 1 time(s)
FlipFlop count_24 has been replicated 1 time(s)
FlipFlop count_25 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <final_test> :
	Found 2-bit shift register for signal <e_OBUF>.
Unit <final_test> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : final_test.ngr
Top Level Output File Name         : final_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 1051
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 27
#      LUT2                        : 23
#      LUT2_D                      : 20
#      LUT2_L                      : 8
#      LUT3                        : 106
#      LUT3_D                      : 26
#      LUT3_L                      : 16
#      LUT4                        : 458
#      LUT4_D                      : 114
#      LUT4_L                      : 118
#      MUXCY                       : 43
#      MUXF5                       : 46
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 74
#      FD                          : 7
#      FDE                         : 35
#      FDRE                        : 32
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 5
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      470  out of   4656    10%  
 Number of Slice Flip Flops:             74  out of   9312     0%  
 Number of 4 input LUTs:                929  out of   9312     9%  
    Number used as logic:               928
    Number used as Shift registers:       1
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 75    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.402ns (Maximum Frequency: 96.139MHz)
   Minimum input arrival time before clock: 12.068ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.402ns (frequency: 96.139MHz)
  Total number of paths / destination ports: 32398 / 173
-------------------------------------------------------------------------
Delay:               10.402ns (Levels of Logic = 13)
  Source:            count_26 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_26 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           160   0.514   1.110  count_26 (count_26)
     LUT4_D:I3->O          8   0.612   0.646  stage_cmp_eq008611 (N239)
     LUT4_D:I3->O          3   0.612   0.454  stage_cmp_eq00231 (stage_cmp_eq0023)
     LUT4:I3->O            1   0.612   0.000  SF1011_wg_lut<1> (SF1011_wg_lut<1>)
     MUXCY:S->O            1   0.404   0.000  SF1011_wg_cy<1> (SF1011_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  SF1011_wg_cy<2> (SF1011_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  SF1011_wg_cy<3> (SF1011_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  SF1011_wg_cy<4> (SF1011_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  SF1011_wg_cy<5> (SF1011_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  SF1011_wg_cy<6> (SF1011_wg_cy<6>)
     MUXCY:CI->O           3   0.399   0.454  SF1011_wg_cy<7> (SF1011_wg_cy<7>)
     LUT4:I3->O            1   0.612   0.000  SF101_wg_lut<7> (SF101_wg_lut<7>)
     MUXCY:S->O            3   0.752   0.481  SF101_wg_cy<7> (SF101_wg_cy<7>)
     LUT4:I2->O           32   0.612   1.073  count_or0000313 (count_or0000)
     FDRE:R                    0.795          count_0
    ----------------------------------------
    Total                     10.402ns (6.182ns logic, 4.220ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3486 / 117
-------------------------------------------------------------------------
Offset:              12.068ns (Levels of Logic = 11)
  Source:            in2 (PAD)
  Destination:       code_0 (FF)
  Destination Clock: clk rising

  Data Path: in2 to code_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.106   1.141  in2_IBUF (in2_IBUF)
     LUT2:I0->O           13   0.612   0.988  b2_not000137 (b2_not000137)
     LUT4_L:I0->LO         1   0.612   0.130  code_mux0000<0>1610_SW1 (N352)
     LUT4:I2->O            6   0.612   0.721  code_mux0000<0>1610 (N192)
     LUT3:I0->O            4   0.612   0.651  code_mux0000<3>111 (N96)
     LUT4:I0->O            3   0.612   0.454  code_mux0000<5>262 (code_mux0000<5>262)
     LUT4:I3->O            1   0.612   0.000  code_mux0000<5>697_SW0_F (N551)
     MUXF5:I0->O           1   0.278   0.360  code_mux0000<5>697_SW0 (N380)
     LUT4:I3->O            1   0.612   0.360  code_mux0000<5>395_SW0 (N255)
     LUT4_L:I3->LO         1   0.612   0.103  code_mux0000<5>736 (code_mux0000<5>736)
     LUT4:I3->O            1   0.612   0.000  code_mux0000<5>776 (code_mux0000<5>)
     FDE:D                     0.268          code_0
    ----------------------------------------
    Total                     12.068ns (7.160ns logic, 4.908ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            a (FF)
  Destination:       a (PAD)
  Source Clock:      clk rising

  Data Path: a to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  a (a_OBUF)
     OBUF:I->O                 3.169          a_OBUF (a)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.49 secs
 
--> 

Total memory usage is 211672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

