// Seed: 2477558861
module module_0 (
    output tri1  id_0,
    output uwire id_1
);
  logic [1 : -1] id_3;
  assign id_3 = 1'b0;
  assign id_0 = 1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd93
) (
    output logic id_0,
    input  tri1  _id_1,
    output tri0  id_2
);
  always @(posedge "")
    @(id_1 or posedge id_1 * id_1 + 1)
      id_0 = 1 ? id_1 : 1 ? id_1 : id_1 ? 1 : 1 ? id_1 : id_1 * id_1;
  supply1 [id_1 : id_1] id_4;
  not primCall (id_2, id_4);
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_4 = -1;
endmodule
