# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/oppy/Repositories/interruptEvaluation/Project/vivado/z7_int_test_v1_plat/z7_int_test_v1_plat.srcs/sources_1/bd/design_int_test_z7_v1/ip/design_int_test_z7_v1_processing_system7_0_0/design_int_test_z7_v1_processing_system7_0_0.xci
# IP: The module: 'design_int_test_z7_v1_processing_system7_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/oppy/Repositories/interruptEvaluation/Project/vivado/z7_int_test_v1_plat/z7_int_test_v1_plat.gen/sources_1/bd/design_int_test_z7_v1/ip/design_int_test_z7_v1_processing_system7_0_0/design_int_test_z7_v1_processing_system7_0_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_int_test_z7_v1_processing_system7_0_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: /home/oppy/Repositories/interruptEvaluation/Project/vivado/z7_int_test_v1_plat/z7_int_test_v1_plat.srcs/sources_1/bd/design_int_test_z7_v1/ip/design_int_test_z7_v1_processing_system7_0_0/design_int_test_z7_v1_processing_system7_0_0.xci
# IP: The module: 'design_int_test_z7_v1_processing_system7_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/oppy/Repositories/interruptEvaluation/Project/vivado/z7_int_test_v1_plat/z7_int_test_v1_plat.gen/sources_1/bd/design_int_test_z7_v1/ip/design_int_test_z7_v1_processing_system7_0_0/design_int_test_z7_v1_processing_system7_0_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_int_test_z7_v1_processing_system7_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
