INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDD_MOD/ddr3_decay_test_top.sv" into library work
INFO: [VRFC 10-311] analyzing module ddr3_decay_test_top
