✔ [2/98] Built LeanRV64D.Sail.IntRange (1.5s)
✔ [3/98] Built LeanRV64D.Sail.BitVec (2.7s)
✔ [4/98] Built LeanRV64D.Sail.Sail (3.4s)
✔ [5/98] Built LeanRV64D.Defs (26s)
✔ [6/98] Built LeanRV64D.FakeReal (521ms)
✔ [7/98] Built LeanRV64D.Specialization (670ms)
✔ [8/98] Built LeanRV64D.RiscvExtras (634ms)
✔ [9/98] Built LeanRV64D.RiscvStepCommon (554ms)
✔ [10/98] Built LeanRV64D.RiscvStepExt (536ms)
✔ [11/98] Built LeanRV64D.RiscvInstsZawrs (641ms)
✔ [12/98] Built LeanRV64D.RiscvInstsZvknhab (719ms)
✔ [13/98] Built LeanRV64D.RiscvInstsVextFpVm (1.4s)
✔ [14/98] Built LeanRV64D.RiscvInstsVextRed (1.5s)
✔ [15/98] Built LeanRV64D.RiscvInstsZvkned (1.5s)
✔ [16/98] Built LeanRV64D.RiscvInstsVextMask (1.1s)
✔ [17/98] Built LeanRV64D.RiscvInstsMext (1.1s)
✔ [18/98] Built LeanRV64D.RiscvInstsVextVm (3.5s)
✔ [19/98] Built LeanRV64D.RiscvInstRetire (540ms)
✔ [20/98] Built LeanRV64D.RiscvExtRegs (604ms)
✔ [21/98] Built LeanRV64D.RiscvVextTypes (1.3s)
✔ [22/98] Built LeanRV64D.PreludeMemMetadata (700ms)
✔ [23/98] Built LeanRV64D.ReadWriteV1 (870ms)
✔ [24/98] Built LeanRV64D.RiscvVmemTypes (574ms)
✔ [25/98] Built LeanRV64D.PreludeMemAddrtype (578ms)
✔ [26/98] Built LeanRV64D.RiscvVlen (594ms)
✔ [27/98] Built LeanRV64D.Common (629ms)
✔ [28/98] Built LeanRV64D.RiscvInstsVextFp (5.9s)
✔ [29/98] Built LeanRV64D.RiscvFlen (587ms)
✔ [30/98] Built LeanRV64D.Arith (733ms)
✔ [31/98] Built LeanRV64D.RiscvTypesExt (552ms)
✔ [32/98] Built LeanRV64D.DecBits (2.1s)
✔ [33/98] Built LeanRV64D.Mapping (869ms)
✔ [34/98] Built LeanRV64D.RiscvErrors (634ms)
✔ [35/98] Built LeanRV64D.RiscvInstsVextArith (9.9s)
✔ [36/98] Built LeanRV64D.RiscvXlen (506ms)
✔ [37/98] Built LeanRV64D.Flow (574ms)
✔ [38/98] Built LeanRV64D.RiscvVmemPtw (759ms)
✔ [39/98] Built LeanRV64D.RiscvInstsZalrsc (626ms)
✔ [40/98] Built LeanRV64D.Vector (791ms)
✔ [41/98] Built LeanRV64D.Prelude (1.1s)
✔ [42/98] Built LeanRV64D.Arithmetic (1.3s)
✔ [43/98] Built LeanRV64D.HexBits (8.3s)
✔ [44/98] Built LeanRV64D.HexBitsSigned (8.7s)
✔ [45/98] Built LeanRV64D.RiscvZkrControl (974ms)
✔ [46/98] Built LeanRV64D.PreludeMem (1.6s)
✔ [47/98] Built LeanRV64D.RiscvFregType (2.7s)
✔ [48/98] Built LeanRV64D.RiscvRegType (649ms)
✔ [49/98] Built LeanRV64D.RiscvTypesKext (7.1s)
✔ [50/98] Built LeanRV64D.RiscvSoftfloatInterface (4.8s)
✔ [51/98] Built LeanRV64D.RvfiDii (4.2s)
✔ [52/98] Built LeanRV64D.RiscvExtensions (10s)
✔ [53/98] Built LeanRV64D.RiscvTypes (43s)
✔ [54/98] Built LeanRV64D.RiscvVmemTlb (834ms)
✔ [55/98] Built LeanRV64D.RiscvCallbacks (46s)
✔ [56/98] Built LeanRV64D.RiscvRegs (2.1s)
✔ [57/98] Built LeanRV64D.RiscvPcAccess (597ms)
✔ [58/98] Built LeanRV64D.RiscvAddrChecks (612ms)
✔ [59/98] Built LeanRV64D.RiscvSysRegs (14s)
✔ [60/98] Built LeanRV64D.RiscvPmpRegs (1.9s)
✔ [61/98] Built LeanRV64D.RiscvInstsBase (3.0s)
✔ [62/98] Built LeanRV64D.RiscvInstsZaamo (1.5s)
✔ [63/98] Built LeanRV64D.RiscvSysExceptions (1.0s)
✔ [64/98] Built LeanRV64D.RiscvInstsZicboz (706ms)
✔ [65/98] Built LeanRV64D.RiscvVextRegs (4.9s)
✔ [66/98] Built LeanRV64D.RiscvSmcntrpmf (1.2s)
✔ [67/98] Built LeanRV64D.RiscvFdextRegs (5.8s)
✔ [68/98] Built LeanRV64D.RiscvPmpControl (1.6s)
✔ [69/98] Built LeanRV64D.RiscvVmemPte (1.3s)
✔ [70/98] Built LeanRV64D.RiscvInstsVextVset (1.3s)
✔ [71/98] Built LeanRV64D.RiscvZvkUtils (2.0s)
✔ [72/98] Built LeanRV64D.RiscvVextControl (2.2s)
✔ [73/98] Built LeanRV64D.RiscvInstsFext (2.4s)
✔ [74/98] Built LeanRV64D.RiscvInstsDext (2.8s)
✔ [75/98] Built LeanRV64D.RiscvInstsZfh (2.7s)
✔ [76/98] Built LeanRV64D.RiscvSysControl (6.1s)
✔ [77/98] Built LeanRV64D.RiscvInstsZfa (648ms)
✔ [78/98] Built LeanRV64D.RiscvInstsVextUtils (4.9s)
✔ [79/98] Built LeanRV64D.RiscvPlatform (2.6s)
✔ [80/98] Built LeanRV64D.RiscvValidateConfig (1.1s)
✔ [81/98] Built LeanRV64D.RiscvMem (1.5s)
✔ [82/98] Built LeanRV64D.RiscvInstsVextFpUtils (4.5s)
✔ [83/98] Built LeanRV64D.RiscvVmem (1.0s)
✔ [84/98] Built LeanRV64D.RiscvInstsVextFpRed (1.4s)
✔ [85/98] Built LeanRV64D.RiscvFetchRvfi (1.2s)
✔ [86/98] Built LeanRV64D.RiscvInstsZicbom (1.8s)
✔ [87/98] Built LeanRV64D.RiscvFetch (993ms)
✔ [88/98] Built LeanRV64D.RiscvVmemUtils (2.2s)
✔ [89/98] Built LeanRV64D.RiscvInstsVextMem (4.6s)
✔ [90/98] Built LeanRV64D.RiscvInstsZicsr (8.2s)
✔ [91/98] Built LeanRV64D.RiscvZihpm (388ms)
✔ [92/98] Built LeanRV64D.RiscvInstsEnd (1424s)
✔ [93/98] Built LeanRV64D.RiscvDecodeExt (371ms)
✔ [94/98] Built LeanRV64D.RiscvStep (1.5s)
✔ [95/98] Built LeanRV64D.RiscvModel (417ms)
✔ [96/98] Built LeanRV64D.Main (418ms)
✔ [97/98] Built LeanRV64D (6.1s)
Build completed successfully (98 jobs).
