window.SIDEBAR_ITEMS = {"mod":["aes_conf","ahb_freq_conf","apb_freq_conf","assist_conf","cache_conf","clock_gate","cpu_freq_conf","cpu_waiti_conf","ctrl_32k_conf","ctrl_clk_out_en","ctrl_tick_conf","date","ds_conf","ecc_conf","ecc_pd_ctrl","etm_conf","fpga_debug","gdma_conf","hmac_conf","i2c0_conf","i2c_sclk_conf","i2s_conf","i2s_rx_clkm_conf","i2s_rx_clkm_div_conf","i2s_tx_clkm_conf","i2s_tx_clkm_div_conf","intmtx_conf","iomux_clk_conf","iomux_conf","ledc_conf","ledc_sclk_conf","mem_monitor_conf","modem_apb_conf","mspi_clk_conf","mspi_conf","parl_clk_rx_conf","parl_clk_tx_conf","parl_io_conf","pcnt_conf","pll_div_clk_en","pvt_monitor_conf","pvt_monitor_func_clk_conf","pwm_clk_conf","pwm_conf","regdma_conf","reset_event_bypass","retention_conf","rmt_conf","rmt_sclk_conf","rsa_conf","rsa_pd_ctrl","saradc_clkm_conf","saradc_conf","sdio_slave_conf","sha_conf","spi2_clkm_conf","spi2_conf","sram_power_conf","sysclk_conf","sysclk_freq_query_0","systimer_conf","systimer_func_clk_conf","timeout_conf","timergroup0_conf","timergroup0_timer_clk_conf","timergroup0_wdt_clk_conf","timergroup1_conf","timergroup1_timer_clk_conf","timergroup1_wdt_clk_conf","trace_conf","tsens_clk_conf","twai0_conf","twai0_func_clk_conf","twai1_conf","twai1_func_clk_conf","uart0_conf","uart0_pd_ctrl","uart0_sclk_conf","uart1_conf","uart1_pd_ctrl","uart1_sclk_conf","uhci_conf","usb_device_conf"],"struct":["RegisterBlock"],"type":["AES_CONF","AHB_FREQ_CONF","APB_FREQ_CONF","ASSIST_CONF","CACHE_CONF","CLOCK_GATE","CPU_FREQ_CONF","CPU_WAITI_CONF","CTRL_32K_CONF","CTRL_CLK_OUT_EN","CTRL_TICK_CONF","DATE","DS_CONF","ECC_CONF","ECC_PD_CTRL","ETM_CONF","FPGA_DEBUG","GDMA_CONF","HMAC_CONF","I2C0_CONF","I2C_SCLK_CONF","I2S_CONF","I2S_RX_CLKM_CONF","I2S_RX_CLKM_DIV_CONF","I2S_TX_CLKM_CONF","I2S_TX_CLKM_DIV_CONF","INTMTX_CONF","IOMUX_CLK_CONF","IOMUX_CONF","LEDC_CONF","LEDC_SCLK_CONF","MEM_MONITOR_CONF","MODEM_APB_CONF","MSPI_CLK_CONF","MSPI_CONF","PARL_CLK_RX_CONF","PARL_CLK_TX_CONF","PARL_IO_CONF","PCNT_CONF","PLL_DIV_CLK_EN","PVT_MONITOR_CONF","PVT_MONITOR_FUNC_CLK_CONF","PWM_CLK_CONF","PWM_CONF","REGDMA_CONF","RESET_EVENT_BYPASS","RETENTION_CONF","RMT_CONF","RMT_SCLK_CONF","RSA_CONF","RSA_PD_CTRL","SARADC_CLKM_CONF","SARADC_CONF","SDIO_SLAVE_CONF","SHA_CONF","SPI2_CLKM_CONF","SPI2_CONF","SRAM_POWER_CONF","SYSCLK_CONF","SYSCLK_FREQ_QUERY_0","SYSTIMER_CONF","SYSTIMER_FUNC_CLK_CONF","TIMEOUT_CONF","TIMERGROUP0_CONF","TIMERGROUP0_TIMER_CLK_CONF","TIMERGROUP0_WDT_CLK_CONF","TIMERGROUP1_CONF","TIMERGROUP1_TIMER_CLK_CONF","TIMERGROUP1_WDT_CLK_CONF","TRACE_CONF","TSENS_CLK_CONF","TWAI0_CONF","TWAI0_FUNC_CLK_CONF","TWAI1_CONF","TWAI1_FUNC_CLK_CONF","UART0_CONF","UART0_PD_CTRL","UART0_SCLK_CONF","UART1_CONF","UART1_PD_CTRL","UART1_SCLK_CONF","UHCI_CONF","USB_DEVICE_CONF"]};