
---------- Begin Simulation Statistics ----------
final_tick                                 2670224000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 809618                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719392                       # Number of bytes of host memory used
host_op_rate                                  1373314                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.71                       # Real time elapsed on the host
host_tick_rate                             1561044835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1384795                       # Number of instructions simulated
sim_ops                                       2349080                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002670                       # Number of seconds simulated
sim_ticks                                  2670224000                       # Number of ticks simulated
system.cpu.Branches                            168005                       # Number of branches fetched
system.cpu.committedInsts                     1384795                       # Number of instructions committed
system.cpu.committedOps                       2349080                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      282207                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           167                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      145379                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            41                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1898615                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           207                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          5340448                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               5340447.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              1042235                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              836993                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       137953                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 750253                       # Number of float alu accesses
system.cpu.num_fp_insts                        750253                       # number of float instructions
system.cpu.num_fp_register_reads              1061277                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              650735                       # number of times the floating registers were written
system.cpu.num_func_calls                       19085                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1832225                       # Number of integer alu accesses
system.cpu.num_int_insts                      1832225                       # number of integer instructions
system.cpu.num_int_register_reads             3592078                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1385312                       # number of times the integer registers were written
system.cpu.num_load_insts                      282181                       # Number of load instructions
system.cpu.num_mem_refs                        427547                       # number of memory refs
system.cpu.num_store_insts                     145366                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11557      0.49%      0.49% # Class of executed instruction
system.cpu.op_class::IntAlu                   1542708     65.67%     66.16% # Class of executed instruction
system.cpu.op_class::IntMult                     2283      0.10%     66.26% # Class of executed instruction
system.cpu.op_class::IntDiv                      7055      0.30%     66.56% # Class of executed instruction
system.cpu.op_class::FloatAdd                  118599      5.05%     71.61% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.61% # Class of executed instruction
system.cpu.op_class::FloatCvt                      96      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::SimdAdd                     2008      0.09%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                    28703      1.22%     72.92% # Class of executed instruction
system.cpu.op_class::SimdCmp                       20      0.00%     72.92% # Class of executed instruction
system.cpu.op_class::SimdCvt                     3888      0.17%     73.09% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6970      0.30%     73.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     73.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     73.39% # Class of executed instruction
system.cpu.op_class::SimdShift                    781      0.03%     73.42% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              106181      4.52%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                5943      0.25%     78.19% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                3106      0.13%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              81635      3.48%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::MemRead                   130856      5.57%     87.37% # Class of executed instruction
system.cpu.op_class::MemWrite                   55711      2.37%     89.74% # Class of executed instruction
system.cpu.op_class::FloatMemRead              151325      6.44%     96.18% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              89655      3.82%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    2349080                       # Class of executed instruction
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4297                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          594                       # Transaction distribution
system.membus.trans_dist::WritebackClean          258                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1462                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1489                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1489                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1683                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2614                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       124224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       124224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       300608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       300608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  424832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5786                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000691                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026286                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5782     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5786                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11514000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8953500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           21813500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         107712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         262592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             370304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       107712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          594                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                594                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          40338189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          98340813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             138679002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     40338189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40338189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14237008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14237008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14237008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         40338189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         98340813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            152916010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002356064500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           49                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           49                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13029                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                773                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5786                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        852                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5786                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      852                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               10                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     48728500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               156766000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8456.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27206.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4458                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     596                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5786                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  852                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.208306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   176.040867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.818787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          513     33.82%     33.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          407     26.83%     60.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          235     15.49%     76.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          112      7.38%     83.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           56      3.69%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      1.65%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      2.04%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.32%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          118      7.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1517                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           49                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     116.755102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.263815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    189.918571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             20     40.82%     40.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           20     40.82%     81.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            4      8.16%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      4.08%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      2.04%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      2.04%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      2.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            49                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.775510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.747679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.984575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               30     61.22%     61.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19     38.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            49                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 368768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   52608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  370304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                54528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       138.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        19.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    138.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2670167000                       # Total gap between requests
system.mem_ctrls.avgGap                     402254.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       107648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       261120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        52608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 40314220.829413563013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 97789548.741978198290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 19701717.908310312778                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1683                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          852                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     43418500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    113347500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  58975405750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25798.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27625.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69219959.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5883360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3100515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20263320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2255040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     210206880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        459276930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        638606880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1339592925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.678108                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1656002500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     88920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    925301500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5040840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2656500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20877360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2035800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210206880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        583034190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        534390240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1358241810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.662123                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1383759000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     88920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1197545000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1896932                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1896932                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1896932                       # number of overall hits
system.cpu.icache.overall_hits::total         1896932                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1683                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1683                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1683                       # number of overall misses
system.cpu.icache.overall_misses::total          1683                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     97858000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     97858000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     97858000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     97858000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1898615                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1898615                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1898615                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1898615                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000886                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000886                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000886                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000886                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58144.979204                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58144.979204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58144.979204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58144.979204                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          258                       # number of writebacks
system.cpu.icache.writebacks::total               258                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1683                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1683                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1683                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1683                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     96175000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     96175000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     96175000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     96175000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000886                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000886                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000886                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000886                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57144.979204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57144.979204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57144.979204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57144.979204                       # average overall mshr miss latency
system.cpu.icache.replacements                    258                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1896932                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1896932                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1683                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1683                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     97858000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     97858000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1898615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1898615                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58144.979204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58144.979204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     96175000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     96175000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57144.979204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57144.979204                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1037.944581                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1898615                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1128.113488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1037.944581                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.506809                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.506809                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1425                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         1085                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695801                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3798913                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3798913                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       423483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           423483                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       423483                       # number of overall hits
system.cpu.dcache.overall_hits::total          423483                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4103                       # number of overall misses
system.cpu.dcache.overall_misses::total          4103                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    245752000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    245752000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    245752000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    245752000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       427586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       427586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       427586                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       427586                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009596                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59895.686083                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59895.686083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59895.686083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59895.686083                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          594                       # number of writebacks
system.cpu.dcache.writebacks::total               594                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         4103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4103                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    241649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    241649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    241649000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    241649000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009596                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009596                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009596                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009596                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58895.686083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58895.686083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58895.686083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58895.686083                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2056                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       279593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          279593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2614                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    155915000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    155915000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       282207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       282207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59646.136190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59646.136190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    153301000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    153301000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009263                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009263                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58646.136190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58646.136190                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       143890                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         143890                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1489                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     89837000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     89837000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       145379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       145379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60333.781061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60333.781061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     88348000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     88348000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010242                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59333.781061                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59333.781061                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2670224000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1878.843587                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              427586                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4103                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.213015                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            147000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1878.843587                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.917404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.917404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2047                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1969                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            859275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           859275                       # Number of data accesses

---------- End Simulation Statistics   ----------
