--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml proj4_UART_Engine.twx proj4_UART_Engine.ncd -o
proj4_UART_Engine.twr proj4_UART_Engine.pcf -ucf IOPinAssignments.ucf

Design file:              proj4_UART_Engine.ncd
Physical constraint file: proj4_UART_Engine.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Rx          |    2.479(R)|   -0.737(R)|clk_BUFGP         |   0.000|
baud_val<0> |    9.566(R)|   -1.822(R)|clk_BUFGP         |   0.000|
baud_val<1> |    8.626(R)|   -1.159(R)|clk_BUFGP         |   0.000|
baud_val<2> |    9.096(R)|   -1.290(R)|clk_BUFGP         |   0.000|
baud_val<3> |    9.057(R)|   -1.305(R)|clk_BUFGP         |   0.000|
bit8        |    3.320(R)|   -0.356(R)|clk_BUFGP         |   0.000|
odd_n_even  |    4.553(R)|   -0.483(R)|clk_BUFGP         |   0.000|
parity_en   |    4.071(R)|    0.184(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a           |   12.948(R)|clk_BUFGP         |   0.000|
b           |   12.599(R)|clk_BUFGP         |   0.000|
c           |   12.521(R)|clk_BUFGP         |   0.000|
d           |   12.816(R)|clk_BUFGP         |   0.000|
e           |   12.739(R)|clk_BUFGP         |   0.000|
f           |   11.828(R)|clk_BUFGP         |   0.000|
g           |   11.555(R)|clk_BUFGP         |   0.000|
tx          |    9.407(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.104|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
baud_val<0>    |LED<0>         |    5.178|
baud_val<1>    |LED<1>         |    4.562|
baud_val<2>    |LED<2>         |    4.562|
baud_val<3>    |LED<3>         |    5.284|
bit8           |LED<6>         |    8.799|
odd_n_even     |LED<4>         |    6.475|
parity_en      |LED<5>         |    5.235|
---------------+---------------+---------+


Analysis completed Tue Nov 17 11:33:20 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



