 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:30:34 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.18       0.18 f
  U638/Y (NBUFFX2_RVT)                     0.11       0.28 f
  U695/Y (XOR2X1_RVT)                      0.15       0.44 r
  U696/Y (NOR2X0_RVT)                      0.08       0.52 f
  U717/Y (OAI21X1_RVT)                     0.11       0.63 r
  U721/Y (AOI21X1_RVT)                     0.09       0.72 f
  U722/Y (OAI21X1_RVT)                     0.09       0.81 r
  U761/Y (AOI21X1_RVT)                     0.09       0.91 f
  U781/Y (OAI21X1_RVT)                     0.11       1.02 r
  U1028/CO (FADDX1_RVT)                    0.09       1.11 r
  U1034/CO (FADDX1_RVT)                    0.10       1.21 r
  U1040/CO (FADDX1_RVT)                    0.10       1.31 r
  U1046/CO (FADDX1_RVT)                    0.10       1.40 r
  U1052/CO (FADDX1_RVT)                    0.10       1.50 r
  U1058/CO (FADDX1_RVT)                    0.10       1.59 r
  U1064/CO (FADDX1_RVT)                    0.10       1.69 r
  U1070/CO (FADDX1_RVT)                    0.10       1.78 r
  U1076/CO (FADDX1_RVT)                    0.10       1.88 r
  U1082/CO (FADDX1_RVT)                    0.10       1.98 r
  U1088/CO (FADDX1_RVT)                    0.10       2.07 r
  U1094/CO (FADDX1_RVT)                    0.10       2.17 r
  U1100/CO (FADDX1_RVT)                    0.10       2.26 r
  U1106/CO (FADDX1_RVT)                    0.10       2.36 r
  U1112/CO (FADDX1_RVT)                    0.10       2.46 r
  U1118/CO (FADDX1_RVT)                    0.10       2.55 r
  U1124/CO (FADDX1_RVT)                    0.10       2.65 r
  U1130/CO (FADDX1_RVT)                    0.10       2.74 r
  U1136/CO (FADDX1_RVT)                    0.10       2.84 r
  U1142/CO (FADDX1_RVT)                    0.10       2.93 r
  U1148/CO (FADDX1_RVT)                    0.10       3.03 r
  U1154/CO (FADDX1_RVT)                    0.10       3.13 r
  U1160/CO (FADDX1_RVT)                    0.10       3.22 r
  U1166/CO (FADDX1_RVT)                    0.10       3.32 r
  U1172/CO (FADDX1_RVT)                    0.10       3.41 r
  U1178/CO (FADDX1_RVT)                    0.10       3.51 r
  U1184/CO (FADDX1_RVT)                    0.10       3.61 r
  U1190/CO (FADDX1_RVT)                    0.10       3.70 r
  U1196/CO (FADDX1_RVT)                    0.10       3.80 r
  U1202/CO (FADDX1_RVT)                    0.10       3.89 r
  U1208/CO (FADDX1_RVT)                    0.10       3.99 r
  U1214/CO (FADDX1_RVT)                    0.10       4.08 r
  U1220/CO (FADDX1_RVT)                    0.10       4.18 r
  U1226/CO (FADDX1_RVT)                    0.10       4.28 r
  U1232/CO (FADDX1_RVT)                    0.10       4.37 r
  U1238/CO (FADDX1_RVT)                    0.10       4.47 r
  U1244/CO (FADDX1_RVT)                    0.10       4.56 r
  U1255/CO (FADDX1_RVT)                    0.09       4.65 r
  U1258/Y (XOR2X1_RVT)                     0.11       4.77 f
  U1259/Y (NAND2X0_RVT)                    0.04       4.81 r
  U1263/Y (NAND4X0_RVT)                    0.05       4.86 f
  Delay3_out1_reg[63]/D (DFFX1_RVT)        0.00       4.86 f
  data arrival time                                   4.86

  clock clk (rise edge)                    5.50       5.50
  clock network delay (ideal)              0.00       5.50
  Delay3_out1_reg[63]/CLK (DFFX1_RVT)      0.00       5.50 r
  library setup time                      -0.06       5.44
  data required time                                  5.44
  -----------------------------------------------------------
  data required time                                  5.44
  data arrival time                                  -4.86
  -----------------------------------------------------------
  slack (MET)                                         0.58


1
