	component l_tile_xcvr_rst_tx is
		port (
			clock                : in  std_logic                    := 'X';             -- clk
			reset                : in  std_logic                    := 'X';             -- reset
			tx_analogreset       : out std_logic_vector(3 downto 0);                    -- tx_analogreset
			tx_digitalreset      : out std_logic_vector(3 downto 0);                    -- tx_digitalreset
			tx_ready             : out std_logic_vector(3 downto 0);                    -- tx_ready
			pll_locked           : in  std_logic_vector(0 downto 0) := (others => 'X'); -- pll_locked
			pll_select           : in  std_logic_vector(0 downto 0) := (others => 'X'); -- pll_select
			tx_cal_busy          : in  std_logic_vector(3 downto 0) := (others => 'X'); -- tx_cal_busy
			tx_analogreset_stat  : in  std_logic_vector(3 downto 0) := (others => 'X'); -- tx_analogreset_stat
			tx_digitalreset_stat : in  std_logic_vector(3 downto 0) := (others => 'X')  -- tx_digitalreset_stat
		);
	end component l_tile_xcvr_rst_tx;

