# Complete CPU

## Summary
The objective of this project is to implement and simulate a complete Semi-RISC CPU that consists of a data path, control unit, and a reset circuit.

