// Seed: 3332088802
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri id_4,
    input tri id_5,
    output supply1 id_6,
    output uwire id_7,
    input wand id_8,
    output tri1 id_9,
    output tri1 id_10,
    input wor id_11,
    output wor id_12,
    input tri id_13,
    input wire id_14,
    output wor id_15,
    input wor id_16,
    input supply0 id_17
);
  always @(1 or {id_13{1'b0}}) begin : LABEL_0
    #1;
  end
  wire id_19;
  always @(posedge 1 == 1'd0 or posedge 1'b0);
  wire id_20, id_21, id_22, id_23, id_24, id_25;
  module_0 modCall_1 (
      id_19,
      id_19
  );
  assign id_24 = 1;
  initial begin : LABEL_0
    id_20 = id_4;
  end
  assign id_22 = id_25;
endmodule
