User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/LeakagePower/SRAM/1024KB/1024KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 512 Rows x 4096 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 4
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 332.335um x 1.823mm = 605947.663um^2
 |--- Mat Area      = 332.335um x 1.823mm = 605947.663um^2   (97.826%)
 |--- Subarray Area = 166.168um x 906.557um = 150640.398um^2   (98.375%)
 - Area Efficiency = 97.826%
Timing:
 -  Read Latency = 17.164ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 17.164ns
    |--- Predecoder Latency = 403.213ps
    |--- Subarray Latency   = 16.761ns
       |--- Row Decoder Latency = 13.347ns
       |--- Bitline Latency     = 3.351ns
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 58.846ps
       |--- Precharge Latency   = 1.547ns
 - Write Latency = 17.164ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 17.164ns
    |--- Predecoder Latency = 403.213ps
    |--- Subarray Latency   = 16.761ns
       |--- Row Decoder Latency = 13.347ns
       |--- Charge Latency      = 1.544ns
 - Read Bandwidth  = 3.225GB/s
 - Write Bandwidth = 954.616MB/s
Power:
 -  Read Dynamic Energy = 154.082pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 154.082pJ per mat
    |--- Predecoder Dynamic Energy = 0.409pJ
    |--- Subarray Dynamic Energy   = 38.418pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.340pJ
       |--- Mux Decoder Dynamic Energy = 0.804pJ
       |--- Senseamp Dynamic Energy    = 0.186pJ
       |--- Mux Dynamic Energy         = 0.190pJ
       |--- Precharge Dynamic Energy   = 1.542pJ
 - Write Dynamic Energy = 6.853pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 6.853pJ per mat
    |--- Predecoder Dynamic Energy = 0.409pJ
    |--- Subarray Dynamic Energy   = 1.611pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.340pJ
       |--- Mux Decoder Dynamic Energy = 0.804pJ
       |--- Mux Dynamic Energy         = 0.190pJ
 - Leakage Power = 79.421uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 79.421uW per mat

Finished!
