/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        allregs_x.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_88640_A0)
    { /* SOC_REG_INT_XAUI_CONFIGr */
        soc_block_list[50],
        soc_genreg,
        1,
        0x520d,
        0,
        9,
        soc_XAUI_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XBOD_OVRFLWr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80020,
        SOC_REG_FLAG_RO,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XBOD_OVRFLW_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x823,
        SOC_REG_FLAG_RO,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XBOD_OVRFLW_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x823,
        SOC_REG_FLAG_RO,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XBOD_OVRFLW_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x823,
        SOC_REG_FLAG_RO,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XBOD_OVRFLW_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x823,
        SOC_REG_FLAG_RO,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XBOD_OVRFLW_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x823,
        SOC_REG_FLAG_RO,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XCON_CCM_DEFECT_STATUSr */
        soc_block_list[6],
        soc_genreg,
        1,
        0xa080016,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XCON_CCM_DEFECT_STATUS_BCM53400_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x32000400,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XCON_CCM_DEFECT_STATUS_BCM56150_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x36000400,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XCON_CCM_DEFECT_STATUS_BCM56334_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xd080016,
        0,
        4,
        soc_XCON_CCM_DEFECT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XCON_CCM_DEFECT_STATUS_BCM56440_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0xb08060e,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XCON_CCM_DEFECT_STATUS_BCM56450_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2e000e00,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_XCON_CCM_DEFECT_STATUS_BCM56640_A0r */
        soc_block_list[6],
        soc_genreg,
        1,
        0x2a000800,
        0,
        3,
        soc_ERROR_CCM_DEFECT_STATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWCTL_REGr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d05,
        0,
        1,
        soc_XGPORT_EXTRA_XGXS_NEWCTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d0a,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d0b,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d0c,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d0d,
        SOC_REG_FLAG_RO,
        2,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    { /* SOC_REG_INT_XGPORT_MODE_REGr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d00,
        0,
        1,
        soc_XGPORT_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_MODE_REG_BCM56624_B0r */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d00,
        0,
        1,
        soc_XGPORT_MODE_REG_BCM56624_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_SERDES_CTLr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d03,
        0,
        1,
        soc_XGPORT_SERDES_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_XGXS_CTRLr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d01,
        0,
        11,
        soc_MAC_XGXS_CTRL_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_XGXS_NEWCTL_REGr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d04,
        0,
        1,
        soc_XGPORT_EXTRA_XGXS_NEWCTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_XGXS_NEWSTATUS0_REGr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d06,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_XGXS_NEWSTATUS1_REGr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d07,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_XGXS_NEWSTATUS2_REGr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d08,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_XGXS_NEWSTATUS3_REGr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d09,
        SOC_REG_FLAG_RO,
        2,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XGPORT_XGXS_STATr */
        soc_block_list[12],
        soc_genreg,
        1,
        0x80d02,
        SOC_REG_FLAG_RO,
        22,
        soc_MAC_XGXS_STAT_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XHOL_D0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8000e,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XHOL_D1r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8000f,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XHOL_D2r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80010,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XHOL_D3r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80011,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XHOL_D0_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x810,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_D0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23000,
        0,
        1,
        soc_XHOL_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XHOL_D0_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80229,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XHOL_D0_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022900,
        0,
        1,
        soc_XHOL_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XHOL_D0_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x810,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_D0_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x810,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_D0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23000,
        0,
        1,
        soc_XHOL_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XHOL_D0_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x810,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XHOL_D0_BCM56840_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80233,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XHOL_D0_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80233,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_D0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23000,
        0,
        1,
        soc_XHOL_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_D0_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x810,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XHOL_D0_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80233,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XHOL_D1_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x811,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_D1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23100,
        0,
        1,
        soc_XHOL_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XHOL_D1_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8022a,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XHOL_D1_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022a00,
        0,
        1,
        soc_XHOL_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XHOL_D1_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x811,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_D1_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x811,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_D1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23100,
        0,
        1,
        soc_XHOL_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XHOL_D1_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x811,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XHOL_D1_BCM56840_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80234,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XHOL_D1_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80234,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_D1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23100,
        0,
        1,
        soc_XHOL_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_D1_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x811,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XHOL_D1_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80234,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XHOL_D2_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x812,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_D2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23200,
        0,
        1,
        soc_XHOL_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XHOL_D2_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8022b,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XHOL_D2_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022b00,
        0,
        1,
        soc_XHOL_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XHOL_D2_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x812,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_D2_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x812,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_D2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23200,
        0,
        1,
        soc_XHOL_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XHOL_D2_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x812,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XHOL_D2_BCM56840_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80235,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XHOL_D2_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80235,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_D2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23200,
        0,
        1,
        soc_XHOL_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_D2_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x812,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XHOL_D2_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80235,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XHOL_D3_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x813,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_D3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23300,
        0,
        1,
        soc_XHOL_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XHOL_D3_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8022c,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XHOL_D3_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022c00,
        0,
        1,
        soc_XHOL_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XHOL_D3_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x813,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_D3_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x813,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_D3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23300,
        0,
        1,
        soc_XHOL_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XHOL_D3_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x813,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XHOL_D3_BCM56840_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80236,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XHOL_D3_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80236,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_D3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23300,
        0,
        1,
        soc_XHOL_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_D3_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x813,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XHOL_D3_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80236,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XHOL_MH0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8000b,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XHOL_MH1r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8000c,
        0,
        1,
        soc_XHOL_MH1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XHOL_MH2r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8000d,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XHOL_MH3r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80f,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XHOL_MH0_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x80c,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_MH0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22c00,
        0,
        1,
        soc_XHOL_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XHOL_MH0_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80225,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XHOL_MH0_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022500,
        0,
        1,
        soc_XHOL_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XHOL_MH0_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x80c,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_MH0_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x80c,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_MH0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22c00,
        0,
        1,
        soc_XHOL_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XHOL_MH0_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80c,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XHOL_MH0_BCM56840_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022f,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XHOL_MH0_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022f,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_MH0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22c00,
        0,
        1,
        soc_XHOL_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_MH0_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80c,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XHOL_MH0_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022f,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XHOL_MH1_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x80d,
        0,
        1,
        soc_XHOL_MH1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_MH1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22d00,
        0,
        1,
        soc_XHOL_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XHOL_MH1_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80226,
        0,
        1,
        soc_XHOL_MH1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XHOL_MH1_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022600,
        0,
        1,
        soc_XHOL_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XHOL_MH1_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x80d,
        0,
        1,
        soc_XHOL_MH1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_MH1_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x80d,
        0,
        1,
        soc_XHOL_MH1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_MH1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22d00,
        0,
        1,
        soc_XHOL_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XHOL_MH1_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80d,
        0,
        1,
        soc_XHOL_MH1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XHOL_MH1_BCM56840_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80230,
        0,
        1,
        soc_XHOL_MH1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XHOL_MH1_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80230,
        0,
        1,
        soc_XHOL_MH1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_MH1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22d00,
        0,
        1,
        soc_XHOL_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_MH1_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80d,
        0,
        1,
        soc_XHOL_MH1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XHOL_MH1_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80230,
        0,
        1,
        soc_XHOL_MH1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XHOL_MH2_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x80e,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_MH2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22e00,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XHOL_MH2_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80227,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XHOL_MH2_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022700,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XHOL_MH2_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x80e,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_MH2_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x80e,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_MH2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22e00,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XHOL_MH2_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80e,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XHOL_MH2_BCM56840_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80231,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XHOL_MH2_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80231,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_MH2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22e00,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_MH2_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80e,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XHOL_MH2_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80231,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XHOL_MH3_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x80f,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_MH3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22f00,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XHOL_MH3_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80228,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XHOL_MH3_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022800,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XHOL_MH3_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x80f,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_MH3_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x80f,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_MH3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22f00,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XHOL_MH3_BCM56840_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80232,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XHOL_MH3_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80232,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_MH3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22f00,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_MH3_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80f,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XHOL_MH3_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80232,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d0b,
        0,
        1,
        soc_XHOL_RX_MH_DATA0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA1r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d0c,
        0,
        1,
        soc_XHOL_RX_MH_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA2r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d0d,
        0,
        1,
        soc_XHOL_RX_MH_DATA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA3r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d0e,
        0,
        1,
        soc_XHOL_RX_MH_DATA3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23400,
        0,
        1,
        soc_XHOL_RX_MH_DATA0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23400,
        0,
        1,
        soc_XHOL_RX_MH_DATA0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23400,
        0,
        1,
        soc_XHOL_RX_MH_DATA0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA0_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c0b,
        0,
        1,
        soc_XHOL_RX_MH_DATA0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23500,
        0,
        1,
        soc_XHOL_RX_MH_DATA1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23500,
        0,
        1,
        soc_XHOL_RX_MH_DATA1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23500,
        0,
        1,
        soc_XHOL_RX_MH_DATA1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA1_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c0c,
        0,
        1,
        soc_XHOL_RX_MH_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23600,
        0,
        1,
        soc_XHOL_RX_MH_DATA2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23600,
        0,
        1,
        soc_XHOL_RX_MH_DATA2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23600,
        0,
        1,
        soc_XHOL_RX_MH_DATA2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA2_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c0d,
        0,
        1,
        soc_XHOL_RX_MH_DATA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23700,
        0,
        1,
        soc_XHOL_RX_MH_DATA3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23700,
        0,
        1,
        soc_XHOL_RX_MH_DATA3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23700,
        0,
        1,
        soc_XHOL_RX_MH_DATA3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_MH_DATA3_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c0e,
        0,
        1,
        soc_XHOL_RX_MH_DATA3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d0f,
        0,
        1,
        soc_XHOL_RX_MH_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK1r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d10,
        0,
        1,
        soc_XHOL_RX_MH_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK2r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d11,
        0,
        1,
        soc_XHOL_RX_MH_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK3r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d12,
        0,
        1,
        soc_XHOL_RX_MH_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23800,
        0,
        1,
        soc_XHOL_RX_MH_MASK0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23800,
        0,
        1,
        soc_XHOL_RX_MH_MASK0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23800,
        0,
        1,
        soc_XHOL_RX_MH_MASK0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK0_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c0f,
        0,
        1,
        soc_XHOL_RX_MH_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23900,
        0,
        1,
        soc_XHOL_RX_MH_MASK1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23900,
        0,
        1,
        soc_XHOL_RX_MH_MASK1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23900,
        0,
        1,
        soc_XHOL_RX_MH_MASK1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK1_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c10,
        0,
        1,
        soc_XHOL_RX_MH_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23a00,
        0,
        1,
        soc_XHOL_RX_MH_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23a00,
        0,
        1,
        soc_XHOL_RX_MH_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23a00,
        0,
        1,
        soc_XHOL_RX_MH_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK2_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c11,
        0,
        1,
        soc_XHOL_RX_MH_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23b00,
        0,
        1,
        soc_XHOL_RX_MH_MASK3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23b00,
        0,
        1,
        soc_XHOL_RX_MH_MASK3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23b00,
        0,
        1,
        soc_XHOL_RX_MH_MASK3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_MH_MASK3_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c12,
        0,
        1,
        soc_XHOL_RX_MH_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_MODID_DATAr */
        soc_block_list[10],
        soc_portreg,
        1,
        0xc1d,
        0,
        6,
        soc_XHOL_RX_MODID_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_MODID_MODEr */
        soc_block_list[10],
        soc_portreg,
        1,
        0xc1c,
        0,
        2,
        soc_XHOL_RX_MODID_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d13,
        0,
        1,
        soc_XHOL_RX_PKT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA1r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d14,
        0,
        1,
        soc_XHOL_RX_PKT_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA2r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d15,
        0,
        1,
        soc_XHOL_RX_PKT_DATA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA3r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d16,
        0,
        1,
        soc_XHOL_RX_PKT_DATA3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23c00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23c00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23c00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA0_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c13,
        0,
        1,
        soc_XHOL_RX_PKT_DATA0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23d00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23d00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23d00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA1_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c14,
        0,
        1,
        soc_XHOL_RX_PKT_DATA1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23e00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23e00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23e00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA2_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c15,
        0,
        1,
        soc_XHOL_RX_PKT_DATA2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x23f00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23f00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x23f00,
        0,
        1,
        soc_XHOL_RX_PKT_DATA3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_PKT_DATA3_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c16,
        0,
        1,
        soc_XHOL_RX_PKT_DATA3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d17,
        0,
        1,
        soc_XHOL_RX_PKT_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK1r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d18,
        0,
        1,
        soc_XHOL_RX_PKT_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK2r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d19,
        0,
        1,
        soc_XHOL_RX_PKT_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK3r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d1a,
        0,
        1,
        soc_XHOL_RX_PKT_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x24000,
        0,
        1,
        soc_XHOL_RX_PKT_MASK0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24000,
        0,
        1,
        soc_XHOL_RX_PKT_MASK0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24000,
        0,
        1,
        soc_XHOL_RX_PKT_MASK0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK0_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c17,
        0,
        1,
        soc_XHOL_RX_PKT_MASK0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x24100,
        0,
        1,
        soc_XHOL_RX_PKT_MASK1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24100,
        0,
        1,
        soc_XHOL_RX_PKT_MASK1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24100,
        0,
        1,
        soc_XHOL_RX_PKT_MASK1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK1_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c18,
        0,
        1,
        soc_XHOL_RX_PKT_MASK1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x24200,
        0,
        1,
        soc_XHOL_RX_PKT_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24200,
        0,
        1,
        soc_XHOL_RX_PKT_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24200,
        0,
        1,
        soc_XHOL_RX_PKT_MASK2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK2_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c19,
        0,
        1,
        soc_XHOL_RX_PKT_MASK2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x24300,
        0,
        1,
        soc_XHOL_RX_PKT_MASK3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24300,
        0,
        1,
        soc_XHOL_RX_PKT_MASK3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x24300,
        0,
        1,
        soc_XHOL_RX_PKT_MASK3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XHOL_RX_PKT_MASK3_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c1a,
        0,
        1,
        soc_XHOL_RX_PKT_MASK3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XIBP_D0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80015,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XIBP_D1r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80016,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XIBP_D2r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80017,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XIBP_D3r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80018,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XIBP_D0_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x818,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XIBP_D0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22700,
        0,
        1,
        soc_XHOL_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XIBP_D0_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80231,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XIBP_D0_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023100,
        0,
        1,
        soc_XHOL_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XIBP_D0_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x818,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XIBP_D0_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x818,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XIBP_D0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22700,
        0,
        1,
        soc_XHOL_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XIBP_D0_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x818,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XIBP_D0_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x210,
        0,
        1,
        soc_XIBP_D0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XIBP_D0_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x210,
        0,
        1,
        soc_XIBP_D0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XIBP_D0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22700,
        0,
        1,
        soc_XHOL_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XIBP_D0_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x818,
        0,
        1,
        soc_XHOL_D0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XIBP_D0_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x210,
        0,
        1,
        soc_XIBP_D0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XIBP_D1_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x819,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XIBP_D1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22800,
        0,
        1,
        soc_XHOL_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XIBP_D1_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80232,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XIBP_D1_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023200,
        0,
        1,
        soc_XHOL_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XIBP_D1_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x819,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XIBP_D1_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x819,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XIBP_D1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22800,
        0,
        1,
        soc_XHOL_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XIBP_D1_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x819,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XIBP_D1_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x211,
        0,
        1,
        soc_XIBP_D1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XIBP_D1_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x211,
        0,
        1,
        soc_XIBP_D1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XIBP_D1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22800,
        0,
        1,
        soc_XHOL_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XIBP_D1_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x819,
        0,
        1,
        soc_XHOL_D1r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XIBP_D1_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x211,
        0,
        1,
        soc_XIBP_D1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XIBP_D2_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x81a,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XIBP_D2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22900,
        0,
        1,
        soc_XHOL_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XIBP_D2_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80233,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XIBP_D2_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023300,
        0,
        1,
        soc_XHOL_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XIBP_D2_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x81a,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XIBP_D2_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x81a,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XIBP_D2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22900,
        0,
        1,
        soc_XHOL_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XIBP_D2_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81a,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XIBP_D2_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x212,
        0,
        1,
        soc_XIBP_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XIBP_D2_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x212,
        0,
        1,
        soc_XIBP_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XIBP_D2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22900,
        0,
        1,
        soc_XHOL_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XIBP_D2_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81a,
        0,
        1,
        soc_XHOL_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XIBP_D2_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x212,
        0,
        1,
        soc_XIBP_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XIBP_D3_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x81b,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XIBP_D3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22a00,
        0,
        1,
        soc_XHOL_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XIBP_D3_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80234,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XIBP_D3_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023400,
        0,
        1,
        soc_XHOL_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XIBP_D3_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x81b,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XIBP_D3_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x81b,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XIBP_D3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22a00,
        0,
        1,
        soc_XHOL_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XIBP_D3_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81b,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XIBP_D3_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x213,
        0,
        1,
        soc_XIBP_D3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XIBP_D3_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x213,
        0,
        1,
        soc_XIBP_D3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XIBP_D3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22a00,
        0,
        1,
        soc_XHOL_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XIBP_D3_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81b,
        0,
        1,
        soc_XHOL_D3r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XIBP_D3_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x213,
        0,
        1,
        soc_XIBP_D3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XIBP_MH0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80012,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XIBP_MH1r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80013,
        0,
        1,
        soc_XIBP_MH1r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XIBP_MH2r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80014,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XIBP_MH3r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x817,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XIBP_MH0_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x814,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XIBP_MH0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22300,
        0,
        1,
        soc_XHOL_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XIBP_MH0_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8022d,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XIBP_MH0_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022d00,
        0,
        1,
        soc_XHOL_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XIBP_MH0_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x814,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XIBP_MH0_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x814,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XIBP_MH0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22300,
        0,
        1,
        soc_XHOL_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XIBP_MH0_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x814,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XIBP_MH0_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20c,
        0,
        1,
        soc_XIBP_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XIBP_MH0_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20c,
        0,
        1,
        soc_XIBP_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XIBP_MH0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22300,
        0,
        1,
        soc_XHOL_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XIBP_MH0_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x814,
        0,
        1,
        soc_XHOL_MH0r_fields,
        SOC_RESET_VAL_DEC(0xfb800ffe, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XIBP_MH0_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20c,
        0,
        1,
        soc_XIBP_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XIBP_MH1_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x815,
        0,
        1,
        soc_XIBP_MH1r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XIBP_MH1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22400,
        0,
        1,
        soc_XIBP_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XIBP_MH1_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8022e,
        0,
        1,
        soc_XIBP_MH1r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XIBP_MH1_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022e00,
        0,
        1,
        soc_XIBP_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XIBP_MH1_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x815,
        0,
        1,
        soc_XIBP_MH1r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XIBP_MH1_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x815,
        0,
        1,
        soc_XIBP_MH1r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XIBP_MH1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22400,
        0,
        1,
        soc_XIBP_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XIBP_MH1_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x815,
        0,
        1,
        soc_XIBP_MH1r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XIBP_MH1_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20d,
        0,
        1,
        soc_XIBP_MH1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XIBP_MH1_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20d,
        0,
        1,
        soc_XIBP_MH1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XIBP_MH1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22400,
        0,
        1,
        soc_XIBP_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XIBP_MH1_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x815,
        0,
        1,
        soc_XIBP_MH1r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XIBP_MH1_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20d,
        0,
        1,
        soc_XIBP_MH1_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XIBP_MH2_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x816,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XIBP_MH2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22500,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XIBP_MH2_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8022f,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XIBP_MH2_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022f00,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XIBP_MH2_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x816,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XIBP_MH2_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x816,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XIBP_MH2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22500,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XIBP_MH2_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x816,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XIBP_MH2_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20e,
        0,
        1,
        soc_XIBP_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XIBP_MH2_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20e,
        0,
        1,
        soc_XIBP_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XIBP_MH2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22500,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XIBP_MH2_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x816,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XIBP_MH2_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20e,
        0,
        1,
        soc_XIBP_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XIBP_MH3_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x817,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XIBP_MH3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22600,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XIBP_MH3_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80230,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XIBP_MH3_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023000,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XIBP_MH3_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x817,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XIBP_MH3_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x817,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XIBP_MH3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22600,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XIBP_MH3_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20f,
        0,
        1,
        soc_XIBP_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XIBP_MH3_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20f,
        0,
        1,
        soc_XIBP_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XIBP_MH3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22600,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XIBP_MH3_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x817,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XIBP_MH3_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20f,
        0,
        1,
        soc_XIBP_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_ECC_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x63300,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_XLMAC_CLEAR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_ECC_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x63300,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        4,
        soc_XLMAC_CLEAR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_ECC_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x63300,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_XLMAC_CLEAR_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_FIFO_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61800,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_XLMAC_CLEAR_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_FIFO_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_XLMAC_CLEAR_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_FIFO_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XLMAC_CLEAR_FIFO_STATUS_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_FIFO_STATUS_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XLMAC_CLEAR_FIFO_STATUS_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_FIFO_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61800,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_XLMAC_CLEAR_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_RX_LSS_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60c00,
        0,
        3,
        soc_CLMAC_CLEAR_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_RX_LSS_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60c00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLMAC_CLEAR_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_RX_LSS_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60c00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_CLEAR_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_RX_LSS_STATUS_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60c00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_CLEAR_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_CLEAR_RX_LSS_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60c00,
        0,
        3,
        soc_CLMAC_CLEAR_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60000,
        0,
        15,
        soc_XLMAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00005040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60000,
        SOC_REG_FLAG_64_BITS,
        15,
        soc_XLMAC_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00005040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60000,
        SOC_REG_FLAG_64_BITS,
        15,
        soc_XLMAC_CTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_CTRL_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60000,
        SOC_REG_FLAG_64_BITS,
        15,
        soc_XLMAC_CTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60000,
        0,
        15,
        soc_XLMAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00005040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62500,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2ECC_DATA_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_1r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62600,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2ECC_DATA_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_0_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62500,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_DATA_HDR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_0_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62500,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_DATA_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_0_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62500,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_DATA_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_0_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62500,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2ECC_DATA_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_1_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62600,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_DATA_HDR_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_1_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62600,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_DATA_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_1_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62600,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_DATA_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_DATA_HDR_1_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62600,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2ECC_DATA_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2ECC_MODULE_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0xfb800ffe)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_1r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62400,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2ECC_MODULE_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_0_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_MODULE_HDR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0xfb800ffe)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_0_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_MODULE_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0xfb800ffe)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_0_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_MODULE_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0xfb800ffe)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_0_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2ECC_MODULE_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0x20000000, 0xfb800ffe)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_1_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62400,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_MODULE_HDR_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_1_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62400,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_MODULE_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_1_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62400,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2ECC_MODULE_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_E2ECC_MODULE_HDR_1_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62400,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2ECC_MODULE_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62900,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2EFC_DATA_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_1r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62a00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2EFC_DATA_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_0_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62900,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2EFC_DATA_HDR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_0_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62900,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2EFC_DATA_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_0_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62900,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2EFC_DATA_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0xffff0000, 0xffffffff)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_1_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62a00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2EFC_DATA_HDR_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_1_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62a00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2EFC_DATA_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_DATA_HDR_1_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62a00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2EFC_DATA_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x70000000, 0x00000001)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62700,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2EFC_MODULE_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0xfb800ffe)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_1r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2EFC_MODULE_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_0_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62700,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2EFC_MODULE_HDR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0xfb800ffe)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_0_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62700,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2EFC_MODULE_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0xfb800ffe)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_0_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62700,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2EFC_MODULE_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0x10000000, 0xfb800ffe)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_1_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62800,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2EFC_MODULE_HDR_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_1_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62800,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2EFC_MODULE_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_E2EFC_MODULE_HDR_1_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_E2EFC_MODULE_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_E2E_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62200,
        0,
        5,
        soc_CLMAC_E2E_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_E2E_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62200,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_CLMAC_E2E_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_E2E_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62200,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2E_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_E2E_CTRL_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62200,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_E2E_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_E2E_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62200,
        0,
        5,
        soc_CLMAC_E2E_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_ECC_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62e00,
        0,
        2,
        soc_XLMAC_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_ECC_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62e00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XLMAC_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_ECC_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62e00,
        0,
        2,
        soc_XLMAC_ECC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62f00,
        0,
        2,
        soc_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62f00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62f00,
        0,
        2,
        soc_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x63000,
        0,
        2,
        soc_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x63000,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x63000,
        0,
        2,
        soc_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61c00,
        0,
        1,
        soc_CLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61c00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61c00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61c00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61c00,
        0,
        1,
        soc_CLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_EEE_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61a00,
        0,
        2,
        soc_CLMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_EEE_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61a00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_CLMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_EEE_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61a00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XLMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_EEE_CTRL_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61a00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XLMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_EEE_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61a00,
        0,
        2,
        soc_CLMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_EEE_TIMERSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61b00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLMAC_EEE_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_EEE_TIMERS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61b00,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XLMAC_EEE_TIMERS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_EEE_TIMERS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61b00,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XLMAC_EEE_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_EEE_TIMERS_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61b00,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XLMAC_EEE_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_EEE_TIMERS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61b00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLMAC_EEE_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_FIFO_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_CLMAC_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_FIFO_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        9,
        soc_XLMAC_FIFO_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_FIFO_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_XLMAC_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_FIFO_STATUS_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_XLMAC_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_FIFO_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_CLMAC_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_GMII_EEE_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61f00,
        0,
        2,
        soc_CLMAC_GMII_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_GMII_EEE_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61f00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_CLMAC_GMII_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_GMII_EEE_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61f00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XLMAC_GMII_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_GMII_EEE_CTRL_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61f00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XLMAC_GMII_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_GMII_EEE_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61f00,
        0,
        2,
        soc_CLMAC_GMII_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61d00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_HIGIG_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0xfb800000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_1r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61e00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_HIGIG_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_0_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61d00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_HIGIG_HDR_0_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0xfb800000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_0_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61d00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_HIGIG_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0xfb800000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_0_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61d00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_HIGIG_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0xfb800000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_0_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61d00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_HIGIG_HDR_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0xfb800000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_1_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61e00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_HIGIG_HDR_1_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_1_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61e00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_HIGIG_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_1_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61e00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_HIGIG_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_HIGIG_HDR_1_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61e00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_HIGIG_HDR_1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_LAG_FAILOVER_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61900,
        SOC_REG_FLAG_RO,
        2,
        soc_CLMAC_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_LAG_FAILOVER_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_XLMAC_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_LAG_FAILOVER_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_CMAC_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_LAG_FAILOVER_STATUS_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_CMAC_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_LAG_FAILOVER_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61900,
        SOC_REG_FLAG_RO,
        2,
        soc_CLMAC_LAG_FAILOVER_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_LLFC_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61200,
        0,
        7,
        soc_CLMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_LLFC_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61200,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CLMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_LLFC_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61200,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_LLFC_CTRL_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61200,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_LLFC_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61200,
        0,
        7,
        soc_CLMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_MACSEC_CTRLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62100,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_XLMAC_MACSEC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_MACSEC_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62100,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_XLMAC_MACSEC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_MEM_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62d00,
        0,
        2,
        soc_XLMAC_MEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_MEM_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62d00,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XLMAC_MEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_MEM_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62d00,
        0,
        2,
        soc_XLMAC_MEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_MODEr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60100,
        0,
        3,
        soc_CLMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_MODE_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_MODE_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_MODE_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_MODE_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60100,
        0,
        3,
        soc_CLMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_PAUSE_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60d00,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CLMAC_PAUSE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xfff1c000, 0x0000001f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_PAUSE_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60d00,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_XLMAC_PAUSE_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0xfff1c000, 0x0000001f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_PAUSE_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60d00,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_XLMAC_PAUSE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xfff1c000, 0x0000001f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_PAUSE_CTRL_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60d00,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_XLMAC_PAUSE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xfff1c000, 0x0000001f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_PAUSE_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60d00,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CLMAC_PAUSE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xfff1c000, 0x0000001f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_PFC_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60e00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_CLMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_PFC_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60e00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_CLMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_PFC_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60e00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XLMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_PFC_CTRL_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60e00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XLMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_PFC_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60e00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_CLMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_PFC_DAr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61100,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_PFC_DA_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_PFC_DA_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_PFC_DA_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_PFC_DA_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61100,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_PFC_OPCODEr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61000,
        0,
        1,
        soc_CLMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_PFC_OPCODE_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_PFC_OPCODE_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_PFC_OPCODE_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_PFC_OPCODE_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61000,
        0,
        1,
        soc_CLMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_PFC_TYPEr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60f00,
        0,
        1,
        soc_CLMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_PFC_TYPE_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60f00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_PFC_TYPE_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60f00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_PFC_TYPE_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60f00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_PFC_TYPE_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60f00,
        0,
        1,
        soc_CLMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_RX_CDC_ECC_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x63100,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_CLMAC_RX_CDC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_RX_CDC_ECC_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x63100,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_XLMAC_RX_CDC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_RX_CDC_ECC_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x63100,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_CLMAC_RX_CDC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_RX_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60600,
        0,
        7,
        soc_XLMAC_RX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_RX_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60600,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XLMAC_RX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_RX_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60600,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XLMAC_RX_CTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_RX_CTRL_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60600,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XLMAC_RX_CTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_RX_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60600,
        0,
        7,
        soc_XLMAC_RX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_RX_LLFC_MSG_FIELDSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61400,
        0,
        4,
        soc_CLMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_RX_LLFC_MSG_FIELDS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61400,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CLMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_RX_LLFC_MSG_FIELDS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61400,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_RX_LLFC_MSG_FIELDS_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61400,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_RX_LLFC_MSG_FIELDS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61400,
        0,
        4,
        soc_CLMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60a00,
        0,
        8,
        soc_XLMAC_RX_LSS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60a00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XLMAC_RX_LSS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60a00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_RX_LSS_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_CTRL_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60a00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_RX_LSS_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60a00,
        0,
        8,
        soc_XLMAC_RX_LSS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60b00,
        SOC_REG_FLAG_RO,
        3,
        soc_CLMAC_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_XLMAC_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_XMAC_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_STATUS_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_XMAC_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_RX_LSS_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60b00,
        SOC_REG_FLAG_RO,
        3,
        soc_CLMAC_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_RX_MAC_SAr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60700,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_RX_MAC_SA_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60700,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_RX_MAC_SA_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60700,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_RX_MAC_SA_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60700,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_RX_MAC_SA_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60700,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_RX_MAX_SIZEr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60800,
        0,
        1,
        soc_CLMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_RX_MAX_SIZE_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_RX_MAX_SIZE_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_RX_MAX_SIZE_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_RX_MAX_SIZE_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60800,
        0,
        1,
        soc_CLMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_RX_VLAN_TAGr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60900,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CLMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_RX_VLAN_TAG_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60900,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CLMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_RX_VLAN_TAG_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60900,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_RX_VLAN_TAG_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60900,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_RX_VLAN_TAG_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60900,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CLMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_SPARE0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60200,
        0,
        1,
        soc_CLPORT_SPARE0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_SPARE1r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60300,
        0,
        1,
        soc_CLMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_SPARE0_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLPORT_SPARE0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_SPARE0_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_SPARE0_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_SPARE0_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60200,
        0,
        1,
        soc_CLPORT_SPARE0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_SPARE1_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_SPARE1_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_SPARE1_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_SPARE1_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60300,
        0,
        1,
        soc_CLMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_TIMESTAMP_ADJUSTr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62000,
        0,
        3,
        soc_CLMAC_TIMESTAMP_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_TIMESTAMP_ADJUST_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62000,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLMAC_TIMESTAMP_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_TIMESTAMP_ADJUST_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62000,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XLMAC_TIMESTAMP_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_TIMESTAMP_ADJUST_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62000,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XLMAC_TIMESTAMP_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_TIMESTAMP_ADJUST_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62000,
        0,
        3,
        soc_CLMAC_TIMESTAMP_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_CNTr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62b00,
        SOC_REG_FLAG_RO,
        1,
        soc_CLMAC_TXFIFO_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_CNT_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XLMAC_TXFIFO_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_CNT_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_PORT_EHG_RXFIFO_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_CNT_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_PORT_EHG_RXFIFO_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_CNT_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62b00,
        SOC_REG_FLAG_RO,
        1,
        soc_CLMAC_TXFIFO_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_REQ_CNTr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62c00,
        SOC_REG_FLAG_RO,
        1,
        soc_CLMAC_TXFIFO_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_REQ_CNT_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XLMAC_TXFIFO_CELL_REQ_CNT_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_REQ_CNT_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62c00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XLMAC_TXFIFO_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_REQ_CNT_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XLMAC_TXFIFO_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_TXFIFO_CELL_REQ_CNT_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62c00,
        SOC_REG_FLAG_RO,
        1,
        soc_CLMAC_TXFIFO_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_TX_CDC_ECC_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x63200,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_CLMAC_TX_CDC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_TX_CDC_ECC_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x63200,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_XLMAC_TX_CDC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_TX_CDC_ECC_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x63200,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        2,
        soc_CLMAC_TX_CDC_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_TX_CRC_CORRUPT_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62100,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CLMAC_TX_CRC_CORRUPT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_TX_CRC_CORRUPT_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62100,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_XLMAC_TX_CRC_CORRUPT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_TX_CRC_CORRUPT_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62100,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CLMAC_TX_CRC_CORRUPT_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_TX_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60400,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_CLMAC_TX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000050)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_TX_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60400,
        SOC_REG_FLAG_64_BITS,
        13,
        soc_XLMAC_TX_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000050)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_TX_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60400,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_XLMAC_TX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000010)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_TX_CTRL_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60400,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_XLMAC_TX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000010)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_TX_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60400,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_CLMAC_TX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000050)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000003ff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_TX_LLFC_MSG_FIELDSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61300,
        0,
        3,
        soc_CLMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_TX_LLFC_MSG_FIELDS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_TX_LLFC_MSG_FIELDS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_TX_LLFC_MSG_FIELDS_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_TX_LLFC_MSG_FIELDS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61300,
        0,
        3,
        soc_CLMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_TX_MAC_SAr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60500,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_TX_MAC_SA_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60500,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XLMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_TX_MAC_SA_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60500,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_TX_MAC_SA_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60500,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_TX_MAC_SA_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60500,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CLMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_DATAr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_CLMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_DATA_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_XLMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_DATA_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_DATA_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_DATA_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_CLMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61600,
        SOC_REG_FLAG_RO,
        1,
        soc_CLMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_STATUS_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_TX_TIMESTAMP_FIFO_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61600,
        SOC_REG_FLAG_RO,
        1,
        soc_CLMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLMAC_VERSION_IDr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x63400,
        SOC_REG_FLAG_RO,
        1,
        soc_XLMAC_VERSION_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000a035, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLMAC_VERSION_ID_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x63400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XLMAC_VERSION_ID_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000a035, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLMAC_VERSION_ID_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XLMAC_VERSION_ID_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000a022, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLMAC_VERSION_ID_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x62900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XLMAC_VERSION_ID_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000a019, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLMAC_VERSION_ID_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x63400,
        SOC_REG_FLAG_RO,
        1,
        soc_XLMAC_VERSION_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000a035, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_BOD_OVERFLOW_ERRORr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022700,
        SOC_REG_FLAG_RO,
        1,
        soc_XLPORT_BOD_OVERFLOW_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_BOD_XLP0_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022100,
        0,
        4,
        soc_PGW_BOD_XLP0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_CNTMAXSIZEr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20100,
        0,
        1,
        soc_CLPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_CNTMAXSIZE_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20100,
        0,
        1,
        soc_CLPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_CNTMAXSIZE_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20100,
        0,
        1,
        soc_PORT_CNTMAXSIZE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_CNTMAXSIZE_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20100,
        0,
        1,
        soc_CLPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_CONFIGr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x200,
        0,
        12,
        soc_XLPORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_CONFIG_BCM2801PM_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20000,
        0,
        6,
        soc_CLPORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_CONFIG_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20000,
        0,
        6,
        soc_XLPORT_CONFIG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_CONFIG_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20000,
        0,
        6,
        soc_XLPORT_CONFIG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_CONFIG_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x200,
        0,
        12,
        soc_XLPORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_CONFIG_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20000,
        0,
        6,
        soc_XLPORT_CONFIG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_CONFIG_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20000,
        0,
        6,
        soc_CLPORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_CONFIG_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x200,
        0,
        12,
        soc_XLPORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_ECC_CONTROLr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80242,
        0,
        3,
        soc_XLPORT_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_ECC_CONTROL_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021a00,
        0,
        6,
        soc_CLPORT_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_ECC_CONTROL_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021a00,
        0,
        6,
        soc_XLPORT_ECC_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_ECC_CONTROL_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021a00,
        0,
        9,
        soc_XLPORT_ECC_CONTROL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_ECC_CONTROL_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80242,
        0,
        3,
        soc_XLPORT_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_ECC_CONTROL_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021a00,
        0,
        6,
        soc_CLPORT_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_ECC_CONTROL_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80242,
        0,
        3,
        soc_XLPORT_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_EEE_CLOCK_GATEr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020e00,
        0,
        1,
        soc_CLPORT_EEE_CLOCK_GATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_EEE_CLOCK_GATE_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020e00,
        0,
        1,
        soc_XLPORT_EEE_CLOCK_GATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_EEE_CLOCK_GATE_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020e00,
        0,
        1,
        soc_CPORT_EEE_CLOCK_GATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_EEE_CLOCK_GATE_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020a00,
        0,
        1,
        soc_CPORT_EEE_CLOCK_GATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_EEE_CLOCK_GATE_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020e00,
        0,
        1,
        soc_CLPORT_EEE_CLOCK_GATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020f00,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTER_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020f00,
        0,
        1,
        soc_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTER_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020f00,
        0,
        1,
        soc_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTER_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020b00,
        0,
        1,
        soc_PORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTER_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020f00,
        0,
        1,
        soc_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_EEE_COUNTER_MODEr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20300,
        0,
        1,
        soc_CLPORT_EEE_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_EEE_COUNTER_MODE_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20300,
        0,
        1,
        soc_XLPORT_EEE_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_EEE_COUNTER_MODE_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20400,
        0,
        1,
        soc_PORT_EEE_COUNTER_MODE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_EEE_COUNTER_MODE_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20300,
        0,
        1,
        soc_CLPORT_EEE_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSEr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022e,
        0,
        1,
        soc_XLPORT_EEE_DURATION_TIMER_PULSEr_fields,
        SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSE_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021200,
        0,
        1,
        soc_CLPORT_EEE_DURATION_TIMER_PULSEr_fields,
        SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSE_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021200,
        0,
        1,
        soc_XLPORT_EEE_DURATION_TIMER_PULSE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSE_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021200,
        0,
        1,
        soc_PORT_EEE_DURATION_TIMER_PULSE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSE_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022e,
        0,
        1,
        soc_XLPORT_EEE_DURATION_TIMER_PULSEr_fields,
        SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSE_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020d00,
        0,
        1,
        soc_PORT_EEE_DURATION_TIMER_PULSE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSE_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021200,
        0,
        1,
        soc_CLPORT_EEE_DURATION_TIMER_PULSEr_fields,
        SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSE_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022e,
        0,
        1,
        soc_XLPORT_EEE_DURATION_TIMER_PULSEr_fields,
        SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_ENABLE_REGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020b00,
        0,
        4,
        soc_CLPORT_ENABLE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_ENABLE_REG_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020b00,
        0,
        4,
        soc_XLPORT_ENABLE_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_ENABLE_REG_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020b00,
        0,
        4,
        soc_XLPORT_ENABLE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_ENABLE_REG_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020700,
        0,
        4,
        soc_XLPORT_ENABLE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_ENABLE_REG_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020b00,
        0,
        4,
        soc_CLPORT_ENABLE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_FAULT_LINK_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20500,
        0,
        2,
        soc_CLPORT_FAULT_LINK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_FAULT_LINK_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20500,
        0,
        2,
        soc_CLPORT_FAULT_LINK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_FAULT_LINK_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20600,
        0,
        2,
        soc_PORT_FAULT_LINK_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_FAULT_LINK_STATUS_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20300,
        0,
        2,
        soc_PORT_FAULT_LINK_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_FAULT_LINK_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20500,
        0,
        2,
        soc_CLPORT_FAULT_LINK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_FLOW_CONTROL_CONFIGr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20700,
        0,
        2,
        soc_CLPORT_FLOW_CONTROL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_FLOW_CONTROL_CONFIG_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20700,
        0,
        2,
        soc_CLPORT_FLOW_CONTROL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_FLOW_CONTROL_CONFIG_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20700,
        0,
        2,
        soc_CLPORT_FLOW_CONTROL_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERRORr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80243,
        0,
        10,
        soc_XLPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERROR_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021b00,
        0,
        4,
        soc_CLPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERROR_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021b00,
        0,
        4,
        soc_XLPORT_FORCE_DOUBLE_BIT_ERROR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERROR_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021b00,
        0,
        4,
        soc_PGW_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERROR_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80243,
        0,
        10,
        soc_XLPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERROR_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021b00,
        0,
        4,
        soc_CLPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERROR_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80243,
        0,
        10,
        soc_XLPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERRORr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80244,
        0,
        10,
        soc_XLPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERROR_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021c00,
        0,
        4,
        soc_CLPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERROR_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021c00,
        0,
        4,
        soc_XLPORT_FORCE_DOUBLE_BIT_ERROR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERROR_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021c00,
        0,
        4,
        soc_PGW_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERROR_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80244,
        0,
        10,
        soc_XLPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERROR_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021c00,
        0,
        4,
        soc_CLPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERROR_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80244,
        0,
        10,
        soc_XLPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_INTR_ENABLEr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80253,
        0,
        10,
        soc_XLPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_INTR_ENABLE_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022a00,
        0,
        6,
        soc_XLPORT_INTR_ENABLE_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_INTR_ENABLE_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022a00,
        0,
        6,
        soc_XLPORT_INTR_ENABLE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_INTR_ENABLE_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2023000,
        0,
        9,
        soc_XLPORT_INTR_ENABLE_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_INTR_ENABLE_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80253,
        0,
        10,
        soc_XLPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_INTR_ENABLE_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021900,
        0,
        2,
        soc_XLPORT_INTR_ENABLE_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_INTR_ENABLE_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022a00,
        0,
        6,
        soc_XLPORT_INTR_ENABLE_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_INTR_ENABLE_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80253,
        0,
        10,
        soc_XLPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_INTR_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80252,
        SOC_REG_FLAG_RO,
        10,
        soc_XLPORT_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_INTR_STATUS_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022900,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_XLPORT_INTR_STATUS_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_INTR_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022900,
        SOC_REG_FLAG_RO,
        6,
        soc_XLPORT_INTR_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_INTR_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022f00,
        SOC_REG_FLAG_RO,
        9,
        soc_XLPORT_INTR_STATUS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_INTR_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80252,
        SOC_REG_FLAG_RO,
        10,
        soc_XLPORT_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_INTR_STATUS_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021800,
        SOC_REG_FLAG_RO,
        2,
        soc_XLPORT_INTR_STATUS_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_INTR_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022900,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_XLPORT_INTR_STATUS_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_INTR_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80252,
        SOC_REG_FLAG_RO,
        10,
        soc_XLPORT_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_LAG_FAILOVER_CONFIGr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20200,
        0,
        1,
        soc_CLPORT_LAG_FAILOVER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_LAG_FAILOVER_CONFIG_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20200,
        0,
        1,
        soc_CLPORT_LAG_FAILOVER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_LAG_FAILOVER_CONFIG_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20200,
        0,
        1,
        soc_CPORT_LAG_FAILOVER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_LAG_FAILOVER_CONFIG_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20100,
        0,
        1,
        soc_CPORT_LAG_FAILOVER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_LAG_FAILOVER_CONFIG_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20200,
        0,
        1,
        soc_CLPORT_LAG_FAILOVER_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_LED_CHAIN_CONFIGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021700,
        0,
        1,
        soc_PORT_LED_CHAIN_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_LED_CHAIN_CONFIG_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022300,
        0,
        1,
        soc_PGW_GX_BYPASS_LED_CHAIN_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_LED_CHAIN_CONFIG_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022b00,
        0,
        1,
        soc_PORT_LED_CHAIN_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWNr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80254,
        SOC_REG_FLAG_RO,
        4,
        soc_XLPORT_LINKSTATUS_DOWNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_CLPORT_LINKSTATUS_DOWNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022700,
        SOC_REG_FLAG_RO,
        4,
        soc_XLPORT_LINKSTATUS_DOWN_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022900,
        SOC_REG_FLAG_RO,
        4,
        soc_XLPORT_LINKSTATUS_DOWN_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021500,
        SOC_REG_FLAG_RO,
        4,
        soc_XLPORT_LINKSTATUS_DOWN_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        4,
        soc_CLPORT_LINKSTATUS_DOWNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_CLEARr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80255,
        0,
        4,
        soc_XLPORT_LINKSTATUS_DOWN_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_CLEAR_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022800,
        0,
        4,
        soc_CLPORT_LINKSTATUS_DOWN_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_CLEAR_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022800,
        0,
        4,
        soc_XLPORT_LINKSTATUS_DOWN_CLEAR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_CLEAR_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022a00,
        0,
        4,
        soc_XLPORT_LINKSTATUS_DOWN_CLEAR_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_CLEAR_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021600,
        0,
        4,
        soc_XLPORT_LINKSTATUS_DOWN_CLEAR_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_CLEAR_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022800,
        0,
        4,
        soc_CLPORT_LINKSTATUS_DOWN_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_MAC_CONTROLr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021000,
        0,
        3,
        soc_XLPORT_MAC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_MAC_CONTROL_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021000,
        0,
        3,
        soc_XLPORT_MAC_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_MAC_CONTROL_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021000,
        0,
        2,
        soc_XLPORT_MAC_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_MAC_CONTROL_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020c00,
        0,
        2,
        soc_XLPORT_MAC_CONTROL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_MAC_CONTROL_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021000,
        SOC_REG_FLAG_IGNORE_DEFAULT,
        3,
        soc_XLPORT_MAC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_MAC_RSV_MASKr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20800,
        0,
        1,
        soc_CLPORT_MAC_RSV_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_MAC_RSV_MASK_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20800,
        0,
        1,
        soc_CLPORT_MAC_RSV_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_MAC_RSV_MASK_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20800,
        0,
        1,
        soc_PGW_MAC_RSV_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_MAC_RSV_MASK_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20800,
        0,
        1,
        soc_CLPORT_MAC_RSV_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000078, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MEMORY_CONTROL0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024f,
        0,
        2,
        soc_XLPORT_MEMORY_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MEMORY_CONTROL1r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80250,
        0,
        3,
        soc_XLPORT_MEMORY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MEMORY_CONTROL2r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80251,
        0,
        3,
        soc_XLPORT_MEMORY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MEMORY_CONTROL0_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024f,
        0,
        2,
        soc_XLPORT_MEMORY_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MEMORY_CONTROL0_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024f,
        0,
        2,
        soc_XLPORT_MEMORY_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MEMORY_CONTROL1_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80250,
        0,
        3,
        soc_XLPORT_MEMORY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MEMORY_CONTROL1_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80250,
        0,
        3,
        soc_XLPORT_MEMORY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MEMORY_CONTROL2_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80251,
        0,
        3,
        soc_XLPORT_MEMORY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MEMORY_CONTROL2_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80251,
        0,
        3,
        soc_XLPORT_MEMORY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RESETr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022c,
        0,
        1,
        soc_XLPORT_MIB_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RESET_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022400,
        0,
        1,
        soc_CLPORT_MIB_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RESET_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022400,
        0,
        1,
        soc_XLPORT_MIB_RESET_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RESET_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022c00,
        0,
        1,
        soc_XLPORT_MIB_RESET_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MIB_RESET_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022c,
        0,
        1,
        soc_XLPORT_MIB_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RESET_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022400,
        0,
        1,
        soc_CLPORT_MIB_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RESET_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022c,
        0,
        1,
        soc_XLPORT_MIB_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC0_ECC_STATUSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021d00,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC0_ECC_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021d00,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC0_ECC_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021d00,
        0,
        4,
        soc_PGW_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC0_ECC_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021d00,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC1_ECC_STATUSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021e00,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC1_ECC_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021e00,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC1_ECC_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021e00,
        0,
        4,
        soc_PGW_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC1_ECC_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021e00,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM0_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80249,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM0_ECC_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80249,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM0_ECC_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80249,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM1_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80248,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM1_ECC_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80248,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM1_ECC_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80248,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM2_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80247,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM2_ECC_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80247,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM2_ECC_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80247,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM3_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80246,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM3_ECC_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80246,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM3_ECC_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80246,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM4_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80245,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM4_ECC_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80245,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_MEM4_ECC_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80245,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_RAM_CONTROLr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022200,
        0,
        4,
        soc_CLPORT_MIB_RSC_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_RAM_CONTROL_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022200,
        0,
        4,
        soc_CLPORT_MIB_RSC_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_MIB_RSC_RAM_CONTROL_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022200,
        0,
        4,
        soc_CLPORT_MIB_RSC_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC0_ECC_STATUSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021f00,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC0_ECC_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021f00,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC0_ECC_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021f00,
        0,
        4,
        soc_PGW_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC0_ECC_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021f00,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC1_ECC_STATUSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022000,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC1_ECC_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022000,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC1_ECC_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022000,
        0,
        4,
        soc_PGW_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC1_ECC_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022000,
        0,
        4,
        soc_CLPORT_MIB_RSC0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM0_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024d,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM0_ECC_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024d,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM0_ECC_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024d,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM1_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024c,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM1_ECC_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024c,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM1_ECC_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024c,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM2_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024b,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM2_ECC_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024b,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM2_ECC_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024b,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM3_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024a,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM3_ECC_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024a,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_MEM3_ECC_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024a,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_RAM_CONTROLr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022100,
        0,
        4,
        soc_CLPORT_MIB_TSC_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_RAM_CONTROL_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022100,
        0,
        4,
        soc_CLPORT_MIB_TSC_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_MIB_TSC_RAM_CONTROL_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022100,
        0,
        4,
        soc_CLPORT_MIB_TSC_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_MODE_REGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80229,
        0,
        6,
        soc_XLPORT_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_MODE_REG_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020a00,
        0,
        6,
        soc_XLPORT_MODE_REG_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_MODE_REG_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020a00,
        0,
        6,
        soc_XLPORT_MODE_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_MODE_REG_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020a00,
        0,
        5,
        soc_XLPORT_MODE_REG_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_MODE_REG_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80229,
        0,
        6,
        soc_XLPORT_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_MODE_REG_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020600,
        0,
        2,
        soc_XLPORT_MODE_REG_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_MODE_REG_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020a00,
        0,
        6,
        soc_XLPORT_MODE_REG_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_MODE_REG_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80229,
        0,
        6,
        soc_XLPORT_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_PORT_ENABLEr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022a,
        0,
        4,
        soc_XLPORT_PORT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_PORT_ENABLE_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022a,
        0,
        4,
        soc_XLPORT_PORT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_PORT_ENABLE_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022a,
        0,
        4,
        soc_XLPORT_PORT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_POWER_SAVEr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020d00,
        0,
        1,
        soc_CLPORT_POWER_SAVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_POWER_SAVE_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020d00,
        0,
        1,
        soc_XLPORT_POWER_SAVE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_POWER_SAVE_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020d00,
        0,
        1,
        soc_XLPORT_POWER_SAVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_POWER_SAVE_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020900,
        0,
        1,
        soc_XLPORT_POWER_SAVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_POWER_SAVE_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020d00,
        0,
        1,
        soc_CLPORT_POWER_SAVEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_SBUS_CONTROLr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022b00,
        0,
        2,
        soc_CLPORT_SBUS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_SBUS_CONTROL_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022b00,
        0,
        2,
        soc_XLPORT_SBUS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_SBUS_CONTROL_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022b00,
        0,
        2,
        soc_CLPORT_SBUS_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x0000007f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_SGNDET_EARLYCRSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20400,
        0,
        1,
        soc_CLPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_SGNDET_EARLYCRS_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20400,
        0,
        1,
        soc_XLPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_SGNDET_EARLYCRS_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20500,
        0,
        1,
        soc_CPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_SGNDET_EARLYCRS_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20200,
        0,
        1,
        soc_CPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_SGNDET_EARLYCRS_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20400,
        0,
        1,
        soc_CLPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_SOFT_RESETr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020c00,
        0,
        5,
        soc_CLPORT_SOFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_SOFT_RESET_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020c00,
        0,
        5,
        soc_PGW_XL_RXFIFO_SOFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_SOFT_RESET_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020c00,
        0,
        5,
        soc_XLPORT_SOFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_SOFT_RESET_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020800,
        0,
        5,
        soc_XLPORT_SOFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_SOFT_RESET_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2020c00,
        0,
        5,
        soc_CLPORT_SOFT_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_SPARE0_REGr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20900,
        0,
        1,
        soc_CLPORT_SPARE0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_SPARE0_REG_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20900,
        0,
        1,
        soc_XLPORT_SPARE0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_SPARE0_REG_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20900,
        0,
        1,
        soc_PORT_SPARE0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_SPARE0_REG_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20500,
        0,
        1,
        soc_PORT_SPARE0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_SPARE0_REG_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20900,
        0,
        1,
        soc_CLPORT_SPARE0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_SW_FLOW_CONTROLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20600,
        0,
        2,
        soc_CLPORT_SW_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_SW_FLOW_CONTROL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20600,
        0,
        2,
        soc_CLPORT_SW_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_SW_FLOW_CONTROL_BCM56150_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20700,
        0,
        2,
        soc_XLPORT_SW_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_SW_FLOW_CONTROL_BCM56850_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20400,
        0,
        2,
        soc_XLPORT_SW_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_SW_FLOW_CONTROL_BCM88670_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x20600,
        0,
        2,
        soc_CLPORT_SW_FLOW_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_TM_CONTROLr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022800,
        0,
        13,
        soc_XLPORT_TM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_TSC_PLL_LOCK_STATUSr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021300,
        0,
        2,
        soc_CLPORT_TSC_PLL_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_TSC_PLL_LOCK_STATUS_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021300,
        0,
        2,
        soc_XLPORT_TSC_PLL_LOCK_STATUS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_TSC_PLL_LOCK_STATUS_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021300,
        0,
        2,
        soc_XLPORT_TSC_PLL_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_TSC_PLL_LOCK_STATUS_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020e00,
        0,
        2,
        soc_XLPORT_TSC_PLL_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_TSC_PLL_LOCK_STATUS_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021300,
        0,
        2,
        soc_CLPORT_TSC_PLL_LOCK_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_TS_TIMER_31_0_REGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022600,
        0,
        1,
        soc_CLPORT_TS_TIMER_31_0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_TS_TIMER_31_0_REG_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022600,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_TS_TIMER_31_0_REG_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022e00,
        0,
        1,
        soc_GPORT_TS_TIMER_31_0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_TS_TIMER_31_0_REG_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022600,
        0,
        1,
        soc_CLPORT_TS_TIMER_31_0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_TS_TIMER_47_32_REGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022500,
        0,
        1,
        soc_CLPORT_TS_TIMER_47_32_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_TS_TIMER_47_32_REG_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022500,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_TS_TIMER_47_32_REG_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022d00,
        0,
        1,
        soc_GPORT_TS_TIMER_47_32_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_TS_TIMER_47_32_REG_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022500,
        0,
        1,
        soc_CLPORT_TS_TIMER_47_32_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_TXFIFO0_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022200,
        0,
        4,
        soc_XLPORT_TXFIFO0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_TXFIFO1_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022300,
        0,
        4,
        soc_XLPORT_TXFIFO0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_TXFIFO2_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022400,
        0,
        4,
        soc_XLPORT_TXFIFO0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_TXFIFO3_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022500,
        0,
        4,
        soc_XLPORT_TXFIFO0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_TXFIFO_CTRLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20300,
        0,
        3,
        soc_XLPORT_TXFIFO_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_TXFIFO_MEM_ECC_STATUSr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024e,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_TXFIFO_MEM_ECC_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024e,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_TXFIFO_MEM_ECC_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8024e,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_TXFIFO_OVERFLOWr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2022600,
        SOC_REG_FLAG_RO,
        4,
        soc_XLPORT_TXFIFO_OVERFLOWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_WC_UCMEM_CTRLr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80241,
        0,
        7,
        soc_XLPORT_WC_UCMEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0002a900, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_WC_UCMEM_CTRL_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021900,
        0,
        2,
        soc_CLPORT_WC_UCMEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_WC_UCMEM_CTRL_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021900,
        0,
        2,
        soc_XLPORT_WC_UCMEM_CTRL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_WC_UCMEM_CTRL_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021900,
        0,
        2,
        soc_XLPORT_WC_UCMEM_CTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_WC_UCMEM_CTRL_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80241,
        0,
        7,
        soc_XLPORT_WC_UCMEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0002a900, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_WC_UCMEM_CTRL_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021400,
        0,
        2,
        soc_XLPORT_WC_UCMEM_CTRL_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_WC_UCMEM_CTRL_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021900,
        0,
        2,
        soc_CLPORT_WC_UCMEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_WC_UCMEM_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80241,
        0,
        7,
        soc_XLPORT_WC_UCMEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0002a900, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_CTRL_REGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021400,
        0,
        5,
        soc_CLPORT_XGXS0_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_CTRL_REG_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021400,
        0,
        5,
        soc_XLPORT_XGXS0_CTRL_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_CTRL_REG_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021400,
        0,
        9,
        soc_XLPORT_XGXS0_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_CTRL_REG_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2020f00,
        0,
        9,
        soc_XLPORT_XGXS0_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_CTRL_REG_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021400,
        0,
        5,
        soc_CLPORT_XGXS0_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN0_STATUS0_REGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021500,
        SOC_REG_FLAG_RO,
        3,
        soc_CLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN0_STATUS0_REG_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021500,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN0_STATUS0_REG_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021500,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN0_STATUS0_REG_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021000,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN0_STATUS0_REG_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021500,
        SOC_REG_FLAG_RO,
        3,
        soc_CLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN1_STATUS0_REGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021600,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_CLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN1_STATUS0_REG_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021600,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN1_STATUS0_REG_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021600,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN1_STATUS0_REG_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021100,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN1_STATUS0_REG_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021600,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_CLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN2_STATUS0_REGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_CLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN2_STATUS0_REG_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021700,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN2_STATUS0_REG_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021700,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN2_STATUS0_REG_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021200,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN2_STATUS0_REG_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021700,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_CLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN3_STATUS0_REGr */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021800,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_CLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN3_STATUS0_REG_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021800,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN3_STATUS0_REG_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021800,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN3_STATUS0_REG_BCM56850_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021300,
        SOC_REG_FLAG_RO,
        3,
        soc_XLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_LN3_STATUS0_REG_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021800,
        SOC_REG_FLAG_RO |
                          SOC_REG_FLAG_SIGNAL,
        3,
        soc_CLPORT_XGXS0_LN0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_STATUS0_REGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80239,
        SOC_REG_FLAG_RO,
        19,
        soc_XLPORT_XGXS0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XGXS0_STATUS0_REG_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80239,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS0_STATUS0_REG_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_STATUS0_REG_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80239,
        SOC_REG_FLAG_RO,
        19,
        soc_XLPORT_XGXS0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_STATUS1_REGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023a,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS0_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XGXS0_STATUS1_REG_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023a,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS0_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XGXS0_STATUS1_REG_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023a,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS0_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XGXS1_STATUS0_REGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023b,
        SOC_REG_FLAG_RO,
        19,
        soc_XLPORT_XGXS1_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XGXS1_STATUS0_REG_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023b,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS1_STATUS0_REG_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XGXS1_STATUS0_REG_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023b,
        SOC_REG_FLAG_RO,
        19,
        soc_XLPORT_XGXS1_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XGXS1_STATUS1_REGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023c,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS1_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XGXS1_STATUS1_REG_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023c,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS1_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XGXS1_STATUS1_REG_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023c,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS1_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XGXS2_STATUS0_REGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023d,
        SOC_REG_FLAG_RO,
        19,
        soc_XLPORT_XGXS2_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XGXS2_STATUS0_REG_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023d,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS2_STATUS0_REG_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XGXS2_STATUS0_REG_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023d,
        SOC_REG_FLAG_RO,
        19,
        soc_XLPORT_XGXS2_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XGXS2_STATUS1_REGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023e,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS2_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XGXS2_STATUS1_REG_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023e,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS2_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XGXS2_STATUS1_REG_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023e,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS2_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XGXS3_STATUS0_REGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023f,
        SOC_REG_FLAG_RO,
        19,
        soc_XLPORT_XGXS3_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XGXS3_STATUS0_REG_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023f,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS3_STATUS0_REG_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XGXS3_STATUS0_REG_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8023f,
        SOC_REG_FLAG_RO,
        19,
        soc_XLPORT_XGXS3_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XGXS3_STATUS1_REGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80240,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS3_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XGXS3_STATUS1_REG_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80240,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS3_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XGXS3_STATUS1_REG_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80240,
        SOC_REG_FLAG_RO,
        30,
        soc_XLPORT_XGXS3_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XGXS_COUNTER_MODEr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022d,
        0,
        1,
        soc_XLPORT_XGXS_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLPORT_XGXS_COUNTER_MODE_BCM2801PM_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021100,
        0,
        1,
        soc_CLPORT_XGXS_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XLPORT_XGXS_COUNTER_MODE_BCM53400_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021100,
        0,
        1,
        soc_XLPORT_XGXS_COUNTER_MODE_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XLPORT_XGXS_COUNTER_MODE_BCM56150_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x2021100,
        0,
        1,
        soc_PORT_XGXS_COUNTER_MODE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XGXS_COUNTER_MODE_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022d,
        0,
        1,
        soc_XLPORT_XGXS_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLPORT_XGXS_COUNTER_MODE_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2021100,
        0,
        1,
        soc_CLPORT_XGXS_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XGXS_COUNTER_MODE_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022d,
        0,
        1,
        soc_XLPORT_XGXS_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XGXS_CTRL_REGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80237,
        0,
        12,
        soc_XLPORT_XGXS_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XGXS_CTRL_REG_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80237,
        0,
        12,
        soc_XLPORT_XGXS_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XGXS_CTRL_REG_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80237,
        0,
        12,
        soc_XLPORT_XGXS_CTRL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XGXS_STATUS_GEN_REGr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80238,
        SOC_REG_FLAG_RO,
        1,
        soc_XLPORT_XGXS_STATUS_GEN_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XGXS_STATUS_GEN_REG_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80238,
        SOC_REG_FLAG_RO,
        1,
        soc_XLPORT_XGXS_STATUS_GEN_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XGXS_STATUS_GEN_REG_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x80238,
        SOC_REG_FLAG_RO,
        1,
        soc_XLPORT_XGXS_STATUS_GEN_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLPORT_XMAC_CONTROLr */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022b,
        0,
        1,
        soc_XLPORT_XMAC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLPORT_XMAC_CONTROL_BCM56840_B0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022b,
        0,
        1,
        soc_XLPORT_XMAC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLPORT_XMAC_CONTROL_BCM88732_A0r */
        soc_block_list[36],
        soc_genreg,
        1,
        0x8022b,
        0,
        1,
        soc_XLPORT_XMAC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLP_EEE_COUNTER_MODEr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x223,
        0,
        1,
        soc_XLP_EEE_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLP_EEE_COUNTER_MODE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x223,
        0,
        1,
        soc_XLP_EEE_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLP_EEE_COUNTER_MODE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x223,
        0,
        1,
        soc_XLP_EEE_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_REG_060200r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60200,
        0,
        1,
        soc_CLP_REG_040200r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_REG_060300r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60300,
        0,
        1,
        soc_CLP_REG_040300r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_REG_061500r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61500,
        SOC_REG_FLAG_SIGNAL,
        7,
        soc_CLP_REG_041500r_fields,
        SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_REG_062000r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62000,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLP_REG_061E00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_REG_062200r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62200,
        SOC_REG_FLAG_SIGNAL,
        6,
        soc_CLP_REG_062200r_fields,
        SOC_RESET_VAL_DEC(0x000fb808, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_REG_062500r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62500,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        6,
        soc_CLP_REG_041F00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XLP_REG_2022300r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022300,
        0,
        1,
        soc_CLP_REG_2022300r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_REG_061E00r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61e00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLP_REG_061E00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_REG_061F00r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61f00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLP_REG_061E00r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XLP_REG_2022300_BCM88670_A0r */
        soc_block_list[85],
        soc_genreg,
        1,
        0x2022300,
        0,
        1,
        soc_CLP_REG_2022300r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLP_TO_MMU_BKP_STATUSr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb000063,
        0,
        2,
        soc_XLP_TO_MMU_BKP_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLP_TXFIFO_CELL_CNTr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        1,
        soc_XLP_TXFIFO_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLP_TXFIFO_CELL_CNT_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        1,
        soc_XLP_TXFIFO_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLP_TXFIFO_CELL_CNT_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x219,
        SOC_REG_FLAG_RO,
        1,
        soc_XLP_TXFIFO_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLP_TXFIFO_CELL_REQ_CNTr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        1,
        soc_XLP_TXFIFO_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLP_TXFIFO_CELL_REQ_CNT_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        1,
        soc_XLP_TXFIFO_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLP_TXFIFO_CELL_REQ_CNT_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21a,
        SOC_REG_FLAG_RO,
        1,
        soc_XLP_TXFIFO_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLP_TXFIFO_OVRFLWr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLP_TXFIFO_OVRFLW_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLP_TXFIFO_OVRFLW_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21b,
        SOC_REG_FLAG_RO,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XLP_TXFIFO_PKT_DROP_CTLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x218,
        0,
        1,
        soc_XLP_TXFIFO_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XLP_TXFIFO_PKT_DROP_CTL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x218,
        0,
        1,
        soc_XLP_TXFIFO_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XLP_TXFIFO_PKT_DROP_CTL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x218,
        0,
        1,
        soc_XLP_TXFIFO_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_CLEAR_FIFO_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61900,
        SOC_REG_FLAG_RO,
        7,
        soc_CLP_XMAC_CLEAR_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_CLEAR_RX_LSS_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60c00,
        0,
        3,
        soc_CLP_XMAC_CLEAR_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60000,
        SOC_REG_FLAG_SIGNAL,
        14,
        soc_CLP_CMAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_EEE_1_SEC_LINK_STATUS_TIMERr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61d00,
        0,
        1,
        soc_CLP_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_EEE_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61b00,
        SOC_REG_FLAG_SIGNAL,
        4,
        soc_CLP_CMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_EEE_TIMERSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61c00,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_CLP_XMAC_EEE_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_FIFO_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61800,
        SOC_REG_FLAG_RO,
        8,
        soc_CLP_XMAC_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_GMII_EEE_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62300,
        SOC_REG_FLAG_SIGNAL,
        3,
        soc_CLP_XMAC_GMII_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_LH_HDR_3r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLP_XMAC_LH_HDR_3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_LLFC_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61200,
        SOC_REG_FLAG_SIGNAL,
        7,
        soc_CLP_CMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_MODEr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60100,
        0,
        3,
        soc_CLP_CMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_XLP_XMAC_OSTS_TIMESTAMP_ADJUSTr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62400,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CLP_XMAC_OSTS_TIMESTAMP_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_OSTS_TIMESTAMP_ADJUST_BCM88660_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62400,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_CLP_XMAC_OSTS_TIMESTAMP_ADJUST_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_PAUSE_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60d00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        9,
        soc_CLP_XMAC_PAUSE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xfff1c000, 0x0000001f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_PFC_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60e00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        8,
        soc_CLP_CMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_PFC_DAr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLP_CMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_PFC_OPCODEr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61000,
        0,
        1,
        soc_CLP_CMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_PFC_TYPEr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60f00,
        0,
        1,
        soc_CLP_CMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_RX_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60600,
        SOC_REG_FLAG_SIGNAL,
        7,
        soc_CLP_XMAC_RX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_RX_LLFC_MSG_FIELDSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61400,
        0,
        4,
        soc_CLP_CMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_RX_LSS_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60a00,
        SOC_REG_FLAG_SIGNAL,
        8,
        soc_CLP_XMAC_RX_LSS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_RX_LSS_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60b00,
        SOC_REG_FLAG_RO,
        3,
        soc_CLP_XMAC_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_RX_MAC_SAr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60700,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLP_CMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_RX_MAX_SIZEr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60800,
        0,
        1,
        soc_CLP_CMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_RX_VLAN_TAGr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60900,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CLP_CMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_TX_CTRLr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60400,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_SIGNAL,
        12,
        soc_CLP_XMAC_TX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000010)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_TX_FIFO_CREDITSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61a00,
        0,
        3,
        soc_CLP_XMAC_TX_FIFO_CREDITSr_fields,
        SOC_RESET_VAL_DEC(0x00010308, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_TX_LLFC_MSG_FIELDSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61300,
        0,
        3,
        soc_CLP_CMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_TX_MAC_SAr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x60500,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CLP_CMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_TX_TIMESTAMP_FIFO_DATAr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_CLP_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_TX_TIMESTAMP_FIFO_STATUSr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x61700,
        SOC_REG_FLAG_RO,
        1,
        soc_CLP_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
    { /* SOC_REG_INT_XLP_XMAC_VERSION_IDr */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62600,
        SOC_REG_FLAG_RO,
        1,
        soc_CLP_XMAC_VERSION_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000b017, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_XLP_XMAC_VERSION_ID_BCM88660_A0r */
        soc_block_list[85],
        soc_portreg,
        1,
        0x62600,
        SOC_REG_FLAG_RO,
        1,
        soc_CLP_XMAC_VERSION_ID_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000b020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_CLEAR_FIFO_STATUSr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x619,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_CLEAR_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_CLEAR_FIFO_STATUS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_CLEAR_FIFO_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_CLEAR_FIFO_STATUS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x619,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_CLEAR_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_CLEAR_FIFO_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_CLEAR_FIFO_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_CLEAR_FIFO_STATUS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_CLEAR_FIFO_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_CLEAR_FIFO_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x619,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_CLEAR_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_CLEAR_FIFO_STATUS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61900,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_CLEAR_FIFO_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_CLEAR_FIFO_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x619,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_CLEAR_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUSr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60c,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XMAC_CLEAR_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60c00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_CLEAR_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x60c,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XMAC_CLEAR_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40c00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_CLEAR_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60c00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_CLEAR_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60c,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XMAC_CLEAR_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60c00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_CLEAR_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60c,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XMAC_CLEAR_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_CTRLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_XMAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_CTRL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60000,
        SOC_REG_FLAG_64_BITS,
        14,
        soc_CMAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_CTRL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_XMAC_CTRL_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40000,
        SOC_REG_FLAG_64_BITS,
        14,
        soc_CMAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_CTRL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60000,
        SOC_REG_FLAG_64_BITS,
        14,
        soc_CMAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_CTRL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_XMAC_CTRL_BCM56840_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_CTRL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60000,
        SOC_REG_FLAG_64_BITS,
        14,
        soc_CMAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00001040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x600,
        SOC_REG_FLAG_64_BITS,
        11,
        soc_XMAC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_EEE_1_SEC_LINK_STATUS_TIMERr */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61d00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_EEE_1_SEC_LINK_STATUS_TIMER_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61d00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_EEE_1_SEC_LINK_STATUS_TIMER_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41d00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_EEE_1_SEC_LINK_STATUS_TIMER_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61d00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields,
        SOC_RESET_VAL_DEC(0x000f4240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_EEE_CTRLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61b,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_EEE_CTRL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61b00,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_EEE_CTRL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x61b,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_EEE_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41b00,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_EEE_CTRL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61b00,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_EEE_CTRL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61b,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_EEE_CTRL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61b00,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_EEE_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61b,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_EEE_TIMERSr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61c,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_EEE_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_EEE_TIMERS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61c00,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XMAC_EEE_TIMERS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_EEE_TIMERS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x61c,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XMAC_EEE_TIMERS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_EEE_TIMERS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41c00,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XMAC_EEE_TIMERS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_EEE_TIMERS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61c00,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XMAC_EEE_TIMERS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_EEE_TIMERS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61c,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_EEE_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_EEE_TIMERS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61c00,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XMAC_EEE_TIMERS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x01380000)
        SOC_RESET_MASK_DEC(0xffffffff, 0xffffffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_EEE_TIMERS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61c,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_EEE_TIMERSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_FIFO_STATUSr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x618,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_FIFO_STATUS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_XMAC_FIFO_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_FIFO_STATUS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x618,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_FIFO_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_XMAC_FIFO_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_FIFO_STATUS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_XMAC_FIFO_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_FIFO_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x618,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_FIFO_STATUS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61800,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        8,
        soc_XMAC_FIFO_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_FIFO_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x618,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        7,
        soc_XMAC_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_GMII_EEE_CTRLr */
        soc_block_list[105],
        soc_portreg,
        1,
        0x622,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_GMII_EEE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_GMII_EEE_CTRL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x62300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_GMII_EEE_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_GMII_EEE_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x42300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_GMII_EEE_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_GMII_EEE_CTRL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x62300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_GMII_EEE_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_GMII_EEE_CTRL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x62300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_GMII_EEE_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_HCFC_CTRLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x615,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_HCFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_HCFC_CTRL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61500,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CMAC_HCFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_HCFC_CTRL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x615,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_HCFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_HCFC_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41500,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CMAC_HCFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_HCFC_CTRL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61500,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CMAC_HCFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_HCFC_CTRL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x615,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_HCFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_HCFC_CTRL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61500,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CMAC_HCFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_HCFC_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x615,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_HCFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00030b80, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_LLFC_CTRLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x612,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_LLFC_CTRL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61200,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_LLFC_CTRL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x612,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_LLFC_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41200,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_LLFC_CTRL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61200,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_LLFC_CTRL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x612,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_LLFC_CTRL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61200,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_CMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_LLFC_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x612,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_LLFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_MACSEC_CTRLr */
        soc_block_list[105],
        soc_portreg,
        1,
        0x624,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_XMAC_MACSEC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_MACSEC_CTRL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x62500,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_XMAC_MACSEC_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_MACSEC_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x42500,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_XMAC_MACSEC_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_MACSEC_CTRL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x62500,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_XMAC_MACSEC_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_MACSEC_CTRL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x62500,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_XMAC_MACSEC_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000007)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_MODEr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x601,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_MODE_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_MODE_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x601,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_MODE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_MODE_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_MODE_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_MODE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x601,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_MODE_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_MODE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x601,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XMAC_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_OSTS_TIMESTAMP_ADJUSTr */
        soc_block_list[105],
        soc_portreg,
        1,
        0x623,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_OSTS_TIMESTAMP_ADJUSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_OSTS_TIMESTAMP_ADJUST_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x62400,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_OSTS_TIMESTAMP_ADJUST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_OSTS_TIMESTAMP_ADJUST_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x42400,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_OSTS_TIMESTAMP_ADJUST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_OSTS_TIMESTAMP_ADJUST_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x62400,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_OSTS_TIMESTAMP_ADJUST_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_OSTS_TIMESTAMP_ADJUST_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x62400,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_OSTS_TIMESTAMP_ADJUST_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000001)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_PAUSE_CTRLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60d,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XMAC_PAUSE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0001c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_PAUSE_CTRL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60d00,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_XMAC_PAUSE_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfff1c000, 0x0000001f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_PAUSE_CTRL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x60d,
        SOC_REG_FLAG_64_BITS,
        6,
        soc_XMAC_PAUSE_CTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0011c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_PAUSE_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40d00,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_XMAC_PAUSE_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfff1c000, 0x0000001f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_PAUSE_CTRL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60d00,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_XMAC_PAUSE_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfff1c000, 0x0000001f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_PAUSE_CTRL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60d,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XMAC_PAUSE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0001c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_PAUSE_CTRL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60d00,
        SOC_REG_FLAG_64_BITS,
        9,
        soc_XMAC_PAUSE_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xfff1c000, 0x0000001f)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000001f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_PAUSE_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60d,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XMAC_PAUSE_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0001c000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_PFC_CTRLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60e,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_PFC_CTRL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60e00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_CMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_PFC_CTRL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x60e,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_PFC_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40e00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_CMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_PFC_CTRL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60e00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_CMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_PFC_CTRL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60e,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_PFC_CTRL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60e00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_CMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_PFC_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60e,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_PFC_CTRLr_fields,
        SOC_RESET_VAL_DEC(0xffffc000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_PFC_DAr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x611,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_PFC_DA_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_PFC_DA_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x611,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_PFC_DA_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_PFC_DA_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_PFC_DA_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x611,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_PFC_DA_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61100,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_PFC_DA_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x611,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_PFC_DAr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000180)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_PFC_OPCODEr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x610,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_PFC_OPCODE_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_PFC_OPCODE_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x610,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_PFC_OPCODE_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_PFC_OPCODE_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_PFC_OPCODE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x610,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_PFC_OPCODE_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_PFC_OPCODE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x610,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000101, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_PFC_TYPEr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_PFC_TYPE_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60f00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_PFC_TYPE_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x60f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_PFC_TYPE_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40f00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_PFC_TYPE_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60f00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_PFC_TYPE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_PFC_TYPE_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60f00,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_PFC_TYPE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60f,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_BMAC_PFC_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_RX_CTRLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x606,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XMAC_RX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_RX_CTRL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60600,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_RX_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_RX_CTRL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x606,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_RX_CTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_RX_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40600,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_RX_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_RX_CTRL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60600,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_RX_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_RX_CTRL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x606,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XMAC_RX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_RX_CTRL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60600,
        SOC_REG_FLAG_64_BITS,
        7,
        soc_XMAC_RX_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_RX_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x606,
        SOC_REG_FLAG_64_BITS,
        5,
        soc_XMAC_RX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000040c, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDSr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x614,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61400,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x614,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41400,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61400,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x614,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61400,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x614,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_RX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_RX_LSS_CTRLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60a,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XMAC_RX_LSS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_RX_LSS_CTRL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60a00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_RX_LSS_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_RX_LSS_CTRL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x60a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_RX_LSS_CTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_RX_LSS_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40a00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_RX_LSS_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_RX_LSS_CTRL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60a00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_RX_LSS_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_RX_LSS_CTRL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60a,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XMAC_RX_LSS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_RX_LSS_CTRL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60a00,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_RX_LSS_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_RX_LSS_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60a,
        SOC_REG_FLAG_64_BITS,
        2,
        soc_XMAC_RX_LSS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_RX_LSS_STATUSr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_XMAC_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_RX_LSS_STATUS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_XMAC_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_RX_LSS_STATUS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x60b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_XMAC_RX_LSS_STATUS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_RX_LSS_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_XMAC_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_RX_LSS_STATUS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_XMAC_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_RX_LSS_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_XMAC_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_RX_LSS_STATUS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60b00,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_XMAC_RX_LSS_STATUS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_RX_LSS_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x60b,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        2,
        soc_XMAC_RX_LSS_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_RX_MAC_SAr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x607,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_RX_MAC_SA_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60700,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_RX_MAC_SA_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x607,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_RX_MAC_SA_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40700,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_RX_MAC_SA_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60700,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_RX_MAC_SA_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x607,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_RX_MAC_SA_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60700,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_RX_MAC_SA_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x607,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_RX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_RX_MAX_SIZEr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x608,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_XMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_RX_MAX_SIZE_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_RX_MAX_SIZE_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x608,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_XMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_RX_MAX_SIZE_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_RX_MAX_SIZE_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_RX_MAX_SIZE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x608,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_XMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_RX_MAX_SIZE_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60800,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_RX_MAX_SIZE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x608,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_XMAC_RX_MAX_SIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_RX_VLAN_TAGr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x609,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_RX_VLAN_TAG_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60900,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_RX_VLAN_TAG_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x609,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_RX_VLAN_TAG_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40900,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_RX_VLAN_TAG_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60900,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_RX_VLAN_TAG_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x609,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_RX_VLAN_TAG_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60900,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_CMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_RX_VLAN_TAG_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x609,
        SOC_REG_FLAG_64_BITS,
        4,
        soc_XMAC_RX_VLAN_TAGr_fields,
        SOC_RESET_VAL_DEC(0x81008100, 0x00000003)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000003)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_SPARE0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x602,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_SPARE1r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x603,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_XMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_SPARE0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_SPARE0_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x602,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_SPARE0_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_SPARE0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_SPARE0_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x602,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_SPARE0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60200,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_SPARE0_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x602,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_MAC_CORESPARE0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_SPARE1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_SPARE1_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x603,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_XMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_SPARE1_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_SPARE1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_SPARE1_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x603,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_XMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_SPARE1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60300,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_CMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_SPARE1_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x603,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_XMAC_SPARE1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_TX_CTRLr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x604,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_TX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_TX_CTRL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60400,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_XMAC_TX_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000010)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_TX_CTRL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x604,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_XMAC_TX_CTRL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000010)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_TX_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40400,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_XMAC_TX_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000010)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_TX_CTRL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60400,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_XMAC_TX_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000010)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_TX_CTRL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x604,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_TX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_TX_CTRL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60400,
        SOC_REG_FLAG_64_BITS,
        12,
        soc_XMAC_TX_CTRL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000010)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000003f)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_TX_CTRL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x604,
        SOC_REG_FLAG_64_BITS,
        8,
        soc_XMAC_TX_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0000c802, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_TX_FIFO_CREDITSr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_FIFO_CREDITSr_fields,
        SOC_RESET_VAL_DEC(0x00010308, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_TX_FIFO_CREDITS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61a00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_FIFO_CREDITS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010308, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_TX_FIFO_CREDITS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x61a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_FIFO_CREDITSr_fields,
        SOC_RESET_VAL_DEC(0x00010308, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_TX_FIFO_CREDITS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41a00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_FIFO_CREDITS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010308, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_TX_FIFO_CREDITS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61a00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_FIFO_CREDITS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010308, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_TX_FIFO_CREDITS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_FIFO_CREDITSr_fields,
        SOC_RESET_VAL_DEC(0x00010308, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_TX_FIFO_CREDITS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61a00,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_FIFO_CREDITS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010308, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_TX_FIFO_CREDITS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x61a,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_FIFO_CREDITSr_fields,
        SOC_RESET_VAL_DEC(0x00010308, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDSr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x613,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x613,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x613,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61300,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x613,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_LLFC_MSG_FIELDSr_fields,
        SOC_RESET_VAL_DEC(0x0ffff200, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_TX_MAC_SAr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x605,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_TX_MAC_SA_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x60500,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_TX_MAC_SA_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x605,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_TX_MAC_SA_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x40500,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_TX_MAC_SA_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60500,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_TX_MAC_SA_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x605,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_TX_MAC_SA_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x60500,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_CMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_TX_MAC_SA_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x605,
        SOC_REG_FLAG_64_BITS,
        3,
        soc_XMAC_TX_MAC_SAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATAr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x616,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x616,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x616,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        3,
        soc_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0001ffff)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x616,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XMAC_TX_TIMESTAMP_FIFO_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUSr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x617,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x61700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x617,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x41700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x617,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x61700,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x617,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XMAC_TX_TIMESTAMP_FIFO_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMAC_VERSION_IDr */
        soc_block_list[163],
        soc_portreg,
        1,
        0x62600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XMAC_VERSION_IDr_fields,
        SOC_RESET_VAL_DEC(0x0000b015, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMAC_VERSION_ID_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x62600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XMAC_VERSION_ID_BCM56340_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000b020, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMAC_VERSION_ID_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x42600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XMAC_VERSION_ID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000b021, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMAC_VERSION_ID_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x62600,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_RO,
        1,
        soc_XMAC_VERSION_ID_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000b019, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XMODIDr */
        soc_block_list[155],
        soc_portreg,
        1,
        0x827,
        0,
        4,
        soc_XMODIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XMODID_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x827,
        0,
        4,
        soc_XMODIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMODID_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80235,
        0,
        4,
        soc_XMODIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMODID_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023500,
        0,
        4,
        soc_XMODID_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XMODID_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x827,
        0,
        4,
        soc_XMODIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XMODID_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x827,
        0,
        4,
        soc_XMODIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMODID_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21e,
        0,
        4,
        soc_XMODID_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMODID_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21e,
        0,
        4,
        soc_XMODID_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XMODID_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x827,
        0,
        4,
        soc_XMODIDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMODID_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21e,
        0,
        4,
        soc_XMODID_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMODID_DUAL_ENr */
        soc_block_list[36],
        soc_portreg,
        1,
        0x220,
        0,
        1,
        soc_E2EFC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XMODID_DUAL_EN_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x22b00,
        0,
        1,
        soc_XMODID_DUAL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMODID_DUAL_EN_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80237,
        0,
        1,
        soc_E2EFC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMODID_DUAL_EN_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023700,
        0,
        1,
        soc_XMODID_DUAL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XMODID_DUAL_EN_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22b00,
        0,
        1,
        soc_XMODID_DUAL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMODID_DUAL_EN_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x220,
        0,
        1,
        soc_E2EFC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XMODID_DUAL_EN_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x22b00,
        0,
        1,
        soc_XMODID_DUAL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMODID_DUAL_EN_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x220,
        0,
        1,
        soc_E2EFC_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XMODID_ENr */
        soc_block_list[155],
        soc_portreg,
        1,
        0x828,
        0,
        5,
        soc_XMODID_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XMODID_EN_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x828,
        0,
        5,
        soc_XMODID_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XMODID_EN_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80236,
        0,
        4,
        soc_XMODID_EN_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XMODID_EN_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023600,
        0,
        4,
        soc_XMODID_EN_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XMODID_EN_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x828,
        0,
        5,
        soc_XMODID_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XMODID_EN_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x828,
        0,
        5,
        soc_XMODID_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XMODID_EN_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21f,
        0,
        4,
        soc_XMODID_EN_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XMODID_EN_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21f,
        0,
        4,
        soc_XMODID_EN_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XMODID_EN_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x828,
        0,
        5,
        soc_XMODID_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XMODID_EN_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21f,
        0,
        4,
        soc_XMODID_EN_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_D0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80007,
        0,
        1,
        soc_XPAUSE_D0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_D1r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80008,
        0,
        1,
        soc_XPAUSE_D1r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_D2r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80009,
        0,
        1,
        soc_XPAUSE_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_D3r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8000a,
        0,
        1,
        soc_XPAUSE_D3r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x808,
        0,
        1,
        soc_XPAUSE_D0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20800,
        0,
        1,
        soc_XPAUSE_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x208,
        0,
        1,
        soc_XPAUSE_D0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20800,
        0,
        1,
        soc_XPAUSE_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x808,
        0,
        1,
        soc_XPAUSE_D0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x808,
        0,
        1,
        soc_XPAUSE_D0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20800,
        0,
        1,
        soc_XPAUSE_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x808,
        0,
        1,
        soc_XPAUSE_D0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x208,
        0,
        1,
        soc_XPAUSE_D0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x208,
        0,
        1,
        soc_XPAUSE_D0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20800,
        0,
        1,
        soc_XPAUSE_D0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x808,
        0,
        1,
        soc_XPAUSE_D0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_D0_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x208,
        0,
        1,
        soc_XPAUSE_D0r_fields,
        SOC_RESET_VAL_DEC(0x0180c200, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x809,
        0,
        1,
        soc_XPAUSE_D1r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20900,
        0,
        1,
        soc_XPAUSE_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x209,
        0,
        1,
        soc_XPAUSE_D1r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20900,
        0,
        1,
        soc_XPAUSE_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x809,
        0,
        1,
        soc_XPAUSE_D1r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x809,
        0,
        1,
        soc_XPAUSE_D1r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20900,
        0,
        1,
        soc_XPAUSE_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x809,
        0,
        1,
        soc_XPAUSE_D1r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x209,
        0,
        1,
        soc_XPAUSE_D1r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x209,
        0,
        1,
        soc_XPAUSE_D1r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20900,
        0,
        1,
        soc_XPAUSE_D1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x809,
        0,
        1,
        soc_XPAUSE_D1r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_D1_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x209,
        0,
        1,
        soc_XPAUSE_D1r_fields,
        SOC_RESET_VAL_DEC(0x00010000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x80a,
        0,
        1,
        soc_XPAUSE_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20a00,
        0,
        1,
        soc_XPAUSE_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20a,
        0,
        1,
        soc_XPAUSE_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20a00,
        0,
        1,
        soc_XPAUSE_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x80a,
        0,
        1,
        soc_XPAUSE_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x80a,
        0,
        1,
        soc_XPAUSE_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20a00,
        0,
        1,
        soc_XPAUSE_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80a,
        0,
        1,
        soc_XPAUSE_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20a,
        0,
        1,
        soc_XPAUSE_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20a,
        0,
        1,
        soc_XPAUSE_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20a00,
        0,
        1,
        soc_XPAUSE_D2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80a,
        0,
        1,
        soc_XPAUSE_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_D2_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20a,
        0,
        1,
        soc_XPAUSE_D2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x80b,
        0,
        1,
        soc_XPAUSE_D3r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20b00,
        0,
        1,
        soc_XPAUSE_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20b,
        0,
        1,
        soc_XPAUSE_D3r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20b00,
        0,
        1,
        soc_XPAUSE_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x80b,
        0,
        1,
        soc_XPAUSE_D3r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x80b,
        0,
        1,
        soc_XPAUSE_D3r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20b00,
        0,
        1,
        soc_XPAUSE_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80b,
        0,
        1,
        soc_XPAUSE_D3r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20b,
        0,
        1,
        soc_XPAUSE_D3r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20b,
        0,
        1,
        soc_XPAUSE_D3r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20b00,
        0,
        1,
        soc_XPAUSE_D3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x80b,
        0,
        1,
        soc_XPAUSE_D3r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_D3_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x20b,
        0,
        1,
        soc_XPAUSE_D3r_fields,
        SOC_RESET_VAL_DEC(0x88080001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_MH0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80004,
        0,
        1,
        soc_XPAUSE_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_MH1r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80005,
        0,
        1,
        soc_XPAUSE_MH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_MH2r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80006,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_MH3r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x807,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x804,
        0,
        1,
        soc_XPAUSE_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20400,
        0,
        1,
        soc_XPAUSE_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x204,
        0,
        1,
        soc_XPAUSE_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20400,
        0,
        1,
        soc_XPAUSE_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x804,
        0,
        1,
        soc_XPAUSE_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x804,
        0,
        1,
        soc_XPAUSE_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20400,
        0,
        1,
        soc_XPAUSE_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x804,
        0,
        1,
        soc_XPAUSE_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x204,
        0,
        1,
        soc_XPAUSE_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x204,
        0,
        1,
        soc_XPAUSE_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20400,
        0,
        1,
        soc_XPAUSE_MH0_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x804,
        0,
        1,
        soc_XPAUSE_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_MH0_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x204,
        0,
        1,
        soc_XPAUSE_MH0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x805,
        0,
        1,
        soc_XPAUSE_MH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20500,
        0,
        1,
        soc_XPAUSE_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_XPAUSE_MH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20500,
        0,
        1,
        soc_XPAUSE_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x805,
        0,
        1,
        soc_XPAUSE_MH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x805,
        0,
        1,
        soc_XPAUSE_MH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20500,
        0,
        1,
        soc_XPAUSE_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x805,
        0,
        1,
        soc_XPAUSE_MH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_XPAUSE_MH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_XPAUSE_MH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20500,
        0,
        1,
        soc_XPAUSE_MH1_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x805,
        0,
        1,
        soc_XPAUSE_MH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_MH1_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x205,
        0,
        1,
        soc_XPAUSE_MH1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x806,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20600,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x206,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20600,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x806,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x806,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20600,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x806,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x206,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x206,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20600,
        0,
        1,
        soc_XHOL_MH2_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x806,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_MH2_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x206,
        0,
        1,
        soc_XHOL_MH2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x807,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20700,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x207,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20700,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x807,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x807,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20700,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x207,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x207,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20700,
        0,
        1,
        soc_XHOL_MH3_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x807,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_MH3_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x207,
        0,
        1,
        soc_XHOL_MH3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LSr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8001a,
        0,
        1,
        soc_XPAUSE_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x81d,
        0,
        1,
        soc_XPAUSE_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20d00,
        0,
        1,
        soc_XPAUSE_RX_DA_LS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20d,
        0,
        1,
        soc_XPAUSE_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20d00,
        0,
        1,
        soc_XPAUSE_RX_DA_LS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x81d,
        0,
        1,
        soc_XPAUSE_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x81d,
        0,
        1,
        soc_XPAUSE_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20d00,
        0,
        1,
        soc_XPAUSE_RX_DA_LS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81d,
        0,
        1,
        soc_XPAUSE_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x215,
        0,
        1,
        soc_XPAUSE_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x215,
        0,
        1,
        soc_XPAUSE_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20d00,
        0,
        1,
        soc_XPAUSE_RX_DA_LS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81d,
        0,
        1,
        soc_XPAUSE_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_LS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x215,
        0,
        1,
        soc_XPAUSE_RX_DA_LSr_fields,
        SOC_RESET_VAL_DEC(0xc2000001, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MSr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80019,
        0,
        1,
        soc_XPAUSE_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x81c,
        0,
        1,
        soc_XPAUSE_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20c00,
        0,
        1,
        soc_XPAUSE_RX_DA_MS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20c,
        0,
        1,
        soc_XPAUSE_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20c00,
        0,
        1,
        soc_XPAUSE_RX_DA_MS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x81c,
        0,
        1,
        soc_XPAUSE_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x81c,
        0,
        1,
        soc_XPAUSE_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20c00,
        0,
        1,
        soc_XPAUSE_RX_DA_MS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81c,
        0,
        1,
        soc_XPAUSE_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x214,
        0,
        1,
        soc_XPAUSE_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x214,
        0,
        1,
        soc_XPAUSE_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20c00,
        0,
        1,
        soc_XPAUSE_RX_DA_MS_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81c,
        0,
        1,
        soc_XPAUSE_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_RX_DA_MS_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x214,
        0,
        1,
        soc_XPAUSE_RX_DA_MSr_fields,
        SOC_RESET_VAL_DEC(0x00000180, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8001b,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x81e,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20e00,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20e,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20e00,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x81e,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x81e,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20e00,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81e,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x216,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x216,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20e00,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81e,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x216,
        0,
        1,
        soc_XPAUSE_RX_LENGTH_TYPEr_fields,
        SOC_RESET_VAL_DEC(0x00008808, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODEr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8001c,
        0,
        1,
        soc_XPAUSE_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x81f,
        0,
        1,
        soc_XPAUSE_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20f00,
        0,
        1,
        soc_XPAUSE_RX_OPCODE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20f,
        0,
        1,
        soc_XPAUSE_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20f00,
        0,
        1,
        soc_XPAUSE_RX_OPCODE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x81f,
        0,
        1,
        soc_XPAUSE_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x81f,
        0,
        1,
        soc_XPAUSE_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20f00,
        0,
        1,
        soc_XPAUSE_RX_OPCODE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81f,
        0,
        1,
        soc_XPAUSE_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x217,
        0,
        1,
        soc_XPAUSE_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x217,
        0,
        1,
        soc_XPAUSE_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20f00,
        0,
        1,
        soc_XPAUSE_RX_OPCODE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x81f,
        0,
        1,
        soc_XPAUSE_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_RX_OPCODE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x217,
        0,
        1,
        soc_XPAUSE_RX_OPCODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VALr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80001,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x801,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20100,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VAL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x201,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20100,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VAL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x801,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x801,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20100,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VAL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x801,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x201,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x201,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20100,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VAL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x801,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x201,
        0,
        1,
        soc_XPAUSE_TX_PKT_XOFF_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VALr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80002,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x802,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20200,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VAL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x202,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20200,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VAL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x802,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x802,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20200,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VAL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x802,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x202,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x202,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20200,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VAL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x802,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x202,
        0,
        1,
        soc_XPAUSE_WATCHDOG_INIT_VALr_fields,
        SOC_RESET_VAL_DEC(0x0000ffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESHr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80003,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x803,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x20300,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESH_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x203,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20300,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESH_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x803,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x803,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20300,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESH_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x803,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x203,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x203,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x20300,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESH_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x803,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x203,
        0,
        1,
        soc_XPAUSE_WATCHDOG_THRESHr_fields,
        SOC_RESET_VAL_DEC(0x00007fff, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_REG_INT_XPORT_CONFIGr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80000,
        0,
        8,
        soc_XPORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XPORT_CONFIG_BCM56142_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x800,
        0,
        13,
        soc_XPORT_CONFIG_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPORT_CONFIG_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x800,
        0,
        16,
        soc_XPORT_CONFIG_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_CONFIG_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x200,
        0,
        13,
        soc_XPORT_CONFIG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_CONFIG_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x20000,
        0,
        16,
        soc_XPORT_CONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00080000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    { /* SOC_REG_INT_XPORT_CONFIG_BCM56504_B0r */
        soc_block_list[2],
        soc_genreg,
        1,
        0x80000,
        0,
        8,
        soc_XPORT_CONFIG_BCM56504_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPORT_CONFIG_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x800,
        0,
        15,
        soc_XPORT_CONFIG_BCM56624_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    { /* SOC_REG_INT_XPORT_CONFIG_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x800,
        0,
        16,
        soc_XPORT_CONFIG_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_CONFIG_BCM56634_B0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x800,
        0,
        17,
        soc_XPORT_CONFIG_BCM56634_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_XPORT_CONFIG_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x800,
        0,
        12,
        soc_XPORT_CONFIG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPORT_CONFIG_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x800,
        0,
        15,
        soc_XPORT_CONFIG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_CONFIG_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x800,
        0,
        16,
        soc_XPORT_CONFIG_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_ECC_CONTROLr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d04,
        0,
        2,
        soc_SPORT_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_ECC_CONTROL_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8023f,
        0,
        4,
        soc_XPORT_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_ECC_CONTROL_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024300,
        0,
        4,
        soc_XPORT_ECC_CONTROL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_ECC_CONTROL_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c04,
        0,
        2,
        soc_SPORT_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_EEE_DURATION_TIMER_PULSEr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80224,
        0,
        1,
        soc_XLPORT_EEE_DURATION_TIMER_PULSEr_fields,
        SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_EEE_DURATION_TIMER_PULSE_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022400,
        0,
        1,
        soc_PORT_EEE_DURATION_TIMER_PULSE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ec, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_FORCE_DOUBLE_BIT_ERRORr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d05,
        0,
        2,
        soc_SPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_FORCE_DOUBLE_BIT_ERROR_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80240,
        0,
        15,
        soc_XPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_FORCE_DOUBLE_BIT_ERROR_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024400,
        0,
        15,
        soc_XPORT_FORCE_DOUBLE_BIT_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_FORCE_DOUBLE_BIT_ERROR_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c05,
        0,
        2,
        soc_SPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_FORCE_SINGLE_BIT_ERRORr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d06,
        0,
        2,
        soc_SPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_FORCE_SINGLE_BIT_ERROR_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80241,
        0,
        15,
        soc_XPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_FORCE_SINGLE_BIT_ERROR_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024500,
        0,
        15,
        soc_XPORT_FORCE_DOUBLE_BIT_ERROR_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_FORCE_SINGLE_BIT_ERROR_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c06,
        0,
        2,
        soc_SPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_INTR_ENABLEr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d0a,
        0,
        2,
        soc_SPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_INTR_ENABLE_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80252,
        0,
        15,
        soc_XPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_INTR_ENABLE_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025600,
        0,
        15,
        soc_XPORT_INTR_ENABLE_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_INTR_ENABLE_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c0a,
        0,
        2,
        soc_SPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_INTR_STATUSr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d09,
        SOC_REG_FLAG_RO,
        2,
        soc_SPORT_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_INTR_STATUS_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80251,
        SOC_REG_FLAG_RO,
        15,
        soc_XPORT_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_INTR_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025500,
        SOC_REG_FLAG_RO,
        15,
        soc_XPORT_INTR_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_INTR_STATUS_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c09,
        SOC_REG_FLAG_RO,
        2,
        soc_SPORT_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_LINKSTATUS_DOWNr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8024f,
        SOC_REG_FLAG_RO,
        4,
        soc_XLPORT_LINKSTATUS_DOWNr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_LINKSTATUS_DOWN_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025300,
        SOC_REG_FLAG_RO,
        4,
        soc_XLPORT_LINKSTATUS_DOWN_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_LINKSTATUS_DOWN_CLEARr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80250,
        0,
        4,
        soc_XLPORT_LINKSTATUS_DOWN_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_LINKSTATUS_DOWN_CLEAR_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025400,
        0,
        4,
        soc_XLPORT_LINKSTATUS_DOWN_CLEAR_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_MEMORY_CONTROLr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d1b,
        0,
        10,
        soc_XPORT_MEMORY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MEMORY_CONTROL0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8024c,
        0,
        2,
        soc_XLPORT_MEMORY_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MEMORY_CONTROL1r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8024d,
        0,
        3,
        soc_XLPORT_MEMORY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MEMORY_CONTROL2r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8024e,
        0,
        3,
        soc_XLPORT_MEMORY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MEMORY_CONTROL0_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025000,
        0,
        2,
        soc_XPORT_MEMORY_CONTROL0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MEMORY_CONTROL1_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025100,
        0,
        3,
        soc_XPORT_MEMORY_CONTROL1r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MEMORY_CONTROL2_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025200,
        0,
        3,
        soc_XPORT_MEMORY_CONTROL2r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_MEMORY_CONTROL_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c1b,
        0,
        10,
        soc_XPORT_MEMORY_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MIB_RESETr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80222,
        0,
        1,
        soc_XPORT_MIB_RESETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MIB_RESET_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022200,
        0,
        1,
        soc_XPORT_MIB_RESET_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MIB_RSC_MEM0_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80246,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MIB_RSC_MEM0_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024a00,
        0,
        4,
        soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MIB_RSC_MEM1_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80245,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MIB_RSC_MEM1_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024900,
        0,
        4,
        soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MIB_RSC_MEM2_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80244,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MIB_RSC_MEM2_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024800,
        0,
        4,
        soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MIB_RSC_MEM3_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80243,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MIB_RSC_MEM3_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024700,
        0,
        4,
        soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MIB_RSC_MEM4_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80242,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MIB_RSC_MEM4_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024600,
        0,
        4,
        soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MIB_TSC_MEM0_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8024a,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MIB_TSC_MEM0_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024e00,
        0,
        4,
        soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MIB_TSC_MEM1_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80249,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MIB_TSC_MEM1_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024d00,
        0,
        4,
        soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MIB_TSC_MEM2_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80248,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MIB_TSC_MEM2_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024c00,
        0,
        4,
        soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MIB_TSC_MEM3_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80247,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MIB_TSC_MEM3_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024b00,
        0,
        4,
        soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPORT_MODE_REGr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80e05,
        0,
        1,
        soc_XPORT_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_MODE_REG_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8021f,
        0,
        5,
        soc_XPORT_MODE_REG_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_MODE_REG_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2021f00,
        0,
        9,
        soc_XPORT_MODE_REG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_MODE_REG_BCM56634_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d03,
        0,
        3,
        soc_XPORT_MODE_REG_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPORT_MODE_REG_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xc05,
        0,
        1,
        soc_XPORT_MODE_REG_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_MODE_REG_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c03,
        0,
        3,
        soc_XPORT_MODE_REG_BCM56634_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_PORT_ENABLEr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80220,
        0,
        4,
        soc_XLPORT_PORT_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_PORT_ENABLE_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022000,
        0,
        4,
        soc_XLPORT_ENABLE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_RXFIFO_MEM0_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80253,
        0,
        2,
        soc_XPORT_RXFIFO_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_RXFIFO_MEM0_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025700,
        0,
        2,
        soc_XPORT_RXFIFO_MEM0_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_RXFIFO_MEM1_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80254,
        0,
        2,
        soc_XPORT_RXFIFO_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_RXFIFO_MEM1_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025800,
        0,
        2,
        soc_XPORT_RXFIFO_MEM0_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_RXFIFO_MEM2_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80255,
        0,
        2,
        soc_XPORT_RXFIFO_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_RXFIFO_MEM2_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025900,
        0,
        2,
        soc_XPORT_RXFIFO_MEM0_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_RXFIFO_MEM3_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80256,
        0,
        2,
        soc_XPORT_RXFIFO_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_RXFIFO_MEM3_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025a00,
        0,
        2,
        soc_XPORT_RXFIFO_MEM0_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_RXFIFO_MEM4_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80257,
        0,
        2,
        soc_XPORT_RXFIFO_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_RXFIFO_MEM4_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2025b00,
        0,
        2,
        soc_XPORT_RXFIFO_MEM0_ECC_STATUS_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_RX_FIFO_MEM_ECC_STATUSr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d08,
        0,
        4,
        soc_XPORT_RX_FIFO_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_RX_FIFO_MEM_ECC_STATUS_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c08,
        0,
        4,
        soc_XPORT_RX_FIFO_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_XPORT_TO_MMU_BKPr */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb000011,
        SOC_REG_FLAG_RO,
        10,
        soc_XPORT_TO_MMU_BKPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_TO_MMU_BKP_BCM56440_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15000060,
        SOC_REG_FLAG_RO,
        1,
        soc_XPORT_TO_MMU_BKP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        53,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_TO_MMU_BKP_BCM56450_A0r */
        soc_block_list[5],
        soc_genreg,
        14,
        0x56006f00,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_XPORT_TO_MMU_BKP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_XPORT_TO_MMU_BKP_BCM56640_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x50008000,
        0,
        1,
        soc_XPORT_TO_MMU_BKP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        59,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPORT_TO_MMU_BKP_BCM56820_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb000028,
        0,
        16,
        soc_XPORT_TO_MMU_BKP_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        11,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_XPORT_TO_MMU_BKP_BCM56840_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15000060,
        0,
        1,
        soc_XPORT_TO_MMU_BKP_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        37,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XPORT_TO_MMU_BKP_BCM56850_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x54009000,
        0,
        1,
        soc_XPORT_TO_MMU_BKP_BCM56850_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        72,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XPORT_TO_MMU_BKP_BCM88732_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xb000028,
        0,
        16,
        soc_XPORT_TO_MMU_BKP_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPORT_TO_MMU_BKP_HGr */
        soc_block_list[5],
        soc_genreg,
        8,
        0x15080020,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_XPORT_TO_MMU_BKP_HGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XPORT_TO_MMU_BKP_HG_BCM56334_A0r */
        soc_block_list[5],
        soc_genreg,
        4,
        0x15080018,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_XPORT_TO_MMU_BKP_HGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_TO_MMU_BKP_HG_BCM56634_A0r */
        soc_block_list[5],
        soc_genreg,
        10,
        0x15080020,
        SOC_REG_FLAG_ARRAY,
        1,
        soc_XPORT_TO_MMU_BKP_HGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_TXFIFO_MEM_ECC_STATUSr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8024b,
        0,
        4,
        soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_TXFIFO_MEM_ECC_STATUS_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024f00,
        0,
        4,
        soc_PORT_EHG0_RX_DATA_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_TX_FIFO_MEM_ECC_STATUSr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d07,
        0,
        4,
        soc_XPORT_RX_FIFO_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_TX_FIFO_MEM_ECC_STATUS_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c07,
        0,
        4,
        soc_XPORT_RX_FIFO_MEM_ECC_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_WC_UCMEM_CTRLr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024200,
        0,
        7,
        soc_XPORT_WC_UCMEM_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x0002a900, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XGXS0_STATUS0_REGr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023a00,
        0,
        25,
        soc_XPORT_XGXS0_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XGXS0_STATUS1_REGr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023b00,
        0,
        27,
        soc_XPORT_XGXS0_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XGXS1_STATUS0_REGr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023c00,
        0,
        25,
        soc_XPORT_XGXS1_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XGXS1_STATUS1_REGr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023d00,
        0,
        27,
        soc_XPORT_XGXS1_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XGXS2_STATUS0_REGr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023e00,
        0,
        25,
        soc_XPORT_XGXS2_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XGXS2_STATUS1_REGr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023f00,
        0,
        27,
        soc_XPORT_XGXS2_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XGXS3_STATUS0_REGr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024000,
        0,
        25,
        soc_XPORT_XGXS3_STATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XGXS3_STATUS1_REGr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2024100,
        0,
        27,
        soc_XPORT_XGXS3_STATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_XGXS_COUNTER_MODEr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80223,
        0,
        1,
        soc_XLPORT_XGXS_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XGXS_COUNTER_MODE_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022300,
        0,
        1,
        soc_PORT_XGXS_COUNTER_MODE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_XGXS_CTRLr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80238,
        0,
        16,
        soc_XPORT_XGXS_CTRLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00f80100, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XGXS_CTRL_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023800,
        0,
        20,
        soc_XPORT_XGXS_CTRL_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000100, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XGXS_GEN_STATUS_REGr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2023900,
        0,
        8,
        soc_XPORT_XGXS_GEN_STATUS_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWCTL_REGr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80e00,
        0,
        1,
        soc_XGPORT_EXTRA_XGXS_NEWCTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWCTL_REG_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80239,
        0,
        1,
        soc_XQPORT_XGXS_NEWCTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWCTL_REG_BCM56634_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d00,
        0,
        1,
        soc_XPORT_XGXS_NEWCTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWCTL_REG_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xc00,
        0,
        1,
        soc_XGPORT_EXTRA_XGXS_NEWCTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWCTL_REG_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c00,
        0,
        1,
        soc_XPORT_XGXS_NEWCTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REGr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80e01,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REG_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8023b,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REG_BCM56634_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d01,
        SOC_REG_FLAG_RO,
        7,
        soc_XPORT_XGXS_NEWSTATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REG_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xc01,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REG_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c01,
        SOC_REG_FLAG_RO,
        7,
        soc_XPORT_XGXS_NEWSTATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REGr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80e02,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REG_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8023c,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REG_BCM56634_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80d02,
        SOC_REG_FLAG_RO,
        26,
        soc_XPORT_XGXS_NEWSTATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REG_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xc02,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REG_BCM88230_A0r */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80c02,
        SOC_REG_FLAG_RO,
        26,
        soc_XPORT_XGXS_NEWSTATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS2_REGr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80e03,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS2_REG_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8023d,
        SOC_REG_FLAG_RO,
        3,
        soc_XPORT_XGXS_NEWSTATUS2_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS2_REG_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xc03,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS3_REGr */
        soc_block_list[10],
        soc_genreg,
        1,
        0x80e04,
        SOC_REG_FLAG_RO,
        2,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS3_REG_BCM56440_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8023e,
        SOC_REG_FLAG_RO,
        2,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XPORT_XGXS_NEWSTATUS3_REG_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0xc04,
        SOC_REG_FLAG_RO,
        2,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_XGXS_STATUS_REGr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x8023a,
        SOC_REG_FLAG_RO,
        24,
        soc_XPORT_XGXS_STATUS_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XPORT_XMAC_CONTROLr */
        soc_block_list[105],
        soc_genreg,
        1,
        0x80221,
        0,
        1,
        soc_XLPORT_XMAC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XPORT_XMAC_CONTROL_BCM56450_A0r */
        soc_block_list[105],
        soc_genreg,
        1,
        0x2022100,
        0,
        3,
        soc_XPORT_XMAC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XP_EEE_COUNTER_MODEr */
        soc_block_list[105],
        soc_portreg,
        1,
        0x219,
        0,
        1,
        soc_XLP_EEE_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XP_EEE_COUNTER_MODE_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21900,
        0,
        1,
        soc_XP_EEE_COUNTER_MODEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XP_EGR_PKT_DROP_CTLr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8001d,
        0,
        1,
        soc_GE_EGR_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XP_EGR_PKT_DROP_CTL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x820,
        0,
        1,
        soc_GE_EGR_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XP_EGR_PKT_DROP_CTL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x820,
        0,
        1,
        soc_GE_EGR_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XP_EGR_PKT_DROP_CTL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x820,
        0,
        1,
        soc_GE_EGR_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XP_EGR_PKT_DROP_CTL_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x820,
        0,
        1,
        soc_GE_EGR_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XP_EGR_PKT_DROP_CTL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x820,
        0,
        1,
        soc_GE_EGR_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XP_TXFIFO_CELL_CNTr */
        soc_block_list[105],
        soc_portreg,
        1,
        0x211,
        SOC_REG_FLAG_RO,
        1,
        soc_XLP_TXFIFO_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XP_TXFIFO_CELL_CNT_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21100,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_CDC_RXFIFO_CELL_CNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XP_TXFIFO_CELL_REQ_CNTr */
        soc_block_list[105],
        soc_portreg,
        1,
        0x212,
        SOC_REG_FLAG_RO,
        1,
        soc_XLP_TXFIFO_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XP_TXFIFO_CELL_REQ_CNT_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21200,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_CDC_TXFIFO_CELL_REQ_CNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XP_TXFIFO_OVRFLWr */
        soc_block_list[105],
        soc_portreg,
        1,
        0x213,
        SOC_REG_FLAG_RO,
        1,
        soc_GE0_GBOD_OVRFLWr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XP_TXFIFO_OVRFLW_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21300,
        SOC_REG_FLAG_RO,
        1,
        soc_PORT_CDC_RXFIFO_OVRFLW_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XP_TXFIFO_PKT_DROP_CTLr */
        soc_block_list[105],
        soc_portreg,
        1,
        0x210,
        0,
        1,
        soc_XLP_TXFIFO_PKT_DROP_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XP_TXFIFO_PKT_DROP_CTL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21000,
        0,
        1,
        soc_PORT_TXFIFO_PKT_DROP_CTL_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XP_XBODE_CELL_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8001e,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XP_XBODE_CELL_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x821,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XP_XBODE_CELL_CNT_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x821,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XP_XBODE_CELL_CNT_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x821,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XP_XBODE_CELL_CNT_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x821,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XP_XBODE_CELL_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x821,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XP_XBODE_CELL_REQ_CNTr */
        soc_block_list[2],
        soc_genreg,
        1,
        0x8001f,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XP_XBODE_CELL_REQ_CNT_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x822,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XP_XBODE_CELL_REQ_CNT_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x822,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XP_XBODE_CELL_REQ_CNT_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x822,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_REG_INT_XP_XBODE_CELL_REQ_CNT_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x822,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XP_XBODE_CELL_REQ_CNT_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x822,
        SOC_REG_FLAG_RO,
        1,
        soc_XP_XBODE_CELL_REQ_CNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_XQCOSARBSELr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x45,
        0,
        1,
        soc_XQCOSARBSELr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQCOSARBSEL_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x13200,
        0,
        2,
        soc_XQCOSARBSEL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQCOSARBSEL_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x132,
        0,
        2,
        soc_XQCOSARBSEL_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XQCOSARBSEL_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x13200,
        0,
        2,
        soc_XQCOSARBSEL_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQCOSARBSEL_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x42,
        0,
        2,
        soc_XQCOSARBSEL_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_XQCOSARBSEL_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x61,
        0,
        2,
        soc_XQCOSARBSEL_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000c, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_XQCOSARBSEL_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x45,
        0,
        2,
        soc_XQCOSARBSEL_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000004, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_XQCOSPTRr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x70,
        0,
        3,
        soc_XQCOSPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQCOSPTR_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15900,
        0,
        3,
        soc_XQCOSPTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQCOSPTR_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x159,
        0,
        3,
        soc_XQCOSPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XQCOSPTR_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15900,
        0,
        3,
        soc_XQCOSPTR_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XQEMPTYr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x42,
        SOC_REG_FLAG_RO,
        8,
        soc_XQEMPTYr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_XQEMPTY_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x5e,
        SOC_REG_FLAG_RO,
        4,
        soc_XQEMPTY_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000f, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQEMPTY_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x12f00,
        SOC_REG_FLAG_RO,
        8,
        soc_XQEMPTY_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQEMPTY_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x12f,
        SOC_REG_FLAG_RO,
        8,
        soc_XQEMPTYr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XQEMPTY_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x12f00,
        SOC_REG_FLAG_RO,
        8,
        soc_XQEMPTY_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQEMPTY_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x39,
        SOC_REG_FLAG_RO,
        8,
        soc_XQEMPTYr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_XQEMPTY_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x5e,
        SOC_REG_FLAG_RO,
        8,
        soc_XQEMPTYr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQFLLMEMDEBUGr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2030900,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQFLLPARITYERRORPTRr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x23d,
        SOC_REG_FLAG_RO,
        2,
        soc_XQFLLPARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQFLLPARITYERRORPTR_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x23d00,
        SOC_REG_FLAG_RO,
        3,
        soc_XQFLLPARITYERRORPTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XQFLLPARITYERRORPTR_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x23d00,
        SOC_REG_FLAG_RO,
        2,
        soc_XQFLLPARITYERRORPTR_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQFLL_ERR_CLRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2141600,
        SOC_REG_FLAG_WO,
        1,
        soc_IPMC_GROUP_ERR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQFLL_ERR_VLDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2141400,
        SOC_REG_FLAG_RO,
        1,
        soc_IPMC_GROUP_ERR_VLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQFLL_MULTI_ERRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2141500,
        SOC_REG_FLAG_RO,
        1,
        soc_IPMC_GROUP_MULTI_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_XQMEMDEBUGr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x73,
        0,
        2,
        soc_AGINGCTRMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_XQMEMDEBUG_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x71,
        0,
        2,
        soc_WREDMEMDEBUG_CFG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQMEMDEBUG_BCM53400_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2015a00,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQMEMDEBUG_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15a,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XQMEMDEBUG_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15a00,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQMEMDEBUG_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x51,
        0,
        6,
        soc_XQMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_XQMEMDEBUG_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x71,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    { /* SOC_REG_INT_XQMEMDEBUG_BCM56314_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x73,
        0,
        2,
        soc_L3_HIT_DEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_XQMEMDEBUG_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xc8,
        0,
        6,
        soc_XQMEMDEBUG_BCM56514_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_XQPARITYERRORPBMr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80037,
        SOC_REG_FLAG_RO,
        1,
        soc_XQPARITYERRORPBMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_XQPARITYERRORPBM_BCM53314_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002d,
        SOC_REG_FLAG_RO,
        1,
        soc_XQPARITYERRORPBM_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQPARITYERRORPBM_BCM56142_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80045,
        SOC_REG_FLAG_RO,
        1,
        soc_XQPARITYERRORPBM_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XQPARITYERRORPBM_BCM56150_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2028600,
        SOC_REG_FLAG_RO,
        1,
        soc_XQPARITYERRORPBM_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQPARITYERRORPBM_BCM56218_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003c,
        SOC_REG_FLAG_RO,
        1,
        soc_XQPARITYERRORPBM_BCM56218_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_XQPARITYERRORPBM_BCM56224_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8002d,
        SOC_REG_FLAG_RO,
        1,
        soc_XQPARITYERRORPBM_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_XQPARITYERRORPBM_BCM56514_A0r */
        soc_block_list[5],
        soc_genreg,
        1,
        0x80047,
        SOC_REG_FLAG_RO,
        1,
        soc_XQPARITYERRORPBMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQPARITYERRORPBM_HIr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x8003d,
        SOC_REG_FLAG_RO,
        1,
        soc_XQPARITYERRORPBM_HIr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    { /* SOC_REG_INT_XQPARITYERRORPTRr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x72,
        SOC_REG_FLAG_RO,
        2,
        soc_XQPARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_XQPARITYERRORPTR_BCM53314_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6f,
        SOC_REG_FLAG_RO,
        3,
        soc_XQPARITYERRORPTR_BCM53314_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQPARITYERRORPTR_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15800,
        SOC_REG_FLAG_RO,
        4,
        soc_XQPARITYERRORPTR_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQPARITYERRORPTR_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x158,
        SOC_REG_FLAG_RO,
        3,
        soc_XQPARITYERRORPTR_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XQPARITYERRORPTR_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x15800,
        SOC_REG_FLAG_RO,
        3,
        soc_XQPARITYERRORPTR_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0fffffff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQPARITYERRORPTR_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x50,
        SOC_REG_FLAG_RO,
        2,
        soc_XQPARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_XQPARITYERRORPTR_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x6f,
        SOC_REG_FLAG_RO,
        3,
        soc_XQPARITYERRORPTR_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_XQPARITYERRORPTR_BCM56514_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0xc0,
        SOC_REG_FLAG_RO,
        2,
        soc_XQPARITYERRORPTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_EHG_RX_DATA_PARITY_STATUS_INTRr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0c,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_EHG_RX_DATA_PARITY_STATUS_INTR_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0c,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_EHG_RX_DATA_PARITY_STATUS_NACKr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c11,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_EHG_RX_DATA_PARITY_STATUS_NACK_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c11,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_EHG_RX_MASK_PARITY_STATUS_INTRr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0d,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_EHG_RX_MASK_PARITY_STATUS_INTR_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0d,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_EHG_RX_MASK_PARITY_STATUS_NACKr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c12,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_EHG_RX_MASK_PARITY_STATUS_NACK_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c12,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_EHG_TX_DATA_PARITY_STATUS_INTRr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0b,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_EHG_TX_DATA_PARITY_STATUS_INTR_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0b,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_EHG_TX_DATA_PARITY_STATUS_NACKr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c10,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_EHG_TX_DATA_PARITY_STATUS_NACK_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c10,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_FORCE_DOUBLE_BIT_ERRORr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c07,
        0,
        5,
        soc_XQPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQPORT_FORCE_DOUBLE_BIT_ERROR_BCM56142_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c07,
        0,
        2,
        soc_XQPORT_FORCE_DOUBLE_BIT_ERROR_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_FORCE_DOUBLE_BIT_ERROR_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c07,
        0,
        5,
        soc_XQPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_FORCE_SINGLE_BIT_ERRORr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c08,
        0,
        5,
        soc_XQPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQPORT_FORCE_SINGLE_BIT_ERROR_BCM56142_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c08,
        0,
        2,
        soc_XQPORT_FORCE_DOUBLE_BIT_ERROR_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_FORCE_SINGLE_BIT_ERROR_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c08,
        0,
        5,
        soc_XQPORT_FORCE_DOUBLE_BIT_ERRORr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_INTR_ENABLEr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0a,
        0,
        5,
        soc_XQPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQPORT_INTR_ENABLE_BCM56142_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0a,
        0,
        2,
        soc_XQPORT_INTR_ENABLE_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_INTR_ENABLE_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0a,
        0,
        5,
        soc_XQPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_INTR_STATUSr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c09,
        SOC_REG_FLAG_RO,
        5,
        soc_XQPORT_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQPORT_INTR_STATUS_BCM56142_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c09,
        SOC_REG_FLAG_RO,
        2,
        soc_XQPORT_INTR_STATUS_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_INTR_STATUS_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c09,
        SOC_REG_FLAG_RO,
        5,
        soc_XQPORT_INTR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_MODE_REGr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c00,
        0,
        1,
        soc_XQPORT_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_MODE_REG_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c00,
        0,
        1,
        soc_XQPORT_MODE_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_PARITY_CONTROLr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c06,
        0,
        5,
        soc_XQPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQPORT_PARITY_CONTROL_BCM56142_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c06,
        0,
        2,
        soc_XQPORT_INTR_ENABLE_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_PARITY_CONTROL_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c06,
        0,
        5,
        soc_XQPORT_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWCTL_REGr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c01,
        0,
        1,
        soc_XQPORT_XGXS_NEWCTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWCTL_REG_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c01,
        0,
        1,
        soc_XQPORT_XGXS_NEWCTL_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWSTATUS0_REGr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c02,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWSTATUS0_REG_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c02,
        SOC_REG_FLAG_RO,
        8,
        soc_XQPORT_XGXS_NEWSTATUS0_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWSTATUS1_REGr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c03,
        SOC_REG_FLAG_RO,
        8,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWSTATUS1_REG_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c03,
        SOC_REG_FLAG_RO,
        8,
        soc_XQPORT_XGXS_NEWSTATUS1_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWSTATUS2_REGr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c04,
        SOC_REG_FLAG_RO,
        8,
        soc_XQPORT_XGXS_NEWSTATUS2_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWSTATUS2_REG_BCM56142_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c04,
        SOC_REG_FLAG_RO,
        5,
        soc_XQPORT_XGXS_NEWSTATUS2_REG_BCM56142_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWSTATUS2_REG_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c04,
        SOC_REG_FLAG_RO,
        3,
        soc_XQPORT_XGXS_NEWSTATUS2_REG_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWSTATUS3_REGr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c05,
        SOC_REG_FLAG_RO,
        2,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWSTATUS3_REG_BCM56142_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c05,
        SOC_REG_FLAG_RO,
        10,
        soc_XQPORT_XGXS_NEWSTATUS3_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_XGXS_NEWSTATUS3_REG_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c05,
        SOC_REG_FLAG_RO,
        2,
        soc_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTRr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0f,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTR_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0f,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTRr */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0e,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTR_BCM56334_A0r */
        soc_block_list[15],
        soc_genreg,
        1,
        0x80c0e,
        0,
        4,
        soc_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XQREADPOINTERr */
        soc_block_list[5],
        soc_portreg,
        1,
        0x43,
        SOC_REG_FLAG_RO,
        2,
        soc_XQREADPOINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQREADPOINTER_BCM53400_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x13000,
        SOC_REG_FLAG_RO,
        2,
        soc_XQREADPOINTER_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_XQREADPOINTER_BCM56142_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x130,
        SOC_REG_FLAG_RO,
        2,
        soc_XQREADPOINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XQREADPOINTER_BCM56150_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x13000,
        SOC_REG_FLAG_RO,
        2,
        soc_XQREADPOINTER_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56218_A0)
    { /* SOC_REG_INT_XQREADPOINTER_BCM56218_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x40,
        SOC_REG_FLAG_RO,
        2,
        soc_XQREADPOINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_XQREADPOINTER_BCM56224_A0r */
        soc_block_list[5],
        soc_portreg,
        1,
        0x5f,
        SOC_REG_FLAG_RO,
        2,
        soc_XQREADPOINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQ_ERR_CLRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2141200,
        SOC_REG_FLAG_WO,
        1,
        soc_IPMC_GROUP_ERR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQ_ERR_CNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2142000,
        0,
        1,
        soc_MEM_ERR_CNT0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQ_ERR_VLDr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2141000,
        SOC_REG_FLAG_RO,
        1,
        soc_IPMC_GROUP_ERR_VLDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XQ_MULTI_ERRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x2141100,
        SOC_REG_FLAG_RO,
        1,
        soc_IPMC_GROUP_MULTI_ERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XTHOLr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x101,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_XTHOL_64r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x7000,
        SOC_REG_FLAG_64_BITS,
        1,
        soc_EP_NUM_NORM_CELLS_RECVD_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_2801PM_A0)
    { /* SOC_REG_INT_XTHOL_BCM2801PM_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x7000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_XTHOL_BCM53400_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x7000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        211,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_XTHOL_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x825,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XTHOL_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x21a00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XTHOL_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x215,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XTHOL_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21500,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XTHOL_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x825,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XTHOL_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x825,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XTHOL_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x21a00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_XTHOL_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x901,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XTHOL_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x825,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XTHOL_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21d,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XTHOL_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21d,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_XTHOL_BCM56850_A0r */
        soc_block_list[146],
        soc_portreg,
        1,
        0x47000,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XTHOL_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x21a00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XTHOL_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x825,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88670_A0)
    { /* SOC_REG_INT_XTHOL_BCM88670_A0r */
        soc_block_list[162],
        soc_portreg,
        1,
        0x7000,
        SOC_REG_FLAG_64_BITS |
                          SOC_REG_FLAG_COUNTER,
        1,
        soc_R1023_BCM2801PM_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x000000ff)
        112,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XTHOL_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21d,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XTIBPr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x102,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XTIBP_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x826,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XTIBP_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x21b00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XTIBP_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x216,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XTIBP_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21600,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XTIBP_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x826,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XTIBP_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x826,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XTIBP_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x21b00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_XTIBP_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x902,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XTIBP_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x826,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XTIBP_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x21b00,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XTIBP_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x826,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    { /* SOC_REG_INT_XTPSEr */
        soc_block_list[2],
        soc_portreg,
        1,
        0x100,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    { /* SOC_REG_INT_XTPSE_BCM56334_A0r */
        soc_block_list[15],
        soc_portreg,
        1,
        0x824,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_REG_INT_XTPSE_BCM56340_A0r */
        soc_block_list[165],
        soc_portreg,
        1,
        0x21900,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_XTPSE_BCM56440_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x214,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_XTPSE_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21400,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_XTPSE_BCM56624_A0r */
        soc_block_list[155],
        soc_portreg,
        1,
        0x824,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_XTPSE_BCM56634_A0r */
        soc_block_list[159],
        soc_portreg,
        1,
        0x824,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_XTPSE_BCM56640_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x21900,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_XTPSE_BCM56800_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x900,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_XTPSE_BCM56820_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x824,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_REG_INT_XTPSE_BCM56840_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21c,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_REG_INT_XTPSE_BCM56840_B0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21c,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
    { /* SOC_REG_INT_XTPSE_BCM88030_A0r */
        soc_block_list[163],
        soc_portreg,
        1,
        0x21900,
        0,
        1,
        soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    { /* SOC_REG_INT_XTPSE_BCM88230_A0r */
        soc_block_list[10],
        soc_portreg,
        1,
        0x824,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_XTPSE_BCM88732_A0r */
        soc_block_list[36],
        soc_portreg,
        1,
        0x21c,
        0,
        1,
        soc_IBCASTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_X_CPU_SLOT_COUNTr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080100,
        0,
        2,
        soc_X_CPU_SLOT_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000900, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_X_GPORT_CNTMAXSIZEr */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21d,
        0,
        1,
        soc_GPORT_CNTMAXSIZEr_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_X_GPORT_CNTMAXSIZE_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21d00,
        0,
        1,
        soc_PORT_CNTMAXSIZE_BCM88030_A0r_fields,
        SOC_RESET_VAL_DEC(0x000005ee, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_X_GPORT_CONFIGr */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21c,
        0,
        1,
        soc_GPORT_CONFIG_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_X_GPORT_CONFIG_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21c00,
        0,
        1,
        soc_X_GPORT_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_X_GPORT_SGNDET_EARLYCRSr */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21e,
        0,
        2,
        soc_GPORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
    { /* SOC_REG_INT_X_GPORT_SGNDET_EARLYCRS_BCM56450_A0r */
        soc_block_list[105],
        soc_portreg,
        1,
        0x21e00,
        0,
        2,
        soc_PORT_SGNDET_EARLYCRSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_X_TDM_ENr */
        soc_block_list[5],
        soc_genreg,
        1,
        0x6080110,
        0,
        1,
        soc_E2E_HOL_ENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

