<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.10.03.11:59:46"
 outputDirectory="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="emif_fm_0_local_reset_req" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emif_fm_0_local_reset_req_local_reset_req"
       direction="input"
       role="local_reset_req"
       width="1" />
  </interface>
  <interface name="emif_fm_0_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emif_fm_0_oct_oct_rzqin"
       direction="input"
       role="oct_rzqin"
       width="1" />
  </interface>
  <interface name="emif_fm_0_mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="emif_fm_0_mem_mem_ck"
       direction="output"
       role="mem_ck"
       width="1" />
   <port
       name="emif_fm_0_mem_mem_ck_n"
       direction="output"
       role="mem_ck_n"
       width="1" />
   <port name="emif_fm_0_mem_mem_a" direction="output" role="mem_a" width="17" />
   <port
       name="emif_fm_0_mem_mem_act_n"
       direction="output"
       role="mem_act_n"
       width="1" />
   <port
       name="emif_fm_0_mem_mem_ba"
       direction="output"
       role="mem_ba"
       width="2" />
   <port
       name="emif_fm_0_mem_mem_bg"
       direction="output"
       role="mem_bg"
       width="2" />
   <port
       name="emif_fm_0_mem_mem_cke"
       direction="output"
       role="mem_cke"
       width="1" />
   <port
       name="emif_fm_0_mem_mem_cs_n"
       direction="output"
       role="mem_cs_n"
       width="1" />
   <port
       name="emif_fm_0_mem_mem_odt"
       direction="output"
       role="mem_odt"
       width="1" />
   <port
       name="emif_fm_0_mem_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port
       name="emif_fm_0_mem_mem_par"
       direction="output"
       role="mem_par"
       width="1" />
   <port
       name="emif_fm_0_mem_mem_alert_n"
       direction="input"
       role="mem_alert_n"
       width="1" />
   <port
       name="emif_fm_0_mem_mem_dqs"
       direction="bidir"
       role="mem_dqs"
       width="8" />
   <port
       name="emif_fm_0_mem_mem_dqs_n"
       direction="bidir"
       role="mem_dqs_n"
       width="8" />
   <port
       name="emif_fm_0_mem_mem_dq"
       direction="bidir"
       role="mem_dq"
       width="64" />
   <port
       name="emif_fm_0_mem_mem_dbi_n"
       direction="bidir"
       role="mem_dbi_n"
       width="8" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="uart" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="uart_writeresponsevalid_n"
       direction="output"
       role="writeresponsevalid_n"
       width="1" />
   <port
       name="uart_beginbursttransfer"
       direction="input"
       role="beginbursttransfer"
       width="1" />
  </interface>
  <interface name="serial" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port
       name="serial_serial_in_ready"
       direction="output"
       role="serial_in_ready"
       width="1" />
   <port
       name="serial_serial_out_valid"
       direction="output"
       role="serial_out_valid"
       width="1" />
   <port
       name="serial_serial_out"
       direction="output"
       role="serial_out"
       width="1" />
   <port name="serial_led" direction="output" role="led" width="1" />
   <port
       name="serial_serial_in_valid"
       direction="input"
       role="serial_in_valid"
       width="1" />
   <port name="serial_serial_in" direction="input" role="serial_in" width="1" />
   <port
       name="serial_serial_out_ready"
       direction="input"
       role="serial_out_ready"
       width="1" />
  </interface>
 </perimeter>
 <entity kind="platform" version="1.0" name="platform">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/synth/platform.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/synth/platform.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="platform">"Generating: platform"</message>
   <message level="Info" culprit="platform">"Generating: platform_clock_in"</message>
   <message level="Info" culprit="platform">"Generating: DDR4_Cal"</message>
   <message level="Info" culprit="platform">"Generating: DDR4"</message>
   <message level="Info" culprit="platform">"Generating: platform_reset_in"</message>
   <message level="Info" culprit="platform">"Generating: platform_uart_to_serializedtl_0"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_mm_interconnect_1920_7w4kisa"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_axi_translator_1921_uetfduq"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_axi_master_ni_1941_dfsyzvi"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_router_1921_nc4vkqa"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_router_1921_egixoeq"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_burst_adapter_1923_fuuwcvi"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_c5lj74y"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_demultiplexer_1921_kdgzzxi"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_multiplexer_1921_pldtn5q"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_demultiplexer_1921_rnim2nq"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_multiplexer_1921_zj6nlqi"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_width_adapter_1920_igatw7i"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_width_adapter_1920_zdnrufi"</message>
   <message level="Info" culprit="platform">"Generating: platform_hs_clk_xer_1932_4earurq"</message>
   <message level="Info" culprit="platform">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="platform_clock_in">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;50000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;platform_clock_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="../RTL_DDR4_Test/ip/platform/platform_clock_in.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="platform" as="clock_in" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_clock_in"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="DDR4_Cal">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus_0&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_read_0&lt;/name&gt;
                    &lt;role&gt;calbus_read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_write_0&lt;/name&gt;
                    &lt;role&gt;calbus_write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_address_0&lt;/name&gt;
                    &lt;role&gt;calbus_address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;20&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_wdata_0&lt;/name&gt;
                    &lt;role&gt;calbus_wdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_rdata_0&lt;/name&gt;
                    &lt;role&gt;calbus_rdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_seq_param_tbl_0&lt;/name&gt;
                    &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4096&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus_0&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_read_0&lt;/name&gt;
                        &lt;role&gt;calbus_read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_write_0&lt;/name&gt;
                        &lt;role&gt;calbus_write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_address_0&lt;/name&gt;
                        &lt;role&gt;calbus_address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;20&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_wdata_0&lt;/name&gt;
                        &lt;role&gt;calbus_wdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_rdata_0&lt;/name&gt;
                        &lt;role&gt;calbus_rdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_seq_param_tbl_0&lt;/name&gt;
                        &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_emif_cal&lt;/className&gt;
        &lt;version&gt;2.6.2&lt;/version&gt;
        &lt;displayName&gt;External Memory Interfaces Intel Calibration IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;emif_calbus_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emif_calbus_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;DDR4_Cal&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4_Cal&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4_Cal&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4_Cal&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4_Cal&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4_Cal&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4_Cal&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4_Cal&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4_Cal&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4_Cal&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4_Cal&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter name="logicalView" value="../RTL_DDR4_Test/DDR4_Cal.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="platform" as="emif_cal_0" />
  <messages>
   <message level="Info" culprit="platform">"Generating: DDR4_Cal"</message>
  </messages>
 </entity>
 <entity kind="altera_generic_component" version="1.0" name="DDR4">
  <parameter name="hlsFile" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;local_reset_req&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;local_reset_req&lt;/name&gt;
                    &lt;role&gt;local_reset_req&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;local_reset_status&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;local_reset_done&lt;/name&gt;
                    &lt;role&gt;local_reset_done&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;pll_ref_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;pll_ref_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;oct&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;oct_rzqin&lt;/name&gt;
                    &lt;role&gt;oct_rzqin&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;mem&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ck&lt;/name&gt;
                    &lt;role&gt;mem_ck&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ck_n&lt;/name&gt;
                    &lt;role&gt;mem_ck_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_a&lt;/name&gt;
                    &lt;role&gt;mem_a&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;17&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_act_n&lt;/name&gt;
                    &lt;role&gt;mem_act_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ba&lt;/name&gt;
                    &lt;role&gt;mem_ba&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_bg&lt;/name&gt;
                    &lt;role&gt;mem_bg&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_cke&lt;/name&gt;
                    &lt;role&gt;mem_cke&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_cs_n&lt;/name&gt;
                    &lt;role&gt;mem_cs_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_odt&lt;/name&gt;
                    &lt;role&gt;mem_odt&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_reset_n&lt;/name&gt;
                    &lt;role&gt;mem_reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_par&lt;/name&gt;
                    &lt;role&gt;mem_par&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_alert_n&lt;/name&gt;
                    &lt;role&gt;mem_alert_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dqs&lt;/name&gt;
                    &lt;role&gt;mem_dqs&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dqs_n&lt;/name&gt;
                    &lt;role&gt;mem_dqs_n&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dq&lt;/name&gt;
                    &lt;role&gt;mem_dq&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dbi_n&lt;/name&gt;
                    &lt;role&gt;mem_dbi_n&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;status&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;local_cal_success&lt;/name&gt;
                    &lt;role&gt;local_cal_success&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;local_cal_fail&lt;/name&gt;
                    &lt;role&gt;local_cal_fail&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_usr_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emif_usr_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;333333250&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;ctrl_amm_0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_ready_0&lt;/name&gt;
                    &lt;role&gt;waitrequest_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_read_0&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_write_0&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_address_0&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;28&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_readdata_0&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_writedata_0&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;512&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_burstcount_0&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_byteenable_0&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;amm_readdatavalid_0&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;17179869184&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;emif_usr_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;emif_usr_reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;64&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_read&lt;/name&gt;
                    &lt;role&gt;calbus_read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_write&lt;/name&gt;
                    &lt;role&gt;calbus_write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_address&lt;/name&gt;
                    &lt;role&gt;calbus_address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;20&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_wdata&lt;/name&gt;
                    &lt;role&gt;calbus_wdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_rdata&lt;/name&gt;
                    &lt;role&gt;calbus_rdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_seq_param_tbl&lt;/name&gt;
                    &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4096&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emif_calbus_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;calbus_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="SYS_INFO_DEVICE_DIE_REVISIONS"
     value="HSSI_WHR_REVA,HSSI_CRETE3_REVA,MAIN_FM6_REVB" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;local_reset_req&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_reset_req&lt;/name&gt;
                        &lt;role&gt;local_reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;local_reset_status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_reset_done&lt;/name&gt;
                        &lt;role&gt;local_reset_done&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;pll_ref_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;pll_ref_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;oct&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;oct_rzqin&lt;/name&gt;
                        &lt;role&gt;oct_rzqin&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mem&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck&lt;/name&gt;
                        &lt;role&gt;mem_ck&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck_n&lt;/name&gt;
                        &lt;role&gt;mem_ck_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_a&lt;/name&gt;
                        &lt;role&gt;mem_a&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;17&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_act_n&lt;/name&gt;
                        &lt;role&gt;mem_act_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ba&lt;/name&gt;
                        &lt;role&gt;mem_ba&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_bg&lt;/name&gt;
                        &lt;role&gt;mem_bg&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cke&lt;/name&gt;
                        &lt;role&gt;mem_cke&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cs_n&lt;/name&gt;
                        &lt;role&gt;mem_cs_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_odt&lt;/name&gt;
                        &lt;role&gt;mem_odt&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_reset_n&lt;/name&gt;
                        &lt;role&gt;mem_reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_par&lt;/name&gt;
                        &lt;role&gt;mem_par&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_alert_n&lt;/name&gt;
                        &lt;role&gt;mem_alert_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs&lt;/name&gt;
                        &lt;role&gt;mem_dqs&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs_n&lt;/name&gt;
                        &lt;role&gt;mem_dqs_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dq&lt;/name&gt;
                        &lt;role&gt;mem_dq&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dbi_n&lt;/name&gt;
                        &lt;role&gt;mem_dbi_n&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;status&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_cal_success&lt;/name&gt;
                        &lt;role&gt;local_cal_success&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;local_cal_fail&lt;/name&gt;
                        &lt;role&gt;local_cal_fail&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_usr_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_usr_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emif_usr_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;333333250&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;ctrl_amm_0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_ready_0&lt;/name&gt;
                        &lt;role&gt;waitrequest_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_read_0&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_write_0&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_address_0&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;28&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_readdata_0&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_writedata_0&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_burstcount_0&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_byteenable_0&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;amm_readdatavalid_0&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;17179869184&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emif_usr_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;emif_usr_reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_read&lt;/name&gt;
                        &lt;role&gt;calbus_read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_write&lt;/name&gt;
                        &lt;role&gt;calbus_write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_address&lt;/name&gt;
                        &lt;role&gt;calbus_address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;20&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_wdata&lt;/name&gt;
                        &lt;role&gt;calbus_wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_rdata&lt;/name&gt;
                        &lt;role&gt;calbus_rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_seq_param_tbl&lt;/name&gt;
                        &lt;role&gt;calbus_seq_param_tbl&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4096&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;emif_calbus_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emif_calbus_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;calbus_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_emif_fm&lt;/className&gt;
        &lt;version&gt;2.6.2&lt;/version&gt;
        &lt;displayName&gt;External Memory Interfaces Intel Agilex FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;50000000&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;CAL_DEBUG_CLOCK_FREQUENCY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;cal_debug_clk_clock_sink&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_DIE_REVISIONS&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_REVISIONS&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_POWER_MODEL&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_POWER_MODEL&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_TEMPERATURE_GRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_TEMPERATURE_GRADE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_UNIQUE_ID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;UNKNOWN&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;TRAIT_IOBANK_REVISION&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_IOBANK_REVISION&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;TRAIT_SUPPORTS_VID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;SUPPORTS_VID&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;ctrl_amm_0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;ctrl_amm_0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;ctrl_amm_0&apos; start=&apos;0x0&apos; end=&apos;0x400000000&apos; datawidth=&apos;512&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;34&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;512&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;emif_usr_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;emif_usr_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;333333250&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="SYS_INFO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="platform_emif_fm_0" />
  <parameter name="SYS_INFO_DEVICE_POWER_MODEL" value="STANDARD_POWER" />
  <parameter name="logicalView" value="../LED_Blink/DDR4.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <parameter name="SYS_INFO_DEVICE_TEMPERATURE_GRADE" value="EXTENDED" />
  <parameter name="TRAIT_SUPPORTS_VID" value="1" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="CAL_DEBUG_CLOCK_FREQUENCY" value="50000000" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter name="TRAIT_IOBANK_REVISION" value="IO96A_REVB2" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;DDR4&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;DDR4&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;DDR4&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="platform" as="emif_fm_0" />
  <messages>
   <message level="Info" culprit="platform">"Generating: DDR4"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="platform_reset_in">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;platform_reset_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="../RTL_DDR4_Test/ip/platform/platform_reset_in.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="platform" as="reset_in" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_reset_in"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="platform_uart_to_serializedtl_0">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter
     name="defaultBoundary"
     value="&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock_reset&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clock&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;altera_axi4_master&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_ready&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_w_ready&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_b_valid&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_b_bits_id&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_b_bits_resp&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_ready&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_valid&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_bits_id&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_bits_data&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_bits_resp&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_bits_last&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_valid&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_id&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_addr&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;37&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_len&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_size&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_burst&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_lock&lt;/name&gt;
                    &lt;role&gt;awlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_cache&lt;/name&gt;
                    &lt;role&gt;awcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_prot&lt;/name&gt;
                    &lt;role&gt;awprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_aw_bits_qos&lt;/name&gt;
                    &lt;role&gt;awqos&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_w_valid&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_w_bits_data&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_w_bits_strb&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_w_bits_last&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_b_ready&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_valid&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_id&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_addr&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;37&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_len&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_size&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_burst&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_lock&lt;/name&gt;
                    &lt;role&gt;arlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_cache&lt;/name&gt;
                    &lt;role&gt;arcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_prot&lt;/name&gt;
                    &lt;role&gt;arprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_ar_bits_qos&lt;/name&gt;
                    &lt;role&gt;arqos&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;axi_ios_0_r_ready&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;uart&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;io_uart_txd&lt;/name&gt;
                    &lt;role&gt;writeresponsevalid_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_uart_rxd&lt;/name&gt;
                    &lt;role&gt;beginbursttransfer&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;serial&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_in_ready&lt;/name&gt;
                    &lt;role&gt;serial_in_ready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_out_valid&lt;/name&gt;
                    &lt;role&gt;serial_out_valid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_out_bits&lt;/name&gt;
                    &lt;role&gt;serial_out&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_dropped&lt;/name&gt;
                    &lt;role&gt;led&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_in_valid&lt;/name&gt;
                    &lt;role&gt;serial_in_valid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_in_bits&lt;/name&gt;
                    &lt;role&gt;serial_in&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;io_serial_out_ready&lt;/name&gt;
                    &lt;role&gt;serial_out_ready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock_reset&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clock&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;altera_axi4_master&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_ready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_w_ready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_b_valid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_b_bits_id&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_b_bits_resp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_ready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_valid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_bits_id&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_bits_data&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_bits_resp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_bits_last&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_valid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_id&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_addr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;37&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_len&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_size&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_burst&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_lock&lt;/name&gt;
                        &lt;role&gt;awlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_cache&lt;/name&gt;
                        &lt;role&gt;awcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_prot&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_aw_bits_qos&lt;/name&gt;
                        &lt;role&gt;awqos&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_w_valid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_w_bits_data&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_w_bits_strb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_w_bits_last&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_b_ready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_valid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_id&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_addr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;37&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_len&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_size&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_burst&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_lock&lt;/name&gt;
                        &lt;role&gt;arlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_cache&lt;/name&gt;
                        &lt;role&gt;arcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_prot&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_ar_bits_qos&lt;/name&gt;
                        &lt;role&gt;arqos&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;axi_ios_0_r_ready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;uart&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_uart_txd&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_uart_rxd&lt;/name&gt;
                        &lt;role&gt;beginbursttransfer&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;serial&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_in_ready&lt;/name&gt;
                        &lt;role&gt;serial_in_ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_out_valid&lt;/name&gt;
                        &lt;role&gt;serial_out_valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_out_bits&lt;/name&gt;
                        &lt;role&gt;serial_out&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_dropped&lt;/name&gt;
                        &lt;role&gt;led&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_in_valid&lt;/name&gt;
                        &lt;role&gt;serial_in_valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_in_bits&lt;/name&gt;
                        &lt;role&gt;serial_in&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;io_serial_out_ready&lt;/name&gt;
                        &lt;role&gt;serial_out_ready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;uart_to_serializedtl&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;uart_to_serializedtl&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="hdlParameters"
     value="&lt;hdlParameterDescriptorDefinitionList/&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;platform_uart_to_serializedtl_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_uart_to_serializedtl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_uart_to_serializedtl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_uart_to_serializedtl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_uart_to_serializedtl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_uart_to_serializedtl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_uart_to_serializedtl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_uart_to_serializedtl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_uart_to_serializedtl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;platform_uart_to_serializedtl_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;platform_uart_to_serializedtl_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="../RTL_DDR4_Test/ip/platform/platform_uart_to_serializedtl_0.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="platform" as="uart_to_serializedtl_0" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_uart_to_serializedtl_0"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.2.0"
   name="platform_altera_mm_interconnect_1920_7w4kisa">
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {uart_to_serializedtl_0_altera_axi4_master_translator} {altera_merlin_axi_translator};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWID} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_BID} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARID} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_RID} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_ID_WIDTH} {4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {DATA_WIDTH} {64};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_ADDR_WIDTH} {37};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_ADDR_WIDTH} {37};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_DATA_W} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_ADDRESS_W} {37};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_BURSTCOUNT_W} {13};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_READDATA} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_READ} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_WRITE} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_LOCK} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator} {SYNC_RESET} {1};add_instance {uart_to_serializedtl_0_altera_axi4_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ID_WIDTH} {4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ADDR_WIDTH} {37};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {RDATA_WIDTH} {64};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {WDATA_WIDTH} {64};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BEGIN_BURST} {145};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_CACHE_H} {162};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_CACHE_L} {159};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ADDR_SIDEBAND_H} {143};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ADDR_SIDEBAND_L} {143};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_PROTECTION_H} {158};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_PROTECTION_L} {156};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURST_SIZE_H} {140};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURST_SIZE_L} {138};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURST_TYPE_H} {142};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURST_TYPE_L} {141};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_RESPONSE_STATUS_L} {163};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_RESPONSE_STATUS_H} {164};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURSTWRAP_H} {137};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BURSTWRAP_L} {130};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BYTE_CNT_H} {129};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BYTE_CNT_L} {115};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ADDR_H} {108};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_EXCLUSIVE} {114};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_LOCK} {113};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_COMPRESSED_READ} {109};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_POSTED} {110};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_WRITE} {111};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_TRANS_READ} {112};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DATA_H} {63};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_SRC_ID_H} {150};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_SRC_ID_L} {150};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DEST_ID_H} {151};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DEST_ID_L} {151};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_THREAD_ID_H} {155};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_THREAD_ID_L} {152};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_QOS_L} {146};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_QOS_H} {149};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ORI_BURST_SIZE_L} {165};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_ORI_BURST_SIZE_H} {167};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DATA_SIDEBAND_H} {144};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DATA_SIDEBAND_L} {144};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DOMAIN_H} {175};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_DOMAIN_L} {174};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_SNOOP_H} {173};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_SNOOP_L} {170};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BARRIER_H} {169};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_BARRIER_L} {168};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {PKT_WUNIQUE} {176};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ST_DATA_W} {177};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ID} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000400000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_ORI_BURST_SIZE_H} {671};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_ORI_BURST_SIZE_L} {669};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_RESPONSE_STATUS_H} {668};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_RESPONSE_STATUS_L} {667};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BURST_SIZE_H} {644};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BURST_SIZE_L} {642};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_TRANS_LOCK} {617};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BEGIN_BURST} {649};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_PROTECTION_H} {662};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_PROTECTION_L} {660};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BURSTWRAP_H} {641};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BURSTWRAP_L} {634};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BYTE_CNT_H} {633};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BYTE_CNT_L} {619};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_ADDR_H} {612};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_TRANS_POSTED} {614};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_TRANS_READ} {616};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_SRC_ID_H} {654};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_SRC_ID_L} {654};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_DEST_ID_H} {655};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_DEST_ID_L} {655};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {ST_DATA_W} {681};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {AVS_BURSTCOUNT_W} {13};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {MERLIN_PACKET_FORMAT} {wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {MAX_BYTE_CNT} {4096};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {ID} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {682};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {FIFO_DEPTH} {65};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {514};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {FIFO_DEPTH} {4096};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x400000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {108};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {158};set_instance_parameter_value {router} {PKT_PROTECTION_L} {156};set_instance_parameter_value {router} {PKT_DEST_ID_H} {151};set_instance_parameter_value {router} {PKT_DEST_ID_L} {151};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {111};set_instance_parameter_value {router} {PKT_TRANS_READ} {112};set_instance_parameter_value {router} {ST_DATA_W} {177};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x400000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {108};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {158};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {156};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {151};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {151};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {111};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {112};set_instance_parameter_value {router_001} {ST_DATA_W} {177};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {612};set_instance_parameter_value {router_002} {PKT_ADDR_L} {576};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {662};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {660};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {655};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {655};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {616};set_instance_parameter_value {router_002} {ST_DATA_W} {681};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_ADDR_H} {612};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_ADDR_L} {576};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BEGIN_BURST} {649};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BYTE_CNT_H} {633};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BYTE_CNT_L} {619};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURST_SIZE_H} {644};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURST_SIZE_L} {642};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURST_TYPE_H} {646};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURST_TYPE_L} {645};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURSTWRAP_H} {641};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_BURSTWRAP_L} {634};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_TRANS_WRITE} {615};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PKT_TRANS_READ} {616};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {ST_DATA_W} {681};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {OUT_BYTE_CNT_H} {631};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {OUT_BURSTWRAP_H} {641};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {177};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {177};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {177};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {113};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {177};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {177};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {113};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {177};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {113};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_ADDR_H} {612};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_ADDR_L} {576};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_DATA_H} {511};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {633};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {619};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {615};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {641};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {634};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {644};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {642};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {668};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {667};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {646};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {645};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {669};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {671};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_ST_DATA_W} {681};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {108};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {129};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {115};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {109};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {140};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {138};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {164};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {163};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {114};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {142};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {141};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {165};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {167};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_ST_DATA_W} {177};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_H} {108};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {129};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {115};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {109};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {111};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {137};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {130};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {140};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {138};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {164};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {163};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {114};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {142};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {141};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {165};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {167};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_ST_DATA_W} {177};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {612};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {576};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_H} {511};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {575};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {512};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {633};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {619};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {613};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {644};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {642};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {668};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {667};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {618};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {646};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {645};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {669};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {671};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_ST_DATA_W} {681};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter} {SYNC_RESET} {1};add_instance {crosser} {hs_clk_xer};set_instance_parameter_value {crosser} {DATA_WIDTH} {177};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {177};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser} {SYNC_RESET} {1};add_instance {crosser_001} {hs_clk_xer};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {177};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {177};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_001} {SYNC_RESET} {1};add_instance {crosser_002} {hs_clk_xer};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {177};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {177};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_002} {SYNC_RESET} {1};add_instance {crosser_003} {hs_clk_xer};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {177};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {177};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_003} {SYNC_RESET} {1};add_instance {uart_to_serializedtl_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {uart_to_serializedtl_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {uart_to_serializedtl_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {uart_to_serializedtl_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {uart_to_serializedtl_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {uart_to_serializedtl_0_reset_reset_bridge} {SYNC_RESET} {1};add_instance {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clock_in_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {emif_fm_0_emif_usr_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {emif_fm_0_emif_usr_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {333333250};set_instance_parameter_value {emif_fm_0_emif_usr_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator.m0} {uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {avalon};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_translator.m0/uart_to_serializedtl_0_altera_axi4_master_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {rsp_mux.src} {uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux.src/uart_to_serializedtl_0_altera_axi4_master_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_mux_001.src/uart_to_serializedtl_0_altera_axi4_master_agent.read_rp} {qsys_mm.response};add_connection {emif_fm_0_ctrl_amm_0_agent.m0} {emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.m0/emif_fm_0_ctrl_amm_0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {emif_fm_0_ctrl_amm_0_agent.rf_source} {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rf_source/emif_fm_0_ctrl_amm_0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out} {emif_fm_0_ctrl_amm_0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.out/emif_fm_0_ctrl_amm_0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src} {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_src/emif_fm_0_ctrl_amm_0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out} {emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.out/emif_fm_0_ctrl_amm_0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};add_connection {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp} {router.sink} {avalon_streaming};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {uart_to_serializedtl_0_altera_axi4_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {uart_to_serializedtl_0_altera_axi4_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {emif_fm_0_ctrl_amm_0_agent.rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {emif_fm_0_ctrl_amm_0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {emif_fm_0_ctrl_amm_0_burst_adapter.source0} {emif_fm_0_ctrl_amm_0_agent.cp} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {emif_fm_0_ctrl_amm_0_burst_adapter.source0/emif_fm_0_ctrl_amm_0_agent.cp} {qsys_mm.command};add_connection {router_002.src} {emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {router_002.src/emif_fm_0_ctrl_amm_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {emif_fm_0_ctrl_amm_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_mux.src/emif_fm_0_ctrl_amm_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src} {emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {emif_fm_0_ctrl_amm_0_cmd_width_adapter.src/emif_fm_0_ctrl_amm_0_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {crosser_001.out/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_002.in} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_002.out/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {crosser_003.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_003.in} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {rsp_demux.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {uart_to_serializedtl_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {uart_to_serializedtl_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {uart_to_serializedtl_0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {uart_to_serializedtl_0_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {uart_to_serializedtl_0_altera_axi4_master_translator.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {uart_to_serializedtl_0_altera_axi4_master_agent.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_translator.reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_agent.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_burst_adapter.cr0_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_rsp_width_adapter.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_cmd_width_adapter.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {clock_in_out_clk_clock_bridge.out_clk} {uart_to_serializedtl_0_altera_axi4_master_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {uart_to_serializedtl_0_altera_axi4_master_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {uart_to_serializedtl_0_reset_reset_bridge.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_translator.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_agent.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_agent_rsp_fifo.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_agent_rdata_fifo.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_burst_adapter.cr0} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_rsp_width_adapter.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_cmd_width_adapter.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.clk} {clock};add_connection {emif_fm_0_emif_usr_clk_clock_bridge.out_clk} {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.clk} {clock};add_interface {uart_to_serializedtl_0_altera_axi4_master} {axi4} {slave};set_interface_property {uart_to_serializedtl_0_altera_axi4_master} {EXPORT_OF} {uart_to_serializedtl_0_altera_axi4_master_translator.s0};add_interface {emif_fm_0_ctrl_amm_0} {avalon} {master};set_interface_property {emif_fm_0_ctrl_amm_0} {EXPORT_OF} {emif_fm_0_ctrl_amm_0_translator.avalon_anti_slave_0};add_interface {uart_to_serializedtl_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {uart_to_serializedtl_0_reset_reset_bridge_in_reset} {EXPORT_OF} {uart_to_serializedtl_0_reset_reset_bridge.in_reset};add_interface {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {uart_to_serializedtl_0_altera_axi4_master_translator_clk_reset_reset_bridge.in_reset};add_interface {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {emif_fm_0_ctrl_amm_0_translator_reset_reset_bridge.in_reset};add_interface {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {emif_fm_0_ctrl_amm_0_agent_rsp_fifo_clk_reset_reset_bridge.in_reset};add_interface {clock_in_out_clk} {clock} {slave};set_interface_property {clock_in_out_clk} {EXPORT_OF} {clock_in_out_clk_clock_bridge.in_clk};add_interface {emif_fm_0_emif_usr_clk} {clock} {slave};set_interface_property {emif_fm_0_emif_usr_clk} {EXPORT_OF} {emif_fm_0_emif_usr_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.emif_fm_0.ctrl_amm_0} {0};set_module_assignment {interconnect_id.uart_to_serializedtl_0.altera_axi4_master} {0};" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_mm_interconnect_1920/synth/platform_altera_mm_interconnect_1920_7w4kisa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_mm_interconnect_1920/synth/platform_altera_mm_interconnect_1920_7w4kisa.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="platform" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_mm_interconnect_1920_7w4kisa"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_axi_translator_1921_uetfduq"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_axi_master_ni_1941_dfsyzvi"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_router_1921_nc4vkqa"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_router_1921_egixoeq"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_burst_adapter_1923_fuuwcvi"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_c5lj74y"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_demultiplexer_1921_kdgzzxi"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_multiplexer_1921_pldtn5q"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_demultiplexer_1921_rnim2nq"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_multiplexer_1921_zj6nlqi"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_width_adapter_1920_igatw7i"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_width_adapter_1920_zdnrufi"</message>
   <message level="Info" culprit="platform">"Generating: platform_hs_clk_xer_1932_4earurq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.2.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_reset_controller_1921/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_reset_controller_1921/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_reset_controller_1921/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_reset_controller_1921/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_reset_controller_1921/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_reset_controller_1921/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="platform" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Info" culprit="platform">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_translator"
   version="19.2.1"
   name="platform_altera_merlin_axi_translator_1921_uetfduq">
  <parameter name="M0_LOCK_WIDTH" value="1" />
  <parameter name="M0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_BURST_LENGTH_WIDTH" value="8" />
  <parameter name="S0_LOCK_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_axi_translator_1921/synth/platform_altera_merlin_axi_translator_1921_uetfduq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_axi_translator_1921/synth/platform_altera_merlin_axi_translator_1921_uetfduq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_translator/altera_merlin_axi_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="uart_to_serializedtl_0_altera_axi4_master_translator" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_axi_translator_1921_uetfduq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="platform_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_slave_translator_191/synth/platform_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_slave_translator_191/synth/platform_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="emif_fm_0_ctrl_amm_0_translator" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_axi_master_ni"
   version="19.4.1"
   name="platform_altera_merlin_axi_master_ni_1941_dfsyzvi">
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_axi_master_ni_1941/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_axi_master_ni_1941/synth/platform_altera_merlin_axi_master_ni_1941_dfsyzvi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_axi_master_ni_1941/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_axi_master_ni_1941/synth/platform_altera_merlin_axi_master_ni_1941_dfsyzvi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_axi_master_ni/altera_merlin_axi_master_ni_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="uart_to_serializedtl_0_altera_axi4_master_agent" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_axi_master_ni_1941_dfsyzvi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.1"
   name="platform_altera_merlin_slave_agent_191_ncfkfri">
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_slave_agent_191/synth/platform_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_slave_agent_191/synth/platform_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="emif_fm_0_ctrl_amm_0_agent" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_slave_agent_191_ncfkfri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.3.1"
   name="platform_altera_avalon_sc_fifo_1931_vhmcgqy">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_avalon_sc_fifo_1931/synth/platform_altera_avalon_sc_fifo_1931_vhmcgqy.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_avalon_sc_fifo_1931/synth/platform_altera_avalon_sc_fifo_1931_vhmcgqy.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="emif_fm_0_ctrl_amm_0_agent_rsp_fifo,emif_fm_0_ctrl_amm_0_agent_rdata_fifo" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_avalon_sc_fifo_1931_vhmcgqy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="platform_altera_merlin_router_1921_nc4vkqa">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="112" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x400000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="108" />
  <parameter name="PKT_DEST_ID_H" value="151" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="151" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="177" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="158" />
  <parameter name="END_ADDRESS" value="0x400000000" />
  <parameter name="PKT_PROTECTION_L" value="156" />
  <parameter name="PKT_TRANS_WRITE" value="111" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_router_1921/synth/platform_altera_merlin_router_1921_nc4vkqa.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_router_1921/synth/platform_altera_merlin_router_1921_nc4vkqa.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="router,router_001" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_router_1921_nc4vkqa"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.2.1"
   name="platform_altera_merlin_router_1921_egixoeq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="0" />
  <parameter name="PKT_TRANS_READ" value="616" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="-1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="1" />
  <parameter name="PKT_ADDR_H" value="612" />
  <parameter name="PKT_DEST_ID_H" value="655" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="655" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="write,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="681" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="662" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="660" />
  <parameter name="PKT_TRANS_WRITE" value="615" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_router_1921/synth/platform_altera_merlin_router_1921_egixoeq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_router_1921/synth/platform_altera_merlin_router_1921_egixoeq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="router_002" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_router_1921_egixoeq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.2.3"
   name="platform_altera_merlin_burst_adapter_1923_fuuwcvi">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="613" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/platform_altera_merlin_burst_adapter_1923_fuuwcvi.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/platform_altera_merlin_burst_adapter_1923_fuuwcvi.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/altera_merlin_address_alignment.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="emif_fm_0_ctrl_amm_0_burst_adapter" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_burst_adapter_1923_fuuwcvi"</message>
   <message level="Info" culprit="my_altera_avalon_st_pipeline_stage">"Generating: my_altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_c5lj74y"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="platform_altera_merlin_demultiplexer_1921_kdgzzxi">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="177" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_demultiplexer_1921/synth/platform_altera_merlin_demultiplexer_1921_kdgzzxi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_demultiplexer_1921/synth/platform_altera_merlin_demultiplexer_1921_kdgzzxi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_demultiplexer_1921_kdgzzxi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="platform_altera_merlin_multiplexer_1921_pldtn5q">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="177" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="113" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_multiplexer_1921/synth/platform_altera_merlin_multiplexer_1921_pldtn5q.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_multiplexer_1921/synth/platform_altera_merlin_multiplexer_1921_pldtn5q.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="cmd_mux" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_multiplexer_1921_pldtn5q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.2.1"
   name="platform_altera_merlin_demultiplexer_1921_rnim2nq">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_DATA_W" value="177" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_demultiplexer_1921/synth/platform_altera_merlin_demultiplexer_1921_rnim2nq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_demultiplexer_1921/synth/platform_altera_merlin_demultiplexer_1921_rnim2nq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="rsp_demux" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_demultiplexer_1921_rnim2nq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.2.1"
   name="platform_altera_merlin_multiplexer_1921_zj6nlqi">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="177" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="113" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_multiplexer_1921/synth/platform_altera_merlin_multiplexer_1921_zj6nlqi.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_multiplexer_1921/synth/platform_altera_merlin_multiplexer_1921_zj6nlqi.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_multiplexer_1921/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_multiplexer_1921_zj6nlqi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="platform_altera_merlin_width_adapter_1920_igatw7i">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="167" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="165" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="671" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="669" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/platform_altera_merlin_width_adapter_1920_igatw7i.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/platform_altera_merlin_width_adapter_1920_igatw7i.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="emif_fm_0_ctrl_amm_0_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_width_adapter_1920_igatw7i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.2.0"
   name="platform_altera_merlin_width_adapter_1920_zdnrufi">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="671" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="669" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="167" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(680) domain(679:678) snoop(677:674) barrier(673:672) ori_burst_size(671:669) response_status(668:667) cache(666:663) protection(662:660) thread_id(659:656) dest_id(655) src_id(654) qos(653:650) begin_burst(649) data_sideband(648) addr_sideband(647) burst_type(646:645) burst_size(644:642) burstwrap(641:634) byte_cnt(633:619) trans_exclusive(618) trans_lock(617) trans_read(616) trans_write(615) trans_posted(614) trans_compressed_read(613) addr(612:576) byteen(575:512) data(511:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(176) domain(175:174) snoop(173:170) barrier(169:168) ori_burst_size(167:165) response_status(164:163) cache(162:159) protection(158:156) thread_id(155:152) dest_id(151) src_id(150) qos(149:146) begin_burst(145) data_sideband(144) addr_sideband(143) burst_type(142:141) burst_size(140:138) burstwrap(137:130) byte_cnt(129:115) trans_exclusive(114) trans_lock(113) trans_read(112) trans_write(111) trans_posted(110) trans_compressed_read(109) addr(108:72) byteen(71:64) data(63:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="165" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/platform_altera_merlin_width_adapter_1920_zdnrufi.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/platform_altera_merlin_width_adapter_1920_zdnrufi.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_width_adapter_1920/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="emif_fm_0_ctrl_amm_0_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_width_adapter_1920_zdnrufi"</message>
  </messages>
 </entity>
 <entity
   kind="hs_clk_xer"
   version="19.3.2"
   name="platform_hs_clk_xer_1932_4earurq">
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="177" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="USE_CHANNEL" value="1" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/platform_hs_clk_xer_1932_4earurq.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/alt_hiconnect_clock_crosser.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/alt_hiconnect_pipeline_base.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/altera_std_synchronizer.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/alt_hiconnect_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/platform_hs_clk_xer_1932_4earurq.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/alt_hiconnect_clock_crosser.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/alt_hiconnect_pipeline_base.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/altera_std_synchronizer.v"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/hs_clk_xer_1932/synth/alt_hiconnect_handshake_clock_crosser.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_mm_interconnect_1920_7w4kisa"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_hs_clk_xer_1932_4earurq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage"
   version="19.2.3"
   name="platform_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_c5lj74y">
  <parameter name="USE_EMPTY" value="0" />
  <parameter name="PACKET_WIDTH" value="2" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="681" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="EMPTY_WIDTH" value="0" />
  <parameter name="PIPELINE_READY" value="1" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="SYNC_RESET" value="1" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/platform_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_c5lj74y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_merlin_burst_adapter_1923/synth/platform_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_c5lj74y.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="platform_altera_merlin_burst_adapter_1923_fuuwcvi"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_c5lj74y"</message>
   <message level="Info" culprit="platform">"Generating: platform_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_st_pipeline_stage"
   version="19.2.0"
   name="platform_altera_avalon_st_pipeline_stage_1920_zterisq">
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_avalon_st_pipeline_stage_1920/synth/platform_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_avalon_st_pipeline_stage_1920/synth/platform_altera_avalon_st_pipeline_stage_1920_zterisq.sv"
       attributes="" />
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/platform/altera_avalon_st_pipeline_stage_1920/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/commercial/intel/intelFPGA_pro/22.4/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="platform_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_c5lj74y"
     as="my_altera_avalon_st_pipeline_stage" />
  <messages>
   <message level="Info" culprit="platform">"Generating: platform_altera_avalon_st_pipeline_stage_1920_zterisq"</message>
  </messages>
 </entity>
</deploy>
