{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=60"
    ]},
  "Args": {
    "fc1_input": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "dataWidth": "16",
        "arraySizes": ["1"],
        "interfaceRef": "fc1_input_V"
      }
    },
    "layer3_out": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["1"]
      }
    },
    "const_size_in_1": {
      "index": "2",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "16",
        "interfaceRef": "const_size_in_1"
      }
    },
    "const_size_out_1": {
      "index": "3",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "16",
        "interfaceRef": "const_size_out_1"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "0",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dense_latency_ap_fixed_ap_fixed_config2_0_0.vhd",
      "impl\/vhdl\/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dense_latency_ap_fixed_ap_fixed_config2_0_0.v",
      "impl\/verilog\/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s.v",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/mnt\/raid0\/asic\/projects\/NU\/ETHW\/manuelbv\/tutorials\/custom\/model_dummy_forward\/hls4ml_prj\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml",
    "DebugDir": "\/mnt\/raid0\/asic\/projects\/NU\/ETHW\/manuelbv\/tutorials\/custom\/model_dummy_forward\/hls4ml_prj\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/mnt\/raid0\/asic\/projects\/NU\/ETHW\/manuelbv\/tutorials\/custom\/model_dummy_forward\/hls4ml_prj\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "const_size_in_1": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "const_size_in_1",
      "bundle_role": "default"
    },
    "const_size_out_1": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "const_size_out_1",
      "bundle_role": "default"
    },
    "fc1_input_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        }},
      "bundle_name": "fc1_input_V",
      "bundle_role": "default"
    },
    "layer3_out_0_V": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        }},
      "bundle_name": "layer3_out_0_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "fc1_input_V": {
      "dir": "in",
      "width": "16"
    },
    "fc1_input_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "layer3_out_0_V": {
      "dir": "out",
      "width": "16"
    },
    "layer3_out_0_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "const_size_in_1": {
      "dir": "out",
      "width": "16"
    },
    "const_size_in_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "const_size_out_1": {
      "dir": "out",
      "width": "16"
    },
    "const_size_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "dense_latency_ap_fixed_ap_fixed_config2_0_0",
          "InstanceName": "layer2_out_0_V_dense_latency_ap_fixed_ap_fixed_config2_0_0_fu_69"
        },
        {
          "ModuleName": "linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s",
          "InstanceName": "call_ret6_linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s_fu_75"
        }
      ]
    },
    "Info": {
      "dense_latency_ap_fixed_ap_fixed_config2_0_0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      }
    },
    "Metrics": {
      "dense_latency_ap_fixed_ap_fixed_config2_0_0": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "0",
          "LUT": "0",
          "URAM": "0"
        }
      },
      "linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config3_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "0",
          "LUT": "0",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "18",
          "LUT": "38",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-01-30 16:51:53 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
