strict digraph "" {
	node [label="\N"];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f61067fa290>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f61067fa550>",
		fillcolor=cadetblue,
		label="26:BS
next_state = (in)? 1 : 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f61067fa550>]",
		style=filled,
		typ=BlockingSubstitution];
	"26:CA" -> "26:BS"	[cond="[]",
		lineno=None];
	"Leaf_23:AL"	[def_var="['next_state']",
		label="Leaf_23:AL"];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f61067fa790>",
		fillcolor=cadetblue,
		label="25:BS
next_state = (in)? 0 : 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f61067fa790>]",
		style=filled,
		typ=BlockingSubstitution];
	"25:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f61067fa9d0>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"25:CA" -> "25:BS"	[cond="[]",
		lineno=None];
	"26:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"24:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f61067faa50>",
		fillcolor=linen,
		label="24:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"24:CS" -> "26:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"24:CS" -> "25:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"23:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f61067fab90>",
		clk_sens=False,
		fillcolor=gold,
		label="23:AL",
		sens="['present_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"23:AL" -> "24:CS"	[cond="[]",
		lineno=None];
}
