Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 21 17:02:35 2020
| Host         : DESKTOP-SN1TKTU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: rx/clock2/O_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: tx/clk_divider/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.952        0.000                      0                 5303        0.052        0.000                      0                 5303        2.724        0.000                       0                  2674  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
rx/reciever_MMCM/inst/clk_in_sys     {0.000 41.666}       83.333          12.000          
  clk_carrier_MMCM                   {0.000 3.704}        7.407           135.001         
  clkfbout_MMCM                      {0.000 41.666}       83.333          12.000          
tx/transmitter_MMCM/inst/clk_in_sys  {0.000 41.666}       83.333          12.000          
  clk_carrier_MMCM_1                 {0.000 3.704}        7.407           135.001         
  clkfbout_MMCM_1                    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rx/reciever_MMCM/inst/clk_in_sys                                                                                                                                                      16.667        0.000                       0                     1  
  clk_carrier_MMCM                         2.487        0.000                      0                 1110        0.052        0.000                      0                 1110        2.724        0.000                       0                   567  
  clkfbout_MMCM                                                                                                                                                                       16.667        0.000                       0                     3  
tx/transmitter_MMCM/inst/clk_in_sys                                                                                                                                                   16.667        0.000                       0                     1  
  clk_carrier_MMCM_1                       2.289        0.000                      0                 4181        0.104        0.000                      0                 4181        3.204        0.000                       0                  2099  
  clkfbout_MMCM_1                                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_carrier_MMCM_1  clk_carrier_MMCM          0.952        0.000                      0                   12        0.206        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rx/reciever_MMCM/inst/clk_in_sys
  To Clock:  rx/reciever_MMCM/inst/clk_in_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx/reciever_MMCM/inst/clk_in_sys
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { rx/reciever_MMCM/inst/clk_in_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_carrier_MMCM
  To Clock:  clk_carrier_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        2.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.566ns (36.163%)  route 2.764ns (63.837%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 4.534 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.233    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.658    -2.311    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -1.877 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[4]
                         net (fo=5, routed)           0.989    -0.888    rx/demod/sum_out[3]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.764 r  rx/demod/i__carry_i_6/O
                         net (fo=1, routed)           0.000    -0.764    rx/demod/i__carry_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.231 r  rx/demod/write1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.231    rx/demod/write1_inferred__0/i__carry_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.114 r  rx/demod/write1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.114    rx/demod/write1_inferred__0/i__carry__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.003 r  rx/demod/write1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    rx/demod/write1_inferred__0/i__carry__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.120 r  rx/demod/write1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.735     0.855    rx/demod/write1_inferred__0/i__carry__2_n_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.979 r  rx/demod/pio_reg_i_1/O
                         net (fo=104, routed)         1.040     2.019    rx/buffer/buffer/buffer_reg[1]_0[0]
    SLICE_X7Y52          FDRE                                         r  rx/buffer/buffer/buffer_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.508     4.534    rx/buffer/buffer/clk_carrier
    SLICE_X7Y52          FDRE                                         r  rx/buffer/buffer/buffer_reg[35]/C
                         clock pessimism              0.412     4.946    
                         clock uncertainty           -0.235     4.711    
    SLICE_X7Y52          FDRE (Setup_fdre_C_CE)      -0.205     4.506    rx/buffer/buffer/buffer_reg[35]
  -------------------------------------------------------------------
                         required time                          4.506    
                         arrival time                          -2.019    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.566ns (36.163%)  route 2.764ns (63.837%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 4.534 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.233    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.658    -2.311    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -1.877 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[4]
                         net (fo=5, routed)           0.989    -0.888    rx/demod/sum_out[3]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.764 r  rx/demod/i__carry_i_6/O
                         net (fo=1, routed)           0.000    -0.764    rx/demod/i__carry_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.231 r  rx/demod/write1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.231    rx/demod/write1_inferred__0/i__carry_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.114 r  rx/demod/write1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.114    rx/demod/write1_inferred__0/i__carry__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.003 r  rx/demod/write1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    rx/demod/write1_inferred__0/i__carry__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.120 r  rx/demod/write1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.735     0.855    rx/demod/write1_inferred__0/i__carry__2_n_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.979 r  rx/demod/pio_reg_i_1/O
                         net (fo=104, routed)         1.040     2.019    rx/buffer/buffer/buffer_reg[1]_0[0]
    SLICE_X7Y52          FDRE                                         r  rx/buffer/buffer/buffer_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.508     4.534    rx/buffer/buffer/clk_carrier
    SLICE_X7Y52          FDRE                                         r  rx/buffer/buffer/buffer_reg[42]/C
                         clock pessimism              0.412     4.946    
                         clock uncertainty           -0.235     4.711    
    SLICE_X7Y52          FDRE (Setup_fdre_C_CE)      -0.205     4.506    rx/buffer/buffer/buffer_reg[42]
  -------------------------------------------------------------------
                         required time                          4.506    
                         arrival time                          -2.019    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 1.566ns (36.163%)  route 2.764ns (63.837%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 4.534 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.233    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.658    -2.311    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -1.877 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[4]
                         net (fo=5, routed)           0.989    -0.888    rx/demod/sum_out[3]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.764 r  rx/demod/i__carry_i_6/O
                         net (fo=1, routed)           0.000    -0.764    rx/demod/i__carry_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.231 r  rx/demod/write1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.231    rx/demod/write1_inferred__0/i__carry_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.114 r  rx/demod/write1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.114    rx/demod/write1_inferred__0/i__carry__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.003 r  rx/demod/write1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    rx/demod/write1_inferred__0/i__carry__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.120 r  rx/demod/write1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.735     0.855    rx/demod/write1_inferred__0/i__carry__2_n_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.979 r  rx/demod/pio_reg_i_1/O
                         net (fo=104, routed)         1.040     2.019    rx/buffer/buffer/buffer_reg[1]_0[0]
    SLICE_X7Y52          FDRE                                         r  rx/buffer/buffer/buffer_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.508     4.534    rx/buffer/buffer/clk_carrier
    SLICE_X7Y52          FDRE                                         r  rx/buffer/buffer/buffer_reg[43]/C
                         clock pessimism              0.412     4.946    
                         clock uncertainty           -0.235     4.711    
    SLICE_X7Y52          FDRE (Setup_fdre_C_CE)      -0.205     4.506    rx/buffer/buffer/buffer_reg[43]
  -------------------------------------------------------------------
                         required time                          4.506    
                         arrival time                          -2.019    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.566ns (37.036%)  route 2.662ns (62.964%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 4.467 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.233    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.658    -2.311    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -1.877 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[4]
                         net (fo=5, routed)           0.989    -0.888    rx/demod/sum_out[3]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.764 r  rx/demod/i__carry_i_6/O
                         net (fo=1, routed)           0.000    -0.764    rx/demod/i__carry_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.231 r  rx/demod/write1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.231    rx/demod/write1_inferred__0/i__carry_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.114 r  rx/demod/write1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.114    rx/demod/write1_inferred__0/i__carry__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.003 r  rx/demod/write1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    rx/demod/write1_inferred__0/i__carry__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.120 r  rx/demod/write1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.735     0.855    rx/demod/write1_inferred__0/i__carry__2_n_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.979 r  rx/demod/pio_reg_i_1/O
                         net (fo=104, routed)         0.938     1.917    rx/buffer/buffer/buffer_reg[1]_0[0]
    SLICE_X11Y54         FDRE                                         r  rx/buffer/buffer/buffer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.441     4.467    rx/buffer/buffer/clk_carrier
    SLICE_X11Y54         FDRE                                         r  rx/buffer/buffer/buffer_reg[17]/C
                         clock pessimism              0.412     4.879    
                         clock uncertainty           -0.235     4.644    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205     4.439    rx/buffer/buffer/buffer_reg[17]
  -------------------------------------------------------------------
                         required time                          4.439    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.566ns (37.036%)  route 2.662ns (62.964%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 4.467 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.233    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.658    -2.311    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -1.877 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[4]
                         net (fo=5, routed)           0.989    -0.888    rx/demod/sum_out[3]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.764 r  rx/demod/i__carry_i_6/O
                         net (fo=1, routed)           0.000    -0.764    rx/demod/i__carry_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.231 r  rx/demod/write1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.231    rx/demod/write1_inferred__0/i__carry_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.114 r  rx/demod/write1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.114    rx/demod/write1_inferred__0/i__carry__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.003 r  rx/demod/write1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    rx/demod/write1_inferred__0/i__carry__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.120 r  rx/demod/write1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.735     0.855    rx/demod/write1_inferred__0/i__carry__2_n_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.979 r  rx/demod/pio_reg_i_1/O
                         net (fo=104, routed)         0.938     1.917    rx/buffer/buffer/buffer_reg[1]_0[0]
    SLICE_X11Y54         FDRE                                         r  rx/buffer/buffer/buffer_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.441     4.467    rx/buffer/buffer/clk_carrier
    SLICE_X11Y54         FDRE                                         r  rx/buffer/buffer/buffer_reg[18]/C
                         clock pessimism              0.412     4.879    
                         clock uncertainty           -0.235     4.644    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205     4.439    rx/buffer/buffer/buffer_reg[18]
  -------------------------------------------------------------------
                         required time                          4.439    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.566ns (37.036%)  route 2.662ns (62.964%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 4.467 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.233    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.658    -2.311    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -1.877 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[4]
                         net (fo=5, routed)           0.989    -0.888    rx/demod/sum_out[3]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.764 r  rx/demod/i__carry_i_6/O
                         net (fo=1, routed)           0.000    -0.764    rx/demod/i__carry_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.231 r  rx/demod/write1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.231    rx/demod/write1_inferred__0/i__carry_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.114 r  rx/demod/write1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.114    rx/demod/write1_inferred__0/i__carry__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.003 r  rx/demod/write1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    rx/demod/write1_inferred__0/i__carry__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.120 r  rx/demod/write1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.735     0.855    rx/demod/write1_inferred__0/i__carry__2_n_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.979 r  rx/demod/pio_reg_i_1/O
                         net (fo=104, routed)         0.938     1.917    rx/buffer/buffer/buffer_reg[1]_0[0]
    SLICE_X11Y54         FDRE                                         r  rx/buffer/buffer/buffer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.441     4.467    rx/buffer/buffer/clk_carrier
    SLICE_X11Y54         FDRE                                         r  rx/buffer/buffer/buffer_reg[19]/C
                         clock pessimism              0.412     4.879    
                         clock uncertainty           -0.235     4.644    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205     4.439    rx/buffer/buffer/buffer_reg[19]
  -------------------------------------------------------------------
                         required time                          4.439    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 1.566ns (37.036%)  route 2.662ns (62.964%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 4.467 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.233    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.658    -2.311    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -1.877 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[4]
                         net (fo=5, routed)           0.989    -0.888    rx/demod/sum_out[3]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.764 r  rx/demod/i__carry_i_6/O
                         net (fo=1, routed)           0.000    -0.764    rx/demod/i__carry_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.231 r  rx/demod/write1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.231    rx/demod/write1_inferred__0/i__carry_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.114 r  rx/demod/write1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.114    rx/demod/write1_inferred__0/i__carry__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.003 r  rx/demod/write1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    rx/demod/write1_inferred__0/i__carry__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.120 r  rx/demod/write1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.735     0.855    rx/demod/write1_inferred__0/i__carry__2_n_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.979 r  rx/demod/pio_reg_i_1/O
                         net (fo=104, routed)         0.938     1.917    rx/buffer/buffer/buffer_reg[1]_0[0]
    SLICE_X11Y54         FDRE                                         r  rx/buffer/buffer/buffer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.441     4.467    rx/buffer/buffer/clk_carrier
    SLICE_X11Y54         FDRE                                         r  rx/buffer/buffer/buffer_reg[20]/C
                         clock pessimism              0.412     4.879    
                         clock uncertainty           -0.235     4.644    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205     4.439    rx/buffer/buffer/buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          4.439    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.566ns (36.835%)  route 2.685ns (63.165%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 4.466 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.233    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.658    -2.311    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -1.877 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[4]
                         net (fo=5, routed)           0.989    -0.888    rx/demod/sum_out[3]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.764 r  rx/demod/i__carry_i_6/O
                         net (fo=1, routed)           0.000    -0.764    rx/demod/i__carry_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.231 r  rx/demod/write1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.231    rx/demod/write1_inferred__0/i__carry_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.114 r  rx/demod/write1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.114    rx/demod/write1_inferred__0/i__carry__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.003 r  rx/demod/write1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    rx/demod/write1_inferred__0/i__carry__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.120 r  rx/demod/write1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.735     0.855    rx/demod/write1_inferred__0/i__carry__2_n_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.979 r  rx/demod/pio_reg_i_1/O
                         net (fo=104, routed)         0.961     1.940    rx/buffer/buffer/buffer_reg[1]_0[0]
    SLICE_X8Y53          FDRE                                         r  rx/buffer/buffer/buffer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.440     4.466    rx/buffer/buffer/clk_carrier
    SLICE_X8Y53          FDRE                                         r  rx/buffer/buffer/buffer_reg[22]/C
                         clock pessimism              0.412     4.878    
                         clock uncertainty           -0.235     4.643    
    SLICE_X8Y53          FDRE (Setup_fdre_C_CE)      -0.169     4.474    rx/buffer/buffer/buffer_reg[22]
  -------------------------------------------------------------------
                         required time                          4.474    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.566ns (36.835%)  route 2.685ns (63.165%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 4.466 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.233    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.658    -2.311    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -1.877 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[4]
                         net (fo=5, routed)           0.989    -0.888    rx/demod/sum_out[3]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.764 r  rx/demod/i__carry_i_6/O
                         net (fo=1, routed)           0.000    -0.764    rx/demod/i__carry_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.231 r  rx/demod/write1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.231    rx/demod/write1_inferred__0/i__carry_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.114 r  rx/demod/write1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.114    rx/demod/write1_inferred__0/i__carry__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.003 r  rx/demod/write1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    rx/demod/write1_inferred__0/i__carry__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.120 r  rx/demod/write1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.735     0.855    rx/demod/write1_inferred__0/i__carry__2_n_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.979 r  rx/demod/pio_reg_i_1/O
                         net (fo=104, routed)         0.961     1.940    rx/buffer/buffer/buffer_reg[1]_0[0]
    SLICE_X8Y53          FDRE                                         r  rx/buffer/buffer/buffer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.440     4.466    rx/buffer/buffer/clk_carrier
    SLICE_X8Y53          FDRE                                         r  rx/buffer/buffer/buffer_reg[23]/C
                         clock pessimism              0.412     4.878    
                         clock uncertainty           -0.235     4.643    
    SLICE_X8Y53          FDRE (Setup_fdre_C_CE)      -0.169     4.474    rx/buffer/buffer/buffer_reg[23]
  -------------------------------------------------------------------
                         required time                          4.474    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 1.566ns (36.835%)  route 2.685ns (63.165%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 4.466 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.311ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.233    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.658    -2.311    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434    -1.877 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[4]
                         net (fo=5, routed)           0.989    -0.888    rx/demod/sum_out[3]
    SLICE_X10Y41         LUT2 (Prop_lut2_I0_O)        0.124    -0.764 r  rx/demod/i__carry_i_6/O
                         net (fo=1, routed)           0.000    -0.764    rx/demod/i__carry_i_6_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.231 r  rx/demod/write1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.231    rx/demod/write1_inferred__0/i__carry_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.114 r  rx/demod/write1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.114    rx/demod/write1_inferred__0/i__carry__0_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.003 r  rx/demod/write1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.003    rx/demod/write1_inferred__0/i__carry__1_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.120 r  rx/demod/write1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.735     0.855    rx/demod/write1_inferred__0/i__carry__2_n_0
    SLICE_X11Y45         LUT3 (Prop_lut3_I2_O)        0.124     0.979 r  rx/demod/pio_reg_i_1/O
                         net (fo=104, routed)         0.961     1.940    rx/buffer/buffer/buffer_reg[1]_0[0]
    SLICE_X8Y53          FDRE                                         r  rx/buffer/buffer/buffer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.440     4.466    rx/buffer/buffer/clk_carrier
    SLICE_X8Y53          FDRE                                         r  rx/buffer/buffer/buffer_reg[24]/C
                         clock pessimism              0.412     4.878    
                         clock uncertainty           -0.235     4.643    
    SLICE_X8Y53          FDRE (Setup_fdre_C_CE)      -0.169     4.474    rx/buffer/buffer/buffer_reg[24]
  -------------------------------------------------------------------
                         required time                          4.474    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                  2.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rx/buffer/buffer/buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/sys_packet_in_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.266%)  route 0.206ns (55.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.565    -0.843    rx/buffer/buffer/clk_carrier
    SLICE_X8Y50          FDRE                                         r  rx/buffer/buffer/buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.679 r  rx/buffer/buffer/buffer_reg[59]/Q
                         net (fo=2, routed)           0.206    -0.472    rx/buffer/buffer_out[44]
    SLICE_X9Y49          FDRE                                         r  rx/buffer/sys_packet_in_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.837    -1.266    rx/buffer/clk_carrier
    SLICE_X9Y49          FDRE                                         r  rx/buffer/sys_packet_in_reg[36]/C
                         clock pessimism              0.695    -0.571    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.047    -0.524    rx/buffer/sys_packet_in_reg[36]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rx/buffer/buffer/buffer_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.060%)  route 0.188ns (55.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.567    -0.841    rx/buffer/buffer/clk_carrier
    SLICE_X8Y48          FDRE                                         r  rx/buffer/buffer/buffer_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.148    -0.693 r  rx/buffer/buffer/buffer_reg[80]/Q
                         net (fo=2, routed)           0.188    -0.505    rx/buffer/buffer/Q[72]
    SLICE_X8Y51          FDRE                                         r  rx/buffer/buffer/buffer_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -1.268    rx/buffer/buffer/clk_carrier
    SLICE_X8Y51          FDRE                                         r  rx/buffer/buffer/buffer_reg[81]/C
                         clock pessimism              0.695    -0.573    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.006    -0.567    rx/buffer/buffer/buffer_reg[81]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rx/buffer/buffer/buffer_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.188%)  route 0.220ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.565    -0.843    rx/buffer/buffer/clk_carrier
    SLICE_X8Y50          FDRE                                         r  rx/buffer/buffer/buffer_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.148    -0.695 r  rx/buffer/buffer/buffer_reg[82]/Q
                         net (fo=2, routed)           0.220    -0.474    rx/buffer/buffer/Q[74]
    SLICE_X10Y49         FDRE                                         r  rx/buffer/buffer/buffer_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.837    -1.266    rx/buffer/buffer/clk_carrier
    SLICE_X10Y49         FDRE                                         r  rx/buffer/buffer/buffer_reg[83]/C
                         clock pessimism              0.695    -0.571    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.007    -0.564    rx/buffer/buffer/buffer_reg[83]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rx/demod/sine_table/buffer_reg[112]/C
                            (rising edge-triggered cell FDSE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/sine_table/buffer_reg[88]_srl2___demod_sine_table_buffer_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.592    -0.816    rx/demod/sine_table/clk_carrier
    SLICE_X5Y41          FDSE                                         r  rx/demod/sine_table/buffer_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDSE (Prop_fdse_C_Q)         0.141    -0.675 r  rx/demod/sine_table/buffer_reg[112]/Q
                         net (fo=1, routed)           0.101    -0.574    rx/demod/sine_table/buffer[112]
    SLICE_X6Y41          SRL16E                                       r  rx/demod/sine_table/buffer_reg[88]_srl2___demod_sine_table_buffer_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.863    -1.240    rx/demod/sine_table/clk_carrier
    SLICE_X6Y41          SRL16E                                       r  rx/demod/sine_table/buffer_reg[88]_srl2___demod_sine_table_buffer_reg_r_0/CLK
                         clock pessimism              0.440    -0.800    
    SLICE_X6Y41          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.683    rx/demod/sine_table/buffer_reg[88]_srl2___demod_sine_table_buffer_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rx/demod/sine_table/buffer_reg[50]/C
                            (rising edge-triggered cell FDSE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/sine_table/buffer_reg[26]_srl2___demod_sine_table_buffer_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.594    -0.814    rx/demod/sine_table/clk_carrier
    SLICE_X1Y41          FDSE                                         r  rx/demod/sine_table/buffer_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDSE (Prop_fdse_C_Q)         0.141    -0.673 r  rx/demod/sine_table/buffer_reg[50]/Q
                         net (fo=1, routed)           0.101    -0.572    rx/demod/sine_table/buffer[50]
    SLICE_X2Y41          SRL16E                                       r  rx/demod/sine_table/buffer_reg[26]_srl2___demod_sine_table_buffer_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.865    -1.238    rx/demod/sine_table/clk_carrier
    SLICE_X2Y41          SRL16E                                       r  rx/demod/sine_table/buffer_reg[26]_srl2___demod_sine_table_buffer_reg_r_0/CLK
                         clock pessimism              0.440    -0.798    
    SLICE_X2Y41          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.681    rx/demod/sine_table/buffer_reg[26]_srl2___demod_sine_table_buffer_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.681    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rx/buffer/buffer/buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/sys_packet_in_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.581%)  route 0.305ns (68.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.592    -0.816    rx/buffer/buffer/clk_carrier
    SLICE_X7Y52          FDRE                                         r  rx/buffer/buffer/buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  rx/buffer/buffer/buffer_reg[35]/Q
                         net (fo=2, routed)           0.305    -0.369    rx/buffer/buffer_out[68]
    SLICE_X9Y49          FDRE                                         r  rx/buffer/sys_packet_in_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.837    -1.266    rx/buffer/clk_carrier
    SLICE_X9Y49          FDRE                                         r  rx/buffer/sys_packet_in_reg[60]/C
                         clock pessimism              0.695    -0.571    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.078    -0.493    rx/buffer/sys_packet_in_reg[60]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rx/demod/sine_table/buffer_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/sine_table/buffer_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.592    -0.816    rx/demod/sine_table/clk_carrier
    SLICE_X4Y41          FDSE                                         r  rx/demod/sine_table/buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDSE (Prop_fdse_C_Q)         0.141    -0.675 r  rx/demod/sine_table/buffer_reg[16]/Q
                         net (fo=1, routed)           0.059    -0.616    rx/demod/sine_table/buffer[16]
    SLICE_X4Y41          FDSE                                         r  rx/demod/sine_table/buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.863    -1.240    rx/demod/sine_table/clk_carrier
    SLICE_X4Y41          FDSE                                         r  rx/demod/sine_table/buffer_reg[4]/C
                         clock pessimism              0.424    -0.816    
    SLICE_X4Y41          FDSE (Hold_fdse_C_D)         0.076    -0.740    rx/demod/sine_table/buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.565    -0.843    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X11Y40         FDRE                                         r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.702 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[43]/Q
                         net (fo=1, routed)           0.189    -0.513    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive_1[43]
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.924    -1.178    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.441    -0.737    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_C[43])
                                                      0.096    -0.641    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.178ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.566    -0.842    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X11Y43         FDRE                                         r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.189    -0.512    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive_1[10]
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.924    -1.178    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.441    -0.737    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_C[10])
                                                      0.096    -0.641    rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rx/buffer/buffer/buffer_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/buffer/buffer/buffer_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.421%)  route 0.299ns (64.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.567    -0.841    rx/buffer/buffer/clk_carrier
    SLICE_X12Y49         FDRE                                         r  rx/buffer/buffer/buffer_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.677 r  rx/buffer/buffer/buffer_reg[63]/Q
                         net (fo=2, routed)           0.299    -0.378    rx/buffer/buffer/Q[55]
    SLICE_X10Y51         FDRE                                         r  rx/buffer/buffer/buffer_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -1.268    rx/buffer/buffer/clk_carrier
    SLICE_X10Y51         FDRE                                         r  rx/buffer/buffer/buffer_reg[64]/C
                         clock pessimism              0.695    -0.573    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.063    -0.510    rx/buffer/buffer/buffer_reg[64]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_carrier_MMCM
Waveform(ns):       { 0.000 3.704 }
Period(ns):         7.407
Sources:            { rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.407       5.252      BUFGCTRL_X0Y0    rx/reciever_MMCM/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         7.407       5.253      DSP48_X0Y16      rx/demod/demod_slice/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.407       6.158      MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X10Y45     rx/demod/phase_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X10Y45     rx/demod/phase_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X10Y45     rx/demod/phase_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X10Y45     rx/demod/phase_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X12Y39     rx/demod/signal_buf_2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X12Y43     rx/demod/signal_buf_2_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X12Y43     rx/demod/signal_buf_2_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.407       205.953    MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[108]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[109]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[110]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[111]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[112]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[113]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[114]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[115]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y43     rx/demod/signal_FIFO/buffer_reg[116]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y43     rx/demod/signal_FIFO/buffer_reg[116]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[108]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[108]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[109]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[109]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[110]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[110]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[111]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[111]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[112]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.704       2.724      SLICE_X12Y39     rx/demod/signal_FIFO/buffer_reg[112]_srl10/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { rx/reciever_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    rx/reciever_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tx/transmitter_MMCM/inst/clk_in_sys
  To Clock:  tx/transmitter_MMCM/inst/clk_in_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx/transmitter_MMCM/inst/clk_in_sys
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { tx/transmitter_MMCM/inst/clk_in_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_carrier_MMCM_1
  To Clock:  clk_carrier_MMCM_1

Setup :            0  Failing Endpoints,  Worst Slack        2.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 tx/signal_modulator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/data_stream/data_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM_1 rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 1.149ns (24.554%)  route 3.531ns (75.446%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.747ns = ( 4.660 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X2Y35          FDRE                                         r  tx/signal_modulator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.478    -1.738 f  tx/signal_modulator/counter_reg[1]/Q
                         net (fo=8, routed)           1.100    -0.638    tx/signal_modulator/counter_reg[1]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.323    -0.315 r  tx/signal_modulator/data_stream_i_1/O
                         net (fo=1, routed)           0.431     0.116    tx/signal_modulator/data_stream/active
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.348     0.464 r  tx/signal_modulator/data_stream/data[0]_i_1/O
                         net (fo=108, routed)         1.999     2.463    tx/signal_modulator/data_stream/data[0]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.261     8.668    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     1.460 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.048    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.139 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.521     4.660    tx/signal_modulator/data_stream/clk
    SLICE_X2Y7           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[56]/C
                         clock pessimism              0.496     5.156    
                         clock uncertainty           -0.235     4.921    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     4.752    tx/signal_modulator/data_stream/data_reg[56]
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 tx/signal_modulator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/data_stream/data_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM_1 rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 1.149ns (24.554%)  route 3.531ns (75.446%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.747ns = ( 4.660 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X2Y35          FDRE                                         r  tx/signal_modulator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.478    -1.738 f  tx/signal_modulator/counter_reg[1]/Q
                         net (fo=8, routed)           1.100    -0.638    tx/signal_modulator/counter_reg[1]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.323    -0.315 r  tx/signal_modulator/data_stream_i_1/O
                         net (fo=1, routed)           0.431     0.116    tx/signal_modulator/data_stream/active
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.348     0.464 r  tx/signal_modulator/data_stream/data[0]_i_1/O
                         net (fo=108, routed)         1.999     2.463    tx/signal_modulator/data_stream/data[0]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.261     8.668    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     1.460 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.048    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.139 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.521     4.660    tx/signal_modulator/data_stream/clk
    SLICE_X2Y7           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[57]/C
                         clock pessimism              0.496     5.156    
                         clock uncertainty           -0.235     4.921    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     4.752    tx/signal_modulator/data_stream/data_reg[57]
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 tx/signal_modulator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/data_stream/data_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM_1 rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 1.149ns (24.554%)  route 3.531ns (75.446%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.747ns = ( 4.660 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X2Y35          FDRE                                         r  tx/signal_modulator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.478    -1.738 f  tx/signal_modulator/counter_reg[1]/Q
                         net (fo=8, routed)           1.100    -0.638    tx/signal_modulator/counter_reg[1]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.323    -0.315 r  tx/signal_modulator/data_stream_i_1/O
                         net (fo=1, routed)           0.431     0.116    tx/signal_modulator/data_stream/active
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.348     0.464 r  tx/signal_modulator/data_stream/data[0]_i_1/O
                         net (fo=108, routed)         1.999     2.463    tx/signal_modulator/data_stream/data[0]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.261     8.668    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     1.460 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.048    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.139 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.521     4.660    tx/signal_modulator/data_stream/clk
    SLICE_X2Y7           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[58]/C
                         clock pessimism              0.496     5.156    
                         clock uncertainty           -0.235     4.921    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     4.752    tx/signal_modulator/data_stream/data_reg[58]
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 tx/signal_modulator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/data_stream/data_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM_1 rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 1.149ns (24.554%)  route 3.531ns (75.446%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.747ns = ( 4.660 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X2Y35          FDRE                                         r  tx/signal_modulator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.478    -1.738 f  tx/signal_modulator/counter_reg[1]/Q
                         net (fo=8, routed)           1.100    -0.638    tx/signal_modulator/counter_reg[1]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.323    -0.315 r  tx/signal_modulator/data_stream_i_1/O
                         net (fo=1, routed)           0.431     0.116    tx/signal_modulator/data_stream/active
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.348     0.464 r  tx/signal_modulator/data_stream/data[0]_i_1/O
                         net (fo=108, routed)         1.999     2.463    tx/signal_modulator/data_stream/data[0]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.261     8.668    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     1.460 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.048    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.139 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.521     4.660    tx/signal_modulator/data_stream/clk
    SLICE_X2Y7           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[59]/C
                         clock pessimism              0.496     5.156    
                         clock uncertainty           -0.235     4.921    
    SLICE_X2Y7           FDRE (Setup_fdre_C_CE)      -0.169     4.752    tx/signal_modulator/data_stream/data_reg[59]
  -------------------------------------------------------------------
                         required time                          4.752    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 tx/signal_modulator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/data_stream/data_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM_1 rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.149ns (25.485%)  route 3.359ns (74.515%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.817ns = ( 4.590 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X2Y35          FDRE                                         r  tx/signal_modulator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.478    -1.738 f  tx/signal_modulator/counter_reg[1]/Q
                         net (fo=8, routed)           1.100    -0.638    tx/signal_modulator/counter_reg[1]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.323    -0.315 r  tx/signal_modulator/data_stream_i_1/O
                         net (fo=1, routed)           0.431     0.116    tx/signal_modulator/data_stream/active
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.348     0.464 r  tx/signal_modulator/data_stream/data[0]_i_1/O
                         net (fo=108, routed)         1.828     2.292    tx/signal_modulator/data_stream/data[0]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.261     8.668    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     1.460 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.048    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.139 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.451     4.590    tx/signal_modulator/data_stream/clk
    SLICE_X9Y9           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[43]/C
                         clock pessimism              0.496     5.086    
                         clock uncertainty           -0.235     4.851    
    SLICE_X9Y9           FDRE (Setup_fdre_C_CE)      -0.205     4.646    tx/signal_modulator/data_stream/data_reg[43]
  -------------------------------------------------------------------
                         required time                          4.646    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 tx/signal_modulator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/data_stream/data_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM_1 rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.149ns (25.485%)  route 3.359ns (74.515%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.817ns = ( 4.590 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X2Y35          FDRE                                         r  tx/signal_modulator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.478    -1.738 f  tx/signal_modulator/counter_reg[1]/Q
                         net (fo=8, routed)           1.100    -0.638    tx/signal_modulator/counter_reg[1]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.323    -0.315 r  tx/signal_modulator/data_stream_i_1/O
                         net (fo=1, routed)           0.431     0.116    tx/signal_modulator/data_stream/active
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.348     0.464 r  tx/signal_modulator/data_stream/data[0]_i_1/O
                         net (fo=108, routed)         1.828     2.292    tx/signal_modulator/data_stream/data[0]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.261     8.668    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     1.460 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.048    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.139 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.451     4.590    tx/signal_modulator/data_stream/clk
    SLICE_X9Y9           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[64]/C
                         clock pessimism              0.496     5.086    
                         clock uncertainty           -0.235     4.851    
    SLICE_X9Y9           FDRE (Setup_fdre_C_CE)      -0.205     4.646    tx/signal_modulator/data_stream/data_reg[64]
  -------------------------------------------------------------------
                         required time                          4.646    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 tx/signal_modulator/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/data_stream/data_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM_1 rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.149ns (25.485%)  route 3.359ns (74.515%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.817ns = ( 4.590 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X2Y35          FDRE                                         r  tx/signal_modulator/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.478    -1.738 f  tx/signal_modulator/counter_reg[1]/Q
                         net (fo=8, routed)           1.100    -0.638    tx/signal_modulator/counter_reg[1]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.323    -0.315 r  tx/signal_modulator/data_stream_i_1/O
                         net (fo=1, routed)           0.431     0.116    tx/signal_modulator/data_stream/active
    SLICE_X2Y33          LUT3 (Prop_lut3_I2_O)        0.348     0.464 r  tx/signal_modulator/data_stream/data[0]_i_1/O
                         net (fo=108, routed)         1.828     2.292    tx/signal_modulator/data_stream/data[0]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.261     8.668    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     1.460 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.048    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.139 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.451     4.590    tx/signal_modulator/data_stream/clk
    SLICE_X9Y9           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[65]/C
                         clock pessimism              0.496     5.086    
                         clock uncertainty           -0.235     4.851    
    SLICE_X9Y9           FDRE (Setup_fdre_C_CE)      -0.205     4.646    tx/signal_modulator/data_stream/data_reg[65]
  -------------------------------------------------------------------
                         required time                          4.646    
                         arrival time                          -2.292    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 tx/packet_sorter/sorter_edge/old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/data_stream/data_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM_1 rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.828ns (17.561%)  route 3.887ns (82.439%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.817ns = ( 4.590 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.632    -2.219    tx/packet_sorter/sorter_edge/clk
    SLICE_X4Y35          FDRE                                         r  tx/packet_sorter/sorter_edge/old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.763 f  tx/packet_sorter/sorter_edge/old_reg/Q
                         net (fo=1, routed)           0.510    -1.254    tx/packet_sorter/comparison/old
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.124    -1.130 r  tx/packet_sorter/comparison/done_INST_0/O
                         net (fo=3, routed)           0.302    -0.828    tx/signal_modulator/reset
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  tx/signal_modulator/data_stream_i_2/O
                         net (fo=357, routed)         3.076     2.372    tx/signal_modulator/data_stream/reset
    SLICE_X9Y9           LUT4 (Prop_lut4_I1_O)        0.124     2.496 r  tx/signal_modulator/data_stream/data[43]_i_1/O
                         net (fo=1, routed)           0.000     2.496    tx/signal_modulator/data_stream/p_1_in[43]
    SLICE_X9Y9           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.261     8.668    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     1.460 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.048    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.139 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.451     4.590    tx/signal_modulator/data_stream/clk
    SLICE_X9Y9           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[43]/C
                         clock pessimism              0.496     5.086    
                         clock uncertainty           -0.235     4.851    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.029     4.880    tx/signal_modulator/data_stream/data_reg[43]
  -------------------------------------------------------------------
                         required time                          4.880    
                         arrival time                          -2.496    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 tx/packet_sorter/sorter_edge/old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/data_stream/data_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM_1 rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.828ns (17.568%)  route 3.885ns (82.432%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.817ns = ( 4.590 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.632    -2.219    tx/packet_sorter/sorter_edge/clk
    SLICE_X4Y35          FDRE                                         r  tx/packet_sorter/sorter_edge/old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.763 f  tx/packet_sorter/sorter_edge/old_reg/Q
                         net (fo=1, routed)           0.510    -1.254    tx/packet_sorter/comparison/old
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.124    -1.130 r  tx/packet_sorter/comparison/done_INST_0/O
                         net (fo=3, routed)           0.302    -0.828    tx/signal_modulator/reset
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  tx/signal_modulator/data_stream_i_2/O
                         net (fo=357, routed)         3.074     2.370    tx/signal_modulator/data_stream/reset
    SLICE_X9Y9           LUT4 (Prop_lut4_I1_O)        0.124     2.494 r  tx/signal_modulator/data_stream/data[64]_i_1/O
                         net (fo=1, routed)           0.000     2.494    tx/signal_modulator/data_stream/p_1_in[64]
    SLICE_X9Y9           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.261     8.668    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     1.460 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.048    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.139 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.451     4.590    tx/signal_modulator/data_stream/clk
    SLICE_X9Y9           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[64]/C
                         clock pessimism              0.496     5.086    
                         clock uncertainty           -0.235     4.851    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.031     4.882    tx/signal_modulator/data_stream/data_reg[64]
  -------------------------------------------------------------------
                         required time                          4.882    
                         arrival time                          -2.494    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.395ns  (required time - arrival time)
  Source:                 tx/packet_sorter/sorter_edge/old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/data_stream/data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM_1 rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 0.828ns (17.421%)  route 3.925ns (82.579%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.817ns = ( 4.590 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.464ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.632    -2.219    tx/packet_sorter/sorter_edge/clk
    SLICE_X4Y35          FDRE                                         r  tx/packet_sorter/sorter_edge/old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.763 f  tx/packet_sorter/sorter_edge/old_reg/Q
                         net (fo=1, routed)           0.510    -1.254    tx/packet_sorter/comparison/old
    SLICE_X4Y35          LUT2 (Prop_lut2_I1_O)        0.124    -1.130 r  tx/packet_sorter/comparison/done_INST_0/O
                         net (fo=3, routed)           0.302    -0.828    tx/signal_modulator/reset
    SLICE_X4Y35          LUT2 (Prop_lut2_I0_O)        0.124    -0.704 r  tx/signal_modulator/data_stream_i_2/O
                         net (fo=357, routed)         3.114     2.409    tx/signal_modulator/data_stream/reset
    SLICE_X12Y9          LUT4 (Prop_lut4_I1_O)        0.124     2.533 r  tx/signal_modulator/data_stream/data[42]_i_1/O
                         net (fo=1, routed)           0.000     2.533    tx/signal_modulator/data_stream/p_1_in[42]
    SLICE_X12Y9          FDRE                                         r  tx/signal_modulator/data_stream/data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.261     8.668    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     1.460 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.048    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.139 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.451     4.590    tx/signal_modulator/data_stream/clk
    SLICE_X12Y9          FDRE                                         r  tx/signal_modulator/data_stream/data_reg[42]/C
                         clock pessimism              0.496     5.086    
                         clock uncertainty           -0.235     4.851    
    SLICE_X12Y9          FDRE (Setup_fdre_C_D)        0.077     4.928    tx/signal_modulator/data_stream/data_reg[42]
  -------------------------------------------------------------------
                         required time                          4.928    
                         arrival time                          -2.533    
  -------------------------------------------------------------------
                         slack                                  2.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 tx/signal_modulator/sine_table/buffer_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/sine_table/buffer_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM_1 rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.226ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.566    -0.806    tx/signal_modulator/sine_table/clk
    SLICE_X9Y39          FDRE                                         r  tx/signal_modulator/sine_table/buffer_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.665 r  tx/signal_modulator/sine_table/buffer_reg[64]/Q
                         net (fo=1, routed)           0.052    -0.613    tx/signal_modulator/sine_table/reset_p/Q[64]
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.045    -0.568 r  tx/signal_modulator/sine_table/reset_p/buffer[52]_i_1/O
                         net (fo=1, routed)           0.000    -0.568    tx/signal_modulator/sine_table/p_1_in[52]
    SLICE_X8Y39          FDRE                                         r  tx/signal_modulator/sine_table/buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.517     0.517    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.836    -1.226    tx/signal_modulator/sine_table/clk
    SLICE_X8Y39          FDRE                                         r  tx/signal_modulator/sine_table/buffer_reg[52]/C
                         clock pessimism              0.433    -0.793    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.121    -0.672    tx/signal_modulator/sine_table/buffer_reg[52]
  -------------------------------------------------------------------
                         required time                          0.672    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/merge_top/merge_bottom/comparator_base/out_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/merge_top/data_out_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM_1 rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.595    -0.777    tx/packet_sorter/comparison/merge_top/merge_bottom/comparator_base/clk
    SLICE_X3Y11          FDRE                                         r  tx/packet_sorter/comparison/merge_top/merge_bottom/comparator_base/out_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  tx/packet_sorter/comparison/merge_top/merge_bottom/comparator_base/out_a_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.582    tx/packet_sorter/comparison/merge_top/merge_bottom_n_18
    SLICE_X2Y11          FDRE                                         r  tx/packet_sorter/comparison/merge_top/data_out_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.517     0.517    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.866    -1.196    tx/packet_sorter/comparison/merge_top/clk
    SLICE_X2Y11          FDRE                                         r  tx/packet_sorter/comparison/merge_top/data_out_reg[0][3]/C
                         clock pessimism              0.432    -0.764    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.076    -0.688    tx/packet_sorter/comparison/merge_top/data_out_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/(null)[1].merge_surface_i/out_a_index_reg[0]/C
                            (null)[1].merge_surface_i/out_a_index_reg[0]
            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/surface_index_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM_1 rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.587    -0.785    tx/packet_sorter/comparison/(null)[1].merge_surface_i/clk
    SLICE_X3Y21          FDRE                                         r  tx/packet_sorter/comparison/(null)[1].merge_surface_i/out_a_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.644 r  tx/packet_sorter/comparison/(null)[1].merge_surface_i/out_a_index_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.590    tx/packet_sorter/comparison/(null)[1].merge_surface_i_n_22
    SLICE_X2Y21          FDRE                                         r  tx/packet_sorter/comparison/surface_index_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.517     0.517    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.856    -1.206    tx/packet_sorter/comparison/clk
    SLICE_X2Y21          FDRE                                         r  tx/packet_sorter/comparison/surface_index_buffer_reg[1][0]/C
                         clock pessimism              0.434    -0.772    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.076    -0.696    tx/packet_sorter/comparison/surface_index_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/sort_top/data_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/sort_data_buffer_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM_1 rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.558    -0.814    tx/packet_sorter/comparison/sort_top/clk
    SLICE_X9Y22          FDRE                                         r  tx/packet_sorter/comparison/sort_top/data_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  tx/packet_sorter/comparison/sort_top/data_out_reg[0][3]/Q
                         net (fo=1, routed)           0.054    -0.619    tx/packet_sorter/comparison/data_out_reg[0][3]
    SLICE_X8Y22          FDRE                                         r  tx/packet_sorter/comparison/sort_data_buffer_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.517     0.517    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.825    -1.237    tx/packet_sorter/comparison/clk
    SLICE_X8Y22          FDRE                                         r  tx/packet_sorter/comparison/sort_data_buffer_reg[4][3]/C
                         clock pessimism              0.436    -0.801    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.076    -0.725    tx/packet_sorter/comparison/sort_data_buffer_reg[4][3]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/merge_bottom/index_in_buffer_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/out_b_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM_1 rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.588    -0.784    tx/packet_sorter/comparison/merge_bottom/clk
    SLICE_X7Y18          FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/index_in_buffer_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.643 r  tx/packet_sorter/comparison/merge_bottom/index_in_buffer_reg[2][2]/Q
                         net (fo=2, routed)           0.087    -0.556    tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/out_b_index_reg[2]_1[2]
    SLICE_X6Y18          LUT3 (Prop_lut3_I2_O)        0.048    -0.508 r  tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/out_b_index[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.508    tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/out_b_index[2]_i_1_n_0
    SLICE_X6Y18          FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/out_b_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.517     0.517    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.857    -1.205    tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/clk
    SLICE_X6Y18          FDRE                                         r  tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/out_b_index_reg[2]/C
                         clock pessimism              0.434    -0.771    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.131    -0.640    tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/out_b_index_reg[2]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/surface_data_buffer_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/merge_top/data_in_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM_1 rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.586    -0.786    tx/packet_sorter/comparison/clk
    SLICE_X4Y20          FDRE                                         r  tx/packet_sorter/comparison/surface_data_buffer_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.645 r  tx/packet_sorter/comparison/surface_data_buffer_reg[4][4]/Q
                         net (fo=1, routed)           0.053    -0.592    tx/packet_sorter/comparison/merge_top/data_in_buffer_reg[0][7]_0[4]
    SLICE_X5Y20          FDRE                                         r  tx/packet_sorter/comparison/merge_top/data_in_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.517     0.517    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.855    -1.207    tx/packet_sorter/comparison/merge_top/clk
    SLICE_X5Y20          FDRE                                         r  tx/packet_sorter/comparison/merge_top/data_in_buffer_reg[0][4]/C
                         clock pessimism              0.434    -0.773    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.047    -0.726    tx/packet_sorter/comparison/merge_top/data_in_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tx/buffer_sync/stable_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/buffer_sync/stable_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM_1 rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.564    -0.808    tx/buffer_sync/CLK
    SLICE_X11Y34         FDRE                                         r  tx/buffer_sync/stable_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.667 r  tx/buffer_sync/stable_0_reg[0]/Q
                         net (fo=3, routed)           0.068    -0.599    tx/buffer_sync/stable_0_reg_n_0_[0]
    SLICE_X11Y34         FDRE                                         r  tx/buffer_sync/stable_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.517     0.517    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.832    -1.230    tx/buffer_sync/CLK
    SLICE_X11Y34         FDRE                                         r  tx/buffer_sync/stable_1_reg[0]/C
                         clock pessimism              0.422    -0.808    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.075    -0.733    tx/buffer_sync/stable_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/(null)[0].merge_surface_i/out_a_reg[6]/C
                            (null)[0].merge_surface_i/out_a_reg[6]
            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/packet_sorter/comparison/surface_data_buffer_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM_1 rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.208ns
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.585    -0.787    tx/packet_sorter/comparison/(null)[0].merge_surface_i/clk
    SLICE_X4Y21          FDRE                                         r  tx/packet_sorter/comparison/(null)[0].merge_surface_i/out_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.646 r  tx/packet_sorter/comparison/(null)[0].merge_surface_i/out_a_reg[6]/Q
                         net (fo=1, routed)           0.054    -0.592    tx/packet_sorter/comparison/(null)[0].merge_surface_i_n_14
    SLICE_X5Y21          FDRE                                         r  tx/packet_sorter/comparison/surface_data_buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.517     0.517    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.854    -1.208    tx/packet_sorter/comparison/clk
    SLICE_X5Y21          FDRE                                         r  tx/packet_sorter/comparison/surface_data_buffer_reg[0][6]/C
                         clock pessimism              0.434    -0.774    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.046    -0.728    tx/packet_sorter/comparison/surface_data_buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 tx/buffer_sync/stable_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/buffer_sync/stable_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM_1 rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.564    -0.808    tx/buffer_sync/CLK
    SLICE_X11Y34         FDRE                                         r  tx/buffer_sync/stable_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.667 r  tx/buffer_sync/stable_0_reg[1]/Q
                         net (fo=3, routed)           0.068    -0.599    tx/buffer_sync/stable_0_reg_n_0_[1]
    SLICE_X11Y34         FDRE                                         r  tx/buffer_sync/stable_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.517     0.517    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.832    -1.230    tx/buffer_sync/CLK
    SLICE_X11Y34         FDRE                                         r  tx/buffer_sync/stable_1_reg[1]/C
                         clock pessimism              0.422    -0.808    
    SLICE_X11Y34         FDRE (Hold_fdre_C_D)         0.071    -0.737    tx/buffer_sync/stable_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tx/packet_sorter/comparison/data_out_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            tx/signal_modulator/data_stream/data_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM_1 rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.197ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.594    -0.778    tx/packet_sorter/comparison/clk
    SLICE_X7Y7           FDRE                                         r  tx/packet_sorter/comparison/data_out_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  tx/packet_sorter/comparison/data_out_reg[6][0]/Q
                         net (fo=1, routed)           0.087    -0.550    tx/signal_modulator/data_stream/parallel[47]
    SLICE_X6Y7           LUT4 (Prop_lut4_I0_O)        0.045    -0.505 r  tx/signal_modulator/data_stream/data[60]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    tx/signal_modulator/data_stream/p_1_in[60]
    SLICE_X6Y7           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.517     0.517    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.865    -1.197    tx/signal_modulator/data_stream/clk
    SLICE_X6Y7           FDRE                                         r  tx/signal_modulator/data_stream/data_reg[60]/C
                         clock pessimism              0.432    -0.765    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120    -0.645    tx/signal_modulator/data_stream/data_reg[60]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_carrier_MMCM_1
Waveform(ns):       { 0.000 3.704 }
Period(ns):         7.407
Sources:            { tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.407       5.252      BUFGCTRL_X0Y16   tx/transmitter_MMCM/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.407       6.158      MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X2Y11      tx/packet_sorter/comparison/merge_bottom/index_out_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X3Y13      tx/packet_sorter/comparison/merge_bottom/index_out_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X3Y13      tx/packet_sorter/comparison/merge_bottom/index_out_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X4Y12      tx/packet_sorter/comparison/merge_bottom/index_out_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X3Y13      tx/packet_sorter/comparison/merge_bottom/index_out_reg[1][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X1Y15      tx/packet_sorter/comparison/merge_bottom/index_out_reg[2][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X1Y15      tx/packet_sorter/comparison/merge_bottom/index_out_reg[2][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.407       6.407      SLICE_X1Y15      tx/packet_sorter/comparison/merge_bottom/index_out_reg[2][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.407       205.953    MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X5Y18      tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/out_a_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X6Y18      tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/out_a_index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X5Y18      tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/out_b_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X6Y18      tx/packet_sorter/comparison/merge_bottom/sort_top/comparator_base/out_b_index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X5Y18      tx/packet_sorter/comparison/merge_top/sort_bottom/comparator_base/out_a_index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X6Y18      tx/packet_sorter/comparison/merge_top/sort_bottom/comparator_base/out_a_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X5Y18      tx/packet_sorter/comparison/merge_top/sort_bottom/comparator_base/out_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X5Y18      tx/packet_sorter/comparison/merge_top/sort_bottom/comparator_base/out_a_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X6Y18      tx/packet_sorter/comparison/merge_top/sort_bottom/comparator_base/out_a_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X6Y18      tx/packet_sorter/comparison/merge_top/sort_bottom/comparator_base/out_a_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X2Y11      tx/packet_sorter/comparison/merge_bottom/index_out_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X3Y13      tx/packet_sorter/comparison/merge_bottom/index_out_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X3Y13      tx/packet_sorter/comparison/merge_bottom/index_out_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X3Y13      tx/packet_sorter/comparison/merge_bottom/index_out_reg[1][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X3Y13      tx/packet_sorter/comparison/merge_bottom/index_out_reg[1][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X4Y12      tx/packet_sorter/comparison/merge_bottom/index_out_reg[1][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X3Y13      tx/packet_sorter/comparison/merge_bottom/index_out_reg[1][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X3Y13      tx/packet_sorter/comparison/merge_bottom/index_out_reg[1][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X1Y15      tx/packet_sorter/comparison/merge_bottom/index_out_reg[2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.704       3.204      SLICE_X1Y15      tx/packet_sorter/comparison/merge_bottom/index_out_reg[2][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_1
  To Clock:  clkfbout_MMCM_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y17   tx/transmitter_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_carrier_MMCM_1
  To Clock:  clk_carrier_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 tx/signal_modulator/data_stream/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[112]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 0.642ns (14.924%)  route 3.660ns (85.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 4.474 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.632    -2.219    tx/signal_modulator/data_stream/clk
    SLICE_X2Y33          FDRE                                         r  tx/signal_modulator/data_stream/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -1.701 r  tx/signal_modulator/data_stream/data_reg[0]/Q
                         net (fo=13, routed)          2.004     0.302    tx/signal_modulator/data_serial
    SLICE_X13Y38         LUT4 (Prop_lut4_I1_O)        0.124     0.426 r  tx/signal_modulator/signal[4]_INST_0/O
                         net (fo=1, routed)           1.656     2.082    rx/demod/signal_FIFO/pio[5]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[112]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.448     4.474    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[112]_srl10/CLK
                         clock pessimism              0.000     4.474    
                         clock uncertainty           -1.396     3.079    
    SLICE_X12Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     3.035    rx/demod/signal_FIFO/buffer_reg[112]_srl10
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -2.082    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 tx/signal_modulator/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[109]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.580ns (13.567%)  route 3.695ns (86.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 4.474 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X3Y35          FDRE                                         r  tx/signal_modulator/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.760 r  tx/signal_modulator/active_reg/Q
                         net (fo=22, routed)          2.172     0.411    tx/signal_modulator/active_reg_n_0
    SLICE_X13Y40         LUT4 (Prop_lut4_I3_O)        0.124     0.535 r  tx/signal_modulator/signal[1]_INST_0/O
                         net (fo=1, routed)           1.523     2.059    rx/demod/signal_FIFO/pio[2]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[109]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.448     4.474    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[109]_srl10/CLK
                         clock pessimism              0.000     4.474    
                         clock uncertainty           -1.396     3.079    
    SLICE_X12Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     3.027    rx/demod/signal_FIFO/buffer_reg[109]_srl10
  -------------------------------------------------------------------
                         required time                          3.027    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 tx/signal_modulator/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[116]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 0.580ns (14.241%)  route 3.493ns (85.759%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 4.476 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X3Y35          FDRE                                         r  tx/signal_modulator/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.760 r  tx/signal_modulator/active_reg/Q
                         net (fo=22, routed)          2.551     0.791    tx/signal_modulator/active_reg_n_0
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.124     0.915 r  tx/signal_modulator/signal[8]_INST_0/O
                         net (fo=1, routed)           0.942     1.856    rx/demod/signal_FIFO/pio[9]
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[116]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.450     4.476    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[116]_srl10/CLK
                         clock pessimism              0.000     4.476    
                         clock uncertainty           -1.396     3.081    
    SLICE_X12Y43         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.034    rx/demod/signal_FIFO/buffer_reg[116]_srl10
  -------------------------------------------------------------------
                         required time                          3.034    
                         arrival time                          -1.856    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 tx/signal_modulator/shift_sine_table/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[110]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.579%)  route 3.479ns (84.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 4.474 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.569    -2.282    tx/signal_modulator/shift_sine_table/clk
    SLICE_X8Y40          FDRE                                         r  tx/signal_modulator/shift_sine_table/buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518    -1.764 r  tx/signal_modulator/shift_sine_table/buffer_reg[2]/Q
                         net (fo=2, routed)           1.854     0.090    tx/signal_modulator/sine_shift[2]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.124     0.214 r  tx/signal_modulator/signal[2]_INST_0/O
                         net (fo=1, routed)           1.625     1.838    rx/demod/signal_FIFO/pio[3]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[110]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.448     4.474    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[110]_srl10/CLK
                         clock pessimism              0.000     4.474    
                         clock uncertainty           -1.396     3.079    
    SLICE_X12Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     3.061    rx/demod/signal_FIFO/buffer_reg[110]_srl10
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 tx/signal_modulator/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[118]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.580ns (14.321%)  route 3.470ns (85.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 4.476 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X3Y35          FDRE                                         r  tx/signal_modulator/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.760 r  tx/signal_modulator/active_reg/Q
                         net (fo=22, routed)          2.243     0.483    tx/signal_modulator/active_reg_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I3_O)        0.124     0.607 r  tx/signal_modulator/signal[10]_INST_0/O
                         net (fo=1, routed)           1.227     1.834    rx/demod/signal_FIFO/pio[11]
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[118]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.450     4.476    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[118]_srl10/CLK
                         clock pessimism              0.000     4.476    
                         clock uncertainty           -1.396     3.081    
    SLICE_X12Y43         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     3.063    rx/demod/signal_FIFO/buffer_reg[118]_srl10
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 tx/signal_modulator/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[119]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.580ns (15.001%)  route 3.286ns (84.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 4.476 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X3Y35          FDRE                                         r  tx/signal_modulator/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.760 r  tx/signal_modulator/active_reg/Q
                         net (fo=22, routed)          2.269     0.509    tx/signal_modulator/active_reg_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I3_O)        0.124     0.633 r  tx/signal_modulator/signal[11]_INST_0/O
                         net (fo=1, routed)           1.017     1.650    rx/demod/signal_FIFO/pio[12]
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[119]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.450     4.476    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[119]_srl10/CLK
                         clock pessimism              0.000     4.476    
                         clock uncertainty           -1.396     3.081    
    SLICE_X12Y43         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     3.042    rx/demod/signal_FIFO/buffer_reg[119]_srl10
  -------------------------------------------------------------------
                         required time                          3.042    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 tx/signal_modulator/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[114]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.580ns (15.375%)  route 3.192ns (84.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 4.474 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/clk
    SLICE_X3Y35          FDRE                                         r  tx/signal_modulator/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456    -1.760 r  tx/signal_modulator/active_reg/Q
                         net (fo=22, routed)          1.433    -0.328    tx/signal_modulator/active_reg_n_0
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.124    -0.204 r  tx/signal_modulator/signal[6]_INST_0/O
                         net (fo=1, routed)           1.760     1.556    rx/demod/signal_FIFO/pio[7]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[114]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.448     4.474    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[114]_srl10/CLK
                         clock pessimism              0.000     4.474    
                         clock uncertainty           -1.396     3.079    
    SLICE_X12Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019     3.060    rx/demod/signal_FIFO/buffer_reg[114]_srl10
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -1.556    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 tx/signal_modulator/data_stream/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[111]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.642ns (17.874%)  route 2.950ns (82.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 4.474 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.632    -2.219    tx/signal_modulator/data_stream/clk
    SLICE_X2Y33          FDRE                                         r  tx/signal_modulator/data_stream/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -1.701 r  tx/signal_modulator/data_stream/data_reg[0]/Q
                         net (fo=13, routed)          1.359    -0.343    tx/signal_modulator/data_serial
    SLICE_X8Y37          LUT4 (Prop_lut4_I1_O)        0.124    -0.219 r  tx/signal_modulator/signal[3]_INST_0/O
                         net (fo=1, routed)           1.591     1.372    rx/demod/signal_FIFO/pio[4]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[111]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.448     4.474    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[111]_srl10/CLK
                         clock pessimism              0.000     4.474    
                         clock uncertainty           -1.396     3.079    
    SLICE_X12Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     3.040    rx/demod/signal_FIFO/buffer_reg[111]_srl10
  -------------------------------------------------------------------
                         required time                          3.040    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 tx/signal_modulator/data_stream/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[108]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.642ns (18.156%)  route 2.894ns (81.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 4.474 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.632    -2.219    tx/signal_modulator/data_stream/clk
    SLICE_X2Y33          FDRE                                         r  tx/signal_modulator/data_stream/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.518    -1.701 r  tx/signal_modulator/data_stream/data_reg[0]/Q
                         net (fo=13, routed)          2.135     0.433    tx/signal_modulator/data_serial
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.124     0.557 r  tx/signal_modulator/signal[0]_INST_0/O
                         net (fo=1, routed)           0.759     1.316    rx/demod/signal_FIFO/pio[1]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[108]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.448     4.474    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[108]_srl10/CLK
                         clock pessimism              0.000     4.474    
                         clock uncertainty           -1.396     3.079    
    SLICE_X12Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     3.032    rx/demod/signal_FIFO/buffer_reg[108]_srl10
  -------------------------------------------------------------------
                         required time                          3.032    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 tx/signal_modulator/sine_table/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[113]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.407ns  (clk_carrier_MMCM rise@7.407ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.580ns (16.554%)  route 2.924ns (83.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 4.474 - 7.407 ) 
    Source Clock Delay      (SCD):    -2.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.336     1.336    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        1.635    -2.216    tx/signal_modulator/sine_table/clk
    SLICE_X4Y40          FDRE                                         r  tx/signal_modulator/sine_table/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    -1.760 r  tx/signal_modulator/sine_table/buffer_reg[5]/Q
                         net (fo=2, routed)           1.237    -0.523    tx/signal_modulator/sine[5]
    SLICE_X6Y41          LUT4 (Prop_lut4_I2_O)        0.124    -0.399 r  tx/signal_modulator/signal[5]_INST_0/O
                         net (fo=1, routed)           1.686     1.287    rx/demod/signal_FIFO/pio[6]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[113]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      7.407     7.407 r  
    L17                  IBUF                         0.000     7.407 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          1.162     8.569    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.348 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.935    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.026 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         1.448     4.474    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[113]_srl10/CLK
                         clock pessimism              0.000     4.474    
                         clock uncertainty           -1.396     3.079    
    SLICE_X12Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     3.049    rx/demod/signal_FIFO/buffer_reg[113]_srl10
  -------------------------------------------------------------------
                         required time                          3.049    
                         arrival time                          -1.287    
  -------------------------------------------------------------------
                         slack                                  1.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tx/signal_modulator/sine_table/buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[109]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.209ns (16.769%)  route 1.037ns (83.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.567    -0.805    tx/signal_modulator/sine_table/clk
    SLICE_X14Y40         FDRE                                         r  tx/signal_modulator/sine_table/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.641 r  tx/signal_modulator/sine_table/buffer_reg[1]/Q
                         net (fo=2, routed)           0.447    -0.194    tx/signal_modulator/sine[1]
    SLICE_X13Y40         LUT4 (Prop_lut4_I2_O)        0.045    -0.149 r  tx/signal_modulator/signal[1]_INST_0/O
                         net (fo=1, routed)           0.590     0.441    rx/demod/signal_FIFO/pio[2]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[109]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -1.269    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[109]_srl10/CLK
                         clock pessimism              0.000    -1.269    
                         clock uncertainty            1.396     0.127    
    SLICE_X12Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.236    rx/demod/signal_FIFO/buffer_reg[109]_srl10
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tx/signal_modulator/shift_sine_table/buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[115]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.209ns (15.541%)  route 1.136ns (84.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.564    -0.808    tx/signal_modulator/shift_sine_table/clk
    SLICE_X10Y36         FDRE                                         r  tx/signal_modulator/shift_sine_table/buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.644 r  tx/signal_modulator/shift_sine_table/buffer_reg[7]/Q
                         net (fo=2, routed)           0.664     0.020    tx/signal_modulator/sine_shift[7]
    SLICE_X10Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.065 r  tx/signal_modulator/signal[7]_INST_0/O
                         net (fo=1, routed)           0.472     0.537    rx/demod/signal_FIFO/pio[8]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[115]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -1.269    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[115]_srl10/CLK
                         clock pessimism              0.000    -1.269    
                         clock uncertainty            1.396     0.127    
    SLICE_X12Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.310    rx/demod/signal_FIFO/buffer_reg[115]_srl10
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tx/signal_modulator/sine_table/buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[116]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.209ns (16.563%)  route 1.053ns (83.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.568    -0.804    tx/signal_modulator/sine_table/clk
    SLICE_X14Y43         FDRE                                         r  tx/signal_modulator/sine_table/buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.640 r  tx/signal_modulator/sine_table/buffer_reg[8]/Q
                         net (fo=2, routed)           0.687     0.047    tx/signal_modulator/sine[8]
    SLICE_X13Y43         LUT4 (Prop_lut4_I2_O)        0.045     0.092 r  tx/signal_modulator/signal[8]_INST_0/O
                         net (fo=1, routed)           0.366     0.458    rx/demod/signal_FIFO/pio[9]
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[116]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.836    -1.267    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[116]_srl10/CLK
                         clock pessimism              0.000    -1.267    
                         clock uncertainty            1.396     0.129    
    SLICE_X12Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.231    rx/demod/signal_FIFO/buffer_reg[116]_srl10
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 tx/signal_modulator/sine_table/buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[119]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.186ns (14.493%)  route 1.097ns (85.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.568    -0.804    tx/signal_modulator/sine_table/clk
    SLICE_X9Y44          FDRE                                         r  tx/signal_modulator/sine_table/buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  tx/signal_modulator/sine_table/buffer_reg[11]/Q
                         net (fo=2, routed)           0.696     0.033    tx/signal_modulator/sine[11]
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.045     0.078 r  tx/signal_modulator/signal[11]_INST_0/O
                         net (fo=1, routed)           0.401     0.479    rx/demod/signal_FIFO/pio[12]
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[119]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.836    -1.267    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[119]_srl10/CLK
                         clock pessimism              0.000    -1.267    
                         clock uncertainty            1.396     0.129    
    SLICE_X12Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.237    rx/demod/signal_FIFO/buffer_reg[119]_srl10
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tx/signal_modulator/shift_sine_table/buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[108]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.186ns (14.399%)  route 1.106ns (85.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.565    -0.807    tx/signal_modulator/shift_sine_table/clk
    SLICE_X13Y37         FDRE                                         r  tx/signal_modulator/shift_sine_table/buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.666 r  tx/signal_modulator/shift_sine_table/buffer_reg[0]/Q
                         net (fo=2, routed)           0.818     0.153    tx/signal_modulator/sine_shift[0]
    SLICE_X13Y39         LUT4 (Prop_lut4_I0_O)        0.045     0.198 r  tx/signal_modulator/signal[0]_INST_0/O
                         net (fo=1, routed)           0.287     0.485    rx/demod/signal_FIFO/pio[1]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[108]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -1.269    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[108]_srl10/CLK
                         clock pessimism              0.000    -1.269    
                         clock uncertainty            1.396     0.127    
    SLICE_X12Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.229    rx/demod/signal_FIFO/buffer_reg[108]_srl10
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 tx/signal_modulator/shift_sine_table/buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[111]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.209ns (15.764%)  route 1.117ns (84.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.564    -0.808    tx/signal_modulator/shift_sine_table/clk
    SLICE_X8Y36          FDRE                                         r  tx/signal_modulator/shift_sine_table/buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164    -0.644 r  tx/signal_modulator/shift_sine_table/buffer_reg[3]/Q
                         net (fo=2, routed)           0.405    -0.239    tx/signal_modulator/sine_shift[3]
    SLICE_X8Y37          LUT4 (Prop_lut4_I0_O)        0.045    -0.194 r  tx/signal_modulator/signal[3]_INST_0/O
                         net (fo=1, routed)           0.712     0.518    rx/demod/signal_FIFO/pio[4]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[111]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -1.269    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[111]_srl10/CLK
                         clock pessimism              0.000    -1.269    
                         clock uncertainty            1.396     0.127    
    SLICE_X12Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.235    rx/demod/signal_FIFO/buffer_reg[111]_srl10
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 tx/signal_modulator/sine_table/buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[118]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.186ns (14.078%)  route 1.135ns (85.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.568    -0.804    tx/signal_modulator/sine_table/clk
    SLICE_X13Y45         FDRE                                         r  tx/signal_modulator/sine_table/buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  tx/signal_modulator/sine_table/buffer_reg[10]/Q
                         net (fo=2, routed)           0.655    -0.008    tx/signal_modulator/sine[10]
    SLICE_X13Y44         LUT4 (Prop_lut4_I2_O)        0.045     0.037 r  tx/signal_modulator/signal[10]_INST_0/O
                         net (fo=1, routed)           0.480     0.517    rx/demod/signal_FIFO/pio[11]
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[118]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.836    -1.267    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[118]_srl10/CLK
                         clock pessimism              0.000    -1.267    
                         clock uncertainty            1.396     0.129    
    SLICE_X12Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.223    rx/demod/signal_FIFO/buffer_reg[118]_srl10
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 tx/signal_modulator/sine_table/buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[113]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.186ns (13.802%)  route 1.162ns (86.198%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.594    -0.778    tx/signal_modulator/sine_table/clk
    SLICE_X4Y40          FDRE                                         r  tx/signal_modulator/sine_table/buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.637 r  tx/signal_modulator/sine_table/buffer_reg[5]/Q
                         net (fo=2, routed)           0.455    -0.181    tx/signal_modulator/sine[5]
    SLICE_X6Y41          LUT4 (Prop_lut4_I2_O)        0.045    -0.136 r  tx/signal_modulator/signal[5]_INST_0/O
                         net (fo=1, routed)           0.706     0.570    rx/demod/signal_FIFO/pio[6]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[113]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -1.269    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[113]_srl10/CLK
                         clock pessimism              0.000    -1.269    
                         clock uncertainty            1.396     0.127    
    SLICE_X12Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.242    rx/demod/signal_FIFO/buffer_reg[113]_srl10
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 tx/signal_modulator/sine_table/buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[110]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.209ns (15.694%)  route 1.123ns (84.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.491ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.594    -0.778    tx/signal_modulator/sine_table/clk
    SLICE_X6Y40          FDRE                                         r  tx/signal_modulator/sine_table/buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164    -0.614 r  tx/signal_modulator/sine_table/buffer_reg[2]/Q
                         net (fo=2, routed)           0.476    -0.138    tx/signal_modulator/sine[2]
    SLICE_X6Y41          LUT4 (Prop_lut4_I2_O)        0.045    -0.093 r  tx/signal_modulator/signal[2]_INST_0/O
                         net (fo=1, routed)           0.647     0.554    rx/demod/signal_FIFO/pio[3]
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[110]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.834    -1.269    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y39         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[110]_srl10/CLK
                         clock pessimism              0.000    -1.269    
                         clock uncertainty            1.396     0.127    
    SLICE_X12Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.221    rx/demod/signal_FIFO/buffer_reg[110]_srl10
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 tx/signal_modulator/shift_sine_table/buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_carrier_MMCM_1  {rise@0.000ns fall@3.704ns period=7.407ns})
  Destination:            rx/demod/signal_FIFO/buffer_reg[117]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_carrier_MMCM  {rise@0.000ns fall@3.704ns period=7.407ns})
  Path Group:             clk_carrier_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_carrier_MMCM rise@0.000ns - clk_carrier_MMCM_1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.186ns (13.582%)  route 1.183ns (86.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.928ns
    Phase Error              (PE):    0.930ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_carrier_MMCM_1 rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.472     0.472    tx/transmitter_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  tx/transmitter_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    tx/transmitter_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  tx/transmitter_MMCM/inst/clkout1_buf/O
                         net (fo=2097, routed)        0.595    -0.777    tx/signal_modulator/shift_sine_table/clk
    SLICE_X5Y43          FDRE                                         r  tx/signal_modulator/shift_sine_table/buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.636 r  tx/signal_modulator/shift_sine_table/buffer_reg[9]/Q
                         net (fo=2, routed)           0.459    -0.177    tx/signal_modulator/sine_shift[9]
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.045    -0.132 r  tx/signal_modulator/signal[9]_INST_0/O
                         net (fo=1, routed)           0.725     0.593    rx/demod/signal_FIFO/pio[10]
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[117]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_carrier_MMCM rise edge)
                                                      0.000     0.000 r  
    L17                  IBUF                         0.000     0.000 r  sysclk_IBUF_inst/O
                         net (fo=12, routed)          0.480     0.480    rx/reciever_MMCM/inst/clk_in_sys
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  rx/reciever_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    rx/reciever_MMCM/inst/clk_carrier_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  rx/reciever_MMCM/inst/clkout1_buf/O
                         net (fo=565, routed)         0.836    -1.267    rx/demod/signal_FIFO/clk_carrier
    SLICE_X12Y43         SRL16E                                       r  rx/demod/signal_FIFO/buffer_reg[117]_srl10/CLK
                         clock pessimism              0.000    -1.267    
                         clock uncertainty            1.396     0.129    
    SLICE_X12Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.238    rx/demod/signal_FIFO/buffer_reg[117]_srl10
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.355    





