
PWM_TIMER_USB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d4ec  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  0800d690  0800d690  0000e690  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db18  0800db18  0000f2c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800db18  0800db18  0000eb18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800db20  0800db20  0000f2c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db20  0800db20  0000eb20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800db24  0800db24  0000eb24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002c4  20000000  0800db28  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001de8  200002c4  0800ddec  0000f2c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200020ac  0800ddec  000100ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f2c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001500f  00000000  00000000  0000f2f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003756  00000000  00000000  00024303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001308  00000000  00000000  00027a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e77  00000000  00000000  00028d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b125  00000000  00000000  00029bdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018027  00000000  00000000  00044d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d76f  00000000  00000000  0005cd2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa49a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000642c  00000000  00000000  000fa4e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0010090c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002c4 	.word	0x200002c4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d674 	.word	0x0800d674

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002c8 	.word	0x200002c8
 80001dc:	0800d674 	.word	0x0800d674

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff8:	f000 fbf0 	bl	80017dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffc:	f000 f832 	bl	8001064 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001000:	f000 f98a 	bl	8001318 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001004:	f000 f896 	bl	8001134 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001008:	f000 f8e6 	bl	80011d8 <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 800100c:	f007 facc 	bl	80085a8 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

	//HAL_ADC_Start_IT(&hadc1);
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001010:	2100      	movs	r1, #0
 8001012:	480e      	ldr	r0, [pc, #56]	@ (800104c <main+0x58>)
 8001014:	f003 f9ee 	bl	80043f4 <HAL_TIM_PWM_Start>

	TIM1->CCR1 = 50;
 8001018:	4b0d      	ldr	r3, [pc, #52]	@ (8001050 <main+0x5c>)
 800101a:	2232      	movs	r2, #50	@ 0x32
 800101c:	635a      	str	r2, [r3, #52]	@ 0x34
		else {
			DUTY = 75;
		}
		TIM1->CCR1 = DUTY;*/

		pinState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);
 800101e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001022:	480c      	ldr	r0, [pc, #48]	@ (8001054 <main+0x60>)
 8001024:	f001 faa6 	bl	8002574 <HAL_GPIO_ReadPin>
 8001028:	4603      	mov	r3, r0
 800102a:	461a      	mov	r2, r3
 800102c:	4b0a      	ldr	r3, [pc, #40]	@ (8001058 <main+0x64>)
 800102e:	701a      	strb	r2, [r3, #0]
		sprintf(buffer, "%d\n", pinState);
 8001030:	4b09      	ldr	r3, [pc, #36]	@ (8001058 <main+0x64>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	4909      	ldr	r1, [pc, #36]	@ (800105c <main+0x68>)
 8001038:	4809      	ldr	r0, [pc, #36]	@ (8001060 <main+0x6c>)
 800103a:	f008 fee3 	bl	8009e04 <siprintf>
		CDC_Transmit_FS(buffer, sizeof(buffer));
 800103e:	2102      	movs	r1, #2
 8001040:	4807      	ldr	r0, [pc, #28]	@ (8001060 <main+0x6c>)
 8001042:	f007 fb6f 	bl	8008724 <CDC_Transmit_FS>
		pinState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);
 8001046:	bf00      	nop
 8001048:	e7e9      	b.n	800101e <main+0x2a>
 800104a:	bf00      	nop
 800104c:	20000328 	.word	0x20000328
 8001050:	40010000 	.word	0x40010000
 8001054:	40020000 	.word	0x40020000
 8001058:	20000372 	.word	0x20000372
 800105c:	0800d690 	.word	0x0800d690
 8001060:	20000370 	.word	0x20000370

08001064 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b094      	sub	sp, #80	@ 0x50
 8001068:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800106a:	f107 0320 	add.w	r3, r7, #32
 800106e:	2230      	movs	r2, #48	@ 0x30
 8001070:	2100      	movs	r1, #0
 8001072:	4618      	mov	r0, r3
 8001074:	f008 ff29 	bl	8009eca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001078:	f107 030c 	add.w	r3, r7, #12
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	60da      	str	r2, [r3, #12]
 8001086:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001088:	2300      	movs	r3, #0
 800108a:	60bb      	str	r3, [r7, #8]
 800108c:	4b27      	ldr	r3, [pc, #156]	@ (800112c <SystemClock_Config+0xc8>)
 800108e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001090:	4a26      	ldr	r2, [pc, #152]	@ (800112c <SystemClock_Config+0xc8>)
 8001092:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001096:	6413      	str	r3, [r2, #64]	@ 0x40
 8001098:	4b24      	ldr	r3, [pc, #144]	@ (800112c <SystemClock_Config+0xc8>)
 800109a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800109c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010a0:	60bb      	str	r3, [r7, #8]
 80010a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010a4:	2300      	movs	r3, #0
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	4b21      	ldr	r3, [pc, #132]	@ (8001130 <SystemClock_Config+0xcc>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a20      	ldr	r2, [pc, #128]	@ (8001130 <SystemClock_Config+0xcc>)
 80010ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010b2:	6013      	str	r3, [r2, #0]
 80010b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001130 <SystemClock_Config+0xcc>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010c0:	2301      	movs	r3, #1
 80010c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ca:	2302      	movs	r3, #2
 80010cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80010d4:	230c      	movs	r3, #12
 80010d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80010d8:	2360      	movs	r3, #96	@ 0x60
 80010da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010dc:	2302      	movs	r3, #2
 80010de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010e0:	2304      	movs	r3, #4
 80010e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010e4:	f107 0320 	add.w	r3, r7, #32
 80010e8:	4618      	mov	r0, r3
 80010ea:	f002 fcab 	bl	8003a44 <HAL_RCC_OscConfig>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010f4:	f000 f956 	bl	80013a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010f8:	230f      	movs	r3, #15
 80010fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010fc:	2302      	movs	r3, #2
 80010fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001100:	2300      	movs	r3, #0
 8001102:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001104:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001108:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800110a:	2300      	movs	r3, #0
 800110c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800110e:	f107 030c 	add.w	r3, r7, #12
 8001112:	2103      	movs	r1, #3
 8001114:	4618      	mov	r0, r3
 8001116:	f002 ff0d 	bl	8003f34 <HAL_RCC_ClockConfig>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001120:	f000 f940 	bl	80013a4 <Error_Handler>
  }
}
 8001124:	bf00      	nop
 8001126:	3750      	adds	r7, #80	@ 0x50
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40023800 	.word	0x40023800
 8001130:	40007000 	.word	0x40007000

08001134 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800113a:	463b      	mov	r3, r7
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001146:	4b21      	ldr	r3, [pc, #132]	@ (80011cc <MX_ADC1_Init+0x98>)
 8001148:	4a21      	ldr	r2, [pc, #132]	@ (80011d0 <MX_ADC1_Init+0x9c>)
 800114a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800114c:	4b1f      	ldr	r3, [pc, #124]	@ (80011cc <MX_ADC1_Init+0x98>)
 800114e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001152:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001154:	4b1d      	ldr	r3, [pc, #116]	@ (80011cc <MX_ADC1_Init+0x98>)
 8001156:	2200      	movs	r2, #0
 8001158:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800115a:	4b1c      	ldr	r3, [pc, #112]	@ (80011cc <MX_ADC1_Init+0x98>)
 800115c:	2200      	movs	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001160:	4b1a      	ldr	r3, [pc, #104]	@ (80011cc <MX_ADC1_Init+0x98>)
 8001162:	2200      	movs	r2, #0
 8001164:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001166:	4b19      	ldr	r3, [pc, #100]	@ (80011cc <MX_ADC1_Init+0x98>)
 8001168:	2200      	movs	r2, #0
 800116a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800116e:	4b17      	ldr	r3, [pc, #92]	@ (80011cc <MX_ADC1_Init+0x98>)
 8001170:	2200      	movs	r2, #0
 8001172:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001174:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <MX_ADC1_Init+0x98>)
 8001176:	4a17      	ldr	r2, [pc, #92]	@ (80011d4 <MX_ADC1_Init+0xa0>)
 8001178:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800117a:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <MX_ADC1_Init+0x98>)
 800117c:	2200      	movs	r2, #0
 800117e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001180:	4b12      	ldr	r3, [pc, #72]	@ (80011cc <MX_ADC1_Init+0x98>)
 8001182:	2201      	movs	r2, #1
 8001184:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001186:	4b11      	ldr	r3, [pc, #68]	@ (80011cc <MX_ADC1_Init+0x98>)
 8001188:	2200      	movs	r2, #0
 800118a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800118e:	4b0f      	ldr	r3, [pc, #60]	@ (80011cc <MX_ADC1_Init+0x98>)
 8001190:	2201      	movs	r2, #1
 8001192:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001194:	480d      	ldr	r0, [pc, #52]	@ (80011cc <MX_ADC1_Init+0x98>)
 8001196:	f000 fbb7 	bl	8001908 <HAL_ADC_Init>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80011a0:	f000 f900 	bl	80013a4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011a4:	2301      	movs	r3, #1
 80011a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011a8:	2301      	movs	r3, #1
 80011aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011b0:	463b      	mov	r3, r7
 80011b2:	4619      	mov	r1, r3
 80011b4:	4805      	ldr	r0, [pc, #20]	@ (80011cc <MX_ADC1_Init+0x98>)
 80011b6:	f000 fd0f 	bl	8001bd8 <HAL_ADC_ConfigChannel>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80011c0:	f000 f8f0 	bl	80013a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011c4:	bf00      	nop
 80011c6:	3710      	adds	r7, #16
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	200002e0 	.word	0x200002e0
 80011d0:	40012000 	.word	0x40012000
 80011d4:	0f000001 	.word	0x0f000001

080011d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b096      	sub	sp, #88	@ 0x58
 80011dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011de:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]
 80011e8:	609a      	str	r2, [r3, #8]
 80011ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011ec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
 8001204:	611a      	str	r2, [r3, #16]
 8001206:	615a      	str	r2, [r3, #20]
 8001208:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800120a:	1d3b      	adds	r3, r7, #4
 800120c:	2220      	movs	r2, #32
 800120e:	2100      	movs	r1, #0
 8001210:	4618      	mov	r0, r3
 8001212:	f008 fe5a 	bl	8009eca <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001216:	4b3e      	ldr	r3, [pc, #248]	@ (8001310 <MX_TIM1_Init+0x138>)
 8001218:	4a3e      	ldr	r2, [pc, #248]	@ (8001314 <MX_TIM1_Init+0x13c>)
 800121a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 960;
 800121c:	4b3c      	ldr	r3, [pc, #240]	@ (8001310 <MX_TIM1_Init+0x138>)
 800121e:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
 8001222:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001224:	4b3a      	ldr	r3, [pc, #232]	@ (8001310 <MX_TIM1_Init+0x138>)
 8001226:	2200      	movs	r2, #0
 8001228:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800122a:	4b39      	ldr	r3, [pc, #228]	@ (8001310 <MX_TIM1_Init+0x138>)
 800122c:	2263      	movs	r2, #99	@ 0x63
 800122e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001230:	4b37      	ldr	r3, [pc, #220]	@ (8001310 <MX_TIM1_Init+0x138>)
 8001232:	2200      	movs	r2, #0
 8001234:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1-1;
 8001236:	4b36      	ldr	r3, [pc, #216]	@ (8001310 <MX_TIM1_Init+0x138>)
 8001238:	2200      	movs	r2, #0
 800123a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800123c:	4b34      	ldr	r3, [pc, #208]	@ (8001310 <MX_TIM1_Init+0x138>)
 800123e:	2200      	movs	r2, #0
 8001240:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001242:	4833      	ldr	r0, [pc, #204]	@ (8001310 <MX_TIM1_Init+0x138>)
 8001244:	f003 f82e 	bl	80042a4 <HAL_TIM_Base_Init>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800124e:	f000 f8a9 	bl	80013a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001252:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001256:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001258:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800125c:	4619      	mov	r1, r3
 800125e:	482c      	ldr	r0, [pc, #176]	@ (8001310 <MX_TIM1_Init+0x138>)
 8001260:	f003 fa3a 	bl	80046d8 <HAL_TIM_ConfigClockSource>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800126a:	f000 f89b 	bl	80013a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800126e:	4828      	ldr	r0, [pc, #160]	@ (8001310 <MX_TIM1_Init+0x138>)
 8001270:	f003 f867 	bl	8004342 <HAL_TIM_PWM_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800127a:	f000 f893 	bl	80013a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800127e:	2300      	movs	r3, #0
 8001280:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001282:	2300      	movs	r3, #0
 8001284:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001286:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800128a:	4619      	mov	r1, r3
 800128c:	4820      	ldr	r0, [pc, #128]	@ (8001310 <MX_TIM1_Init+0x138>)
 800128e:	f003 fdc3 	bl	8004e18 <HAL_TIMEx_MasterConfigSynchronization>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001298:	f000 f884 	bl	80013a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800129c:	2360      	movs	r3, #96	@ 0x60
 800129e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012a4:	2300      	movs	r3, #0
 80012a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012a8:	2300      	movs	r3, #0
 80012aa:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012ac:	2300      	movs	r3, #0
 80012ae:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012b0:	2300      	movs	r3, #0
 80012b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012b4:	2300      	movs	r3, #0
 80012b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012bc:	2200      	movs	r2, #0
 80012be:	4619      	mov	r1, r3
 80012c0:	4813      	ldr	r0, [pc, #76]	@ (8001310 <MX_TIM1_Init+0x138>)
 80012c2:	f003 f947 	bl	8004554 <HAL_TIM_PWM_ConfigChannel>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80012cc:	f000 f86a 	bl	80013a4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012d4:	2300      	movs	r3, #0
 80012d6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012d8:	2300      	movs	r3, #0
 80012da:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012dc:	2300      	movs	r3, #0
 80012de:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012e8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012ea:	2300      	movs	r3, #0
 80012ec:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	4619      	mov	r1, r3
 80012f2:	4807      	ldr	r0, [pc, #28]	@ (8001310 <MX_TIM1_Init+0x138>)
 80012f4:	f003 fdfe 	bl	8004ef4 <HAL_TIMEx_ConfigBreakDeadTime>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80012fe:	f000 f851 	bl	80013a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001302:	4803      	ldr	r0, [pc, #12]	@ (8001310 <MX_TIM1_Init+0x138>)
 8001304:	f000 f8ea 	bl	80014dc <HAL_TIM_MspPostInit>

}
 8001308:	bf00      	nop
 800130a:	3758      	adds	r7, #88	@ 0x58
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20000328 	.word	0x20000328
 8001314:	40010000 	.word	0x40010000

08001318 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b088      	sub	sp, #32
 800131c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131e:	f107 030c 	add.w	r3, r7, #12
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]
 800132c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	60bb      	str	r3, [r7, #8]
 8001332:	4b15      	ldr	r3, [pc, #84]	@ (8001388 <MX_GPIO_Init+0x70>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	4a14      	ldr	r2, [pc, #80]	@ (8001388 <MX_GPIO_Init+0x70>)
 8001338:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800133c:	6313      	str	r3, [r2, #48]	@ 0x30
 800133e:	4b12      	ldr	r3, [pc, #72]	@ (8001388 <MX_GPIO_Init+0x70>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001342:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001346:	60bb      	str	r3, [r7, #8]
 8001348:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	607b      	str	r3, [r7, #4]
 800134e:	4b0e      	ldr	r3, [pc, #56]	@ (8001388 <MX_GPIO_Init+0x70>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	4a0d      	ldr	r2, [pc, #52]	@ (8001388 <MX_GPIO_Init+0x70>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6313      	str	r3, [r2, #48]	@ 0x30
 800135a:	4b0b      	ldr	r3, [pc, #44]	@ (8001388 <MX_GPIO_Init+0x70>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	607b      	str	r3, [r7, #4]
 8001364:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001366:	2301      	movs	r3, #1
 8001368:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800136e:	2301      	movs	r3, #1
 8001370:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001372:	f107 030c 	add.w	r3, r7, #12
 8001376:	4619      	mov	r1, r3
 8001378:	4804      	ldr	r0, [pc, #16]	@ (800138c <MX_GPIO_Init+0x74>)
 800137a:	f000 ff77 	bl	800226c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800137e:	bf00      	nop
 8001380:	3720      	adds	r7, #32
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40023800 	.word	0x40023800
 800138c:	40020000 	.word	0x40020000

08001390 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc1) {
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
/*	adc_valor = HAL_ADC_GetValue(hadc1);
	HAL_ADC_Stop_IT(hadc1);

	DUTY = ((adc_valor * 100) / 4096);*/

}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a8:	b672      	cpsid	i
}
 80013aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80013ac:	bf00      	nop
 80013ae:	e7fd      	b.n	80013ac <Error_Handler+0x8>

080013b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	607b      	str	r3, [r7, #4]
 80013ba:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <HAL_MspInit+0x4c>)
 80013bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013be:	4a0f      	ldr	r2, [pc, #60]	@ (80013fc <HAL_MspInit+0x4c>)
 80013c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013c6:	4b0d      	ldr	r3, [pc, #52]	@ (80013fc <HAL_MspInit+0x4c>)
 80013c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ce:	607b      	str	r3, [r7, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	603b      	str	r3, [r7, #0]
 80013d6:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <HAL_MspInit+0x4c>)
 80013d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013da:	4a08      	ldr	r2, [pc, #32]	@ (80013fc <HAL_MspInit+0x4c>)
 80013dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013e2:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <HAL_MspInit+0x4c>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ea:	603b      	str	r3, [r7, #0]
 80013ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800

08001400 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08a      	sub	sp, #40	@ 0x28
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001408:	f107 0314 	add.w	r3, r7, #20
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a1b      	ldr	r2, [pc, #108]	@ (800148c <HAL_ADC_MspInit+0x8c>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d12f      	bne.n	8001482 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	613b      	str	r3, [r7, #16]
 8001426:	4b1a      	ldr	r3, [pc, #104]	@ (8001490 <HAL_ADC_MspInit+0x90>)
 8001428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800142a:	4a19      	ldr	r2, [pc, #100]	@ (8001490 <HAL_ADC_MspInit+0x90>)
 800142c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001430:	6453      	str	r3, [r2, #68]	@ 0x44
 8001432:	4b17      	ldr	r3, [pc, #92]	@ (8001490 <HAL_ADC_MspInit+0x90>)
 8001434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800143a:	613b      	str	r3, [r7, #16]
 800143c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
 8001442:	4b13      	ldr	r3, [pc, #76]	@ (8001490 <HAL_ADC_MspInit+0x90>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	4a12      	ldr	r2, [pc, #72]	@ (8001490 <HAL_ADC_MspInit+0x90>)
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	6313      	str	r3, [r2, #48]	@ 0x30
 800144e:	4b10      	ldr	r3, [pc, #64]	@ (8001490 <HAL_ADC_MspInit+0x90>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800145a:	2302      	movs	r3, #2
 800145c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800145e:	2303      	movs	r3, #3
 8001460:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4619      	mov	r1, r3
 800146c:	4809      	ldr	r0, [pc, #36]	@ (8001494 <HAL_ADC_MspInit+0x94>)
 800146e:	f000 fefd 	bl	800226c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001472:	2200      	movs	r2, #0
 8001474:	2100      	movs	r1, #0
 8001476:	2012      	movs	r0, #18
 8001478:	f000 fec1 	bl	80021fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800147c:	2012      	movs	r0, #18
 800147e:	f000 feda 	bl	8002236 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001482:	bf00      	nop
 8001484:	3728      	adds	r7, #40	@ 0x28
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40012000 	.word	0x40012000
 8001490:	40023800 	.word	0x40023800
 8001494:	40020000 	.word	0x40020000

08001498 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001498:	b480      	push	{r7}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a0b      	ldr	r2, [pc, #44]	@ (80014d4 <HAL_TIM_Base_MspInit+0x3c>)
 80014a6:	4293      	cmp	r3, r2
 80014a8:	d10d      	bne.n	80014c6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	4b0a      	ldr	r3, [pc, #40]	@ (80014d8 <HAL_TIM_Base_MspInit+0x40>)
 80014b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014b2:	4a09      	ldr	r2, [pc, #36]	@ (80014d8 <HAL_TIM_Base_MspInit+0x40>)
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ba:	4b07      	ldr	r3, [pc, #28]	@ (80014d8 <HAL_TIM_Base_MspInit+0x40>)
 80014bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80014c6:	bf00      	nop
 80014c8:	3714      	adds	r7, #20
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	40010000 	.word	0x40010000
 80014d8:	40023800 	.word	0x40023800

080014dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b088      	sub	sp, #32
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e4:	f107 030c 	add.w	r3, r7, #12
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a12      	ldr	r2, [pc, #72]	@ (8001544 <HAL_TIM_MspPostInit+0x68>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d11e      	bne.n	800153c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
 8001502:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <HAL_TIM_MspPostInit+0x6c>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	4a10      	ldr	r2, [pc, #64]	@ (8001548 <HAL_TIM_MspPostInit+0x6c>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6313      	str	r3, [r2, #48]	@ 0x30
 800150e:	4b0e      	ldr	r3, [pc, #56]	@ (8001548 <HAL_TIM_MspPostInit+0x6c>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800151a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800151e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001520:	2302      	movs	r3, #2
 8001522:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001528:	2300      	movs	r3, #0
 800152a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800152c:	2301      	movs	r3, #1
 800152e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001530:	f107 030c 	add.w	r3, r7, #12
 8001534:	4619      	mov	r1, r3
 8001536:	4805      	ldr	r0, [pc, #20]	@ (800154c <HAL_TIM_MspPostInit+0x70>)
 8001538:	f000 fe98 	bl	800226c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800153c:	bf00      	nop
 800153e:	3720      	adds	r7, #32
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40010000 	.word	0x40010000
 8001548:	40023800 	.word	0x40023800
 800154c:	40020000 	.word	0x40020000

08001550 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001554:	bf00      	nop
 8001556:	e7fd      	b.n	8001554 <NMI_Handler+0x4>

08001558 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800155c:	bf00      	nop
 800155e:	e7fd      	b.n	800155c <HardFault_Handler+0x4>

08001560 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <MemManage_Handler+0x4>

08001568 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800156c:	bf00      	nop
 800156e:	e7fd      	b.n	800156c <BusFault_Handler+0x4>

08001570 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001574:	bf00      	nop
 8001576:	e7fd      	b.n	8001574 <UsageFault_Handler+0x4>

08001578 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800157c:	bf00      	nop
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001586:	b480      	push	{r7}
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800158a:	bf00      	nop
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr

08001594 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015a6:	f000 f96b 	bl	8001880 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
	...

080015b0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80015b4:	4802      	ldr	r0, [pc, #8]	@ (80015c0 <ADC_IRQHandler+0x10>)
 80015b6:	f000 f9ea 	bl	800198e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	200002e0 	.word	0x200002e0

080015c4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80015c8:	4802      	ldr	r0, [pc, #8]	@ (80015d4 <OTG_FS_IRQHandler+0x10>)
 80015ca:	f001 f92f 	bl	800282c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	2000185c 	.word	0x2000185c

080015d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  return 1;
 80015dc:	2301      	movs	r3, #1
}
 80015de:	4618      	mov	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <_kill>:

int _kill(int pid, int sig)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015f2:	f008 fcbd 	bl	8009f70 <__errno>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2216      	movs	r2, #22
 80015fa:	601a      	str	r2, [r3, #0]
  return -1;
 80015fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001600:	4618      	mov	r0, r3
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <_exit>:

void _exit (int status)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001610:	f04f 31ff 	mov.w	r1, #4294967295
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff ffe7 	bl	80015e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800161a:	bf00      	nop
 800161c:	e7fd      	b.n	800161a <_exit+0x12>

0800161e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b086      	sub	sp, #24
 8001622:	af00      	add	r7, sp, #0
 8001624:	60f8      	str	r0, [r7, #12]
 8001626:	60b9      	str	r1, [r7, #8]
 8001628:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800162a:	2300      	movs	r3, #0
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	e00a      	b.n	8001646 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001630:	f3af 8000 	nop.w
 8001634:	4601      	mov	r1, r0
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	1c5a      	adds	r2, r3, #1
 800163a:	60ba      	str	r2, [r7, #8]
 800163c:	b2ca      	uxtb	r2, r1
 800163e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	3301      	adds	r3, #1
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	697a      	ldr	r2, [r7, #20]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	429a      	cmp	r2, r3
 800164c:	dbf0      	blt.n	8001630 <_read+0x12>
  }

  return len;
 800164e:	687b      	ldr	r3, [r7, #4]
}
 8001650:	4618      	mov	r0, r3
 8001652:	3718      	adds	r7, #24
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	e009      	b.n	800167e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	1c5a      	adds	r2, r3, #1
 800166e:	60ba      	str	r2, [r7, #8]
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	4618      	mov	r0, r3
 8001674:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	3301      	adds	r3, #1
 800167c:	617b      	str	r3, [r7, #20]
 800167e:	697a      	ldr	r2, [r7, #20]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	429a      	cmp	r2, r3
 8001684:	dbf1      	blt.n	800166a <_write+0x12>
  }
  return len;
 8001686:	687b      	ldr	r3, [r7, #4]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3718      	adds	r7, #24
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <_close>:

int _close(int file)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001698:	f04f 33ff 	mov.w	r3, #4294967295
}
 800169c:	4618      	mov	r0, r3
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016b8:	605a      	str	r2, [r3, #4]
  return 0;
 80016ba:	2300      	movs	r3, #0
}
 80016bc:	4618      	mov	r0, r3
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <_isatty>:

int _isatty(int file)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016d0:	2301      	movs	r3, #1
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016de:	b480      	push	{r7}
 80016e0:	b085      	sub	sp, #20
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	60f8      	str	r0, [r7, #12]
 80016e6:	60b9      	str	r1, [r7, #8]
 80016e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3714      	adds	r7, #20
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001700:	4a14      	ldr	r2, [pc, #80]	@ (8001754 <_sbrk+0x5c>)
 8001702:	4b15      	ldr	r3, [pc, #84]	@ (8001758 <_sbrk+0x60>)
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800170c:	4b13      	ldr	r3, [pc, #76]	@ (800175c <_sbrk+0x64>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d102      	bne.n	800171a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001714:	4b11      	ldr	r3, [pc, #68]	@ (800175c <_sbrk+0x64>)
 8001716:	4a12      	ldr	r2, [pc, #72]	@ (8001760 <_sbrk+0x68>)
 8001718:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800171a:	4b10      	ldr	r3, [pc, #64]	@ (800175c <_sbrk+0x64>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4413      	add	r3, r2
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	429a      	cmp	r2, r3
 8001726:	d207      	bcs.n	8001738 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001728:	f008 fc22 	bl	8009f70 <__errno>
 800172c:	4603      	mov	r3, r0
 800172e:	220c      	movs	r2, #12
 8001730:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001732:	f04f 33ff 	mov.w	r3, #4294967295
 8001736:	e009      	b.n	800174c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001738:	4b08      	ldr	r3, [pc, #32]	@ (800175c <_sbrk+0x64>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800173e:	4b07      	ldr	r3, [pc, #28]	@ (800175c <_sbrk+0x64>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4413      	add	r3, r2
 8001746:	4a05      	ldr	r2, [pc, #20]	@ (800175c <_sbrk+0x64>)
 8001748:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800174a:	68fb      	ldr	r3, [r7, #12]
}
 800174c:	4618      	mov	r0, r3
 800174e:	3718      	adds	r7, #24
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20020000 	.word	0x20020000
 8001758:	00000400 	.word	0x00000400
 800175c:	20000374 	.word	0x20000374
 8001760:	200020b0 	.word	0x200020b0

08001764 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001768:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <SystemInit+0x20>)
 800176a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800176e:	4a05      	ldr	r2, [pc, #20]	@ (8001784 <SystemInit+0x20>)
 8001770:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001774:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	e000ed00 	.word	0xe000ed00

08001788 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001788:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800178c:	480d      	ldr	r0, [pc, #52]	@ (80017c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800178e:	490e      	ldr	r1, [pc, #56]	@ (80017c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001790:	4a0e      	ldr	r2, [pc, #56]	@ (80017cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001794:	e002      	b.n	800179c <LoopCopyDataInit>

08001796 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001796:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001798:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800179a:	3304      	adds	r3, #4

0800179c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800179c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800179e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017a0:	d3f9      	bcc.n	8001796 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017a2:	4a0b      	ldr	r2, [pc, #44]	@ (80017d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80017a4:	4c0b      	ldr	r4, [pc, #44]	@ (80017d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80017a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a8:	e001      	b.n	80017ae <LoopFillZerobss>

080017aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017ac:	3204      	adds	r2, #4

080017ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017b0:	d3fb      	bcc.n	80017aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017b2:	f7ff ffd7 	bl	8001764 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017b6:	f008 fbe1 	bl	8009f7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017ba:	f7ff fc1b 	bl	8000ff4 <main>
  bx  lr    
 80017be:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80017c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c8:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 80017cc:	0800db28 	.word	0x0800db28
  ldr r2, =_sbss
 80017d0:	200002c4 	.word	0x200002c4
  ldr r4, =_ebss
 80017d4:	200020ac 	.word	0x200020ac

080017d8 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017d8:	e7fe      	b.n	80017d8 <DMA1_Stream0_IRQHandler>
	...

080017dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017e0:	4b0e      	ldr	r3, [pc, #56]	@ (800181c <HAL_Init+0x40>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a0d      	ldr	r2, [pc, #52]	@ (800181c <HAL_Init+0x40>)
 80017e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017ec:	4b0b      	ldr	r3, [pc, #44]	@ (800181c <HAL_Init+0x40>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a0a      	ldr	r2, [pc, #40]	@ (800181c <HAL_Init+0x40>)
 80017f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f8:	4b08      	ldr	r3, [pc, #32]	@ (800181c <HAL_Init+0x40>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a07      	ldr	r2, [pc, #28]	@ (800181c <HAL_Init+0x40>)
 80017fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001802:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001804:	2003      	movs	r0, #3
 8001806:	f000 fcef 	bl	80021e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800180a:	200f      	movs	r0, #15
 800180c:	f000 f808 	bl	8001820 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001810:	f7ff fdce 	bl	80013b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40023c00 	.word	0x40023c00

08001820 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001828:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <HAL_InitTick+0x54>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	4b12      	ldr	r3, [pc, #72]	@ (8001878 <HAL_InitTick+0x58>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	4619      	mov	r1, r3
 8001832:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001836:	fbb3 f3f1 	udiv	r3, r3, r1
 800183a:	fbb2 f3f3 	udiv	r3, r2, r3
 800183e:	4618      	mov	r0, r3
 8001840:	f000 fd07 	bl	8002252 <HAL_SYSTICK_Config>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e00e      	b.n	800186c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b0f      	cmp	r3, #15
 8001852:	d80a      	bhi.n	800186a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001854:	2200      	movs	r2, #0
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	f04f 30ff 	mov.w	r0, #4294967295
 800185c:	f000 fccf 	bl	80021fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001860:	4a06      	ldr	r2, [pc, #24]	@ (800187c <HAL_InitTick+0x5c>)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001866:	2300      	movs	r3, #0
 8001868:	e000      	b.n	800186c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
}
 800186c:	4618      	mov	r0, r3
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20000000 	.word	0x20000000
 8001878:	20000008 	.word	0x20000008
 800187c:	20000004 	.word	0x20000004

08001880 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001884:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <HAL_IncTick+0x20>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	461a      	mov	r2, r3
 800188a:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <HAL_IncTick+0x24>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4413      	add	r3, r2
 8001890:	4a04      	ldr	r2, [pc, #16]	@ (80018a4 <HAL_IncTick+0x24>)
 8001892:	6013      	str	r3, [r2, #0]
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	20000008 	.word	0x20000008
 80018a4:	20000378 	.word	0x20000378

080018a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return uwTick;
 80018ac:	4b03      	ldr	r3, [pc, #12]	@ (80018bc <HAL_GetTick+0x14>)
 80018ae:	681b      	ldr	r3, [r3, #0]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	20000378 	.word	0x20000378

080018c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c8:	f7ff ffee 	bl	80018a8 <HAL_GetTick>
 80018cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d8:	d005      	beq.n	80018e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018da:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <HAL_Delay+0x44>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4413      	add	r3, r2
 80018e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018e6:	bf00      	nop
 80018e8:	f7ff ffde 	bl	80018a8 <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d8f7      	bhi.n	80018e8 <HAL_Delay+0x28>
  {
  }
}
 80018f8:	bf00      	nop
 80018fa:	bf00      	nop
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	20000008 	.word	0x20000008

08001908 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001910:	2300      	movs	r3, #0
 8001912:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d101      	bne.n	800191e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e033      	b.n	8001986 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001922:	2b00      	cmp	r3, #0
 8001924:	d109      	bne.n	800193a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7ff fd6a 	bl	8001400 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2200      	movs	r2, #0
 8001936:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193e:	f003 0310 	and.w	r3, r3, #16
 8001942:	2b00      	cmp	r3, #0
 8001944:	d118      	bne.n	8001978 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800194e:	f023 0302 	bic.w	r3, r3, #2
 8001952:	f043 0202 	orr.w	r2, r3, #2
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f000 fa6e 	bl	8001e3c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	f023 0303 	bic.w	r3, r3, #3
 800196e:	f043 0201 	orr.w	r2, r3, #1
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	641a      	str	r2, [r3, #64]	@ 0x40
 8001976:	e001      	b.n	800197c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001978:	2301      	movs	r3, #1
 800197a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2200      	movs	r2, #0
 8001980:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001984:	7bfb      	ldrb	r3, [r7, #15]
}
 8001986:	4618      	mov	r0, r3
 8001988:	3710      	adds	r7, #16
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b086      	sub	sp, #24
 8001992:	af00      	add	r7, sp, #0
 8001994:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001996:	2300      	movs	r3, #0
 8001998:	617b      	str	r3, [r7, #20]
 800199a:	2300      	movs	r3, #0
 800199c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	f003 0320 	and.w	r3, r3, #32
 80019bc:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d049      	beq.n	8001a58 <HAL_ADC_IRQHandler+0xca>
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d046      	beq.n	8001a58 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	f003 0310 	and.w	r3, r3, #16
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d105      	bne.n	80019e2 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d12b      	bne.n	8001a48 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d127      	bne.n	8001a48 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019fe:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d006      	beq.n	8001a14 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d119      	bne.n	8001a48 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	685a      	ldr	r2, [r3, #4]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f022 0220 	bic.w	r2, r2, #32
 8001a22:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d105      	bne.n	8001a48 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a40:	f043 0201 	orr.w	r2, r3, #1
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f7ff fca1 	bl	8001390 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f06f 0212 	mvn.w	r2, #18
 8001a56:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f003 0304 	and.w	r3, r3, #4
 8001a5e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a66:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d057      	beq.n	8001b1e <HAL_ADC_IRQHandler+0x190>
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d054      	beq.n	8001b1e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a78:	f003 0310 	and.w	r3, r3, #16
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d105      	bne.n	8001a8c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a84:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d139      	bne.n	8001b0e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aa0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d006      	beq.n	8001ab6 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d12b      	bne.n	8001b0e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d124      	bne.n	8001b0e <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d11d      	bne.n	8001b0e <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d119      	bne.n	8001b0e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	685a      	ldr	r2, [r3, #4]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ae8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d105      	bne.n	8001b0e <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b06:	f043 0201 	orr.w	r2, r3, #1
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	f000 fa90 	bl	8002034 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f06f 020c 	mvn.w	r2, #12
 8001b1c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	f003 0301 	and.w	r3, r3, #1
 8001b24:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b2c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d017      	beq.n	8001b64 <HAL_ADC_IRQHandler+0x1d6>
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d014      	beq.n	8001b64 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f003 0301 	and.w	r3, r3, #1
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d10d      	bne.n	8001b64 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b54:	6878      	ldr	r0, [r7, #4]
 8001b56:	f000 f82a 	bl	8001bae <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f06f 0201 	mvn.w	r2, #1
 8001b62:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f003 0320 	and.w	r3, r3, #32
 8001b6a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b72:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d015      	beq.n	8001ba6 <HAL_ADC_IRQHandler+0x218>
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d012      	beq.n	8001ba6 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b84:	f043 0202 	orr.w	r2, r3, #2
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f06f 0220 	mvn.w	r2, #32
 8001b94:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f000 f813 	bl	8001bc2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f06f 0220 	mvn.w	r2, #32
 8001ba4:	601a      	str	r2, [r3, #0]
  }
}
 8001ba6:	bf00      	nop
 8001ba8:	3718      	adds	r7, #24
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b083      	sub	sp, #12
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	b083      	sub	sp, #12
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
	...

08001bd8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001be2:	2300      	movs	r3, #0
 8001be4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d101      	bne.n	8001bf4 <HAL_ADC_ConfigChannel+0x1c>
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	e113      	b.n	8001e1c <HAL_ADC_ConfigChannel+0x244>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b09      	cmp	r3, #9
 8001c02:	d925      	bls.n	8001c50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	68d9      	ldr	r1, [r3, #12]
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	461a      	mov	r2, r3
 8001c12:	4613      	mov	r3, r2
 8001c14:	005b      	lsls	r3, r3, #1
 8001c16:	4413      	add	r3, r2
 8001c18:	3b1e      	subs	r3, #30
 8001c1a:	2207      	movs	r2, #7
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43da      	mvns	r2, r3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	400a      	ands	r2, r1
 8001c28:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	68d9      	ldr	r1, [r3, #12]
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	4403      	add	r3, r0
 8001c42:	3b1e      	subs	r3, #30
 8001c44:	409a      	lsls	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	e022      	b.n	8001c96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	6919      	ldr	r1, [r3, #16]
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	4613      	mov	r3, r2
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	4413      	add	r3, r2
 8001c64:	2207      	movs	r2, #7
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43da      	mvns	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	400a      	ands	r2, r1
 8001c72:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6919      	ldr	r1, [r3, #16]
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	689a      	ldr	r2, [r3, #8]
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	4618      	mov	r0, r3
 8001c86:	4603      	mov	r3, r0
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4403      	add	r3, r0
 8001c8c:	409a      	lsls	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	430a      	orrs	r2, r1
 8001c94:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2b06      	cmp	r3, #6
 8001c9c:	d824      	bhi.n	8001ce8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685a      	ldr	r2, [r3, #4]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	4413      	add	r3, r2
 8001cae:	3b05      	subs	r3, #5
 8001cb0:	221f      	movs	r2, #31
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	43da      	mvns	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	400a      	ands	r2, r1
 8001cbe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	b29b      	uxth	r3, r3
 8001ccc:	4618      	mov	r0, r3
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685a      	ldr	r2, [r3, #4]
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	3b05      	subs	r3, #5
 8001cda:	fa00 f203 	lsl.w	r2, r0, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ce6:	e04c      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	2b0c      	cmp	r3, #12
 8001cee:	d824      	bhi.n	8001d3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685a      	ldr	r2, [r3, #4]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	4413      	add	r3, r2
 8001d00:	3b23      	subs	r3, #35	@ 0x23
 8001d02:	221f      	movs	r2, #31
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	43da      	mvns	r2, r3
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	400a      	ands	r2, r1
 8001d10:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	4618      	mov	r0, r3
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685a      	ldr	r2, [r3, #4]
 8001d24:	4613      	mov	r3, r2
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	4413      	add	r3, r2
 8001d2a:	3b23      	subs	r3, #35	@ 0x23
 8001d2c:	fa00 f203 	lsl.w	r2, r0, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	430a      	orrs	r2, r1
 8001d36:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d38:	e023      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685a      	ldr	r2, [r3, #4]
 8001d44:	4613      	mov	r3, r2
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	4413      	add	r3, r2
 8001d4a:	3b41      	subs	r3, #65	@ 0x41
 8001d4c:	221f      	movs	r2, #31
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43da      	mvns	r2, r3
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	400a      	ands	r2, r1
 8001d5a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	4618      	mov	r0, r3
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4413      	add	r3, r2
 8001d74:	3b41      	subs	r3, #65	@ 0x41
 8001d76:	fa00 f203 	lsl.w	r2, r0, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d82:	4b29      	ldr	r3, [pc, #164]	@ (8001e28 <HAL_ADC_ConfigChannel+0x250>)
 8001d84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a28      	ldr	r2, [pc, #160]	@ (8001e2c <HAL_ADC_ConfigChannel+0x254>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d10f      	bne.n	8001db0 <HAL_ADC_ConfigChannel+0x1d8>
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b12      	cmp	r3, #18
 8001d96:	d10b      	bne.n	8001db0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a1d      	ldr	r2, [pc, #116]	@ (8001e2c <HAL_ADC_ConfigChannel+0x254>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d12b      	bne.n	8001e12 <HAL_ADC_ConfigChannel+0x23a>
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a1c      	ldr	r2, [pc, #112]	@ (8001e30 <HAL_ADC_ConfigChannel+0x258>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d003      	beq.n	8001dcc <HAL_ADC_ConfigChannel+0x1f4>
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2b11      	cmp	r3, #17
 8001dca:	d122      	bne.n	8001e12 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a11      	ldr	r2, [pc, #68]	@ (8001e30 <HAL_ADC_ConfigChannel+0x258>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d111      	bne.n	8001e12 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001dee:	4b11      	ldr	r3, [pc, #68]	@ (8001e34 <HAL_ADC_ConfigChannel+0x25c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a11      	ldr	r2, [pc, #68]	@ (8001e38 <HAL_ADC_ConfigChannel+0x260>)
 8001df4:	fba2 2303 	umull	r2, r3, r2, r3
 8001df8:	0c9a      	lsrs	r2, r3, #18
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4413      	add	r3, r2
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001e04:	e002      	b.n	8001e0c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	3b01      	subs	r3, #1
 8001e0a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1f9      	bne.n	8001e06 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001e1a:	2300      	movs	r3, #0
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3714      	adds	r7, #20
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	40012300 	.word	0x40012300
 8001e2c:	40012000 	.word	0x40012000
 8001e30:	10000012 	.word	0x10000012
 8001e34:	20000000 	.word	0x20000000
 8001e38:	431bde83 	.word	0x431bde83

08001e3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e44:	4b79      	ldr	r3, [pc, #484]	@ (800202c <ADC_Init+0x1f0>)
 8001e46:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	685a      	ldr	r2, [r3, #4]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	685a      	ldr	r2, [r3, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	6859      	ldr	r1, [r3, #4]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	021a      	lsls	r2, r3, #8
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001e94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	6859      	ldr	r1, [r3, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	689a      	ldr	r2, [r3, #8]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001eb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	6899      	ldr	r1, [r3, #8]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68da      	ldr	r2, [r3, #12]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ece:	4a58      	ldr	r2, [pc, #352]	@ (8002030 <ADC_Init+0x1f4>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d022      	beq.n	8001f1a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689a      	ldr	r2, [r3, #8]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001ee2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6899      	ldr	r1, [r3, #8]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	430a      	orrs	r2, r1
 8001ef4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689a      	ldr	r2, [r3, #8]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001f04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	6899      	ldr	r1, [r3, #8]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	430a      	orrs	r2, r1
 8001f16:	609a      	str	r2, [r3, #8]
 8001f18:	e00f      	b.n	8001f3a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	689a      	ldr	r2, [r3, #8]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f28:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	689a      	ldr	r2, [r3, #8]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001f38:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	689a      	ldr	r2, [r3, #8]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f022 0202 	bic.w	r2, r2, #2
 8001f48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	6899      	ldr	r1, [r3, #8]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	7e1b      	ldrb	r3, [r3, #24]
 8001f54:	005a      	lsls	r2, r3, #1
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d01b      	beq.n	8001fa0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	685a      	ldr	r2, [r3, #4]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f76:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	685a      	ldr	r2, [r3, #4]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001f86:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	6859      	ldr	r1, [r3, #4]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f92:	3b01      	subs	r3, #1
 8001f94:	035a      	lsls	r2, r3, #13
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	430a      	orrs	r2, r1
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	e007      	b.n	8001fb0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	685a      	ldr	r2, [r3, #4]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fae:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001fbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	051a      	lsls	r2, r3, #20
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	689a      	ldr	r2, [r3, #8]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001fe4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6899      	ldr	r1, [r3, #8]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001ff2:	025a      	lsls	r2, r3, #9
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800200a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	6899      	ldr	r1, [r3, #8]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	029a      	lsls	r2, r3, #10
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	430a      	orrs	r2, r1
 800201e:	609a      	str	r2, [r3, #8]
}
 8002020:	bf00      	nop
 8002022:	3714      	adds	r7, #20
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	40012300 	.word	0x40012300
 8002030:	0f000001 	.word	0x0f000001

08002034 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002058:	4b0c      	ldr	r3, [pc, #48]	@ (800208c <__NVIC_SetPriorityGrouping+0x44>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800205e:	68ba      	ldr	r2, [r7, #8]
 8002060:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002064:	4013      	ands	r3, r2
 8002066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002070:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002074:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800207a:	4a04      	ldr	r2, [pc, #16]	@ (800208c <__NVIC_SetPriorityGrouping+0x44>)
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	60d3      	str	r3, [r2, #12]
}
 8002080:	bf00      	nop
 8002082:	3714      	adds	r7, #20
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002094:	4b04      	ldr	r3, [pc, #16]	@ (80020a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	0a1b      	lsrs	r3, r3, #8
 800209a:	f003 0307 	and.w	r3, r3, #7
}
 800209e:	4618      	mov	r0, r3
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	db0b      	blt.n	80020d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	f003 021f 	and.w	r2, r3, #31
 80020c4:	4907      	ldr	r1, [pc, #28]	@ (80020e4 <__NVIC_EnableIRQ+0x38>)
 80020c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ca:	095b      	lsrs	r3, r3, #5
 80020cc:	2001      	movs	r0, #1
 80020ce:	fa00 f202 	lsl.w	r2, r0, r2
 80020d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020d6:	bf00      	nop
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	e000e100 	.word	0xe000e100

080020e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	6039      	str	r1, [r7, #0]
 80020f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	db0a      	blt.n	8002112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	490c      	ldr	r1, [pc, #48]	@ (8002134 <__NVIC_SetPriority+0x4c>)
 8002102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002106:	0112      	lsls	r2, r2, #4
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	440b      	add	r3, r1
 800210c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002110:	e00a      	b.n	8002128 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	b2da      	uxtb	r2, r3
 8002116:	4908      	ldr	r1, [pc, #32]	@ (8002138 <__NVIC_SetPriority+0x50>)
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	f003 030f 	and.w	r3, r3, #15
 800211e:	3b04      	subs	r3, #4
 8002120:	0112      	lsls	r2, r2, #4
 8002122:	b2d2      	uxtb	r2, r2
 8002124:	440b      	add	r3, r1
 8002126:	761a      	strb	r2, [r3, #24]
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	e000e100 	.word	0xe000e100
 8002138:	e000ed00 	.word	0xe000ed00

0800213c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800213c:	b480      	push	{r7}
 800213e:	b089      	sub	sp, #36	@ 0x24
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	f1c3 0307 	rsb	r3, r3, #7
 8002156:	2b04      	cmp	r3, #4
 8002158:	bf28      	it	cs
 800215a:	2304      	movcs	r3, #4
 800215c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	3304      	adds	r3, #4
 8002162:	2b06      	cmp	r3, #6
 8002164:	d902      	bls.n	800216c <NVIC_EncodePriority+0x30>
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	3b03      	subs	r3, #3
 800216a:	e000      	b.n	800216e <NVIC_EncodePriority+0x32>
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002170:	f04f 32ff 	mov.w	r2, #4294967295
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	43da      	mvns	r2, r3
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	401a      	ands	r2, r3
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002184:	f04f 31ff 	mov.w	r1, #4294967295
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	fa01 f303 	lsl.w	r3, r1, r3
 800218e:	43d9      	mvns	r1, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002194:	4313      	orrs	r3, r2
         );
}
 8002196:	4618      	mov	r0, r3
 8002198:	3724      	adds	r7, #36	@ 0x24
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
	...

080021a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	3b01      	subs	r3, #1
 80021b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021b4:	d301      	bcc.n	80021ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021b6:	2301      	movs	r3, #1
 80021b8:	e00f      	b.n	80021da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ba:	4a0a      	ldr	r2, [pc, #40]	@ (80021e4 <SysTick_Config+0x40>)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	3b01      	subs	r3, #1
 80021c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021c2:	210f      	movs	r1, #15
 80021c4:	f04f 30ff 	mov.w	r0, #4294967295
 80021c8:	f7ff ff8e 	bl	80020e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021cc:	4b05      	ldr	r3, [pc, #20]	@ (80021e4 <SysTick_Config+0x40>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021d2:	4b04      	ldr	r3, [pc, #16]	@ (80021e4 <SysTick_Config+0x40>)
 80021d4:	2207      	movs	r2, #7
 80021d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	e000e010 	.word	0xe000e010

080021e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f7ff ff29 	bl	8002048 <__NVIC_SetPriorityGrouping>
}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021fe:	b580      	push	{r7, lr}
 8002200:	b086      	sub	sp, #24
 8002202:	af00      	add	r7, sp, #0
 8002204:	4603      	mov	r3, r0
 8002206:	60b9      	str	r1, [r7, #8]
 8002208:	607a      	str	r2, [r7, #4]
 800220a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800220c:	2300      	movs	r3, #0
 800220e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002210:	f7ff ff3e 	bl	8002090 <__NVIC_GetPriorityGrouping>
 8002214:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	68b9      	ldr	r1, [r7, #8]
 800221a:	6978      	ldr	r0, [r7, #20]
 800221c:	f7ff ff8e 	bl	800213c <NVIC_EncodePriority>
 8002220:	4602      	mov	r2, r0
 8002222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002226:	4611      	mov	r1, r2
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff ff5d 	bl	80020e8 <__NVIC_SetPriority>
}
 800222e:	bf00      	nop
 8002230:	3718      	adds	r7, #24
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b082      	sub	sp, #8
 800223a:	af00      	add	r7, sp, #0
 800223c:	4603      	mov	r3, r0
 800223e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff ff31 	bl	80020ac <__NVIC_EnableIRQ>
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	b082      	sub	sp, #8
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7ff ffa2 	bl	80021a4 <SysTick_Config>
 8002260:	4603      	mov	r3, r0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800226c:	b480      	push	{r7}
 800226e:	b089      	sub	sp, #36	@ 0x24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002276:	2300      	movs	r3, #0
 8002278:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800227e:	2300      	movs	r3, #0
 8002280:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002282:	2300      	movs	r3, #0
 8002284:	61fb      	str	r3, [r7, #28]
 8002286:	e159      	b.n	800253c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002288:	2201      	movs	r2, #1
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	697a      	ldr	r2, [r7, #20]
 8002298:	4013      	ands	r3, r2
 800229a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	f040 8148 	bne.w	8002536 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d005      	beq.n	80022be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d130      	bne.n	8002320 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	2203      	movs	r2, #3
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022f4:	2201      	movs	r2, #1
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	4013      	ands	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	091b      	lsrs	r3, r3, #4
 800230a:	f003 0201 	and.w	r2, r3, #1
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4313      	orrs	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f003 0303 	and.w	r3, r3, #3
 8002328:	2b03      	cmp	r3, #3
 800232a:	d017      	beq.n	800235c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	2203      	movs	r2, #3
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	43db      	mvns	r3, r3
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	4013      	ands	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4313      	orrs	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f003 0303 	and.w	r3, r3, #3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d123      	bne.n	80023b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	08da      	lsrs	r2, r3, #3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	3208      	adds	r2, #8
 8002370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002374:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	f003 0307 	and.w	r3, r3, #7
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	220f      	movs	r2, #15
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4013      	ands	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	691a      	ldr	r2, [r3, #16]
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	4313      	orrs	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	08da      	lsrs	r2, r3, #3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	3208      	adds	r2, #8
 80023aa:	69b9      	ldr	r1, [r7, #24]
 80023ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	2203      	movs	r2, #3
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	43db      	mvns	r3, r3
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	4013      	ands	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f003 0203 	and.w	r2, r3, #3
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	4313      	orrs	r3, r2
 80023dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f000 80a2 	beq.w	8002536 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	4b57      	ldr	r3, [pc, #348]	@ (8002554 <HAL_GPIO_Init+0x2e8>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fa:	4a56      	ldr	r2, [pc, #344]	@ (8002554 <HAL_GPIO_Init+0x2e8>)
 80023fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002400:	6453      	str	r3, [r2, #68]	@ 0x44
 8002402:	4b54      	ldr	r3, [pc, #336]	@ (8002554 <HAL_GPIO_Init+0x2e8>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002406:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800240a:	60fb      	str	r3, [r7, #12]
 800240c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800240e:	4a52      	ldr	r2, [pc, #328]	@ (8002558 <HAL_GPIO_Init+0x2ec>)
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	089b      	lsrs	r3, r3, #2
 8002414:	3302      	adds	r3, #2
 8002416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800241a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	f003 0303 	and.w	r3, r3, #3
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	220f      	movs	r2, #15
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	43db      	mvns	r3, r3
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	4013      	ands	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a49      	ldr	r2, [pc, #292]	@ (800255c <HAL_GPIO_Init+0x2f0>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d019      	beq.n	800246e <HAL_GPIO_Init+0x202>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a48      	ldr	r2, [pc, #288]	@ (8002560 <HAL_GPIO_Init+0x2f4>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d013      	beq.n	800246a <HAL_GPIO_Init+0x1fe>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a47      	ldr	r2, [pc, #284]	@ (8002564 <HAL_GPIO_Init+0x2f8>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d00d      	beq.n	8002466 <HAL_GPIO_Init+0x1fa>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a46      	ldr	r2, [pc, #280]	@ (8002568 <HAL_GPIO_Init+0x2fc>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d007      	beq.n	8002462 <HAL_GPIO_Init+0x1f6>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a45      	ldr	r2, [pc, #276]	@ (800256c <HAL_GPIO_Init+0x300>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d101      	bne.n	800245e <HAL_GPIO_Init+0x1f2>
 800245a:	2304      	movs	r3, #4
 800245c:	e008      	b.n	8002470 <HAL_GPIO_Init+0x204>
 800245e:	2307      	movs	r3, #7
 8002460:	e006      	b.n	8002470 <HAL_GPIO_Init+0x204>
 8002462:	2303      	movs	r3, #3
 8002464:	e004      	b.n	8002470 <HAL_GPIO_Init+0x204>
 8002466:	2302      	movs	r3, #2
 8002468:	e002      	b.n	8002470 <HAL_GPIO_Init+0x204>
 800246a:	2301      	movs	r3, #1
 800246c:	e000      	b.n	8002470 <HAL_GPIO_Init+0x204>
 800246e:	2300      	movs	r3, #0
 8002470:	69fa      	ldr	r2, [r7, #28]
 8002472:	f002 0203 	and.w	r2, r2, #3
 8002476:	0092      	lsls	r2, r2, #2
 8002478:	4093      	lsls	r3, r2
 800247a:	69ba      	ldr	r2, [r7, #24]
 800247c:	4313      	orrs	r3, r2
 800247e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002480:	4935      	ldr	r1, [pc, #212]	@ (8002558 <HAL_GPIO_Init+0x2ec>)
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	089b      	lsrs	r3, r3, #2
 8002486:	3302      	adds	r3, #2
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800248e:	4b38      	ldr	r3, [pc, #224]	@ (8002570 <HAL_GPIO_Init+0x304>)
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	43db      	mvns	r3, r3
 8002498:	69ba      	ldr	r2, [r7, #24]
 800249a:	4013      	ands	r3, r2
 800249c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d003      	beq.n	80024b2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024b2:	4a2f      	ldr	r2, [pc, #188]	@ (8002570 <HAL_GPIO_Init+0x304>)
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002570 <HAL_GPIO_Init+0x304>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	43db      	mvns	r3, r3
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	4013      	ands	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d003      	beq.n	80024dc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024d4:	69ba      	ldr	r2, [r7, #24]
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	4313      	orrs	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024dc:	4a24      	ldr	r2, [pc, #144]	@ (8002570 <HAL_GPIO_Init+0x304>)
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024e2:	4b23      	ldr	r3, [pc, #140]	@ (8002570 <HAL_GPIO_Init+0x304>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	43db      	mvns	r3, r3
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	4013      	ands	r3, r2
 80024f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024fe:	69ba      	ldr	r2, [r7, #24]
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	4313      	orrs	r3, r2
 8002504:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002506:	4a1a      	ldr	r2, [pc, #104]	@ (8002570 <HAL_GPIO_Init+0x304>)
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800250c:	4b18      	ldr	r3, [pc, #96]	@ (8002570 <HAL_GPIO_Init+0x304>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	43db      	mvns	r3, r3
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	4013      	ands	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002528:	69ba      	ldr	r2, [r7, #24]
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	4313      	orrs	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002530:	4a0f      	ldr	r2, [pc, #60]	@ (8002570 <HAL_GPIO_Init+0x304>)
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	3301      	adds	r3, #1
 800253a:	61fb      	str	r3, [r7, #28]
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	2b0f      	cmp	r3, #15
 8002540:	f67f aea2 	bls.w	8002288 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002544:	bf00      	nop
 8002546:	bf00      	nop
 8002548:	3724      	adds	r7, #36	@ 0x24
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	40023800 	.word	0x40023800
 8002558:	40013800 	.word	0x40013800
 800255c:	40020000 	.word	0x40020000
 8002560:	40020400 	.word	0x40020400
 8002564:	40020800 	.word	0x40020800
 8002568:	40020c00 	.word	0x40020c00
 800256c:	40021000 	.word	0x40021000
 8002570:	40013c00 	.word	0x40013c00

08002574 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	460b      	mov	r3, r1
 800257e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	691a      	ldr	r2, [r3, #16]
 8002584:	887b      	ldrh	r3, [r7, #2]
 8002586:	4013      	ands	r3, r2
 8002588:	2b00      	cmp	r3, #0
 800258a:	d002      	beq.n	8002592 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800258c:	2301      	movs	r3, #1
 800258e:	73fb      	strb	r3, [r7, #15]
 8002590:	e001      	b.n	8002596 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002592:	2300      	movs	r3, #0
 8002594:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002596:	7bfb      	ldrb	r3, [r7, #15]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3714      	adds	r7, #20
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr

080025a4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b086      	sub	sp, #24
 80025a8:	af02      	add	r7, sp, #8
 80025aa:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d101      	bne.n	80025b6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e101      	b.n	80027ba <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d106      	bne.n	80025d6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f006 f9df 	bl	8008994 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2203      	movs	r2, #3
 80025da:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025e4:	d102      	bne.n	80025ec <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f002 fde8 	bl	80051c6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6818      	ldr	r0, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	7c1a      	ldrb	r2, [r3, #16]
 80025fe:	f88d 2000 	strb.w	r2, [sp]
 8002602:	3304      	adds	r3, #4
 8002604:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002606:	f002 fcc7 	bl	8004f98 <USB_CoreInit>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d005      	beq.n	800261c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2202      	movs	r2, #2
 8002614:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002618:	2301      	movs	r3, #1
 800261a:	e0ce      	b.n	80027ba <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2100      	movs	r1, #0
 8002622:	4618      	mov	r0, r3
 8002624:	f002 fde0 	bl	80051e8 <USB_SetCurrentMode>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d005      	beq.n	800263a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2202      	movs	r2, #2
 8002632:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e0bf      	b.n	80027ba <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800263a:	2300      	movs	r3, #0
 800263c:	73fb      	strb	r3, [r7, #15]
 800263e:	e04a      	b.n	80026d6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002640:	7bfa      	ldrb	r2, [r7, #15]
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	4613      	mov	r3, r2
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	4413      	add	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	440b      	add	r3, r1
 800264e:	3315      	adds	r3, #21
 8002650:	2201      	movs	r2, #1
 8002652:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002654:	7bfa      	ldrb	r2, [r7, #15]
 8002656:	6879      	ldr	r1, [r7, #4]
 8002658:	4613      	mov	r3, r2
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	4413      	add	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	440b      	add	r3, r1
 8002662:	3314      	adds	r3, #20
 8002664:	7bfa      	ldrb	r2, [r7, #15]
 8002666:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002668:	7bfa      	ldrb	r2, [r7, #15]
 800266a:	7bfb      	ldrb	r3, [r7, #15]
 800266c:	b298      	uxth	r0, r3
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	4613      	mov	r3, r2
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	4413      	add	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	440b      	add	r3, r1
 800267a:	332e      	adds	r3, #46	@ 0x2e
 800267c:	4602      	mov	r2, r0
 800267e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002680:	7bfa      	ldrb	r2, [r7, #15]
 8002682:	6879      	ldr	r1, [r7, #4]
 8002684:	4613      	mov	r3, r2
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	4413      	add	r3, r2
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	440b      	add	r3, r1
 800268e:	3318      	adds	r3, #24
 8002690:	2200      	movs	r2, #0
 8002692:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002694:	7bfa      	ldrb	r2, [r7, #15]
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	4613      	mov	r3, r2
 800269a:	00db      	lsls	r3, r3, #3
 800269c:	4413      	add	r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	440b      	add	r3, r1
 80026a2:	331c      	adds	r3, #28
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80026a8:	7bfa      	ldrb	r2, [r7, #15]
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	4613      	mov	r3, r2
 80026ae:	00db      	lsls	r3, r3, #3
 80026b0:	4413      	add	r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	440b      	add	r3, r1
 80026b6:	3320      	adds	r3, #32
 80026b8:	2200      	movs	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80026bc:	7bfa      	ldrb	r2, [r7, #15]
 80026be:	6879      	ldr	r1, [r7, #4]
 80026c0:	4613      	mov	r3, r2
 80026c2:	00db      	lsls	r3, r3, #3
 80026c4:	4413      	add	r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	440b      	add	r3, r1
 80026ca:	3324      	adds	r3, #36	@ 0x24
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026d0:	7bfb      	ldrb	r3, [r7, #15]
 80026d2:	3301      	adds	r3, #1
 80026d4:	73fb      	strb	r3, [r7, #15]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	791b      	ldrb	r3, [r3, #4]
 80026da:	7bfa      	ldrb	r2, [r7, #15]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d3af      	bcc.n	8002640 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026e0:	2300      	movs	r3, #0
 80026e2:	73fb      	strb	r3, [r7, #15]
 80026e4:	e044      	b.n	8002770 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80026e6:	7bfa      	ldrb	r2, [r7, #15]
 80026e8:	6879      	ldr	r1, [r7, #4]
 80026ea:	4613      	mov	r3, r2
 80026ec:	00db      	lsls	r3, r3, #3
 80026ee:	4413      	add	r3, r2
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	440b      	add	r3, r1
 80026f4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80026f8:	2200      	movs	r2, #0
 80026fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80026fc:	7bfa      	ldrb	r2, [r7, #15]
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	4613      	mov	r3, r2
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	4413      	add	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	440b      	add	r3, r1
 800270a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800270e:	7bfa      	ldrb	r2, [r7, #15]
 8002710:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002712:	7bfa      	ldrb	r2, [r7, #15]
 8002714:	6879      	ldr	r1, [r7, #4]
 8002716:	4613      	mov	r3, r2
 8002718:	00db      	lsls	r3, r3, #3
 800271a:	4413      	add	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	440b      	add	r3, r1
 8002720:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002724:	2200      	movs	r2, #0
 8002726:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002728:	7bfa      	ldrb	r2, [r7, #15]
 800272a:	6879      	ldr	r1, [r7, #4]
 800272c:	4613      	mov	r3, r2
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	4413      	add	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	440b      	add	r3, r1
 8002736:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800273a:	2200      	movs	r2, #0
 800273c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800273e:	7bfa      	ldrb	r2, [r7, #15]
 8002740:	6879      	ldr	r1, [r7, #4]
 8002742:	4613      	mov	r3, r2
 8002744:	00db      	lsls	r3, r3, #3
 8002746:	4413      	add	r3, r2
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	440b      	add	r3, r1
 800274c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002754:	7bfa      	ldrb	r2, [r7, #15]
 8002756:	6879      	ldr	r1, [r7, #4]
 8002758:	4613      	mov	r3, r2
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	4413      	add	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	440b      	add	r3, r1
 8002762:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800276a:	7bfb      	ldrb	r3, [r7, #15]
 800276c:	3301      	adds	r3, #1
 800276e:	73fb      	strb	r3, [r7, #15]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	791b      	ldrb	r3, [r3, #4]
 8002774:	7bfa      	ldrb	r2, [r7, #15]
 8002776:	429a      	cmp	r2, r3
 8002778:	d3b5      	bcc.n	80026e6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6818      	ldr	r0, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	7c1a      	ldrb	r2, [r3, #16]
 8002782:	f88d 2000 	strb.w	r2, [sp]
 8002786:	3304      	adds	r3, #4
 8002788:	cb0e      	ldmia	r3, {r1, r2, r3}
 800278a:	f002 fd79 	bl	8005280 <USB_DevInit>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d005      	beq.n	80027a0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2202      	movs	r2, #2
 8002798:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e00c      	b.n	80027ba <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f003 fdbd 	bl	8006332 <USB_DevDisconnect>

  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b084      	sub	sp, #16
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d101      	bne.n	80027de <HAL_PCD_Start+0x1c>
 80027da:	2302      	movs	r3, #2
 80027dc:	e022      	b.n	8002824 <HAL_PCD_Start+0x62>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d009      	beq.n	8002806 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d105      	bne.n	8002806 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027fe:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f002 fcca 	bl	80051a4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f003 fd6b 	bl	80062f0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b08d      	sub	sp, #52	@ 0x34
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800283a:	6a3b      	ldr	r3, [r7, #32]
 800283c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f003 fe29 	bl	800649a <USB_GetMode>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	f040 848c 	bne.w	8003168 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4618      	mov	r0, r3
 8002856:	f003 fd8d 	bl	8006374 <USB_ReadInterrupts>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	f000 8482 	beq.w	8003166 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	0a1b      	lsrs	r3, r3, #8
 800286c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f003 fd7a 	bl	8006374 <USB_ReadInterrupts>
 8002880:	4603      	mov	r3, r0
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b02      	cmp	r3, #2
 8002888:	d107      	bne.n	800289a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	695a      	ldr	r2, [r3, #20]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f002 0202 	and.w	r2, r2, #2
 8002898:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f003 fd68 	bl	8006374 <USB_ReadInterrupts>
 80028a4:	4603      	mov	r3, r0
 80028a6:	f003 0310 	and.w	r3, r3, #16
 80028aa:	2b10      	cmp	r3, #16
 80028ac:	d161      	bne.n	8002972 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	699a      	ldr	r2, [r3, #24]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 0210 	bic.w	r2, r2, #16
 80028bc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80028be:	6a3b      	ldr	r3, [r7, #32]
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	f003 020f 	and.w	r2, r3, #15
 80028ca:	4613      	mov	r3, r2
 80028cc:	00db      	lsls	r3, r3, #3
 80028ce:	4413      	add	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	4413      	add	r3, r2
 80028da:	3304      	adds	r3, #4
 80028dc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	0c5b      	lsrs	r3, r3, #17
 80028e2:	f003 030f 	and.w	r3, r3, #15
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d124      	bne.n	8002934 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80028f0:	4013      	ands	r3, r2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d035      	beq.n	8002962 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	091b      	lsrs	r3, r3, #4
 80028fe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002900:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002904:	b29b      	uxth	r3, r3
 8002906:	461a      	mov	r2, r3
 8002908:	6a38      	ldr	r0, [r7, #32]
 800290a:	f003 fb9f 	bl	800604c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	68da      	ldr	r2, [r3, #12]
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	091b      	lsrs	r3, r3, #4
 8002916:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800291a:	441a      	add	r2, r3
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	695a      	ldr	r2, [r3, #20]
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	091b      	lsrs	r3, r3, #4
 8002928:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800292c:	441a      	add	r2, r3
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	615a      	str	r2, [r3, #20]
 8002932:	e016      	b.n	8002962 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	0c5b      	lsrs	r3, r3, #17
 8002938:	f003 030f 	and.w	r3, r3, #15
 800293c:	2b06      	cmp	r3, #6
 800293e:	d110      	bne.n	8002962 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002946:	2208      	movs	r2, #8
 8002948:	4619      	mov	r1, r3
 800294a:	6a38      	ldr	r0, [r7, #32]
 800294c:	f003 fb7e 	bl	800604c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	695a      	ldr	r2, [r3, #20]
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	091b      	lsrs	r3, r3, #4
 8002958:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800295c:	441a      	add	r2, r3
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	699a      	ldr	r2, [r3, #24]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f042 0210 	orr.w	r2, r2, #16
 8002970:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f003 fcfc 	bl	8006374 <USB_ReadInterrupts>
 800297c:	4603      	mov	r3, r0
 800297e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002982:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002986:	f040 80a7 	bne.w	8002ad8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800298a:	2300      	movs	r3, #0
 800298c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4618      	mov	r0, r3
 8002994:	f003 fd01 	bl	800639a <USB_ReadDevAllOutEpInterrupt>
 8002998:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800299a:	e099      	b.n	8002ad0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800299c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 808e 	beq.w	8002ac4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029ae:	b2d2      	uxtb	r2, r2
 80029b0:	4611      	mov	r1, r2
 80029b2:	4618      	mov	r0, r3
 80029b4:	f003 fd25 	bl	8006402 <USB_ReadDevOutEPInterrupt>
 80029b8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	f003 0301 	and.w	r3, r3, #1
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d00c      	beq.n	80029de <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80029c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c6:	015a      	lsls	r2, r3, #5
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	4413      	add	r3, r2
 80029cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029d0:	461a      	mov	r2, r3
 80029d2:	2301      	movs	r3, #1
 80029d4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80029d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f000 fea1 	bl	8003720 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	f003 0308 	and.w	r3, r3, #8
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d00c      	beq.n	8002a02 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	015a      	lsls	r2, r3, #5
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	4413      	add	r3, r2
 80029f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029f4:	461a      	mov	r2, r3
 80029f6:	2308      	movs	r3, #8
 80029f8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80029fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f000 ff77 	bl	80038f0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	f003 0310 	and.w	r3, r3, #16
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d008      	beq.n	8002a1e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0e:	015a      	lsls	r2, r3, #5
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	4413      	add	r3, r2
 8002a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a18:	461a      	mov	r2, r3
 8002a1a:	2310      	movs	r3, #16
 8002a1c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d030      	beq.n	8002a8a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002a28:	6a3b      	ldr	r3, [r7, #32]
 8002a2a:	695b      	ldr	r3, [r3, #20]
 8002a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a30:	2b80      	cmp	r3, #128	@ 0x80
 8002a32:	d109      	bne.n	8002a48 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	69fa      	ldr	r2, [r7, #28]
 8002a3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a46:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002a48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	00db      	lsls	r3, r3, #3
 8002a4e:	4413      	add	r3, r2
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	4413      	add	r3, r2
 8002a5a:	3304      	adds	r3, #4
 8002a5c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	78db      	ldrb	r3, [r3, #3]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d108      	bne.n	8002a78 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	4619      	mov	r1, r3
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f006 f88a 	bl	8008b8c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7a:	015a      	lsls	r2, r3, #5
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	4413      	add	r3, r2
 8002a80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a84:	461a      	mov	r2, r3
 8002a86:	2302      	movs	r3, #2
 8002a88:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	f003 0320 	and.w	r3, r3, #32
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d008      	beq.n	8002aa6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a96:	015a      	lsls	r2, r3, #5
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	2320      	movs	r3, #32
 8002aa4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d009      	beq.n	8002ac4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ab2:	015a      	lsls	r2, r3, #5
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002abc:	461a      	mov	r2, r3
 8002abe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002ac2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002acc:	085b      	lsrs	r3, r3, #1
 8002ace:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	f47f af62 	bne.w	800299c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f003 fc49 	bl	8006374 <USB_ReadInterrupts>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ae8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002aec:	f040 80db 	bne.w	8002ca6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f003 fc6a 	bl	80063ce <USB_ReadDevAllInEpInterrupt>
 8002afa:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002b00:	e0cd      	b.n	8002c9e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	f000 80c2 	beq.w	8002c92 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b14:	b2d2      	uxtb	r2, r2
 8002b16:	4611      	mov	r1, r2
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f003 fc90 	bl	800643e <USB_ReadDevInEPInterrupt>
 8002b1e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d057      	beq.n	8002bda <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2c:	f003 030f 	and.w	r3, r3, #15
 8002b30:	2201      	movs	r2, #1
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	43db      	mvns	r3, r3
 8002b44:	69f9      	ldr	r1, [r7, #28]
 8002b46:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b50:	015a      	lsls	r2, r3, #5
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	4413      	add	r3, r2
 8002b56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	799b      	ldrb	r3, [r3, #6]
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d132      	bne.n	8002bce <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002b68:	6879      	ldr	r1, [r7, #4]
 8002b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	4413      	add	r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	3320      	adds	r3, #32
 8002b78:	6819      	ldr	r1, [r3, #0]
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b7e:	4613      	mov	r3, r2
 8002b80:	00db      	lsls	r3, r3, #3
 8002b82:	4413      	add	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	4403      	add	r3, r0
 8002b88:	331c      	adds	r3, #28
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4419      	add	r1, r3
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b92:	4613      	mov	r3, r2
 8002b94:	00db      	lsls	r3, r3, #3
 8002b96:	4413      	add	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	4403      	add	r3, r0
 8002b9c:	3320      	adds	r3, #32
 8002b9e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d113      	bne.n	8002bce <HAL_PCD_IRQHandler+0x3a2>
 8002ba6:	6879      	ldr	r1, [r7, #4]
 8002ba8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002baa:	4613      	mov	r3, r2
 8002bac:	00db      	lsls	r3, r3, #3
 8002bae:	4413      	add	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	440b      	add	r3, r1
 8002bb4:	3324      	adds	r3, #36	@ 0x24
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d108      	bne.n	8002bce <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6818      	ldr	r0, [r3, #0]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	2101      	movs	r1, #1
 8002bca:	f003 fc97 	bl	80064fc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f005 ff5e 	bl	8008a96 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	f003 0308 	and.w	r3, r3, #8
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d008      	beq.n	8002bf6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be6:	015a      	lsls	r2, r3, #5
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	4413      	add	r3, r2
 8002bec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	2308      	movs	r3, #8
 8002bf4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	f003 0310 	and.w	r3, r3, #16
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d008      	beq.n	8002c12 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c02:	015a      	lsls	r2, r3, #5
 8002c04:	69fb      	ldr	r3, [r7, #28]
 8002c06:	4413      	add	r3, r2
 8002c08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	2310      	movs	r3, #16
 8002c10:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d008      	beq.n	8002c2e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1e:	015a      	lsls	r2, r3, #5
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	4413      	add	r3, r2
 8002c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c28:	461a      	mov	r2, r3
 8002c2a:	2340      	movs	r3, #64	@ 0x40
 8002c2c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f003 0302 	and.w	r3, r3, #2
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d023      	beq.n	8002c80 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002c38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c3a:	6a38      	ldr	r0, [r7, #32]
 8002c3c:	f002 fc84 	bl	8005548 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002c40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c42:	4613      	mov	r3, r2
 8002c44:	00db      	lsls	r3, r3, #3
 8002c46:	4413      	add	r3, r2
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	3310      	adds	r3, #16
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	4413      	add	r3, r2
 8002c50:	3304      	adds	r3, #4
 8002c52:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	78db      	ldrb	r3, [r3, #3]
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d108      	bne.n	8002c6e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	4619      	mov	r1, r3
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f005 ffa1 	bl	8008bb0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c70:	015a      	lsls	r2, r3, #5
 8002c72:	69fb      	ldr	r3, [r7, #28]
 8002c74:	4413      	add	r3, r2
 8002c76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002c8a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	f000 fcbb 	bl	8003608 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c94:	3301      	adds	r3, #1
 8002c96:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c9a:	085b      	lsrs	r3, r3, #1
 8002c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f47f af2e 	bne.w	8002b02 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f003 fb62 	bl	8006374 <USB_ReadInterrupts>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002cb6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002cba:	d122      	bne.n	8002d02 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002cbc:	69fb      	ldr	r3, [r7, #28]
 8002cbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	69fa      	ldr	r2, [r7, #28]
 8002cc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002cca:	f023 0301 	bic.w	r3, r3, #1
 8002cce:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d108      	bne.n	8002cec <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002ce2:	2100      	movs	r1, #0
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 fea1 	bl	8003a2c <HAL_PCDEx_LPM_Callback>
 8002cea:	e002      	b.n	8002cf2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f005 ff3f 	bl	8008b70 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	695a      	ldr	r2, [r3, #20]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002d00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f003 fb34 	bl	8006374 <USB_ReadInterrupts>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d16:	d112      	bne.n	8002d3e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 0301 	and.w	r3, r3, #1
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d102      	bne.n	8002d2e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f005 fefb 	bl	8008b24 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	695a      	ldr	r2, [r3, #20]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002d3c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f003 fb16 	bl	8006374 <USB_ReadInterrupts>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d52:	f040 80b7 	bne.w	8002ec4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d56:	69fb      	ldr	r3, [r7, #28]
 8002d58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	69fa      	ldr	r2, [r7, #28]
 8002d60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d64:	f023 0301 	bic.w	r3, r3, #1
 8002d68:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2110      	movs	r1, #16
 8002d70:	4618      	mov	r0, r3
 8002d72:	f002 fbe9 	bl	8005548 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d76:	2300      	movs	r3, #0
 8002d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d7a:	e046      	b.n	8002e0a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d7e:	015a      	lsls	r2, r3, #5
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	4413      	add	r3, r2
 8002d84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d88:	461a      	mov	r2, r3
 8002d8a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002d8e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d92:	015a      	lsls	r2, r3, #5
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	4413      	add	r3, r2
 8002d98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002da0:	0151      	lsls	r1, r2, #5
 8002da2:	69fa      	ldr	r2, [r7, #28]
 8002da4:	440a      	add	r2, r1
 8002da6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002daa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002dae:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002db2:	015a      	lsls	r2, r3, #5
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	4413      	add	r3, r2
 8002db8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002dc2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc6:	015a      	lsls	r2, r3, #5
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	4413      	add	r3, r2
 8002dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dd4:	0151      	lsls	r1, r2, #5
 8002dd6:	69fa      	ldr	r2, [r7, #28]
 8002dd8:	440a      	add	r2, r1
 8002dda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002dde:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002de2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de6:	015a      	lsls	r2, r3, #5
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	4413      	add	r3, r2
 8002dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002df4:	0151      	lsls	r1, r2, #5
 8002df6:	69fa      	ldr	r2, [r7, #28]
 8002df8:	440a      	add	r2, r1
 8002dfa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002dfe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002e02:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e06:	3301      	adds	r3, #1
 8002e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	791b      	ldrb	r3, [r3, #4]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d3b2      	bcc.n	8002d7c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002e16:	69fb      	ldr	r3, [r7, #28]
 8002e18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e1c:	69db      	ldr	r3, [r3, #28]
 8002e1e:	69fa      	ldr	r2, [r7, #28]
 8002e20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e24:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002e28:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	7bdb      	ldrb	r3, [r3, #15]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d016      	beq.n	8002e60 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e3c:	69fa      	ldr	r2, [r7, #28]
 8002e3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e42:	f043 030b 	orr.w	r3, r3, #11
 8002e46:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e52:	69fa      	ldr	r2, [r7, #28]
 8002e54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e58:	f043 030b 	orr.w	r3, r3, #11
 8002e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e5e:	e015      	b.n	8002e8c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	69fa      	ldr	r2, [r7, #28]
 8002e6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e6e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002e72:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002e76:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	69fa      	ldr	r2, [r7, #28]
 8002e82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e86:	f043 030b 	orr.w	r3, r3, #11
 8002e8a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	69fa      	ldr	r2, [r7, #28]
 8002e96:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e9a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002e9e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6818      	ldr	r0, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002eae:	461a      	mov	r2, r3
 8002eb0:	f003 fb24 	bl	80064fc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	695a      	ldr	r2, [r3, #20]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002ec2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f003 fa53 	bl	8006374 <USB_ReadInterrupts>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ed4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ed8:	d123      	bne.n	8002f22 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f003 fae9 	bl	80064b6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f002 fba6 	bl	800563a <USB_GetDevSpeed>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681c      	ldr	r4, [r3, #0]
 8002efa:	f001 f9c7 	bl	800428c <HAL_RCC_GetHCLKFreq>
 8002efe:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002f04:	461a      	mov	r2, r3
 8002f06:	4620      	mov	r0, r4
 8002f08:	f002 f8aa 	bl	8005060 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f005 fdea 	bl	8008ae6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	695a      	ldr	r2, [r3, #20]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002f20:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f003 fa24 	bl	8006374 <USB_ReadInterrupts>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	f003 0308 	and.w	r3, r3, #8
 8002f32:	2b08      	cmp	r3, #8
 8002f34:	d10a      	bne.n	8002f4c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f005 fdc7 	bl	8008aca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	695a      	ldr	r2, [r3, #20]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f002 0208 	and.w	r2, r2, #8
 8002f4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f003 fa0f 	bl	8006374 <USB_ReadInterrupts>
 8002f56:	4603      	mov	r3, r0
 8002f58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f5c:	2b80      	cmp	r3, #128	@ 0x80
 8002f5e:	d123      	bne.n	8002fa8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002f60:	6a3b      	ldr	r3, [r7, #32]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002f68:	6a3b      	ldr	r3, [r7, #32]
 8002f6a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f70:	e014      	b.n	8002f9c <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f76:	4613      	mov	r3, r2
 8002f78:	00db      	lsls	r3, r3, #3
 8002f7a:	4413      	add	r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	440b      	add	r3, r1
 8002f80:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d105      	bne.n	8002f96 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	4619      	mov	r1, r3
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 fb08 	bl	80035a6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f98:	3301      	adds	r3, #1
 8002f9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	791b      	ldrb	r3, [r3, #4]
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d3e4      	bcc.n	8002f72 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4618      	mov	r0, r3
 8002fae:	f003 f9e1 	bl	8006374 <USB_ReadInterrupts>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fb8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fbc:	d13c      	bne.n	8003038 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fc2:	e02b      	b.n	800301c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc6:	015a      	lsls	r2, r3, #5
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	4413      	add	r3, r2
 8002fcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002fd4:	6879      	ldr	r1, [r7, #4]
 8002fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fd8:	4613      	mov	r3, r2
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	4413      	add	r3, r2
 8002fde:	009b      	lsls	r3, r3, #2
 8002fe0:	440b      	add	r3, r1
 8002fe2:	3318      	adds	r3, #24
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d115      	bne.n	8003016 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002fea:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	da12      	bge.n	8003016 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002ff0:	6879      	ldr	r1, [r7, #4]
 8002ff2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	4413      	add	r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	3317      	adds	r3, #23
 8003000:	2201      	movs	r2, #1
 8003002:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003006:	b2db      	uxtb	r3, r3
 8003008:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800300c:	b2db      	uxtb	r3, r3
 800300e:	4619      	mov	r1, r3
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 fac8 	bl	80035a6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003018:	3301      	adds	r3, #1
 800301a:	627b      	str	r3, [r7, #36]	@ 0x24
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	791b      	ldrb	r3, [r3, #4]
 8003020:	461a      	mov	r2, r3
 8003022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003024:	4293      	cmp	r3, r2
 8003026:	d3cd      	bcc.n	8002fc4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	695a      	ldr	r2, [r3, #20]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003036:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4618      	mov	r0, r3
 800303e:	f003 f999 	bl	8006374 <USB_ReadInterrupts>
 8003042:	4603      	mov	r3, r0
 8003044:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003048:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800304c:	d156      	bne.n	80030fc <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800304e:	2301      	movs	r3, #1
 8003050:	627b      	str	r3, [r7, #36]	@ 0x24
 8003052:	e045      	b.n	80030e0 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003056:	015a      	lsls	r2, r3, #5
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	4413      	add	r3, r2
 800305c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003064:	6879      	ldr	r1, [r7, #4]
 8003066:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003068:	4613      	mov	r3, r2
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	4413      	add	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	440b      	add	r3, r1
 8003072:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d12e      	bne.n	80030da <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800307c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800307e:	2b00      	cmp	r3, #0
 8003080:	da2b      	bge.n	80030da <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800308e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003092:	429a      	cmp	r2, r3
 8003094:	d121      	bne.n	80030da <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003096:	6879      	ldr	r1, [r7, #4]
 8003098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800309a:	4613      	mov	r3, r2
 800309c:	00db      	lsls	r3, r3, #3
 800309e:	4413      	add	r3, r2
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	440b      	add	r3, r1
 80030a4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80030a8:	2201      	movs	r2, #1
 80030aa:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80030ac:	6a3b      	ldr	r3, [r7, #32]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80030b4:	6a3b      	ldr	r3, [r7, #32]
 80030b6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80030b8:	6a3b      	ldr	r3, [r7, #32]
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d10a      	bne.n	80030da <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	69fa      	ldr	r2, [r7, #28]
 80030ce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80030d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030d6:	6053      	str	r3, [r2, #4]
            break;
 80030d8:	e008      	b.n	80030ec <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030dc:	3301      	adds	r3, #1
 80030de:	627b      	str	r3, [r7, #36]	@ 0x24
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	791b      	ldrb	r3, [r3, #4]
 80030e4:	461a      	mov	r2, r3
 80030e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d3b3      	bcc.n	8003054 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	695a      	ldr	r2, [r3, #20]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80030fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4618      	mov	r0, r3
 8003102:	f003 f937 	bl	8006374 <USB_ReadInterrupts>
 8003106:	4603      	mov	r3, r0
 8003108:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800310c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003110:	d10a      	bne.n	8003128 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f005 fd5e 	bl	8008bd4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	695a      	ldr	r2, [r3, #20]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003126:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4618      	mov	r0, r3
 800312e:	f003 f921 	bl	8006374 <USB_ReadInterrupts>
 8003132:	4603      	mov	r3, r0
 8003134:	f003 0304 	and.w	r3, r3, #4
 8003138:	2b04      	cmp	r3, #4
 800313a:	d115      	bne.n	8003168 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	f003 0304 	and.w	r3, r3, #4
 800314a:	2b00      	cmp	r3, #0
 800314c:	d002      	beq.n	8003154 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f005 fd4e 	bl	8008bf0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6859      	ldr	r1, [r3, #4]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	69ba      	ldr	r2, [r7, #24]
 8003160:	430a      	orrs	r2, r1
 8003162:	605a      	str	r2, [r3, #4]
 8003164:	e000      	b.n	8003168 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003166:	bf00      	nop
    }
  }
}
 8003168:	3734      	adds	r7, #52	@ 0x34
 800316a:	46bd      	mov	sp, r7
 800316c:	bd90      	pop	{r4, r7, pc}

0800316e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b082      	sub	sp, #8
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
 8003176:	460b      	mov	r3, r1
 8003178:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003180:	2b01      	cmp	r3, #1
 8003182:	d101      	bne.n	8003188 <HAL_PCD_SetAddress+0x1a>
 8003184:	2302      	movs	r3, #2
 8003186:	e012      	b.n	80031ae <HAL_PCD_SetAddress+0x40>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	78fa      	ldrb	r2, [r7, #3]
 8003194:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	78fa      	ldrb	r2, [r7, #3]
 800319c:	4611      	mov	r1, r2
 800319e:	4618      	mov	r0, r3
 80031a0:	f003 f880 	bl	80062a4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b084      	sub	sp, #16
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
 80031be:	4608      	mov	r0, r1
 80031c0:	4611      	mov	r1, r2
 80031c2:	461a      	mov	r2, r3
 80031c4:	4603      	mov	r3, r0
 80031c6:	70fb      	strb	r3, [r7, #3]
 80031c8:	460b      	mov	r3, r1
 80031ca:	803b      	strh	r3, [r7, #0]
 80031cc:	4613      	mov	r3, r2
 80031ce:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80031d0:	2300      	movs	r3, #0
 80031d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80031d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	da0f      	bge.n	80031fc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031dc:	78fb      	ldrb	r3, [r7, #3]
 80031de:	f003 020f 	and.w	r2, r3, #15
 80031e2:	4613      	mov	r3, r2
 80031e4:	00db      	lsls	r3, r3, #3
 80031e6:	4413      	add	r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	3310      	adds	r3, #16
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	4413      	add	r3, r2
 80031f0:	3304      	adds	r3, #4
 80031f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2201      	movs	r2, #1
 80031f8:	705a      	strb	r2, [r3, #1]
 80031fa:	e00f      	b.n	800321c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031fc:	78fb      	ldrb	r3, [r7, #3]
 80031fe:	f003 020f 	and.w	r2, r3, #15
 8003202:	4613      	mov	r3, r2
 8003204:	00db      	lsls	r3, r3, #3
 8003206:	4413      	add	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	4413      	add	r3, r2
 8003212:	3304      	adds	r3, #4
 8003214:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800321c:	78fb      	ldrb	r3, [r7, #3]
 800321e:	f003 030f 	and.w	r3, r3, #15
 8003222:	b2da      	uxtb	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003228:	883a      	ldrh	r2, [r7, #0]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	78ba      	ldrb	r2, [r7, #2]
 8003232:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	785b      	ldrb	r3, [r3, #1]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d004      	beq.n	8003246 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	461a      	mov	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003246:	78bb      	ldrb	r3, [r7, #2]
 8003248:	2b02      	cmp	r3, #2
 800324a:	d102      	bne.n	8003252 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003258:	2b01      	cmp	r3, #1
 800325a:	d101      	bne.n	8003260 <HAL_PCD_EP_Open+0xaa>
 800325c:	2302      	movs	r3, #2
 800325e:	e00e      	b.n	800327e <HAL_PCD_EP_Open+0xc8>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68f9      	ldr	r1, [r7, #12]
 800326e:	4618      	mov	r0, r3
 8003270:	f002 fa08 	bl	8005684 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800327c:	7afb      	ldrb	r3, [r7, #11]
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}

08003286 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003286:	b580      	push	{r7, lr}
 8003288:	b084      	sub	sp, #16
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
 800328e:	460b      	mov	r3, r1
 8003290:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003292:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003296:	2b00      	cmp	r3, #0
 8003298:	da0f      	bge.n	80032ba <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800329a:	78fb      	ldrb	r3, [r7, #3]
 800329c:	f003 020f 	and.w	r2, r3, #15
 80032a0:	4613      	mov	r3, r2
 80032a2:	00db      	lsls	r3, r3, #3
 80032a4:	4413      	add	r3, r2
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	3310      	adds	r3, #16
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	4413      	add	r3, r2
 80032ae:	3304      	adds	r3, #4
 80032b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2201      	movs	r2, #1
 80032b6:	705a      	strb	r2, [r3, #1]
 80032b8:	e00f      	b.n	80032da <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032ba:	78fb      	ldrb	r3, [r7, #3]
 80032bc:	f003 020f 	and.w	r2, r3, #15
 80032c0:	4613      	mov	r3, r2
 80032c2:	00db      	lsls	r3, r3, #3
 80032c4:	4413      	add	r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	4413      	add	r3, r2
 80032d0:	3304      	adds	r3, #4
 80032d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80032da:	78fb      	ldrb	r3, [r7, #3]
 80032dc:	f003 030f 	and.w	r3, r3, #15
 80032e0:	b2da      	uxtb	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80032ec:	2b01      	cmp	r3, #1
 80032ee:	d101      	bne.n	80032f4 <HAL_PCD_EP_Close+0x6e>
 80032f0:	2302      	movs	r3, #2
 80032f2:	e00e      	b.n	8003312 <HAL_PCD_EP_Close+0x8c>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68f9      	ldr	r1, [r7, #12]
 8003302:	4618      	mov	r0, r3
 8003304:	f002 fa46 	bl	8005794 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}

0800331a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800331a:	b580      	push	{r7, lr}
 800331c:	b086      	sub	sp, #24
 800331e:	af00      	add	r7, sp, #0
 8003320:	60f8      	str	r0, [r7, #12]
 8003322:	607a      	str	r2, [r7, #4]
 8003324:	603b      	str	r3, [r7, #0]
 8003326:	460b      	mov	r3, r1
 8003328:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800332a:	7afb      	ldrb	r3, [r7, #11]
 800332c:	f003 020f 	and.w	r2, r3, #15
 8003330:	4613      	mov	r3, r2
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	4413      	add	r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	4413      	add	r3, r2
 8003340:	3304      	adds	r3, #4
 8003342:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	683a      	ldr	r2, [r7, #0]
 800334e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	2200      	movs	r2, #0
 8003354:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	2200      	movs	r2, #0
 800335a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800335c:	7afb      	ldrb	r3, [r7, #11]
 800335e:	f003 030f 	and.w	r3, r3, #15
 8003362:	b2da      	uxtb	r2, r3
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	799b      	ldrb	r3, [r3, #6]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d102      	bne.n	8003376 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6818      	ldr	r0, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	799b      	ldrb	r3, [r3, #6]
 800337e:	461a      	mov	r2, r3
 8003380:	6979      	ldr	r1, [r7, #20]
 8003382:	f002 fae3 	bl	800594c <USB_EPStartXfer>

  return HAL_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	3718      	adds	r7, #24
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	460b      	mov	r3, r1
 800339a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800339c:	78fb      	ldrb	r3, [r7, #3]
 800339e:	f003 020f 	and.w	r2, r3, #15
 80033a2:	6879      	ldr	r1, [r7, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	00db      	lsls	r3, r3, #3
 80033a8:	4413      	add	r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80033b2:	681b      	ldr	r3, [r3, #0]
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	607a      	str	r2, [r7, #4]
 80033ca:	603b      	str	r3, [r7, #0]
 80033cc:	460b      	mov	r3, r1
 80033ce:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033d0:	7afb      	ldrb	r3, [r7, #11]
 80033d2:	f003 020f 	and.w	r2, r3, #15
 80033d6:	4613      	mov	r3, r2
 80033d8:	00db      	lsls	r3, r3, #3
 80033da:	4413      	add	r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	3310      	adds	r3, #16
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	4413      	add	r3, r2
 80033e4:	3304      	adds	r3, #4
 80033e6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	2200      	movs	r2, #0
 80033f8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	2201      	movs	r2, #1
 80033fe:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003400:	7afb      	ldrb	r3, [r7, #11]
 8003402:	f003 030f 	and.w	r3, r3, #15
 8003406:	b2da      	uxtb	r2, r3
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	799b      	ldrb	r3, [r3, #6]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d102      	bne.n	800341a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6818      	ldr	r0, [r3, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	799b      	ldrb	r3, [r3, #6]
 8003422:	461a      	mov	r2, r3
 8003424:	6979      	ldr	r1, [r7, #20]
 8003426:	f002 fa91 	bl	800594c <USB_EPStartXfer>

  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3718      	adds	r7, #24
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	460b      	mov	r3, r1
 800343e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003440:	78fb      	ldrb	r3, [r7, #3]
 8003442:	f003 030f 	and.w	r3, r3, #15
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	7912      	ldrb	r2, [r2, #4]
 800344a:	4293      	cmp	r3, r2
 800344c:	d901      	bls.n	8003452 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e04f      	b.n	80034f2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003452:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003456:	2b00      	cmp	r3, #0
 8003458:	da0f      	bge.n	800347a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800345a:	78fb      	ldrb	r3, [r7, #3]
 800345c:	f003 020f 	and.w	r2, r3, #15
 8003460:	4613      	mov	r3, r2
 8003462:	00db      	lsls	r3, r3, #3
 8003464:	4413      	add	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	3310      	adds	r3, #16
 800346a:	687a      	ldr	r2, [r7, #4]
 800346c:	4413      	add	r3, r2
 800346e:	3304      	adds	r3, #4
 8003470:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2201      	movs	r2, #1
 8003476:	705a      	strb	r2, [r3, #1]
 8003478:	e00d      	b.n	8003496 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800347a:	78fa      	ldrb	r2, [r7, #3]
 800347c:	4613      	mov	r3, r2
 800347e:	00db      	lsls	r3, r3, #3
 8003480:	4413      	add	r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	4413      	add	r3, r2
 800348c:	3304      	adds	r3, #4
 800348e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2201      	movs	r2, #1
 800349a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800349c:	78fb      	ldrb	r3, [r7, #3]
 800349e:	f003 030f 	and.w	r3, r3, #15
 80034a2:	b2da      	uxtb	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d101      	bne.n	80034b6 <HAL_PCD_EP_SetStall+0x82>
 80034b2:	2302      	movs	r3, #2
 80034b4:	e01d      	b.n	80034f2 <HAL_PCD_EP_SetStall+0xbe>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68f9      	ldr	r1, [r7, #12]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f002 fe19 	bl	80060fc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80034ca:	78fb      	ldrb	r3, [r7, #3]
 80034cc:	f003 030f 	and.w	r3, r3, #15
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d109      	bne.n	80034e8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6818      	ldr	r0, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	7999      	ldrb	r1, [r3, #6]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034e2:	461a      	mov	r2, r3
 80034e4:	f003 f80a 	bl	80064fc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3710      	adds	r7, #16
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}

080034fa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80034fa:	b580      	push	{r7, lr}
 80034fc:	b084      	sub	sp, #16
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
 8003502:	460b      	mov	r3, r1
 8003504:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003506:	78fb      	ldrb	r3, [r7, #3]
 8003508:	f003 030f 	and.w	r3, r3, #15
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	7912      	ldrb	r2, [r2, #4]
 8003510:	4293      	cmp	r3, r2
 8003512:	d901      	bls.n	8003518 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e042      	b.n	800359e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003518:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800351c:	2b00      	cmp	r3, #0
 800351e:	da0f      	bge.n	8003540 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003520:	78fb      	ldrb	r3, [r7, #3]
 8003522:	f003 020f 	and.w	r2, r3, #15
 8003526:	4613      	mov	r3, r2
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	4413      	add	r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	3310      	adds	r3, #16
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	4413      	add	r3, r2
 8003534:	3304      	adds	r3, #4
 8003536:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2201      	movs	r2, #1
 800353c:	705a      	strb	r2, [r3, #1]
 800353e:	e00f      	b.n	8003560 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003540:	78fb      	ldrb	r3, [r7, #3]
 8003542:	f003 020f 	and.w	r2, r3, #15
 8003546:	4613      	mov	r3, r2
 8003548:	00db      	lsls	r3, r3, #3
 800354a:	4413      	add	r3, r2
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	4413      	add	r3, r2
 8003556:	3304      	adds	r3, #4
 8003558:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2200      	movs	r2, #0
 8003564:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003566:	78fb      	ldrb	r3, [r7, #3]
 8003568:	f003 030f 	and.w	r3, r3, #15
 800356c:	b2da      	uxtb	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003578:	2b01      	cmp	r3, #1
 800357a:	d101      	bne.n	8003580 <HAL_PCD_EP_ClrStall+0x86>
 800357c:	2302      	movs	r3, #2
 800357e:	e00e      	b.n	800359e <HAL_PCD_EP_ClrStall+0xa4>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68f9      	ldr	r1, [r7, #12]
 800358e:	4618      	mov	r0, r3
 8003590:	f002 fe22 	bl	80061d8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b084      	sub	sp, #16
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
 80035ae:	460b      	mov	r3, r1
 80035b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80035b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	da0c      	bge.n	80035d4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035ba:	78fb      	ldrb	r3, [r7, #3]
 80035bc:	f003 020f 	and.w	r2, r3, #15
 80035c0:	4613      	mov	r3, r2
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	4413      	add	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	3310      	adds	r3, #16
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	4413      	add	r3, r2
 80035ce:	3304      	adds	r3, #4
 80035d0:	60fb      	str	r3, [r7, #12]
 80035d2:	e00c      	b.n	80035ee <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80035d4:	78fb      	ldrb	r3, [r7, #3]
 80035d6:	f003 020f 	and.w	r2, r3, #15
 80035da:	4613      	mov	r3, r2
 80035dc:	00db      	lsls	r3, r3, #3
 80035de:	4413      	add	r3, r2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035e6:	687a      	ldr	r2, [r7, #4]
 80035e8:	4413      	add	r3, r2
 80035ea:	3304      	adds	r3, #4
 80035ec:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	68f9      	ldr	r1, [r7, #12]
 80035f4:	4618      	mov	r0, r3
 80035f6:	f002 fc41 	bl	8005e7c <USB_EPStopXfer>
 80035fa:	4603      	mov	r3, r0
 80035fc:	72fb      	strb	r3, [r7, #11]

  return ret;
 80035fe:	7afb      	ldrb	r3, [r7, #11]
}
 8003600:	4618      	mov	r0, r3
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b08a      	sub	sp, #40	@ 0x28
 800360c:	af02      	add	r7, sp, #8
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800361c:	683a      	ldr	r2, [r7, #0]
 800361e:	4613      	mov	r3, r2
 8003620:	00db      	lsls	r3, r3, #3
 8003622:	4413      	add	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	3310      	adds	r3, #16
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	4413      	add	r3, r2
 800362c:	3304      	adds	r3, #4
 800362e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	695a      	ldr	r2, [r3, #20]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	429a      	cmp	r2, r3
 800363a:	d901      	bls.n	8003640 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e06b      	b.n	8003718 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	691a      	ldr	r2, [r3, #16]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	695b      	ldr	r3, [r3, #20]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	69fa      	ldr	r2, [r7, #28]
 8003652:	429a      	cmp	r2, r3
 8003654:	d902      	bls.n	800365c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	3303      	adds	r3, #3
 8003660:	089b      	lsrs	r3, r3, #2
 8003662:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003664:	e02a      	b.n	80036bc <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	691a      	ldr	r2, [r3, #16]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	69fa      	ldr	r2, [r7, #28]
 8003678:	429a      	cmp	r2, r3
 800367a:	d902      	bls.n	8003682 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003682:	69fb      	ldr	r3, [r7, #28]
 8003684:	3303      	adds	r3, #3
 8003686:	089b      	lsrs	r3, r3, #2
 8003688:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	68d9      	ldr	r1, [r3, #12]
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	b2da      	uxtb	r2, r3
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800369a:	9300      	str	r3, [sp, #0]
 800369c:	4603      	mov	r3, r0
 800369e:	6978      	ldr	r0, [r7, #20]
 80036a0:	f002 fc96 	bl	8005fd0 <USB_WritePacket>

    ep->xfer_buff  += len;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	68da      	ldr	r2, [r3, #12]
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	441a      	add	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	695a      	ldr	r2, [r3, #20]
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	441a      	add	r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	015a      	lsls	r2, r3, #5
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	4413      	add	r3, r2
 80036c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d809      	bhi.n	80036e6 <PCD_WriteEmptyTxFifo+0xde>
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	695a      	ldr	r2, [r3, #20]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80036da:	429a      	cmp	r2, r3
 80036dc:	d203      	bcs.n	80036e6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1bf      	bne.n	8003666 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	691a      	ldr	r2, [r3, #16]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	695b      	ldr	r3, [r3, #20]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d811      	bhi.n	8003716 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	f003 030f 	and.w	r3, r3, #15
 80036f8:	2201      	movs	r2, #1
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003706:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	43db      	mvns	r3, r3
 800370c:	6939      	ldr	r1, [r7, #16]
 800370e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003712:	4013      	ands	r3, r2
 8003714:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	3720      	adds	r7, #32
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b088      	sub	sp, #32
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	333c      	adds	r3, #60	@ 0x3c
 8003738:	3304      	adds	r3, #4
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	015a      	lsls	r2, r3, #5
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	4413      	add	r3, r2
 8003746:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	799b      	ldrb	r3, [r3, #6]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d17b      	bne.n	800384e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	f003 0308 	and.w	r3, r3, #8
 800375c:	2b00      	cmp	r3, #0
 800375e:	d015      	beq.n	800378c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	4a61      	ldr	r2, [pc, #388]	@ (80038e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003764:	4293      	cmp	r3, r2
 8003766:	f240 80b9 	bls.w	80038dc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003770:	2b00      	cmp	r3, #0
 8003772:	f000 80b3 	beq.w	80038dc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	015a      	lsls	r2, r3, #5
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	4413      	add	r3, r2
 800377e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003782:	461a      	mov	r2, r3
 8003784:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003788:	6093      	str	r3, [r2, #8]
 800378a:	e0a7      	b.n	80038dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	f003 0320 	and.w	r3, r3, #32
 8003792:	2b00      	cmp	r3, #0
 8003794:	d009      	beq.n	80037aa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	015a      	lsls	r2, r3, #5
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	4413      	add	r3, r2
 800379e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037a2:	461a      	mov	r2, r3
 80037a4:	2320      	movs	r3, #32
 80037a6:	6093      	str	r3, [r2, #8]
 80037a8:	e098      	b.n	80038dc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	f040 8093 	bne.w	80038dc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	4a4b      	ldr	r2, [pc, #300]	@ (80038e8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d90f      	bls.n	80037de <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00a      	beq.n	80037de <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	015a      	lsls	r2, r3, #5
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	4413      	add	r3, r2
 80037d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037d4:	461a      	mov	r2, r3
 80037d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80037da:	6093      	str	r3, [r2, #8]
 80037dc:	e07e      	b.n	80038dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80037de:	683a      	ldr	r2, [r7, #0]
 80037e0:	4613      	mov	r3, r2
 80037e2:	00db      	lsls	r3, r3, #3
 80037e4:	4413      	add	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80037ec:	687a      	ldr	r2, [r7, #4]
 80037ee:	4413      	add	r3, r2
 80037f0:	3304      	adds	r3, #4
 80037f2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6a1a      	ldr	r2, [r3, #32]
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	0159      	lsls	r1, r3, #5
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	440b      	add	r3, r1
 8003800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800380a:	1ad2      	subs	r2, r2, r3
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d114      	bne.n	8003840 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d109      	bne.n	8003832 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6818      	ldr	r0, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003828:	461a      	mov	r2, r3
 800382a:	2101      	movs	r1, #1
 800382c:	f002 fe66 	bl	80064fc <USB_EP0_OutStart>
 8003830:	e006      	b.n	8003840 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	68da      	ldr	r2, [r3, #12]
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	441a      	add	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	b2db      	uxtb	r3, r3
 8003844:	4619      	mov	r1, r3
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f005 f90a 	bl	8008a60 <HAL_PCD_DataOutStageCallback>
 800384c:	e046      	b.n	80038dc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	4a26      	ldr	r2, [pc, #152]	@ (80038ec <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d124      	bne.n	80038a0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00a      	beq.n	8003876 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	015a      	lsls	r2, r3, #5
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	4413      	add	r3, r2
 8003868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800386c:	461a      	mov	r2, r3
 800386e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003872:	6093      	str	r3, [r2, #8]
 8003874:	e032      	b.n	80038dc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	f003 0320 	and.w	r3, r3, #32
 800387c:	2b00      	cmp	r3, #0
 800387e:	d008      	beq.n	8003892 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	015a      	lsls	r2, r3, #5
 8003884:	69bb      	ldr	r3, [r7, #24]
 8003886:	4413      	add	r3, r2
 8003888:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800388c:	461a      	mov	r2, r3
 800388e:	2320      	movs	r3, #32
 8003890:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	b2db      	uxtb	r3, r3
 8003896:	4619      	mov	r1, r3
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f005 f8e1 	bl	8008a60 <HAL_PCD_DataOutStageCallback>
 800389e:	e01d      	b.n	80038dc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d114      	bne.n	80038d0 <PCD_EP_OutXfrComplete_int+0x1b0>
 80038a6:	6879      	ldr	r1, [r7, #4]
 80038a8:	683a      	ldr	r2, [r7, #0]
 80038aa:	4613      	mov	r3, r2
 80038ac:	00db      	lsls	r3, r3, #3
 80038ae:	4413      	add	r3, r2
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	440b      	add	r3, r1
 80038b4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d108      	bne.n	80038d0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6818      	ldr	r0, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80038c8:	461a      	mov	r2, r3
 80038ca:	2100      	movs	r1, #0
 80038cc:	f002 fe16 	bl	80064fc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	4619      	mov	r1, r3
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f005 f8c2 	bl	8008a60 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3720      	adds	r7, #32
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	4f54300a 	.word	0x4f54300a
 80038ec:	4f54310a 	.word	0x4f54310a

080038f0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	333c      	adds	r3, #60	@ 0x3c
 8003908:	3304      	adds	r3, #4
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	015a      	lsls	r2, r3, #5
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	4413      	add	r3, r2
 8003916:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	4a15      	ldr	r2, [pc, #84]	@ (8003978 <PCD_EP_OutSetupPacket_int+0x88>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d90e      	bls.n	8003944 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800392c:	2b00      	cmp	r3, #0
 800392e:	d009      	beq.n	8003944 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	015a      	lsls	r2, r3, #5
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	4413      	add	r3, r2
 8003938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800393c:	461a      	mov	r2, r3
 800393e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003942:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f005 f879 	bl	8008a3c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	4a0a      	ldr	r2, [pc, #40]	@ (8003978 <PCD_EP_OutSetupPacket_int+0x88>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d90c      	bls.n	800396c <PCD_EP_OutSetupPacket_int+0x7c>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	799b      	ldrb	r3, [r3, #6]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d108      	bne.n	800396c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6818      	ldr	r0, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003964:	461a      	mov	r2, r3
 8003966:	2101      	movs	r1, #1
 8003968:	f002 fdc8 	bl	80064fc <USB_EP0_OutStart>
  }

  return HAL_OK;
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3718      	adds	r7, #24
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	4f54300a 	.word	0x4f54300a

0800397c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800397c:	b480      	push	{r7}
 800397e:	b085      	sub	sp, #20
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	460b      	mov	r3, r1
 8003986:	70fb      	strb	r3, [r7, #3]
 8003988:	4613      	mov	r3, r2
 800398a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003992:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003994:	78fb      	ldrb	r3, [r7, #3]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d107      	bne.n	80039aa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800399a:	883b      	ldrh	r3, [r7, #0]
 800399c:	0419      	lsls	r1, r3, #16
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68ba      	ldr	r2, [r7, #8]
 80039a4:	430a      	orrs	r2, r1
 80039a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80039a8:	e028      	b.n	80039fc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b0:	0c1b      	lsrs	r3, r3, #16
 80039b2:	68ba      	ldr	r2, [r7, #8]
 80039b4:	4413      	add	r3, r2
 80039b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80039b8:	2300      	movs	r3, #0
 80039ba:	73fb      	strb	r3, [r7, #15]
 80039bc:	e00d      	b.n	80039da <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	7bfb      	ldrb	r3, [r7, #15]
 80039c4:	3340      	adds	r3, #64	@ 0x40
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	4413      	add	r3, r2
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	0c1b      	lsrs	r3, r3, #16
 80039ce:	68ba      	ldr	r2, [r7, #8]
 80039d0:	4413      	add	r3, r2
 80039d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
 80039d6:	3301      	adds	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
 80039da:	7bfa      	ldrb	r2, [r7, #15]
 80039dc:	78fb      	ldrb	r3, [r7, #3]
 80039de:	3b01      	subs	r3, #1
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d3ec      	bcc.n	80039be <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80039e4:	883b      	ldrh	r3, [r7, #0]
 80039e6:	0418      	lsls	r0, r3, #16
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6819      	ldr	r1, [r3, #0]
 80039ec:	78fb      	ldrb	r3, [r7, #3]
 80039ee:	3b01      	subs	r3, #1
 80039f0:	68ba      	ldr	r2, [r7, #8]
 80039f2:	4302      	orrs	r2, r0
 80039f4:	3340      	adds	r3, #64	@ 0x40
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3714      	adds	r7, #20
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr

08003a0a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b083      	sub	sp, #12
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
 8003a12:	460b      	mov	r3, r1
 8003a14:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	887a      	ldrh	r2, [r7, #2]
 8003a1c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	460b      	mov	r3, r1
 8003a36:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003a38:	bf00      	nop
 8003a3a:	370c      	adds	r7, #12
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e267      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d075      	beq.n	8003b4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a62:	4b88      	ldr	r3, [pc, #544]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 030c 	and.w	r3, r3, #12
 8003a6a:	2b04      	cmp	r3, #4
 8003a6c:	d00c      	beq.n	8003a88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a6e:	4b85      	ldr	r3, [pc, #532]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a76:	2b08      	cmp	r3, #8
 8003a78:	d112      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a7a:	4b82      	ldr	r3, [pc, #520]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a86:	d10b      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a88:	4b7e      	ldr	r3, [pc, #504]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d05b      	beq.n	8003b4c <HAL_RCC_OscConfig+0x108>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d157      	bne.n	8003b4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e242      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aa8:	d106      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x74>
 8003aaa:	4b76      	ldr	r3, [pc, #472]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a75      	ldr	r2, [pc, #468]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	e01d      	b.n	8003af4 <HAL_RCC_OscConfig+0xb0>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ac0:	d10c      	bne.n	8003adc <HAL_RCC_OscConfig+0x98>
 8003ac2:	4b70      	ldr	r3, [pc, #448]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a6f      	ldr	r2, [pc, #444]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003ac8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003acc:	6013      	str	r3, [r2, #0]
 8003ace:	4b6d      	ldr	r3, [pc, #436]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a6c      	ldr	r2, [pc, #432]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003ad4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ad8:	6013      	str	r3, [r2, #0]
 8003ada:	e00b      	b.n	8003af4 <HAL_RCC_OscConfig+0xb0>
 8003adc:	4b69      	ldr	r3, [pc, #420]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a68      	ldr	r2, [pc, #416]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003ae2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ae6:	6013      	str	r3, [r2, #0]
 8003ae8:	4b66      	ldr	r3, [pc, #408]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a65      	ldr	r2, [pc, #404]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003aee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003af2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d013      	beq.n	8003b24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003afc:	f7fd fed4 	bl	80018a8 <HAL_GetTick>
 8003b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b02:	e008      	b.n	8003b16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b04:	f7fd fed0 	bl	80018a8 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b64      	cmp	r3, #100	@ 0x64
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e207      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b16:	4b5b      	ldr	r3, [pc, #364]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d0f0      	beq.n	8003b04 <HAL_RCC_OscConfig+0xc0>
 8003b22:	e014      	b.n	8003b4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b24:	f7fd fec0 	bl	80018a8 <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b2c:	f7fd febc 	bl	80018a8 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b64      	cmp	r3, #100	@ 0x64
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e1f3      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b3e:	4b51      	ldr	r3, [pc, #324]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1f0      	bne.n	8003b2c <HAL_RCC_OscConfig+0xe8>
 8003b4a:	e000      	b.n	8003b4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0302 	and.w	r3, r3, #2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d063      	beq.n	8003c22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b5a:	4b4a      	ldr	r3, [pc, #296]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	f003 030c 	and.w	r3, r3, #12
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00b      	beq.n	8003b7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b66:	4b47      	ldr	r3, [pc, #284]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b6e:	2b08      	cmp	r3, #8
 8003b70:	d11c      	bne.n	8003bac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b72:	4b44      	ldr	r3, [pc, #272]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d116      	bne.n	8003bac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b7e:	4b41      	ldr	r3, [pc, #260]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d005      	beq.n	8003b96 <HAL_RCC_OscConfig+0x152>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d001      	beq.n	8003b96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e1c7      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b96:	4b3b      	ldr	r3, [pc, #236]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	00db      	lsls	r3, r3, #3
 8003ba4:	4937      	ldr	r1, [pc, #220]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003baa:	e03a      	b.n	8003c22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d020      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bb4:	4b34      	ldr	r3, [pc, #208]	@ (8003c88 <HAL_RCC_OscConfig+0x244>)
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bba:	f7fd fe75 	bl	80018a8 <HAL_GetTick>
 8003bbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bc0:	e008      	b.n	8003bd4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bc2:	f7fd fe71 	bl	80018a8 <HAL_GetTick>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	1ad3      	subs	r3, r2, r3
 8003bcc:	2b02      	cmp	r3, #2
 8003bce:	d901      	bls.n	8003bd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e1a8      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f003 0302 	and.w	r3, r3, #2
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d0f0      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003be0:	4b28      	ldr	r3, [pc, #160]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	691b      	ldr	r3, [r3, #16]
 8003bec:	00db      	lsls	r3, r3, #3
 8003bee:	4925      	ldr	r1, [pc, #148]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	600b      	str	r3, [r1, #0]
 8003bf4:	e015      	b.n	8003c22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bf6:	4b24      	ldr	r3, [pc, #144]	@ (8003c88 <HAL_RCC_OscConfig+0x244>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bfc:	f7fd fe54 	bl	80018a8 <HAL_GetTick>
 8003c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c04:	f7fd fe50 	bl	80018a8 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e187      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c16:	4b1b      	ldr	r3, [pc, #108]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1f0      	bne.n	8003c04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0308 	and.w	r3, r3, #8
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d036      	beq.n	8003c9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	695b      	ldr	r3, [r3, #20]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d016      	beq.n	8003c64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c36:	4b15      	ldr	r3, [pc, #84]	@ (8003c8c <HAL_RCC_OscConfig+0x248>)
 8003c38:	2201      	movs	r2, #1
 8003c3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c3c:	f7fd fe34 	bl	80018a8 <HAL_GetTick>
 8003c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c42:	e008      	b.n	8003c56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c44:	f7fd fe30 	bl	80018a8 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e167      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c56:	4b0b      	ldr	r3, [pc, #44]	@ (8003c84 <HAL_RCC_OscConfig+0x240>)
 8003c58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d0f0      	beq.n	8003c44 <HAL_RCC_OscConfig+0x200>
 8003c62:	e01b      	b.n	8003c9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c64:	4b09      	ldr	r3, [pc, #36]	@ (8003c8c <HAL_RCC_OscConfig+0x248>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c6a:	f7fd fe1d 	bl	80018a8 <HAL_GetTick>
 8003c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c70:	e00e      	b.n	8003c90 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c72:	f7fd fe19 	bl	80018a8 <HAL_GetTick>
 8003c76:	4602      	mov	r2, r0
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	1ad3      	subs	r3, r2, r3
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d907      	bls.n	8003c90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c80:	2303      	movs	r3, #3
 8003c82:	e150      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
 8003c84:	40023800 	.word	0x40023800
 8003c88:	42470000 	.word	0x42470000
 8003c8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c90:	4b88      	ldr	r3, [pc, #544]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003c92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1ea      	bne.n	8003c72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0304 	and.w	r3, r3, #4
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f000 8097 	beq.w	8003dd8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003caa:	2300      	movs	r3, #0
 8003cac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cae:	4b81      	ldr	r3, [pc, #516]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d10f      	bne.n	8003cda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cba:	2300      	movs	r3, #0
 8003cbc:	60bb      	str	r3, [r7, #8]
 8003cbe:	4b7d      	ldr	r3, [pc, #500]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc2:	4a7c      	ldr	r2, [pc, #496]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003cc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cca:	4b7a      	ldr	r3, [pc, #488]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cd2:	60bb      	str	r3, [r7, #8]
 8003cd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cda:	4b77      	ldr	r3, [pc, #476]	@ (8003eb8 <HAL_RCC_OscConfig+0x474>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d118      	bne.n	8003d18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ce6:	4b74      	ldr	r3, [pc, #464]	@ (8003eb8 <HAL_RCC_OscConfig+0x474>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a73      	ldr	r2, [pc, #460]	@ (8003eb8 <HAL_RCC_OscConfig+0x474>)
 8003cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cf2:	f7fd fdd9 	bl	80018a8 <HAL_GetTick>
 8003cf6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf8:	e008      	b.n	8003d0c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cfa:	f7fd fdd5 	bl	80018a8 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d901      	bls.n	8003d0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e10c      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d0c:	4b6a      	ldr	r3, [pc, #424]	@ (8003eb8 <HAL_RCC_OscConfig+0x474>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d0f0      	beq.n	8003cfa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d106      	bne.n	8003d2e <HAL_RCC_OscConfig+0x2ea>
 8003d20:	4b64      	ldr	r3, [pc, #400]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d24:	4a63      	ldr	r2, [pc, #396]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003d26:	f043 0301 	orr.w	r3, r3, #1
 8003d2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d2c:	e01c      	b.n	8003d68 <HAL_RCC_OscConfig+0x324>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	2b05      	cmp	r3, #5
 8003d34:	d10c      	bne.n	8003d50 <HAL_RCC_OscConfig+0x30c>
 8003d36:	4b5f      	ldr	r3, [pc, #380]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d3a:	4a5e      	ldr	r2, [pc, #376]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003d3c:	f043 0304 	orr.w	r3, r3, #4
 8003d40:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d42:	4b5c      	ldr	r3, [pc, #368]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d46:	4a5b      	ldr	r2, [pc, #364]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003d48:	f043 0301 	orr.w	r3, r3, #1
 8003d4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d4e:	e00b      	b.n	8003d68 <HAL_RCC_OscConfig+0x324>
 8003d50:	4b58      	ldr	r3, [pc, #352]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d54:	4a57      	ldr	r2, [pc, #348]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003d56:	f023 0301 	bic.w	r3, r3, #1
 8003d5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d5c:	4b55      	ldr	r3, [pc, #340]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003d5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d60:	4a54      	ldr	r2, [pc, #336]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003d62:	f023 0304 	bic.w	r3, r3, #4
 8003d66:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d015      	beq.n	8003d9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d70:	f7fd fd9a 	bl	80018a8 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d76:	e00a      	b.n	8003d8e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d78:	f7fd fd96 	bl	80018a8 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e0cb      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d8e:	4b49      	ldr	r3, [pc, #292]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0ee      	beq.n	8003d78 <HAL_RCC_OscConfig+0x334>
 8003d9a:	e014      	b.n	8003dc6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d9c:	f7fd fd84 	bl	80018a8 <HAL_GetTick>
 8003da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003da2:	e00a      	b.n	8003dba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003da4:	f7fd fd80 	bl	80018a8 <HAL_GetTick>
 8003da8:	4602      	mov	r2, r0
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e0b5      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dba:	4b3e      	ldr	r3, [pc, #248]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1ee      	bne.n	8003da4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003dc6:	7dfb      	ldrb	r3, [r7, #23]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d105      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dcc:	4b39      	ldr	r3, [pc, #228]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd0:	4a38      	ldr	r2, [pc, #224]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003dd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003dd6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f000 80a1 	beq.w	8003f24 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003de2:	4b34      	ldr	r3, [pc, #208]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f003 030c 	and.w	r3, r3, #12
 8003dea:	2b08      	cmp	r3, #8
 8003dec:	d05c      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d141      	bne.n	8003e7a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df6:	4b31      	ldr	r3, [pc, #196]	@ (8003ebc <HAL_RCC_OscConfig+0x478>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dfc:	f7fd fd54 	bl	80018a8 <HAL_GetTick>
 8003e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e02:	e008      	b.n	8003e16 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e04:	f7fd fd50 	bl	80018a8 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e087      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e16:	4b27      	ldr	r3, [pc, #156]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1f0      	bne.n	8003e04 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69da      	ldr	r2, [r3, #28]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a1b      	ldr	r3, [r3, #32]
 8003e2a:	431a      	orrs	r2, r3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e30:	019b      	lsls	r3, r3, #6
 8003e32:	431a      	orrs	r2, r3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e38:	085b      	lsrs	r3, r3, #1
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	041b      	lsls	r3, r3, #16
 8003e3e:	431a      	orrs	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e44:	061b      	lsls	r3, r3, #24
 8003e46:	491b      	ldr	r1, [pc, #108]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8003ebc <HAL_RCC_OscConfig+0x478>)
 8003e4e:	2201      	movs	r2, #1
 8003e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e52:	f7fd fd29 	bl	80018a8 <HAL_GetTick>
 8003e56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e58:	e008      	b.n	8003e6c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e5a:	f7fd fd25 	bl	80018a8 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e05c      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e6c:	4b11      	ldr	r3, [pc, #68]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0f0      	beq.n	8003e5a <HAL_RCC_OscConfig+0x416>
 8003e78:	e054      	b.n	8003f24 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e7a:	4b10      	ldr	r3, [pc, #64]	@ (8003ebc <HAL_RCC_OscConfig+0x478>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e80:	f7fd fd12 	bl	80018a8 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e88:	f7fd fd0e 	bl	80018a8 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e045      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e9a:	4b06      	ldr	r3, [pc, #24]	@ (8003eb4 <HAL_RCC_OscConfig+0x470>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1f0      	bne.n	8003e88 <HAL_RCC_OscConfig+0x444>
 8003ea6:	e03d      	b.n	8003f24 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d107      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e038      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
 8003eb4:	40023800 	.word	0x40023800
 8003eb8:	40007000 	.word	0x40007000
 8003ebc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8003f30 <HAL_RCC_OscConfig+0x4ec>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d028      	beq.n	8003f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d121      	bne.n	8003f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d11a      	bne.n	8003f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ef6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d111      	bne.n	8003f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f06:	085b      	lsrs	r3, r3, #1
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d107      	bne.n	8003f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d001      	beq.n	8003f24 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e000      	b.n	8003f26 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3718      	adds	r7, #24
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	40023800 	.word	0x40023800

08003f34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d101      	bne.n	8003f48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e0cc      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f48:	4b68      	ldr	r3, [pc, #416]	@ (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0307 	and.w	r3, r3, #7
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d90c      	bls.n	8003f70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f56:	4b65      	ldr	r3, [pc, #404]	@ (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f5e:	4b63      	ldr	r3, [pc, #396]	@ (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	683a      	ldr	r2, [r7, #0]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d001      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e0b8      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0302 	and.w	r3, r3, #2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d020      	beq.n	8003fbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0304 	and.w	r3, r3, #4
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d005      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f88:	4b59      	ldr	r3, [pc, #356]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	4a58      	ldr	r2, [pc, #352]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0308 	and.w	r3, r3, #8
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d005      	beq.n	8003fac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fa0:	4b53      	ldr	r3, [pc, #332]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	4a52      	ldr	r2, [pc, #328]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003faa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fac:	4b50      	ldr	r3, [pc, #320]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	494d      	ldr	r1, [pc, #308]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d044      	beq.n	8004054 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d107      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fd2:	4b47      	ldr	r3, [pc, #284]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d119      	bne.n	8004012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e07f      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d003      	beq.n	8003ff2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fee:	2b03      	cmp	r3, #3
 8003ff0:	d107      	bne.n	8004002 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ff2:	4b3f      	ldr	r3, [pc, #252]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d109      	bne.n	8004012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e06f      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004002:	4b3b      	ldr	r3, [pc, #236]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d101      	bne.n	8004012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e067      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004012:	4b37      	ldr	r3, [pc, #220]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f023 0203 	bic.w	r2, r3, #3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	4934      	ldr	r1, [pc, #208]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004020:	4313      	orrs	r3, r2
 8004022:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004024:	f7fd fc40 	bl	80018a8 <HAL_GetTick>
 8004028:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800402a:	e00a      	b.n	8004042 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800402c:	f7fd fc3c 	bl	80018a8 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800403a:	4293      	cmp	r3, r2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e04f      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004042:	4b2b      	ldr	r3, [pc, #172]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 020c 	and.w	r2, r3, #12
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	429a      	cmp	r2, r3
 8004052:	d1eb      	bne.n	800402c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004054:	4b25      	ldr	r3, [pc, #148]	@ (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0307 	and.w	r3, r3, #7
 800405c:	683a      	ldr	r2, [r7, #0]
 800405e:	429a      	cmp	r2, r3
 8004060:	d20c      	bcs.n	800407c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004062:	4b22      	ldr	r3, [pc, #136]	@ (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	b2d2      	uxtb	r2, r2
 8004068:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800406a:	4b20      	ldr	r3, [pc, #128]	@ (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	429a      	cmp	r2, r3
 8004076:	d001      	beq.n	800407c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e032      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0304 	and.w	r3, r3, #4
 8004084:	2b00      	cmp	r3, #0
 8004086:	d008      	beq.n	800409a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004088:	4b19      	ldr	r3, [pc, #100]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	4916      	ldr	r1, [pc, #88]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004096:	4313      	orrs	r3, r2
 8004098:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d009      	beq.n	80040ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040a6:	4b12      	ldr	r3, [pc, #72]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	490e      	ldr	r1, [pc, #56]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040ba:	f000 f821 	bl	8004100 <HAL_RCC_GetSysClockFreq>
 80040be:	4602      	mov	r2, r0
 80040c0:	4b0b      	ldr	r3, [pc, #44]	@ (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	091b      	lsrs	r3, r3, #4
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	490a      	ldr	r1, [pc, #40]	@ (80040f4 <HAL_RCC_ClockConfig+0x1c0>)
 80040cc:	5ccb      	ldrb	r3, [r1, r3]
 80040ce:	fa22 f303 	lsr.w	r3, r2, r3
 80040d2:	4a09      	ldr	r2, [pc, #36]	@ (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 80040d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040d6:	4b09      	ldr	r3, [pc, #36]	@ (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4618      	mov	r0, r3
 80040dc:	f7fd fba0 	bl	8001820 <HAL_InitTick>

  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	40023c00 	.word	0x40023c00
 80040f0:	40023800 	.word	0x40023800
 80040f4:	0800d6dc 	.word	0x0800d6dc
 80040f8:	20000000 	.word	0x20000000
 80040fc:	20000004 	.word	0x20000004

08004100 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004100:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004104:	b090      	sub	sp, #64	@ 0x40
 8004106:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	637b      	str	r3, [r7, #52]	@ 0x34
 800410c:	2300      	movs	r3, #0
 800410e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004110:	2300      	movs	r3, #0
 8004112:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004114:	2300      	movs	r3, #0
 8004116:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004118:	4b59      	ldr	r3, [pc, #356]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x180>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f003 030c 	and.w	r3, r3, #12
 8004120:	2b08      	cmp	r3, #8
 8004122:	d00d      	beq.n	8004140 <HAL_RCC_GetSysClockFreq+0x40>
 8004124:	2b08      	cmp	r3, #8
 8004126:	f200 80a1 	bhi.w	800426c <HAL_RCC_GetSysClockFreq+0x16c>
 800412a:	2b00      	cmp	r3, #0
 800412c:	d002      	beq.n	8004134 <HAL_RCC_GetSysClockFreq+0x34>
 800412e:	2b04      	cmp	r3, #4
 8004130:	d003      	beq.n	800413a <HAL_RCC_GetSysClockFreq+0x3a>
 8004132:	e09b      	b.n	800426c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004134:	4b53      	ldr	r3, [pc, #332]	@ (8004284 <HAL_RCC_GetSysClockFreq+0x184>)
 8004136:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004138:	e09b      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800413a:	4b53      	ldr	r3, [pc, #332]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x188>)
 800413c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800413e:	e098      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004140:	4b4f      	ldr	r3, [pc, #316]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x180>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004148:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800414a:	4b4d      	ldr	r3, [pc, #308]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x180>)
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d028      	beq.n	80041a8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004156:	4b4a      	ldr	r3, [pc, #296]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x180>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	099b      	lsrs	r3, r3, #6
 800415c:	2200      	movs	r2, #0
 800415e:	623b      	str	r3, [r7, #32]
 8004160:	627a      	str	r2, [r7, #36]	@ 0x24
 8004162:	6a3b      	ldr	r3, [r7, #32]
 8004164:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004168:	2100      	movs	r1, #0
 800416a:	4b47      	ldr	r3, [pc, #284]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x188>)
 800416c:	fb03 f201 	mul.w	r2, r3, r1
 8004170:	2300      	movs	r3, #0
 8004172:	fb00 f303 	mul.w	r3, r0, r3
 8004176:	4413      	add	r3, r2
 8004178:	4a43      	ldr	r2, [pc, #268]	@ (8004288 <HAL_RCC_GetSysClockFreq+0x188>)
 800417a:	fba0 1202 	umull	r1, r2, r0, r2
 800417e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004180:	460a      	mov	r2, r1
 8004182:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004184:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004186:	4413      	add	r3, r2
 8004188:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800418a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800418c:	2200      	movs	r2, #0
 800418e:	61bb      	str	r3, [r7, #24]
 8004190:	61fa      	str	r2, [r7, #28]
 8004192:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004196:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800419a:	f7fc fd7d 	bl	8000c98 <__aeabi_uldivmod>
 800419e:	4602      	mov	r2, r0
 80041a0:	460b      	mov	r3, r1
 80041a2:	4613      	mov	r3, r2
 80041a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041a6:	e053      	b.n	8004250 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041a8:	4b35      	ldr	r3, [pc, #212]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x180>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	099b      	lsrs	r3, r3, #6
 80041ae:	2200      	movs	r2, #0
 80041b0:	613b      	str	r3, [r7, #16]
 80041b2:	617a      	str	r2, [r7, #20]
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80041ba:	f04f 0b00 	mov.w	fp, #0
 80041be:	4652      	mov	r2, sl
 80041c0:	465b      	mov	r3, fp
 80041c2:	f04f 0000 	mov.w	r0, #0
 80041c6:	f04f 0100 	mov.w	r1, #0
 80041ca:	0159      	lsls	r1, r3, #5
 80041cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041d0:	0150      	lsls	r0, r2, #5
 80041d2:	4602      	mov	r2, r0
 80041d4:	460b      	mov	r3, r1
 80041d6:	ebb2 080a 	subs.w	r8, r2, sl
 80041da:	eb63 090b 	sbc.w	r9, r3, fp
 80041de:	f04f 0200 	mov.w	r2, #0
 80041e2:	f04f 0300 	mov.w	r3, #0
 80041e6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80041ea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80041ee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80041f2:	ebb2 0408 	subs.w	r4, r2, r8
 80041f6:	eb63 0509 	sbc.w	r5, r3, r9
 80041fa:	f04f 0200 	mov.w	r2, #0
 80041fe:	f04f 0300 	mov.w	r3, #0
 8004202:	00eb      	lsls	r3, r5, #3
 8004204:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004208:	00e2      	lsls	r2, r4, #3
 800420a:	4614      	mov	r4, r2
 800420c:	461d      	mov	r5, r3
 800420e:	eb14 030a 	adds.w	r3, r4, sl
 8004212:	603b      	str	r3, [r7, #0]
 8004214:	eb45 030b 	adc.w	r3, r5, fp
 8004218:	607b      	str	r3, [r7, #4]
 800421a:	f04f 0200 	mov.w	r2, #0
 800421e:	f04f 0300 	mov.w	r3, #0
 8004222:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004226:	4629      	mov	r1, r5
 8004228:	028b      	lsls	r3, r1, #10
 800422a:	4621      	mov	r1, r4
 800422c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004230:	4621      	mov	r1, r4
 8004232:	028a      	lsls	r2, r1, #10
 8004234:	4610      	mov	r0, r2
 8004236:	4619      	mov	r1, r3
 8004238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800423a:	2200      	movs	r2, #0
 800423c:	60bb      	str	r3, [r7, #8]
 800423e:	60fa      	str	r2, [r7, #12]
 8004240:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004244:	f7fc fd28 	bl	8000c98 <__aeabi_uldivmod>
 8004248:	4602      	mov	r2, r0
 800424a:	460b      	mov	r3, r1
 800424c:	4613      	mov	r3, r2
 800424e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004250:	4b0b      	ldr	r3, [pc, #44]	@ (8004280 <HAL_RCC_GetSysClockFreq+0x180>)
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	0c1b      	lsrs	r3, r3, #16
 8004256:	f003 0303 	and.w	r3, r3, #3
 800425a:	3301      	adds	r3, #1
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004260:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004264:	fbb2 f3f3 	udiv	r3, r2, r3
 8004268:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800426a:	e002      	b.n	8004272 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800426c:	4b05      	ldr	r3, [pc, #20]	@ (8004284 <HAL_RCC_GetSysClockFreq+0x184>)
 800426e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004270:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004274:	4618      	mov	r0, r3
 8004276:	3740      	adds	r7, #64	@ 0x40
 8004278:	46bd      	mov	sp, r7
 800427a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800427e:	bf00      	nop
 8004280:	40023800 	.word	0x40023800
 8004284:	00f42400 	.word	0x00f42400
 8004288:	016e3600 	.word	0x016e3600

0800428c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004290:	4b03      	ldr	r3, [pc, #12]	@ (80042a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004292:	681b      	ldr	r3, [r3, #0]
}
 8004294:	4618      	mov	r0, r3
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	20000000 	.word	0x20000000

080042a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b082      	sub	sp, #8
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e041      	b.n	800433a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042bc:	b2db      	uxtb	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d106      	bne.n	80042d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f7fd f8e4 	bl	8001498 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2202      	movs	r2, #2
 80042d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	3304      	adds	r3, #4
 80042e0:	4619      	mov	r1, r3
 80042e2:	4610      	mov	r0, r2
 80042e4:	f000 fac0 	bl	8004868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2201      	movs	r2, #1
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}

08004342 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b082      	sub	sp, #8
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e041      	b.n	80043d8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800435a:	b2db      	uxtb	r3, r3
 800435c:	2b00      	cmp	r3, #0
 800435e:	d106      	bne.n	800436e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f000 f839 	bl	80043e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2202      	movs	r2, #2
 8004372:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	3304      	adds	r3, #4
 800437e:	4619      	mov	r1, r3
 8004380:	4610      	mov	r0, r2
 8004382:	f000 fa71 	bl	8004868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2201      	movs	r2, #1
 800439a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2201      	movs	r2, #1
 80043ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3708      	adds	r7, #8
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043e8:	bf00      	nop
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d109      	bne.n	8004418 <HAL_TIM_PWM_Start+0x24>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800440a:	b2db      	uxtb	r3, r3
 800440c:	2b01      	cmp	r3, #1
 800440e:	bf14      	ite	ne
 8004410:	2301      	movne	r3, #1
 8004412:	2300      	moveq	r3, #0
 8004414:	b2db      	uxtb	r3, r3
 8004416:	e022      	b.n	800445e <HAL_TIM_PWM_Start+0x6a>
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	2b04      	cmp	r3, #4
 800441c:	d109      	bne.n	8004432 <HAL_TIM_PWM_Start+0x3e>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b01      	cmp	r3, #1
 8004428:	bf14      	ite	ne
 800442a:	2301      	movne	r3, #1
 800442c:	2300      	moveq	r3, #0
 800442e:	b2db      	uxtb	r3, r3
 8004430:	e015      	b.n	800445e <HAL_TIM_PWM_Start+0x6a>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b08      	cmp	r3, #8
 8004436:	d109      	bne.n	800444c <HAL_TIM_PWM_Start+0x58>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800443e:	b2db      	uxtb	r3, r3
 8004440:	2b01      	cmp	r3, #1
 8004442:	bf14      	ite	ne
 8004444:	2301      	movne	r3, #1
 8004446:	2300      	moveq	r3, #0
 8004448:	b2db      	uxtb	r3, r3
 800444a:	e008      	b.n	800445e <HAL_TIM_PWM_Start+0x6a>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b01      	cmp	r3, #1
 8004456:	bf14      	ite	ne
 8004458:	2301      	movne	r3, #1
 800445a:	2300      	moveq	r3, #0
 800445c:	b2db      	uxtb	r3, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e068      	b.n	8004538 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d104      	bne.n	8004476 <HAL_TIM_PWM_Start+0x82>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2202      	movs	r2, #2
 8004470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004474:	e013      	b.n	800449e <HAL_TIM_PWM_Start+0xaa>
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	2b04      	cmp	r3, #4
 800447a:	d104      	bne.n	8004486 <HAL_TIM_PWM_Start+0x92>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2202      	movs	r2, #2
 8004480:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004484:	e00b      	b.n	800449e <HAL_TIM_PWM_Start+0xaa>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b08      	cmp	r3, #8
 800448a:	d104      	bne.n	8004496 <HAL_TIM_PWM_Start+0xa2>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2202      	movs	r2, #2
 8004490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004494:	e003      	b.n	800449e <HAL_TIM_PWM_Start+0xaa>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2202      	movs	r2, #2
 800449a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2201      	movs	r2, #1
 80044a4:	6839      	ldr	r1, [r7, #0]
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 fc90 	bl	8004dcc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a23      	ldr	r2, [pc, #140]	@ (8004540 <HAL_TIM_PWM_Start+0x14c>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d107      	bne.n	80044c6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80044c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004540 <HAL_TIM_PWM_Start+0x14c>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d018      	beq.n	8004502 <HAL_TIM_PWM_Start+0x10e>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044d8:	d013      	beq.n	8004502 <HAL_TIM_PWM_Start+0x10e>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a19      	ldr	r2, [pc, #100]	@ (8004544 <HAL_TIM_PWM_Start+0x150>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d00e      	beq.n	8004502 <HAL_TIM_PWM_Start+0x10e>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a17      	ldr	r2, [pc, #92]	@ (8004548 <HAL_TIM_PWM_Start+0x154>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d009      	beq.n	8004502 <HAL_TIM_PWM_Start+0x10e>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a16      	ldr	r2, [pc, #88]	@ (800454c <HAL_TIM_PWM_Start+0x158>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d004      	beq.n	8004502 <HAL_TIM_PWM_Start+0x10e>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a14      	ldr	r2, [pc, #80]	@ (8004550 <HAL_TIM_PWM_Start+0x15c>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d111      	bne.n	8004526 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f003 0307 	and.w	r3, r3, #7
 800450c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2b06      	cmp	r3, #6
 8004512:	d010      	beq.n	8004536 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f042 0201 	orr.w	r2, r2, #1
 8004522:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004524:	e007      	b.n	8004536 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f042 0201 	orr.w	r2, r2, #1
 8004534:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004536:	2300      	movs	r3, #0
}
 8004538:	4618      	mov	r0, r3
 800453a:	3710      	adds	r7, #16
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	40010000 	.word	0x40010000
 8004544:	40000400 	.word	0x40000400
 8004548:	40000800 	.word	0x40000800
 800454c:	40000c00 	.word	0x40000c00
 8004550:	40014000 	.word	0x40014000

08004554 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b086      	sub	sp, #24
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004560:	2300      	movs	r3, #0
 8004562:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800456a:	2b01      	cmp	r3, #1
 800456c:	d101      	bne.n	8004572 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800456e:	2302      	movs	r3, #2
 8004570:	e0ae      	b.n	80046d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2201      	movs	r2, #1
 8004576:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b0c      	cmp	r3, #12
 800457e:	f200 809f 	bhi.w	80046c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004582:	a201      	add	r2, pc, #4	@ (adr r2, 8004588 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004588:	080045bd 	.word	0x080045bd
 800458c:	080046c1 	.word	0x080046c1
 8004590:	080046c1 	.word	0x080046c1
 8004594:	080046c1 	.word	0x080046c1
 8004598:	080045fd 	.word	0x080045fd
 800459c:	080046c1 	.word	0x080046c1
 80045a0:	080046c1 	.word	0x080046c1
 80045a4:	080046c1 	.word	0x080046c1
 80045a8:	0800463f 	.word	0x0800463f
 80045ac:	080046c1 	.word	0x080046c1
 80045b0:	080046c1 	.word	0x080046c1
 80045b4:	080046c1 	.word	0x080046c1
 80045b8:	0800467f 	.word	0x0800467f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68b9      	ldr	r1, [r7, #8]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 f9dc 	bl	8004980 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	699a      	ldr	r2, [r3, #24]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0208 	orr.w	r2, r2, #8
 80045d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	699a      	ldr	r2, [r3, #24]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f022 0204 	bic.w	r2, r2, #4
 80045e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	6999      	ldr	r1, [r3, #24]
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	691a      	ldr	r2, [r3, #16]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	430a      	orrs	r2, r1
 80045f8:	619a      	str	r2, [r3, #24]
      break;
 80045fa:	e064      	b.n	80046c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68b9      	ldr	r1, [r7, #8]
 8004602:	4618      	mov	r0, r3
 8004604:	f000 fa22 	bl	8004a4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699a      	ldr	r2, [r3, #24]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004616:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	699a      	ldr	r2, [r3, #24]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004626:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	6999      	ldr	r1, [r3, #24]
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	021a      	lsls	r2, r3, #8
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	430a      	orrs	r2, r1
 800463a:	619a      	str	r2, [r3, #24]
      break;
 800463c:	e043      	b.n	80046c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68b9      	ldr	r1, [r7, #8]
 8004644:	4618      	mov	r0, r3
 8004646:	f000 fa6d 	bl	8004b24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	69da      	ldr	r2, [r3, #28]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f042 0208 	orr.w	r2, r2, #8
 8004658:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	69da      	ldr	r2, [r3, #28]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 0204 	bic.w	r2, r2, #4
 8004668:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	69d9      	ldr	r1, [r3, #28]
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	691a      	ldr	r2, [r3, #16]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	430a      	orrs	r2, r1
 800467a:	61da      	str	r2, [r3, #28]
      break;
 800467c:	e023      	b.n	80046c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	68b9      	ldr	r1, [r7, #8]
 8004684:	4618      	mov	r0, r3
 8004686:	f000 fab7 	bl	8004bf8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	69da      	ldr	r2, [r3, #28]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004698:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	69da      	ldr	r2, [r3, #28]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	69d9      	ldr	r1, [r3, #28]
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	021a      	lsls	r2, r3, #8
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	430a      	orrs	r2, r1
 80046bc:	61da      	str	r2, [r3, #28]
      break;
 80046be:	e002      	b.n	80046c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	75fb      	strb	r3, [r7, #23]
      break;
 80046c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3718      	adds	r7, #24
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046e2:	2300      	movs	r3, #0
 80046e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d101      	bne.n	80046f4 <HAL_TIM_ConfigClockSource+0x1c>
 80046f0:	2302      	movs	r3, #2
 80046f2:	e0b4      	b.n	800485e <HAL_TIM_ConfigClockSource+0x186>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004712:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800471a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800472c:	d03e      	beq.n	80047ac <HAL_TIM_ConfigClockSource+0xd4>
 800472e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004732:	f200 8087 	bhi.w	8004844 <HAL_TIM_ConfigClockSource+0x16c>
 8004736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800473a:	f000 8086 	beq.w	800484a <HAL_TIM_ConfigClockSource+0x172>
 800473e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004742:	d87f      	bhi.n	8004844 <HAL_TIM_ConfigClockSource+0x16c>
 8004744:	2b70      	cmp	r3, #112	@ 0x70
 8004746:	d01a      	beq.n	800477e <HAL_TIM_ConfigClockSource+0xa6>
 8004748:	2b70      	cmp	r3, #112	@ 0x70
 800474a:	d87b      	bhi.n	8004844 <HAL_TIM_ConfigClockSource+0x16c>
 800474c:	2b60      	cmp	r3, #96	@ 0x60
 800474e:	d050      	beq.n	80047f2 <HAL_TIM_ConfigClockSource+0x11a>
 8004750:	2b60      	cmp	r3, #96	@ 0x60
 8004752:	d877      	bhi.n	8004844 <HAL_TIM_ConfigClockSource+0x16c>
 8004754:	2b50      	cmp	r3, #80	@ 0x50
 8004756:	d03c      	beq.n	80047d2 <HAL_TIM_ConfigClockSource+0xfa>
 8004758:	2b50      	cmp	r3, #80	@ 0x50
 800475a:	d873      	bhi.n	8004844 <HAL_TIM_ConfigClockSource+0x16c>
 800475c:	2b40      	cmp	r3, #64	@ 0x40
 800475e:	d058      	beq.n	8004812 <HAL_TIM_ConfigClockSource+0x13a>
 8004760:	2b40      	cmp	r3, #64	@ 0x40
 8004762:	d86f      	bhi.n	8004844 <HAL_TIM_ConfigClockSource+0x16c>
 8004764:	2b30      	cmp	r3, #48	@ 0x30
 8004766:	d064      	beq.n	8004832 <HAL_TIM_ConfigClockSource+0x15a>
 8004768:	2b30      	cmp	r3, #48	@ 0x30
 800476a:	d86b      	bhi.n	8004844 <HAL_TIM_ConfigClockSource+0x16c>
 800476c:	2b20      	cmp	r3, #32
 800476e:	d060      	beq.n	8004832 <HAL_TIM_ConfigClockSource+0x15a>
 8004770:	2b20      	cmp	r3, #32
 8004772:	d867      	bhi.n	8004844 <HAL_TIM_ConfigClockSource+0x16c>
 8004774:	2b00      	cmp	r3, #0
 8004776:	d05c      	beq.n	8004832 <HAL_TIM_ConfigClockSource+0x15a>
 8004778:	2b10      	cmp	r3, #16
 800477a:	d05a      	beq.n	8004832 <HAL_TIM_ConfigClockSource+0x15a>
 800477c:	e062      	b.n	8004844 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800478e:	f000 fafd 	bl	8004d8c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	609a      	str	r2, [r3, #8]
      break;
 80047aa:	e04f      	b.n	800484c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047bc:	f000 fae6 	bl	8004d8c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	689a      	ldr	r2, [r3, #8]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047ce:	609a      	str	r2, [r3, #8]
      break;
 80047d0:	e03c      	b.n	800484c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047de:	461a      	mov	r2, r3
 80047e0:	f000 fa5a 	bl	8004c98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2150      	movs	r1, #80	@ 0x50
 80047ea:	4618      	mov	r0, r3
 80047ec:	f000 fab3 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 80047f0:	e02c      	b.n	800484c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047fe:	461a      	mov	r2, r3
 8004800:	f000 fa79 	bl	8004cf6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2160      	movs	r1, #96	@ 0x60
 800480a:	4618      	mov	r0, r3
 800480c:	f000 faa3 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 8004810:	e01c      	b.n	800484c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800481e:	461a      	mov	r2, r3
 8004820:	f000 fa3a 	bl	8004c98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2140      	movs	r1, #64	@ 0x40
 800482a:	4618      	mov	r0, r3
 800482c:	f000 fa93 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 8004830:	e00c      	b.n	800484c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4619      	mov	r1, r3
 800483c:	4610      	mov	r0, r2
 800483e:	f000 fa8a 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 8004842:	e003      	b.n	800484c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	73fb      	strb	r3, [r7, #15]
      break;
 8004848:	e000      	b.n	800484c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800484a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800485c:	7bfb      	ldrb	r3, [r7, #15]
}
 800485e:	4618      	mov	r0, r3
 8004860:	3710      	adds	r7, #16
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
	...

08004868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004868:	b480      	push	{r7}
 800486a:	b085      	sub	sp, #20
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a3a      	ldr	r2, [pc, #232]	@ (8004964 <TIM_Base_SetConfig+0xfc>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d00f      	beq.n	80048a0 <TIM_Base_SetConfig+0x38>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004886:	d00b      	beq.n	80048a0 <TIM_Base_SetConfig+0x38>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a37      	ldr	r2, [pc, #220]	@ (8004968 <TIM_Base_SetConfig+0x100>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d007      	beq.n	80048a0 <TIM_Base_SetConfig+0x38>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a36      	ldr	r2, [pc, #216]	@ (800496c <TIM_Base_SetConfig+0x104>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d003      	beq.n	80048a0 <TIM_Base_SetConfig+0x38>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a35      	ldr	r2, [pc, #212]	@ (8004970 <TIM_Base_SetConfig+0x108>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d108      	bne.n	80048b2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	68fa      	ldr	r2, [r7, #12]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a2b      	ldr	r2, [pc, #172]	@ (8004964 <TIM_Base_SetConfig+0xfc>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d01b      	beq.n	80048f2 <TIM_Base_SetConfig+0x8a>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048c0:	d017      	beq.n	80048f2 <TIM_Base_SetConfig+0x8a>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a28      	ldr	r2, [pc, #160]	@ (8004968 <TIM_Base_SetConfig+0x100>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d013      	beq.n	80048f2 <TIM_Base_SetConfig+0x8a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a27      	ldr	r2, [pc, #156]	@ (800496c <TIM_Base_SetConfig+0x104>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d00f      	beq.n	80048f2 <TIM_Base_SetConfig+0x8a>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a26      	ldr	r2, [pc, #152]	@ (8004970 <TIM_Base_SetConfig+0x108>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d00b      	beq.n	80048f2 <TIM_Base_SetConfig+0x8a>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a25      	ldr	r2, [pc, #148]	@ (8004974 <TIM_Base_SetConfig+0x10c>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d007      	beq.n	80048f2 <TIM_Base_SetConfig+0x8a>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a24      	ldr	r2, [pc, #144]	@ (8004978 <TIM_Base_SetConfig+0x110>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d003      	beq.n	80048f2 <TIM_Base_SetConfig+0x8a>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a23      	ldr	r2, [pc, #140]	@ (800497c <TIM_Base_SetConfig+0x114>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d108      	bne.n	8004904 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	68db      	ldr	r3, [r3, #12]
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	4313      	orrs	r3, r2
 8004902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	695b      	ldr	r3, [r3, #20]
 800490e:	4313      	orrs	r3, r2
 8004910:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	689a      	ldr	r2, [r3, #8]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a0e      	ldr	r2, [pc, #56]	@ (8004964 <TIM_Base_SetConfig+0xfc>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d103      	bne.n	8004938 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	691a      	ldr	r2, [r3, #16]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	f003 0301 	and.w	r3, r3, #1
 8004946:	2b01      	cmp	r3, #1
 8004948:	d105      	bne.n	8004956 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	f023 0201 	bic.w	r2, r3, #1
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	611a      	str	r2, [r3, #16]
  }
}
 8004956:	bf00      	nop
 8004958:	3714      	adds	r7, #20
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
 8004964:	40010000 	.word	0x40010000
 8004968:	40000400 	.word	0x40000400
 800496c:	40000800 	.word	0x40000800
 8004970:	40000c00 	.word	0x40000c00
 8004974:	40014000 	.word	0x40014000
 8004978:	40014400 	.word	0x40014400
 800497c:	40014800 	.word	0x40014800

08004980 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004980:	b480      	push	{r7}
 8004982:	b087      	sub	sp, #28
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	f023 0201 	bic.w	r2, r3, #1
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 0303 	bic.w	r3, r3, #3
 80049b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	4313      	orrs	r3, r2
 80049c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f023 0302 	bic.w	r3, r3, #2
 80049c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	697a      	ldr	r2, [r7, #20]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004a48 <TIM_OC1_SetConfig+0xc8>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d10c      	bne.n	80049f6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	f023 0308 	bic.w	r3, r3, #8
 80049e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	697a      	ldr	r2, [r7, #20]
 80049ea:	4313      	orrs	r3, r2
 80049ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f023 0304 	bic.w	r3, r3, #4
 80049f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a13      	ldr	r2, [pc, #76]	@ (8004a48 <TIM_OC1_SetConfig+0xc8>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d111      	bne.n	8004a22 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	693a      	ldr	r2, [r7, #16]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	693a      	ldr	r2, [r7, #16]
 8004a26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	685a      	ldr	r2, [r3, #4]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	621a      	str	r2, [r3, #32]
}
 8004a3c:	bf00      	nop
 8004a3e:	371c      	adds	r7, #28
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	40010000 	.word	0x40010000

08004a4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b087      	sub	sp, #28
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	f023 0210 	bic.w	r2, r3, #16
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	021b      	lsls	r3, r3, #8
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	f023 0320 	bic.w	r3, r3, #32
 8004a96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	011b      	lsls	r3, r3, #4
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	4a1e      	ldr	r2, [pc, #120]	@ (8004b20 <TIM_OC2_SetConfig+0xd4>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d10d      	bne.n	8004ac8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ab2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	011b      	lsls	r3, r3, #4
 8004aba:	697a      	ldr	r2, [r7, #20]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ac6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a15      	ldr	r2, [pc, #84]	@ (8004b20 <TIM_OC2_SetConfig+0xd4>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d113      	bne.n	8004af8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ad6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ade:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	695b      	ldr	r3, [r3, #20]
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	693a      	ldr	r2, [r7, #16]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68fa      	ldr	r2, [r7, #12]
 8004b02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	685a      	ldr	r2, [r3, #4]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	621a      	str	r2, [r3, #32]
}
 8004b12:	bf00      	nop
 8004b14:	371c      	adds	r7, #28
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	40010000 	.word	0x40010000

08004b24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a1b      	ldr	r3, [r3, #32]
 8004b38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	69db      	ldr	r3, [r3, #28]
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f023 0303 	bic.w	r3, r3, #3
 8004b5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	021b      	lsls	r3, r3, #8
 8004b74:	697a      	ldr	r2, [r7, #20]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a1d      	ldr	r2, [pc, #116]	@ (8004bf4 <TIM_OC3_SetConfig+0xd0>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d10d      	bne.n	8004b9e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	021b      	lsls	r3, r3, #8
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a14      	ldr	r2, [pc, #80]	@ (8004bf4 <TIM_OC3_SetConfig+0xd0>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d113      	bne.n	8004bce <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	011b      	lsls	r3, r3, #4
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	011b      	lsls	r3, r3, #4
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	693a      	ldr	r2, [r7, #16]
 8004bd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	685a      	ldr	r2, [r3, #4]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	621a      	str	r2, [r3, #32]
}
 8004be8:	bf00      	nop
 8004bea:	371c      	adds	r7, #28
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr
 8004bf4:	40010000 	.word	0x40010000

08004bf8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b087      	sub	sp, #28
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a1b      	ldr	r3, [r3, #32]
 8004c0c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	69db      	ldr	r3, [r3, #28]
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	021b      	lsls	r3, r3, #8
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	031b      	lsls	r3, r3, #12
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	4a10      	ldr	r2, [pc, #64]	@ (8004c94 <TIM_OC4_SetConfig+0x9c>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d109      	bne.n	8004c6c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c5e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	019b      	lsls	r3, r3, #6
 8004c66:	697a      	ldr	r2, [r7, #20]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	685a      	ldr	r2, [r3, #4]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	693a      	ldr	r2, [r7, #16]
 8004c84:	621a      	str	r2, [r3, #32]
}
 8004c86:	bf00      	nop
 8004c88:	371c      	adds	r7, #28
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	40010000 	.word	0x40010000

08004c98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	60b9      	str	r1, [r7, #8]
 8004ca2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6a1b      	ldr	r3, [r3, #32]
 8004ca8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6a1b      	ldr	r3, [r3, #32]
 8004cae:	f023 0201 	bic.w	r2, r3, #1
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	011b      	lsls	r3, r3, #4
 8004cc8:	693a      	ldr	r2, [r7, #16]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f023 030a 	bic.w	r3, r3, #10
 8004cd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	693a      	ldr	r2, [r7, #16]
 8004ce2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	621a      	str	r2, [r3, #32]
}
 8004cea:	bf00      	nop
 8004cec:	371c      	adds	r7, #28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	b087      	sub	sp, #28
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	60f8      	str	r0, [r7, #12]
 8004cfe:	60b9      	str	r1, [r7, #8]
 8004d00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
 8004d06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6a1b      	ldr	r3, [r3, #32]
 8004d0c:	f023 0210 	bic.w	r2, r3, #16
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	031b      	lsls	r3, r3, #12
 8004d26:	693a      	ldr	r2, [r7, #16]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d32:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	011b      	lsls	r3, r3, #4
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	621a      	str	r2, [r3, #32]
}
 8004d4a:	bf00      	nop
 8004d4c:	371c      	adds	r7, #28
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr

08004d56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d56:	b480      	push	{r7}
 8004d58:	b085      	sub	sp, #20
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
 8004d5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d6e:	683a      	ldr	r2, [r7, #0]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	f043 0307 	orr.w	r3, r3, #7
 8004d78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	609a      	str	r2, [r3, #8]
}
 8004d80:	bf00      	nop
 8004d82:	3714      	adds	r7, #20
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b087      	sub	sp, #28
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	60f8      	str	r0, [r7, #12]
 8004d94:	60b9      	str	r1, [r7, #8]
 8004d96:	607a      	str	r2, [r7, #4]
 8004d98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004da6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	021a      	lsls	r2, r3, #8
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	431a      	orrs	r2, r3
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	697a      	ldr	r2, [r7, #20]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	609a      	str	r2, [r3, #8]
}
 8004dc0:	bf00      	nop
 8004dc2:	371c      	adds	r7, #28
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b087      	sub	sp, #28
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	f003 031f 	and.w	r3, r3, #31
 8004dde:	2201      	movs	r2, #1
 8004de0:	fa02 f303 	lsl.w	r3, r2, r3
 8004de4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6a1a      	ldr	r2, [r3, #32]
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	43db      	mvns	r3, r3
 8004dee:	401a      	ands	r2, r3
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6a1a      	ldr	r2, [r3, #32]
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	f003 031f 	and.w	r3, r3, #31
 8004dfe:	6879      	ldr	r1, [r7, #4]
 8004e00:	fa01 f303 	lsl.w	r3, r1, r3
 8004e04:	431a      	orrs	r2, r3
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	621a      	str	r2, [r3, #32]
}
 8004e0a:	bf00      	nop
 8004e0c:	371c      	adds	r7, #28
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
	...

08004e18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b085      	sub	sp, #20
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d101      	bne.n	8004e30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e2c:	2302      	movs	r3, #2
 8004e2e:	e050      	b.n	8004ed2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2202      	movs	r2, #2
 8004e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	68fa      	ldr	r2, [r7, #12]
 8004e68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a1c      	ldr	r2, [pc, #112]	@ (8004ee0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d018      	beq.n	8004ea6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e7c:	d013      	beq.n	8004ea6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a18      	ldr	r2, [pc, #96]	@ (8004ee4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d00e      	beq.n	8004ea6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a16      	ldr	r2, [pc, #88]	@ (8004ee8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d009      	beq.n	8004ea6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a15      	ldr	r2, [pc, #84]	@ (8004eec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d004      	beq.n	8004ea6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a13      	ldr	r2, [pc, #76]	@ (8004ef0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d10c      	bne.n	8004ec0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004eac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68ba      	ldr	r2, [r7, #8]
 8004ebe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3714      	adds	r7, #20
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr
 8004ede:	bf00      	nop
 8004ee0:	40010000 	.word	0x40010000
 8004ee4:	40000400 	.word	0x40000400
 8004ee8:	40000800 	.word	0x40000800
 8004eec:	40000c00 	.word	0x40000c00
 8004ef0:	40014000 	.word	0x40014000

08004ef4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004efe:	2300      	movs	r3, #0
 8004f00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d101      	bne.n	8004f10 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	e03d      	b.n	8004f8c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	4313      	orrs	r3, r2
 8004f32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	69db      	ldr	r3, [r3, #28]
 8004f76:	4313      	orrs	r3, r2
 8004f78:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f8a:	2300      	movs	r3, #0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3714      	adds	r7, #20
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f98:	b084      	sub	sp, #16
 8004f9a:	b580      	push	{r7, lr}
 8004f9c:	b084      	sub	sp, #16
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
 8004fa2:	f107 001c 	add.w	r0, r7, #28
 8004fa6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004faa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d123      	bne.n	8004ffa <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fb6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004fc6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004fda:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d105      	bne.n	8004fee <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f001 fae2 	bl	80065b8 <USB_CoreReset>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	73fb      	strb	r3, [r7, #15]
 8004ff8:	e01b      	b.n	8005032 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f001 fad6 	bl	80065b8 <USB_CoreReset>
 800500c:	4603      	mov	r3, r0
 800500e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005010:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005014:	2b00      	cmp	r3, #0
 8005016:	d106      	bne.n	8005026 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800501c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	639a      	str	r2, [r3, #56]	@ 0x38
 8005024:	e005      	b.n	8005032 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800502a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005032:	7fbb      	ldrb	r3, [r7, #30]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d10b      	bne.n	8005050 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f043 0206 	orr.w	r2, r3, #6
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f043 0220 	orr.w	r2, r3, #32
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005050:	7bfb      	ldrb	r3, [r7, #15]
}
 8005052:	4618      	mov	r0, r3
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800505c:	b004      	add	sp, #16
 800505e:	4770      	bx	lr

08005060 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005060:	b480      	push	{r7}
 8005062:	b087      	sub	sp, #28
 8005064:	af00      	add	r7, sp, #0
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	4613      	mov	r3, r2
 800506c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800506e:	79fb      	ldrb	r3, [r7, #7]
 8005070:	2b02      	cmp	r3, #2
 8005072:	d165      	bne.n	8005140 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	4a41      	ldr	r2, [pc, #260]	@ (800517c <USB_SetTurnaroundTime+0x11c>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d906      	bls.n	800508a <USB_SetTurnaroundTime+0x2a>
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	4a40      	ldr	r2, [pc, #256]	@ (8005180 <USB_SetTurnaroundTime+0x120>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d202      	bcs.n	800508a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005084:	230f      	movs	r3, #15
 8005086:	617b      	str	r3, [r7, #20]
 8005088:	e062      	b.n	8005150 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	4a3c      	ldr	r2, [pc, #240]	@ (8005180 <USB_SetTurnaroundTime+0x120>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d306      	bcc.n	80050a0 <USB_SetTurnaroundTime+0x40>
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	4a3b      	ldr	r2, [pc, #236]	@ (8005184 <USB_SetTurnaroundTime+0x124>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d202      	bcs.n	80050a0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800509a:	230e      	movs	r3, #14
 800509c:	617b      	str	r3, [r7, #20]
 800509e:	e057      	b.n	8005150 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	4a38      	ldr	r2, [pc, #224]	@ (8005184 <USB_SetTurnaroundTime+0x124>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d306      	bcc.n	80050b6 <USB_SetTurnaroundTime+0x56>
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	4a37      	ldr	r2, [pc, #220]	@ (8005188 <USB_SetTurnaroundTime+0x128>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d202      	bcs.n	80050b6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80050b0:	230d      	movs	r3, #13
 80050b2:	617b      	str	r3, [r7, #20]
 80050b4:	e04c      	b.n	8005150 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	4a33      	ldr	r2, [pc, #204]	@ (8005188 <USB_SetTurnaroundTime+0x128>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d306      	bcc.n	80050cc <USB_SetTurnaroundTime+0x6c>
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	4a32      	ldr	r2, [pc, #200]	@ (800518c <USB_SetTurnaroundTime+0x12c>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d802      	bhi.n	80050cc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80050c6:	230c      	movs	r3, #12
 80050c8:	617b      	str	r3, [r7, #20]
 80050ca:	e041      	b.n	8005150 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	4a2f      	ldr	r2, [pc, #188]	@ (800518c <USB_SetTurnaroundTime+0x12c>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d906      	bls.n	80050e2 <USB_SetTurnaroundTime+0x82>
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	4a2e      	ldr	r2, [pc, #184]	@ (8005190 <USB_SetTurnaroundTime+0x130>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d802      	bhi.n	80050e2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80050dc:	230b      	movs	r3, #11
 80050de:	617b      	str	r3, [r7, #20]
 80050e0:	e036      	b.n	8005150 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	4a2a      	ldr	r2, [pc, #168]	@ (8005190 <USB_SetTurnaroundTime+0x130>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d906      	bls.n	80050f8 <USB_SetTurnaroundTime+0x98>
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	4a29      	ldr	r2, [pc, #164]	@ (8005194 <USB_SetTurnaroundTime+0x134>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d802      	bhi.n	80050f8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80050f2:	230a      	movs	r3, #10
 80050f4:	617b      	str	r3, [r7, #20]
 80050f6:	e02b      	b.n	8005150 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	4a26      	ldr	r2, [pc, #152]	@ (8005194 <USB_SetTurnaroundTime+0x134>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d906      	bls.n	800510e <USB_SetTurnaroundTime+0xae>
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	4a25      	ldr	r2, [pc, #148]	@ (8005198 <USB_SetTurnaroundTime+0x138>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d202      	bcs.n	800510e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005108:	2309      	movs	r3, #9
 800510a:	617b      	str	r3, [r7, #20]
 800510c:	e020      	b.n	8005150 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	4a21      	ldr	r2, [pc, #132]	@ (8005198 <USB_SetTurnaroundTime+0x138>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d306      	bcc.n	8005124 <USB_SetTurnaroundTime+0xc4>
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	4a20      	ldr	r2, [pc, #128]	@ (800519c <USB_SetTurnaroundTime+0x13c>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d802      	bhi.n	8005124 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800511e:	2308      	movs	r3, #8
 8005120:	617b      	str	r3, [r7, #20]
 8005122:	e015      	b.n	8005150 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	4a1d      	ldr	r2, [pc, #116]	@ (800519c <USB_SetTurnaroundTime+0x13c>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d906      	bls.n	800513a <USB_SetTurnaroundTime+0xda>
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	4a1c      	ldr	r2, [pc, #112]	@ (80051a0 <USB_SetTurnaroundTime+0x140>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d202      	bcs.n	800513a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005134:	2307      	movs	r3, #7
 8005136:	617b      	str	r3, [r7, #20]
 8005138:	e00a      	b.n	8005150 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800513a:	2306      	movs	r3, #6
 800513c:	617b      	str	r3, [r7, #20]
 800513e:	e007      	b.n	8005150 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005140:	79fb      	ldrb	r3, [r7, #7]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d102      	bne.n	800514c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005146:	2309      	movs	r3, #9
 8005148:	617b      	str	r3, [r7, #20]
 800514a:	e001      	b.n	8005150 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800514c:	2309      	movs	r3, #9
 800514e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	68da      	ldr	r2, [r3, #12]
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	029b      	lsls	r3, r3, #10
 8005164:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005168:	431a      	orrs	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	371c      	adds	r7, #28
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr
 800517c:	00d8acbf 	.word	0x00d8acbf
 8005180:	00e4e1c0 	.word	0x00e4e1c0
 8005184:	00f42400 	.word	0x00f42400
 8005188:	01067380 	.word	0x01067380
 800518c:	011a499f 	.word	0x011a499f
 8005190:	01312cff 	.word	0x01312cff
 8005194:	014ca43f 	.word	0x014ca43f
 8005198:	016e3600 	.word	0x016e3600
 800519c:	01a6ab1f 	.word	0x01a6ab1f
 80051a0:	01e84800 	.word	0x01e84800

080051a4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f043 0201 	orr.w	r2, r3, #1
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	370c      	adds	r7, #12
 80051be:	46bd      	mov	sp, r7
 80051c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c4:	4770      	bx	lr

080051c6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051c6:	b480      	push	{r7}
 80051c8:	b083      	sub	sp, #12
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f023 0201 	bic.w	r2, r3, #1
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	460b      	mov	r3, r1
 80051f2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80051f4:	2300      	movs	r3, #0
 80051f6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005204:	78fb      	ldrb	r3, [r7, #3]
 8005206:	2b01      	cmp	r3, #1
 8005208:	d115      	bne.n	8005236 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005216:	200a      	movs	r0, #10
 8005218:	f7fc fb52 	bl	80018c0 <HAL_Delay>
      ms += 10U;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	330a      	adds	r3, #10
 8005220:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f001 f939 	bl	800649a <USB_GetMode>
 8005228:	4603      	mov	r3, r0
 800522a:	2b01      	cmp	r3, #1
 800522c:	d01e      	beq.n	800526c <USB_SetCurrentMode+0x84>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2bc7      	cmp	r3, #199	@ 0xc7
 8005232:	d9f0      	bls.n	8005216 <USB_SetCurrentMode+0x2e>
 8005234:	e01a      	b.n	800526c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005236:	78fb      	ldrb	r3, [r7, #3]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d115      	bne.n	8005268 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005248:	200a      	movs	r0, #10
 800524a:	f7fc fb39 	bl	80018c0 <HAL_Delay>
      ms += 10U;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	330a      	adds	r3, #10
 8005252:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f001 f920 	bl	800649a <USB_GetMode>
 800525a:	4603      	mov	r3, r0
 800525c:	2b00      	cmp	r3, #0
 800525e:	d005      	beq.n	800526c <USB_SetCurrentMode+0x84>
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2bc7      	cmp	r3, #199	@ 0xc7
 8005264:	d9f0      	bls.n	8005248 <USB_SetCurrentMode+0x60>
 8005266:	e001      	b.n	800526c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	e005      	b.n	8005278 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005270:	d101      	bne.n	8005276 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e000      	b.n	8005278 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005280:	b084      	sub	sp, #16
 8005282:	b580      	push	{r7, lr}
 8005284:	b086      	sub	sp, #24
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
 800528a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800528e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005292:	2300      	movs	r3, #0
 8005294:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800529a:	2300      	movs	r3, #0
 800529c:	613b      	str	r3, [r7, #16]
 800529e:	e009      	b.n	80052b4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	3340      	adds	r3, #64	@ 0x40
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	2200      	movs	r2, #0
 80052ac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	3301      	adds	r3, #1
 80052b2:	613b      	str	r3, [r7, #16]
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	2b0e      	cmp	r3, #14
 80052b8:	d9f2      	bls.n	80052a0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80052ba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d11c      	bne.n	80052fc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052d0:	f043 0302 	orr.w	r3, r3, #2
 80052d4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052da:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	639a      	str	r2, [r3, #56]	@ 0x38
 80052fa:	e00b      	b.n	8005314 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005300:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800530c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800531a:	461a      	mov	r2, r3
 800531c:	2300      	movs	r3, #0
 800531e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005320:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005324:	2b01      	cmp	r3, #1
 8005326:	d10d      	bne.n	8005344 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005328:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800532c:	2b00      	cmp	r3, #0
 800532e:	d104      	bne.n	800533a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005330:	2100      	movs	r1, #0
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f968 	bl	8005608 <USB_SetDevSpeed>
 8005338:	e008      	b.n	800534c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800533a:	2101      	movs	r1, #1
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 f963 	bl	8005608 <USB_SetDevSpeed>
 8005342:	e003      	b.n	800534c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005344:	2103      	movs	r1, #3
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f000 f95e 	bl	8005608 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800534c:	2110      	movs	r1, #16
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 f8fa 	bl	8005548 <USB_FlushTxFifo>
 8005354:	4603      	mov	r3, r0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d001      	beq.n	800535e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f924 	bl	80055ac <USB_FlushRxFifo>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d001      	beq.n	800536e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005374:	461a      	mov	r2, r3
 8005376:	2300      	movs	r3, #0
 8005378:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005380:	461a      	mov	r2, r3
 8005382:	2300      	movs	r3, #0
 8005384:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800538c:	461a      	mov	r2, r3
 800538e:	2300      	movs	r3, #0
 8005390:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005392:	2300      	movs	r3, #0
 8005394:	613b      	str	r3, [r7, #16]
 8005396:	e043      	b.n	8005420 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	015a      	lsls	r2, r3, #5
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	4413      	add	r3, r2
 80053a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053ae:	d118      	bne.n	80053e2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10a      	bne.n	80053cc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	015a      	lsls	r2, r3, #5
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	4413      	add	r3, r2
 80053be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053c2:	461a      	mov	r2, r3
 80053c4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80053c8:	6013      	str	r3, [r2, #0]
 80053ca:	e013      	b.n	80053f4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	015a      	lsls	r2, r3, #5
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	4413      	add	r3, r2
 80053d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053d8:	461a      	mov	r2, r3
 80053da:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80053de:	6013      	str	r3, [r2, #0]
 80053e0:	e008      	b.n	80053f4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	015a      	lsls	r2, r3, #5
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	4413      	add	r3, r2
 80053ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ee:	461a      	mov	r2, r3
 80053f0:	2300      	movs	r3, #0
 80053f2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	015a      	lsls	r2, r3, #5
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	4413      	add	r3, r2
 80053fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005400:	461a      	mov	r2, r3
 8005402:	2300      	movs	r3, #0
 8005404:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	015a      	lsls	r2, r3, #5
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	4413      	add	r3, r2
 800540e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005412:	461a      	mov	r2, r3
 8005414:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005418:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	3301      	adds	r3, #1
 800541e:	613b      	str	r3, [r7, #16]
 8005420:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005424:	461a      	mov	r2, r3
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	4293      	cmp	r3, r2
 800542a:	d3b5      	bcc.n	8005398 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800542c:	2300      	movs	r3, #0
 800542e:	613b      	str	r3, [r7, #16]
 8005430:	e043      	b.n	80054ba <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	015a      	lsls	r2, r3, #5
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	4413      	add	r3, r2
 800543a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005444:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005448:	d118      	bne.n	800547c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d10a      	bne.n	8005466 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	015a      	lsls	r2, r3, #5
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	4413      	add	r3, r2
 8005458:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800545c:	461a      	mov	r2, r3
 800545e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005462:	6013      	str	r3, [r2, #0]
 8005464:	e013      	b.n	800548e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	015a      	lsls	r2, r3, #5
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	4413      	add	r3, r2
 800546e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005472:	461a      	mov	r2, r3
 8005474:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005478:	6013      	str	r3, [r2, #0]
 800547a:	e008      	b.n	800548e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	015a      	lsls	r2, r3, #5
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	4413      	add	r3, r2
 8005484:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005488:	461a      	mov	r2, r3
 800548a:	2300      	movs	r3, #0
 800548c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	015a      	lsls	r2, r3, #5
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	4413      	add	r3, r2
 8005496:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800549a:	461a      	mov	r2, r3
 800549c:	2300      	movs	r3, #0
 800549e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	015a      	lsls	r2, r3, #5
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	4413      	add	r3, r2
 80054a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054ac:	461a      	mov	r2, r3
 80054ae:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80054b2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	3301      	adds	r3, #1
 80054b8:	613b      	str	r3, [r7, #16]
 80054ba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80054be:	461a      	mov	r2, r3
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d3b5      	bcc.n	8005432 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054d8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80054e6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80054e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d105      	bne.n	80054fc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	f043 0210 	orr.w	r2, r3, #16
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	699a      	ldr	r2, [r3, #24]
 8005500:	4b10      	ldr	r3, [pc, #64]	@ (8005544 <USB_DevInit+0x2c4>)
 8005502:	4313      	orrs	r3, r2
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005508:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800550c:	2b00      	cmp	r3, #0
 800550e:	d005      	beq.n	800551c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	699b      	ldr	r3, [r3, #24]
 8005514:	f043 0208 	orr.w	r2, r3, #8
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800551c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005520:	2b01      	cmp	r3, #1
 8005522:	d107      	bne.n	8005534 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800552c:	f043 0304 	orr.w	r3, r3, #4
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005534:	7dfb      	ldrb	r3, [r7, #23]
}
 8005536:	4618      	mov	r0, r3
 8005538:	3718      	adds	r7, #24
 800553a:	46bd      	mov	sp, r7
 800553c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005540:	b004      	add	sp, #16
 8005542:	4770      	bx	lr
 8005544:	803c3800 	.word	0x803c3800

08005548 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005552:	2300      	movs	r3, #0
 8005554:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	3301      	adds	r3, #1
 800555a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005562:	d901      	bls.n	8005568 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005564:	2303      	movs	r3, #3
 8005566:	e01b      	b.n	80055a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	691b      	ldr	r3, [r3, #16]
 800556c:	2b00      	cmp	r3, #0
 800556e:	daf2      	bge.n	8005556 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005570:	2300      	movs	r3, #0
 8005572:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	019b      	lsls	r3, r3, #6
 8005578:	f043 0220 	orr.w	r2, r3, #32
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	3301      	adds	r3, #1
 8005584:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800558c:	d901      	bls.n	8005592 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e006      	b.n	80055a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	f003 0320 	and.w	r3, r3, #32
 800559a:	2b20      	cmp	r3, #32
 800559c:	d0f0      	beq.n	8005580 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b085      	sub	sp, #20
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055b4:	2300      	movs	r3, #0
 80055b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	3301      	adds	r3, #1
 80055bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055c4:	d901      	bls.n	80055ca <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e018      	b.n	80055fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	daf2      	bge.n	80055b8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2210      	movs	r2, #16
 80055da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	3301      	adds	r3, #1
 80055e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055e8:	d901      	bls.n	80055ee <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e006      	b.n	80055fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	f003 0310 	and.w	r3, r3, #16
 80055f6:	2b10      	cmp	r3, #16
 80055f8:	d0f0      	beq.n	80055dc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80055fa:	2300      	movs	r3, #0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3714      	adds	r7, #20
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005608:	b480      	push	{r7}
 800560a:	b085      	sub	sp, #20
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	460b      	mov	r3, r1
 8005612:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	78fb      	ldrb	r3, [r7, #3]
 8005622:	68f9      	ldr	r1, [r7, #12]
 8005624:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005628:	4313      	orrs	r3, r2
 800562a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3714      	adds	r7, #20
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr

0800563a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800563a:	b480      	push	{r7}
 800563c:	b087      	sub	sp, #28
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f003 0306 	and.w	r3, r3, #6
 8005652:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d102      	bne.n	8005660 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800565a:	2300      	movs	r3, #0
 800565c:	75fb      	strb	r3, [r7, #23]
 800565e:	e00a      	b.n	8005676 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2b02      	cmp	r3, #2
 8005664:	d002      	beq.n	800566c <USB_GetDevSpeed+0x32>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2b06      	cmp	r3, #6
 800566a:	d102      	bne.n	8005672 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800566c:	2302      	movs	r3, #2
 800566e:	75fb      	strb	r3, [r7, #23]
 8005670:	e001      	b.n	8005676 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005672:	230f      	movs	r3, #15
 8005674:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005676:	7dfb      	ldrb	r3, [r7, #23]
}
 8005678:	4618      	mov	r0, r3
 800567a:	371c      	adds	r7, #28
 800567c:	46bd      	mov	sp, r7
 800567e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005682:	4770      	bx	lr

08005684 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005684:	b480      	push	{r7}
 8005686:	b085      	sub	sp, #20
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	785b      	ldrb	r3, [r3, #1]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d13a      	bne.n	8005716 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056a6:	69da      	ldr	r2, [r3, #28]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	f003 030f 	and.w	r3, r3, #15
 80056b0:	2101      	movs	r1, #1
 80056b2:	fa01 f303 	lsl.w	r3, r1, r3
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	68f9      	ldr	r1, [r7, #12]
 80056ba:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056be:	4313      	orrs	r3, r2
 80056c0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	015a      	lsls	r2, r3, #5
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	4413      	add	r3, r2
 80056ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d155      	bne.n	8005784 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	015a      	lsls	r2, r3, #5
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	4413      	add	r3, r2
 80056e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	791b      	ldrb	r3, [r3, #4]
 80056f2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80056f4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	059b      	lsls	r3, r3, #22
 80056fa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80056fc:	4313      	orrs	r3, r2
 80056fe:	68ba      	ldr	r2, [r7, #8]
 8005700:	0151      	lsls	r1, r2, #5
 8005702:	68fa      	ldr	r2, [r7, #12]
 8005704:	440a      	add	r2, r1
 8005706:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800570a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800570e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005712:	6013      	str	r3, [r2, #0]
 8005714:	e036      	b.n	8005784 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800571c:	69da      	ldr	r2, [r3, #28]
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	f003 030f 	and.w	r3, r3, #15
 8005726:	2101      	movs	r1, #1
 8005728:	fa01 f303 	lsl.w	r3, r1, r3
 800572c:	041b      	lsls	r3, r3, #16
 800572e:	68f9      	ldr	r1, [r7, #12]
 8005730:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005734:	4313      	orrs	r3, r2
 8005736:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	015a      	lsls	r2, r3, #5
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	4413      	add	r3, r2
 8005740:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d11a      	bne.n	8005784 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	015a      	lsls	r2, r3, #5
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	4413      	add	r3, r2
 8005756:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	791b      	ldrb	r3, [r3, #4]
 8005768:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800576a:	430b      	orrs	r3, r1
 800576c:	4313      	orrs	r3, r2
 800576e:	68ba      	ldr	r2, [r7, #8]
 8005770:	0151      	lsls	r1, r2, #5
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	440a      	add	r2, r1
 8005776:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800577a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800577e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005782:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
	...

08005794 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	781b      	ldrb	r3, [r3, #0]
 80057a6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	785b      	ldrb	r3, [r3, #1]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d161      	bne.n	8005874 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	015a      	lsls	r2, r3, #5
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	4413      	add	r3, r2
 80057b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057c6:	d11f      	bne.n	8005808 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	015a      	lsls	r2, r3, #5
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	4413      	add	r3, r2
 80057d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	0151      	lsls	r1, r2, #5
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	440a      	add	r2, r1
 80057de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80057e6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	015a      	lsls	r2, r3, #5
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	4413      	add	r3, r2
 80057f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	68ba      	ldr	r2, [r7, #8]
 80057f8:	0151      	lsls	r1, r2, #5
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	440a      	add	r2, r1
 80057fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005802:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005806:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800580e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	781b      	ldrb	r3, [r3, #0]
 8005814:	f003 030f 	and.w	r3, r3, #15
 8005818:	2101      	movs	r1, #1
 800581a:	fa01 f303 	lsl.w	r3, r1, r3
 800581e:	b29b      	uxth	r3, r3
 8005820:	43db      	mvns	r3, r3
 8005822:	68f9      	ldr	r1, [r7, #12]
 8005824:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005828:	4013      	ands	r3, r2
 800582a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005832:	69da      	ldr	r2, [r3, #28]
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	781b      	ldrb	r3, [r3, #0]
 8005838:	f003 030f 	and.w	r3, r3, #15
 800583c:	2101      	movs	r1, #1
 800583e:	fa01 f303 	lsl.w	r3, r1, r3
 8005842:	b29b      	uxth	r3, r3
 8005844:	43db      	mvns	r3, r3
 8005846:	68f9      	ldr	r1, [r7, #12]
 8005848:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800584c:	4013      	ands	r3, r2
 800584e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	015a      	lsls	r2, r3, #5
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	4413      	add	r3, r2
 8005858:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	0159      	lsls	r1, r3, #5
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	440b      	add	r3, r1
 8005866:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800586a:	4619      	mov	r1, r3
 800586c:	4b35      	ldr	r3, [pc, #212]	@ (8005944 <USB_DeactivateEndpoint+0x1b0>)
 800586e:	4013      	ands	r3, r2
 8005870:	600b      	str	r3, [r1, #0]
 8005872:	e060      	b.n	8005936 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	015a      	lsls	r2, r3, #5
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	4413      	add	r3, r2
 800587c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005886:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800588a:	d11f      	bne.n	80058cc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	015a      	lsls	r2, r3, #5
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	4413      	add	r3, r2
 8005894:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68ba      	ldr	r2, [r7, #8]
 800589c:	0151      	lsls	r1, r2, #5
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	440a      	add	r2, r1
 80058a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058a6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80058aa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	015a      	lsls	r2, r3, #5
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	4413      	add	r3, r2
 80058b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68ba      	ldr	r2, [r7, #8]
 80058bc:	0151      	lsls	r1, r2, #5
 80058be:	68fa      	ldr	r2, [r7, #12]
 80058c0:	440a      	add	r2, r1
 80058c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058ca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	f003 030f 	and.w	r3, r3, #15
 80058dc:	2101      	movs	r1, #1
 80058de:	fa01 f303 	lsl.w	r3, r1, r3
 80058e2:	041b      	lsls	r3, r3, #16
 80058e4:	43db      	mvns	r3, r3
 80058e6:	68f9      	ldr	r1, [r7, #12]
 80058e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80058ec:	4013      	ands	r3, r2
 80058ee:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058f6:	69da      	ldr	r2, [r3, #28]
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	f003 030f 	and.w	r3, r3, #15
 8005900:	2101      	movs	r1, #1
 8005902:	fa01 f303 	lsl.w	r3, r1, r3
 8005906:	041b      	lsls	r3, r3, #16
 8005908:	43db      	mvns	r3, r3
 800590a:	68f9      	ldr	r1, [r7, #12]
 800590c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005910:	4013      	ands	r3, r2
 8005912:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	015a      	lsls	r2, r3, #5
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	4413      	add	r3, r2
 800591c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	0159      	lsls	r1, r3, #5
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	440b      	add	r3, r1
 800592a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800592e:	4619      	mov	r1, r3
 8005930:	4b05      	ldr	r3, [pc, #20]	@ (8005948 <USB_DeactivateEndpoint+0x1b4>)
 8005932:	4013      	ands	r3, r2
 8005934:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005936:	2300      	movs	r3, #0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3714      	adds	r7, #20
 800593c:	46bd      	mov	sp, r7
 800593e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005942:	4770      	bx	lr
 8005944:	ec337800 	.word	0xec337800
 8005948:	eff37800 	.word	0xeff37800

0800594c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b08a      	sub	sp, #40	@ 0x28
 8005950:	af02      	add	r7, sp, #8
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	4613      	mov	r3, r2
 8005958:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	785b      	ldrb	r3, [r3, #1]
 8005968:	2b01      	cmp	r3, #1
 800596a:	f040 817a 	bne.w	8005c62 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d132      	bne.n	80059dc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	015a      	lsls	r2, r3, #5
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	4413      	add	r3, r2
 800597e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005982:	691b      	ldr	r3, [r3, #16]
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	0151      	lsls	r1, r2, #5
 8005988:	69fa      	ldr	r2, [r7, #28]
 800598a:	440a      	add	r2, r1
 800598c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005990:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005994:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005998:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	015a      	lsls	r2, r3, #5
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	4413      	add	r3, r2
 80059a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059a6:	691b      	ldr	r3, [r3, #16]
 80059a8:	69ba      	ldr	r2, [r7, #24]
 80059aa:	0151      	lsls	r1, r2, #5
 80059ac:	69fa      	ldr	r2, [r7, #28]
 80059ae:	440a      	add	r2, r1
 80059b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80059b8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	015a      	lsls	r2, r3, #5
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	4413      	add	r3, r2
 80059c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	69ba      	ldr	r2, [r7, #24]
 80059ca:	0151      	lsls	r1, r2, #5
 80059cc:	69fa      	ldr	r2, [r7, #28]
 80059ce:	440a      	add	r2, r1
 80059d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059d4:	0cdb      	lsrs	r3, r3, #19
 80059d6:	04db      	lsls	r3, r3, #19
 80059d8:	6113      	str	r3, [r2, #16]
 80059da:	e092      	b.n	8005b02 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80059dc:	69bb      	ldr	r3, [r7, #24]
 80059de:	015a      	lsls	r2, r3, #5
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	4413      	add	r3, r2
 80059e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	0151      	lsls	r1, r2, #5
 80059ee:	69fa      	ldr	r2, [r7, #28]
 80059f0:	440a      	add	r2, r1
 80059f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059f6:	0cdb      	lsrs	r3, r3, #19
 80059f8:	04db      	lsls	r3, r3, #19
 80059fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	015a      	lsls	r2, r3, #5
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	4413      	add	r3, r2
 8005a04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	69ba      	ldr	r2, [r7, #24]
 8005a0c:	0151      	lsls	r1, r2, #5
 8005a0e:	69fa      	ldr	r2, [r7, #28]
 8005a10:	440a      	add	r2, r1
 8005a12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a16:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005a1a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005a1e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d11a      	bne.n	8005a5c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	691a      	ldr	r2, [r3, #16]
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	429a      	cmp	r2, r3
 8005a30:	d903      	bls.n	8005a3a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	689a      	ldr	r2, [r3, #8]
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005a3a:	69bb      	ldr	r3, [r7, #24]
 8005a3c:	015a      	lsls	r2, r3, #5
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	4413      	add	r3, r2
 8005a42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	69ba      	ldr	r2, [r7, #24]
 8005a4a:	0151      	lsls	r1, r2, #5
 8005a4c:	69fa      	ldr	r2, [r7, #28]
 8005a4e:	440a      	add	r2, r1
 8005a50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a54:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005a58:	6113      	str	r3, [r2, #16]
 8005a5a:	e01b      	b.n	8005a94 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	015a      	lsls	r2, r3, #5
 8005a60:	69fb      	ldr	r3, [r7, #28]
 8005a62:	4413      	add	r3, r2
 8005a64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a68:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	6919      	ldr	r1, [r3, #16]
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	440b      	add	r3, r1
 8005a74:	1e59      	subs	r1, r3, #1
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	689b      	ldr	r3, [r3, #8]
 8005a7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a7e:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005a80:	4ba2      	ldr	r3, [pc, #648]	@ (8005d0c <USB_EPStartXfer+0x3c0>)
 8005a82:	400b      	ands	r3, r1
 8005a84:	69b9      	ldr	r1, [r7, #24]
 8005a86:	0148      	lsls	r0, r1, #5
 8005a88:	69f9      	ldr	r1, [r7, #28]
 8005a8a:	4401      	add	r1, r0
 8005a8c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005a90:	4313      	orrs	r3, r2
 8005a92:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	015a      	lsls	r2, r3, #5
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005aa0:	691a      	ldr	r2, [r3, #16]
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	691b      	ldr	r3, [r3, #16]
 8005aa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005aaa:	69b9      	ldr	r1, [r7, #24]
 8005aac:	0148      	lsls	r0, r1, #5
 8005aae:	69f9      	ldr	r1, [r7, #28]
 8005ab0:	4401      	add	r1, r0
 8005ab2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	791b      	ldrb	r3, [r3, #4]
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d11f      	bne.n	8005b02 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	015a      	lsls	r2, r3, #5
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	4413      	add	r3, r2
 8005aca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	0151      	lsls	r1, r2, #5
 8005ad4:	69fa      	ldr	r2, [r7, #28]
 8005ad6:	440a      	add	r2, r1
 8005ad8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005adc:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005ae0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	015a      	lsls	r2, r3, #5
 8005ae6:	69fb      	ldr	r3, [r7, #28]
 8005ae8:	4413      	add	r3, r2
 8005aea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005aee:	691b      	ldr	r3, [r3, #16]
 8005af0:	69ba      	ldr	r2, [r7, #24]
 8005af2:	0151      	lsls	r1, r2, #5
 8005af4:	69fa      	ldr	r2, [r7, #28]
 8005af6:	440a      	add	r2, r1
 8005af8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005afc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005b00:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8005b02:	79fb      	ldrb	r3, [r7, #7]
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d14b      	bne.n	8005ba0 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	69db      	ldr	r3, [r3, #28]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d009      	beq.n	8005b24 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	015a      	lsls	r2, r3, #5
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	4413      	add	r3, r2
 8005b18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	69db      	ldr	r3, [r3, #28]
 8005b22:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	791b      	ldrb	r3, [r3, #4]
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d128      	bne.n	8005b7e <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d110      	bne.n	8005b5e <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	015a      	lsls	r2, r3, #5
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	4413      	add	r3, r2
 8005b44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	69ba      	ldr	r2, [r7, #24]
 8005b4c:	0151      	lsls	r1, r2, #5
 8005b4e:	69fa      	ldr	r2, [r7, #28]
 8005b50:	440a      	add	r2, r1
 8005b52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b56:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005b5a:	6013      	str	r3, [r2, #0]
 8005b5c:	e00f      	b.n	8005b7e <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	015a      	lsls	r2, r3, #5
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	4413      	add	r3, r2
 8005b66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	69ba      	ldr	r2, [r7, #24]
 8005b6e:	0151      	lsls	r1, r2, #5
 8005b70:	69fa      	ldr	r2, [r7, #28]
 8005b72:	440a      	add	r2, r1
 8005b74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b7c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	015a      	lsls	r2, r3, #5
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	4413      	add	r3, r2
 8005b86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	69ba      	ldr	r2, [r7, #24]
 8005b8e:	0151      	lsls	r1, r2, #5
 8005b90:	69fa      	ldr	r2, [r7, #28]
 8005b92:	440a      	add	r2, r1
 8005b94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b98:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005b9c:	6013      	str	r3, [r2, #0]
 8005b9e:	e165      	b.n	8005e6c <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	69ba      	ldr	r2, [r7, #24]
 8005bb0:	0151      	lsls	r1, r2, #5
 8005bb2:	69fa      	ldr	r2, [r7, #28]
 8005bb4:	440a      	add	r2, r1
 8005bb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005bba:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005bbe:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	791b      	ldrb	r3, [r3, #4]
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d015      	beq.n	8005bf4 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	691b      	ldr	r3, [r3, #16]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f000 814d 	beq.w	8005e6c <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	f003 030f 	and.w	r3, r3, #15
 8005be2:	2101      	movs	r1, #1
 8005be4:	fa01 f303 	lsl.w	r3, r1, r3
 8005be8:	69f9      	ldr	r1, [r7, #28]
 8005bea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	634b      	str	r3, [r1, #52]	@ 0x34
 8005bf2:	e13b      	b.n	8005e6c <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005bf4:	69fb      	ldr	r3, [r7, #28]
 8005bf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d110      	bne.n	8005c26 <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	015a      	lsls	r2, r3, #5
 8005c08:	69fb      	ldr	r3, [r7, #28]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	69ba      	ldr	r2, [r7, #24]
 8005c14:	0151      	lsls	r1, r2, #5
 8005c16:	69fa      	ldr	r2, [r7, #28]
 8005c18:	440a      	add	r2, r1
 8005c1a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c1e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005c22:	6013      	str	r3, [r2, #0]
 8005c24:	e00f      	b.n	8005c46 <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	015a      	lsls	r2, r3, #5
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	69ba      	ldr	r2, [r7, #24]
 8005c36:	0151      	lsls	r1, r2, #5
 8005c38:	69fa      	ldr	r2, [r7, #28]
 8005c3a:	440a      	add	r2, r1
 8005c3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c44:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	68d9      	ldr	r1, [r3, #12]
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	781a      	ldrb	r2, [r3, #0]
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	691b      	ldr	r3, [r3, #16]
 8005c52:	b298      	uxth	r0, r3
 8005c54:	79fb      	ldrb	r3, [r7, #7]
 8005c56:	9300      	str	r3, [sp, #0]
 8005c58:	4603      	mov	r3, r0
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f000 f9b8 	bl	8005fd0 <USB_WritePacket>
 8005c60:	e104      	b.n	8005e6c <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	015a      	lsls	r2, r3, #5
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	4413      	add	r3, r2
 8005c6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c6e:	691b      	ldr	r3, [r3, #16]
 8005c70:	69ba      	ldr	r2, [r7, #24]
 8005c72:	0151      	lsls	r1, r2, #5
 8005c74:	69fa      	ldr	r2, [r7, #28]
 8005c76:	440a      	add	r2, r1
 8005c78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c7c:	0cdb      	lsrs	r3, r3, #19
 8005c7e:	04db      	lsls	r3, r3, #19
 8005c80:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005c82:	69bb      	ldr	r3, [r7, #24]
 8005c84:	015a      	lsls	r2, r3, #5
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	4413      	add	r3, r2
 8005c8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c8e:	691b      	ldr	r3, [r3, #16]
 8005c90:	69ba      	ldr	r2, [r7, #24]
 8005c92:	0151      	lsls	r1, r2, #5
 8005c94:	69fa      	ldr	r2, [r7, #28]
 8005c96:	440a      	add	r2, r1
 8005c98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c9c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005ca0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005ca4:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d131      	bne.n	8005d10 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d003      	beq.n	8005cbc <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	689a      	ldr	r2, [r3, #8]
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	689a      	ldr	r2, [r3, #8]
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	015a      	lsls	r2, r3, #5
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	4413      	add	r3, r2
 8005ccc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cd0:	691a      	ldr	r2, [r3, #16]
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	6a1b      	ldr	r3, [r3, #32]
 8005cd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cda:	69b9      	ldr	r1, [r7, #24]
 8005cdc:	0148      	lsls	r0, r1, #5
 8005cde:	69f9      	ldr	r1, [r7, #28]
 8005ce0:	4401      	add	r1, r0
 8005ce2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	015a      	lsls	r2, r3, #5
 8005cee:	69fb      	ldr	r3, [r7, #28]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	69ba      	ldr	r2, [r7, #24]
 8005cfa:	0151      	lsls	r1, r2, #5
 8005cfc:	69fa      	ldr	r2, [r7, #28]
 8005cfe:	440a      	add	r2, r1
 8005d00:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d04:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005d08:	6113      	str	r3, [r2, #16]
 8005d0a:	e061      	b.n	8005dd0 <USB_EPStartXfer+0x484>
 8005d0c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	691b      	ldr	r3, [r3, #16]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d123      	bne.n	8005d60 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	015a      	lsls	r2, r3, #5
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	4413      	add	r3, r2
 8005d20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d24:	691a      	ldr	r2, [r3, #16]
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d2e:	69b9      	ldr	r1, [r7, #24]
 8005d30:	0148      	lsls	r0, r1, #5
 8005d32:	69f9      	ldr	r1, [r7, #28]
 8005d34:	4401      	add	r1, r0
 8005d36:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d4a:	691b      	ldr	r3, [r3, #16]
 8005d4c:	69ba      	ldr	r2, [r7, #24]
 8005d4e:	0151      	lsls	r1, r2, #5
 8005d50:	69fa      	ldr	r2, [r7, #28]
 8005d52:	440a      	add	r2, r1
 8005d54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005d5c:	6113      	str	r3, [r2, #16]
 8005d5e:	e037      	b.n	8005dd0 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	691a      	ldr	r2, [r3, #16]
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	4413      	add	r3, r2
 8005d6a:	1e5a      	subs	r2, r3, #1
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	689b      	ldr	r3, [r3, #8]
 8005d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d74:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	8afa      	ldrh	r2, [r7, #22]
 8005d7c:	fb03 f202 	mul.w	r2, r3, r2
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	015a      	lsls	r2, r3, #5
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d90:	691a      	ldr	r2, [r3, #16]
 8005d92:	8afb      	ldrh	r3, [r7, #22]
 8005d94:	04d9      	lsls	r1, r3, #19
 8005d96:	4b38      	ldr	r3, [pc, #224]	@ (8005e78 <USB_EPStartXfer+0x52c>)
 8005d98:	400b      	ands	r3, r1
 8005d9a:	69b9      	ldr	r1, [r7, #24]
 8005d9c:	0148      	lsls	r0, r1, #5
 8005d9e:	69f9      	ldr	r1, [r7, #28]
 8005da0:	4401      	add	r1, r0
 8005da2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005da6:	4313      	orrs	r3, r2
 8005da8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	015a      	lsls	r2, r3, #5
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	4413      	add	r3, r2
 8005db2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005db6:	691a      	ldr	r2, [r3, #16]
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	6a1b      	ldr	r3, [r3, #32]
 8005dbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dc0:	69b9      	ldr	r1, [r7, #24]
 8005dc2:	0148      	lsls	r0, r1, #5
 8005dc4:	69f9      	ldr	r1, [r7, #28]
 8005dc6:	4401      	add	r1, r0
 8005dc8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005dd0:	79fb      	ldrb	r3, [r7, #7]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d10d      	bne.n	8005df2 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d009      	beq.n	8005df2 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	68d9      	ldr	r1, [r3, #12]
 8005de2:	69bb      	ldr	r3, [r7, #24]
 8005de4:	015a      	lsls	r2, r3, #5
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	4413      	add	r3, r2
 8005dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dee:	460a      	mov	r2, r1
 8005df0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	791b      	ldrb	r3, [r3, #4]
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d128      	bne.n	8005e4c <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d110      	bne.n	8005e2c <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	015a      	lsls	r2, r3, #5
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	4413      	add	r3, r2
 8005e12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	69ba      	ldr	r2, [r7, #24]
 8005e1a:	0151      	lsls	r1, r2, #5
 8005e1c:	69fa      	ldr	r2, [r7, #28]
 8005e1e:	440a      	add	r2, r1
 8005e20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e24:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005e28:	6013      	str	r3, [r2, #0]
 8005e2a:	e00f      	b.n	8005e4c <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	015a      	lsls	r2, r3, #5
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	4413      	add	r3, r2
 8005e34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	69ba      	ldr	r2, [r7, #24]
 8005e3c:	0151      	lsls	r1, r2, #5
 8005e3e:	69fa      	ldr	r2, [r7, #28]
 8005e40:	440a      	add	r2, r1
 8005e42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e4a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	015a      	lsls	r2, r3, #5
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	4413      	add	r3, r2
 8005e54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	69ba      	ldr	r2, [r7, #24]
 8005e5c:	0151      	lsls	r1, r2, #5
 8005e5e:	69fa      	ldr	r2, [r7, #28]
 8005e60:	440a      	add	r2, r1
 8005e62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e66:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005e6a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3720      	adds	r7, #32
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	bf00      	nop
 8005e78:	1ff80000 	.word	0x1ff80000

08005e7c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e86:	2300      	movs	r3, #0
 8005e88:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	785b      	ldrb	r3, [r3, #1]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d14a      	bne.n	8005f30 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	781b      	ldrb	r3, [r3, #0]
 8005e9e:	015a      	lsls	r2, r3, #5
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	4413      	add	r3, r2
 8005ea4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005eae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005eb2:	f040 8086 	bne.w	8005fc2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	015a      	lsls	r2, r3, #5
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	4413      	add	r3, r2
 8005ec0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	683a      	ldr	r2, [r7, #0]
 8005ec8:	7812      	ldrb	r2, [r2, #0]
 8005eca:	0151      	lsls	r1, r2, #5
 8005ecc:	693a      	ldr	r2, [r7, #16]
 8005ece:	440a      	add	r2, r1
 8005ed0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ed4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005ed8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	781b      	ldrb	r3, [r3, #0]
 8005ede:	015a      	lsls	r2, r3, #5
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	683a      	ldr	r2, [r7, #0]
 8005eec:	7812      	ldrb	r2, [r2, #0]
 8005eee:	0151      	lsls	r1, r2, #5
 8005ef0:	693a      	ldr	r2, [r7, #16]
 8005ef2:	440a      	add	r2, r1
 8005ef4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ef8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005efc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	3301      	adds	r3, #1
 8005f02:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d902      	bls.n	8005f14 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	75fb      	strb	r3, [r7, #23]
          break;
 8005f12:	e056      	b.n	8005fc2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	781b      	ldrb	r3, [r3, #0]
 8005f18:	015a      	lsls	r2, r3, #5
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	4413      	add	r3, r2
 8005f1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f2c:	d0e7      	beq.n	8005efe <USB_EPStopXfer+0x82>
 8005f2e:	e048      	b.n	8005fc2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	015a      	lsls	r2, r3, #5
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	4413      	add	r3, r2
 8005f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f44:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f48:	d13b      	bne.n	8005fc2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	781b      	ldrb	r3, [r3, #0]
 8005f4e:	015a      	lsls	r2, r3, #5
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	4413      	add	r3, r2
 8005f54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	683a      	ldr	r2, [r7, #0]
 8005f5c:	7812      	ldrb	r2, [r2, #0]
 8005f5e:	0151      	lsls	r1, r2, #5
 8005f60:	693a      	ldr	r2, [r7, #16]
 8005f62:	440a      	add	r2, r1
 8005f64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f68:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005f6c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	781b      	ldrb	r3, [r3, #0]
 8005f72:	015a      	lsls	r2, r3, #5
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	4413      	add	r3, r2
 8005f78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	683a      	ldr	r2, [r7, #0]
 8005f80:	7812      	ldrb	r2, [r2, #0]
 8005f82:	0151      	lsls	r1, r2, #5
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	440a      	add	r2, r1
 8005f88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f8c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f90:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	3301      	adds	r3, #1
 8005f96:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d902      	bls.n	8005fa8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	75fb      	strb	r3, [r7, #23]
          break;
 8005fa6:	e00c      	b.n	8005fc2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	015a      	lsls	r2, r3, #5
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	4413      	add	r3, r2
 8005fb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fc0:	d0e7      	beq.n	8005f92 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	371c      	adds	r7, #28
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b089      	sub	sp, #36	@ 0x24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	4611      	mov	r1, r2
 8005fdc:	461a      	mov	r2, r3
 8005fde:	460b      	mov	r3, r1
 8005fe0:	71fb      	strb	r3, [r7, #7]
 8005fe2:	4613      	mov	r3, r2
 8005fe4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005fee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d123      	bne.n	800603e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005ff6:	88bb      	ldrh	r3, [r7, #4]
 8005ff8:	3303      	adds	r3, #3
 8005ffa:	089b      	lsrs	r3, r3, #2
 8005ffc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005ffe:	2300      	movs	r3, #0
 8006000:	61bb      	str	r3, [r7, #24]
 8006002:	e018      	b.n	8006036 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006004:	79fb      	ldrb	r3, [r7, #7]
 8006006:	031a      	lsls	r2, r3, #12
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	4413      	add	r3, r2
 800600c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006010:	461a      	mov	r2, r3
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006018:	69fb      	ldr	r3, [r7, #28]
 800601a:	3301      	adds	r3, #1
 800601c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	3301      	adds	r3, #1
 8006022:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	3301      	adds	r3, #1
 8006028:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	3301      	adds	r3, #1
 800602e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	3301      	adds	r3, #1
 8006034:	61bb      	str	r3, [r7, #24]
 8006036:	69ba      	ldr	r2, [r7, #24]
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	429a      	cmp	r2, r3
 800603c:	d3e2      	bcc.n	8006004 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	3724      	adds	r7, #36	@ 0x24
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800604c:	b480      	push	{r7}
 800604e:	b08b      	sub	sp, #44	@ 0x2c
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	4613      	mov	r3, r2
 8006058:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006062:	88fb      	ldrh	r3, [r7, #6]
 8006064:	089b      	lsrs	r3, r3, #2
 8006066:	b29b      	uxth	r3, r3
 8006068:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800606a:	88fb      	ldrh	r3, [r7, #6]
 800606c:	f003 0303 	and.w	r3, r3, #3
 8006070:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006072:	2300      	movs	r3, #0
 8006074:	623b      	str	r3, [r7, #32]
 8006076:	e014      	b.n	80060a2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006082:	601a      	str	r2, [r3, #0]
    pDest++;
 8006084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006086:	3301      	adds	r3, #1
 8006088:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800608a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800608c:	3301      	adds	r3, #1
 800608e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006092:	3301      	adds	r3, #1
 8006094:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006098:	3301      	adds	r3, #1
 800609a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800609c:	6a3b      	ldr	r3, [r7, #32]
 800609e:	3301      	adds	r3, #1
 80060a0:	623b      	str	r3, [r7, #32]
 80060a2:	6a3a      	ldr	r2, [r7, #32]
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d3e6      	bcc.n	8006078 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80060aa:	8bfb      	ldrh	r3, [r7, #30]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d01e      	beq.n	80060ee <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80060b0:	2300      	movs	r3, #0
 80060b2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80060b4:	69bb      	ldr	r3, [r7, #24]
 80060b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060ba:	461a      	mov	r2, r3
 80060bc:	f107 0310 	add.w	r3, r7, #16
 80060c0:	6812      	ldr	r2, [r2, #0]
 80060c2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	6a3b      	ldr	r3, [r7, #32]
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	00db      	lsls	r3, r3, #3
 80060cc:	fa22 f303 	lsr.w	r3, r2, r3
 80060d0:	b2da      	uxtb	r2, r3
 80060d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d4:	701a      	strb	r2, [r3, #0]
      i++;
 80060d6:	6a3b      	ldr	r3, [r7, #32]
 80060d8:	3301      	adds	r3, #1
 80060da:	623b      	str	r3, [r7, #32]
      pDest++;
 80060dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060de:	3301      	adds	r3, #1
 80060e0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80060e2:	8bfb      	ldrh	r3, [r7, #30]
 80060e4:	3b01      	subs	r3, #1
 80060e6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80060e8:	8bfb      	ldrh	r3, [r7, #30]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1ea      	bne.n	80060c4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80060ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	372c      	adds	r7, #44	@ 0x2c
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	785b      	ldrb	r3, [r3, #1]
 8006114:	2b01      	cmp	r3, #1
 8006116:	d12c      	bne.n	8006172 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	015a      	lsls	r2, r3, #5
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	4413      	add	r3, r2
 8006120:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2b00      	cmp	r3, #0
 8006128:	db12      	blt.n	8006150 <USB_EPSetStall+0x54>
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d00f      	beq.n	8006150 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	015a      	lsls	r2, r3, #5
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	4413      	add	r3, r2
 8006138:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	68ba      	ldr	r2, [r7, #8]
 8006140:	0151      	lsls	r1, r2, #5
 8006142:	68fa      	ldr	r2, [r7, #12]
 8006144:	440a      	add	r2, r1
 8006146:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800614a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800614e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	015a      	lsls	r2, r3, #5
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	4413      	add	r3, r2
 8006158:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	68ba      	ldr	r2, [r7, #8]
 8006160:	0151      	lsls	r1, r2, #5
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	440a      	add	r2, r1
 8006166:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800616a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800616e:	6013      	str	r3, [r2, #0]
 8006170:	e02b      	b.n	80061ca <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	015a      	lsls	r2, r3, #5
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	4413      	add	r3, r2
 800617a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	db12      	blt.n	80061aa <USB_EPSetStall+0xae>
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00f      	beq.n	80061aa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	015a      	lsls	r2, r3, #5
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	4413      	add	r3, r2
 8006192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	0151      	lsls	r1, r2, #5
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	440a      	add	r2, r1
 80061a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061a4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80061a8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	015a      	lsls	r2, r3, #5
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	4413      	add	r3, r2
 80061b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	68ba      	ldr	r2, [r7, #8]
 80061ba:	0151      	lsls	r1, r2, #5
 80061bc:	68fa      	ldr	r2, [r7, #12]
 80061be:	440a      	add	r2, r1
 80061c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80061c8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80061ca:	2300      	movs	r3, #0
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3714      	adds	r7, #20
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80061d8:	b480      	push	{r7}
 80061da:	b085      	sub	sp, #20
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	781b      	ldrb	r3, [r3, #0]
 80061ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	785b      	ldrb	r3, [r3, #1]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d128      	bne.n	8006246 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	015a      	lsls	r2, r3, #5
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	4413      	add	r3, r2
 80061fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68ba      	ldr	r2, [r7, #8]
 8006204:	0151      	lsls	r1, r2, #5
 8006206:	68fa      	ldr	r2, [r7, #12]
 8006208:	440a      	add	r2, r1
 800620a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800620e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006212:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	791b      	ldrb	r3, [r3, #4]
 8006218:	2b03      	cmp	r3, #3
 800621a:	d003      	beq.n	8006224 <USB_EPClearStall+0x4c>
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	791b      	ldrb	r3, [r3, #4]
 8006220:	2b02      	cmp	r3, #2
 8006222:	d138      	bne.n	8006296 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	015a      	lsls	r2, r3, #5
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	4413      	add	r3, r2
 800622c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	68ba      	ldr	r2, [r7, #8]
 8006234:	0151      	lsls	r1, r2, #5
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	440a      	add	r2, r1
 800623a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800623e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006242:	6013      	str	r3, [r2, #0]
 8006244:	e027      	b.n	8006296 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	015a      	lsls	r2, r3, #5
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	4413      	add	r3, r2
 800624e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68ba      	ldr	r2, [r7, #8]
 8006256:	0151      	lsls	r1, r2, #5
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	440a      	add	r2, r1
 800625c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006260:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006264:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	791b      	ldrb	r3, [r3, #4]
 800626a:	2b03      	cmp	r3, #3
 800626c:	d003      	beq.n	8006276 <USB_EPClearStall+0x9e>
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	791b      	ldrb	r3, [r3, #4]
 8006272:	2b02      	cmp	r3, #2
 8006274:	d10f      	bne.n	8006296 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	015a      	lsls	r2, r3, #5
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	4413      	add	r3, r2
 800627e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	0151      	lsls	r1, r2, #5
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	440a      	add	r2, r1
 800628c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006290:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006294:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006296:	2300      	movs	r3, #0
}
 8006298:	4618      	mov	r0, r3
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b085      	sub	sp, #20
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	460b      	mov	r3, r1
 80062ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68fa      	ldr	r2, [r7, #12]
 80062be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062c2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80062c6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	78fb      	ldrb	r3, [r7, #3]
 80062d2:	011b      	lsls	r3, r3, #4
 80062d4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80062d8:	68f9      	ldr	r1, [r7, #12]
 80062da:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062de:	4313      	orrs	r3, r2
 80062e0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3714      	adds	r7, #20
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b085      	sub	sp, #20
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68fa      	ldr	r2, [r7, #12]
 8006306:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800630a:	f023 0303 	bic.w	r3, r3, #3
 800630e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	68fa      	ldr	r2, [r7, #12]
 800631a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800631e:	f023 0302 	bic.w	r3, r3, #2
 8006322:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006324:	2300      	movs	r3, #0
}
 8006326:	4618      	mov	r0, r3
 8006328:	3714      	adds	r7, #20
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr

08006332 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006332:	b480      	push	{r7}
 8006334:	b085      	sub	sp, #20
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800634c:	f023 0303 	bic.w	r3, r3, #3
 8006350:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006360:	f043 0302 	orr.w	r3, r3, #2
 8006364:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3714      	adds	r7, #20
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	699b      	ldr	r3, [r3, #24]
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	4013      	ands	r3, r2
 800638a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800638c:	68fb      	ldr	r3, [r7, #12]
}
 800638e:	4618      	mov	r0, r3
 8006390:	3714      	adds	r7, #20
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr

0800639a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800639a:	b480      	push	{r7}
 800639c:	b085      	sub	sp, #20
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063b6:	69db      	ldr	r3, [r3, #28]
 80063b8:	68ba      	ldr	r2, [r7, #8]
 80063ba:	4013      	ands	r3, r2
 80063bc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	0c1b      	lsrs	r3, r3, #16
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3714      	adds	r7, #20
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr

080063ce <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80063ce:	b480      	push	{r7}
 80063d0:	b085      	sub	sp, #20
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063ea:	69db      	ldr	r3, [r3, #28]
 80063ec:	68ba      	ldr	r2, [r7, #8]
 80063ee:	4013      	ands	r3, r2
 80063f0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	b29b      	uxth	r3, r3
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3714      	adds	r7, #20
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr

08006402 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006402:	b480      	push	{r7}
 8006404:	b085      	sub	sp, #20
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]
 800640a:	460b      	mov	r3, r1
 800640c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006412:	78fb      	ldrb	r3, [r7, #3]
 8006414:	015a      	lsls	r2, r3, #5
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	4413      	add	r3, r2
 800641a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	68ba      	ldr	r2, [r7, #8]
 800642c:	4013      	ands	r3, r2
 800642e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006430:	68bb      	ldr	r3, [r7, #8]
}
 8006432:	4618      	mov	r0, r3
 8006434:	3714      	adds	r7, #20
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr

0800643e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800643e:	b480      	push	{r7}
 8006440:	b087      	sub	sp, #28
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
 8006446:	460b      	mov	r3, r1
 8006448:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006458:	697b      	ldr	r3, [r7, #20]
 800645a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800645e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006460:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006462:	78fb      	ldrb	r3, [r7, #3]
 8006464:	f003 030f 	and.w	r3, r3, #15
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	fa22 f303 	lsr.w	r3, r2, r3
 800646e:	01db      	lsls	r3, r3, #7
 8006470:	b2db      	uxtb	r3, r3
 8006472:	693a      	ldr	r2, [r7, #16]
 8006474:	4313      	orrs	r3, r2
 8006476:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006478:	78fb      	ldrb	r3, [r7, #3]
 800647a:	015a      	lsls	r2, r3, #5
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	4413      	add	r3, r2
 8006480:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	693a      	ldr	r2, [r7, #16]
 8006488:	4013      	ands	r3, r2
 800648a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800648c:	68bb      	ldr	r3, [r7, #8]
}
 800648e:	4618      	mov	r0, r3
 8006490:	371c      	adds	r7, #28
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr

0800649a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800649a:	b480      	push	{r7}
 800649c:	b083      	sub	sp, #12
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	f003 0301 	and.w	r3, r3, #1
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b085      	sub	sp, #20
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68fa      	ldr	r2, [r7, #12]
 80064cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064d0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80064d4:	f023 0307 	bic.w	r3, r3, #7
 80064d8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80064e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3714      	adds	r7, #20
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b087      	sub	sp, #28
 8006500:	af00      	add	r7, sp, #0
 8006502:	60f8      	str	r0, [r7, #12]
 8006504:	460b      	mov	r3, r1
 8006506:	607a      	str	r2, [r7, #4]
 8006508:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	333c      	adds	r3, #60	@ 0x3c
 8006512:	3304      	adds	r3, #4
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	4a26      	ldr	r2, [pc, #152]	@ (80065b4 <USB_EP0_OutStart+0xb8>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d90a      	bls.n	8006536 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800652c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006530:	d101      	bne.n	8006536 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006532:	2300      	movs	r3, #0
 8006534:	e037      	b.n	80065a6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800653c:	461a      	mov	r2, r3
 800653e:	2300      	movs	r3, #0
 8006540:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006550:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006554:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	697a      	ldr	r2, [r7, #20]
 8006560:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006564:	f043 0318 	orr.w	r3, r3, #24
 8006568:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	697a      	ldr	r2, [r7, #20]
 8006574:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006578:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800657c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800657e:	7afb      	ldrb	r3, [r7, #11]
 8006580:	2b01      	cmp	r3, #1
 8006582:	d10f      	bne.n	80065a4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800658a:	461a      	mov	r2, r3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800659e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80065a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80065a4:	2300      	movs	r3, #0
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	371c      	adds	r7, #28
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	4f54300a 	.word	0x4f54300a

080065b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065c0:	2300      	movs	r3, #0
 80065c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	3301      	adds	r3, #1
 80065c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065d0:	d901      	bls.n	80065d6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80065d2:	2303      	movs	r3, #3
 80065d4:	e01b      	b.n	800660e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	691b      	ldr	r3, [r3, #16]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	daf2      	bge.n	80065c4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80065de:	2300      	movs	r3, #0
 80065e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	f043 0201 	orr.w	r2, r3, #1
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	3301      	adds	r3, #1
 80065f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065fa:	d901      	bls.n	8006600 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e006      	b.n	800660e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	691b      	ldr	r3, [r3, #16]
 8006604:	f003 0301 	and.w	r3, r3, #1
 8006608:	2b01      	cmp	r3, #1
 800660a:	d0f0      	beq.n	80065ee <USB_CoreReset+0x36>

  return HAL_OK;
 800660c:	2300      	movs	r3, #0
}
 800660e:	4618      	mov	r0, r3
 8006610:	3714      	adds	r7, #20
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr
	...

0800661c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	460b      	mov	r3, r1
 8006626:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006628:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800662c:	f002 fc78 	bl	8008f20 <USBD_static_malloc>
 8006630:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d109      	bne.n	800664c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	32b0      	adds	r2, #176	@ 0xb0
 8006642:	2100      	movs	r1, #0
 8006644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006648:	2302      	movs	r3, #2
 800664a:	e0d4      	b.n	80067f6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800664c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006650:	2100      	movs	r1, #0
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f003 fc39 	bl	8009eca <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	32b0      	adds	r2, #176	@ 0xb0
 8006662:	68f9      	ldr	r1, [r7, #12]
 8006664:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	32b0      	adds	r2, #176	@ 0xb0
 8006672:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	7c1b      	ldrb	r3, [r3, #16]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d138      	bne.n	80066f6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006684:	4b5e      	ldr	r3, [pc, #376]	@ (8006800 <USBD_CDC_Init+0x1e4>)
 8006686:	7819      	ldrb	r1, [r3, #0]
 8006688:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800668c:	2202      	movs	r2, #2
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f002 fb23 	bl	8008cda <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006694:	4b5a      	ldr	r3, [pc, #360]	@ (8006800 <USBD_CDC_Init+0x1e4>)
 8006696:	781b      	ldrb	r3, [r3, #0]
 8006698:	f003 020f 	and.w	r2, r3, #15
 800669c:	6879      	ldr	r1, [r7, #4]
 800669e:	4613      	mov	r3, r2
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	4413      	add	r3, r2
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	440b      	add	r3, r1
 80066a8:	3324      	adds	r3, #36	@ 0x24
 80066aa:	2201      	movs	r2, #1
 80066ac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80066ae:	4b55      	ldr	r3, [pc, #340]	@ (8006804 <USBD_CDC_Init+0x1e8>)
 80066b0:	7819      	ldrb	r1, [r3, #0]
 80066b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066b6:	2202      	movs	r2, #2
 80066b8:	6878      	ldr	r0, [r7, #4]
 80066ba:	f002 fb0e 	bl	8008cda <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80066be:	4b51      	ldr	r3, [pc, #324]	@ (8006804 <USBD_CDC_Init+0x1e8>)
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	f003 020f 	and.w	r2, r3, #15
 80066c6:	6879      	ldr	r1, [r7, #4]
 80066c8:	4613      	mov	r3, r2
 80066ca:	009b      	lsls	r3, r3, #2
 80066cc:	4413      	add	r3, r2
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	440b      	add	r3, r1
 80066d2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80066d6:	2201      	movs	r2, #1
 80066d8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80066da:	4b4b      	ldr	r3, [pc, #300]	@ (8006808 <USBD_CDC_Init+0x1ec>)
 80066dc:	781b      	ldrb	r3, [r3, #0]
 80066de:	f003 020f 	and.w	r2, r3, #15
 80066e2:	6879      	ldr	r1, [r7, #4]
 80066e4:	4613      	mov	r3, r2
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4413      	add	r3, r2
 80066ea:	009b      	lsls	r3, r3, #2
 80066ec:	440b      	add	r3, r1
 80066ee:	3326      	adds	r3, #38	@ 0x26
 80066f0:	2210      	movs	r2, #16
 80066f2:	801a      	strh	r2, [r3, #0]
 80066f4:	e035      	b.n	8006762 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80066f6:	4b42      	ldr	r3, [pc, #264]	@ (8006800 <USBD_CDC_Init+0x1e4>)
 80066f8:	7819      	ldrb	r1, [r3, #0]
 80066fa:	2340      	movs	r3, #64	@ 0x40
 80066fc:	2202      	movs	r2, #2
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f002 faeb 	bl	8008cda <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006704:	4b3e      	ldr	r3, [pc, #248]	@ (8006800 <USBD_CDC_Init+0x1e4>)
 8006706:	781b      	ldrb	r3, [r3, #0]
 8006708:	f003 020f 	and.w	r2, r3, #15
 800670c:	6879      	ldr	r1, [r7, #4]
 800670e:	4613      	mov	r3, r2
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	4413      	add	r3, r2
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	440b      	add	r3, r1
 8006718:	3324      	adds	r3, #36	@ 0x24
 800671a:	2201      	movs	r2, #1
 800671c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800671e:	4b39      	ldr	r3, [pc, #228]	@ (8006804 <USBD_CDC_Init+0x1e8>)
 8006720:	7819      	ldrb	r1, [r3, #0]
 8006722:	2340      	movs	r3, #64	@ 0x40
 8006724:	2202      	movs	r2, #2
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f002 fad7 	bl	8008cda <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800672c:	4b35      	ldr	r3, [pc, #212]	@ (8006804 <USBD_CDC_Init+0x1e8>)
 800672e:	781b      	ldrb	r3, [r3, #0]
 8006730:	f003 020f 	and.w	r2, r3, #15
 8006734:	6879      	ldr	r1, [r7, #4]
 8006736:	4613      	mov	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4413      	add	r3, r2
 800673c:	009b      	lsls	r3, r3, #2
 800673e:	440b      	add	r3, r1
 8006740:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006744:	2201      	movs	r2, #1
 8006746:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006748:	4b2f      	ldr	r3, [pc, #188]	@ (8006808 <USBD_CDC_Init+0x1ec>)
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	f003 020f 	and.w	r2, r3, #15
 8006750:	6879      	ldr	r1, [r7, #4]
 8006752:	4613      	mov	r3, r2
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	4413      	add	r3, r2
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	440b      	add	r3, r1
 800675c:	3326      	adds	r3, #38	@ 0x26
 800675e:	2210      	movs	r2, #16
 8006760:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006762:	4b29      	ldr	r3, [pc, #164]	@ (8006808 <USBD_CDC_Init+0x1ec>)
 8006764:	7819      	ldrb	r1, [r3, #0]
 8006766:	2308      	movs	r3, #8
 8006768:	2203      	movs	r2, #3
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f002 fab5 	bl	8008cda <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006770:	4b25      	ldr	r3, [pc, #148]	@ (8006808 <USBD_CDC_Init+0x1ec>)
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	f003 020f 	and.w	r2, r3, #15
 8006778:	6879      	ldr	r1, [r7, #4]
 800677a:	4613      	mov	r3, r2
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	4413      	add	r3, r2
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	440b      	add	r3, r1
 8006784:	3324      	adds	r3, #36	@ 0x24
 8006786:	2201      	movs	r2, #1
 8006788:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2200      	movs	r2, #0
 800678e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	33b0      	adds	r3, #176	@ 0xb0
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	4413      	add	r3, r2
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d101      	bne.n	80067c4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80067c0:	2302      	movs	r3, #2
 80067c2:	e018      	b.n	80067f6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	7c1b      	ldrb	r3, [r3, #16]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d10a      	bne.n	80067e2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80067cc:	4b0d      	ldr	r3, [pc, #52]	@ (8006804 <USBD_CDC_Init+0x1e8>)
 80067ce:	7819      	ldrb	r1, [r3, #0]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80067d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f002 fb6c 	bl	8008eb8 <USBD_LL_PrepareReceive>
 80067e0:	e008      	b.n	80067f4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80067e2:	4b08      	ldr	r3, [pc, #32]	@ (8006804 <USBD_CDC_Init+0x1e8>)
 80067e4:	7819      	ldrb	r1, [r3, #0]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80067ec:	2340      	movs	r3, #64	@ 0x40
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f002 fb62 	bl	8008eb8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80067f4:	2300      	movs	r3, #0
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop
 8006800:	20000093 	.word	0x20000093
 8006804:	20000094 	.word	0x20000094
 8006808:	20000095 	.word	0x20000095

0800680c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b082      	sub	sp, #8
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	460b      	mov	r3, r1
 8006816:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006818:	4b3a      	ldr	r3, [pc, #232]	@ (8006904 <USBD_CDC_DeInit+0xf8>)
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	4619      	mov	r1, r3
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f002 fa81 	bl	8008d26 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006824:	4b37      	ldr	r3, [pc, #220]	@ (8006904 <USBD_CDC_DeInit+0xf8>)
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	f003 020f 	and.w	r2, r3, #15
 800682c:	6879      	ldr	r1, [r7, #4]
 800682e:	4613      	mov	r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	4413      	add	r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	440b      	add	r3, r1
 8006838:	3324      	adds	r3, #36	@ 0x24
 800683a:	2200      	movs	r2, #0
 800683c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800683e:	4b32      	ldr	r3, [pc, #200]	@ (8006908 <USBD_CDC_DeInit+0xfc>)
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	4619      	mov	r1, r3
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f002 fa6e 	bl	8008d26 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800684a:	4b2f      	ldr	r3, [pc, #188]	@ (8006908 <USBD_CDC_DeInit+0xfc>)
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	f003 020f 	and.w	r2, r3, #15
 8006852:	6879      	ldr	r1, [r7, #4]
 8006854:	4613      	mov	r3, r2
 8006856:	009b      	lsls	r3, r3, #2
 8006858:	4413      	add	r3, r2
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	440b      	add	r3, r1
 800685e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006862:	2200      	movs	r2, #0
 8006864:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006866:	4b29      	ldr	r3, [pc, #164]	@ (800690c <USBD_CDC_DeInit+0x100>)
 8006868:	781b      	ldrb	r3, [r3, #0]
 800686a:	4619      	mov	r1, r3
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f002 fa5a 	bl	8008d26 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006872:	4b26      	ldr	r3, [pc, #152]	@ (800690c <USBD_CDC_DeInit+0x100>)
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	f003 020f 	and.w	r2, r3, #15
 800687a:	6879      	ldr	r1, [r7, #4]
 800687c:	4613      	mov	r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	4413      	add	r3, r2
 8006882:	009b      	lsls	r3, r3, #2
 8006884:	440b      	add	r3, r1
 8006886:	3324      	adds	r3, #36	@ 0x24
 8006888:	2200      	movs	r2, #0
 800688a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800688c:	4b1f      	ldr	r3, [pc, #124]	@ (800690c <USBD_CDC_DeInit+0x100>)
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	f003 020f 	and.w	r2, r3, #15
 8006894:	6879      	ldr	r1, [r7, #4]
 8006896:	4613      	mov	r3, r2
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	4413      	add	r3, r2
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	440b      	add	r3, r1
 80068a0:	3326      	adds	r3, #38	@ 0x26
 80068a2:	2200      	movs	r2, #0
 80068a4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	32b0      	adds	r2, #176	@ 0xb0
 80068b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d01f      	beq.n	80068f8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	33b0      	adds	r3, #176	@ 0xb0
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	4413      	add	r3, r2
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	32b0      	adds	r2, #176	@ 0xb0
 80068d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068da:	4618      	mov	r0, r3
 80068dc:	f002 fb2e 	bl	8008f3c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	32b0      	adds	r2, #176	@ 0xb0
 80068ea:	2100      	movs	r1, #0
 80068ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3708      	adds	r7, #8
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
 8006902:	bf00      	nop
 8006904:	20000093 	.word	0x20000093
 8006908:	20000094 	.word	0x20000094
 800690c:	20000095 	.word	0x20000095

08006910 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b086      	sub	sp, #24
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	32b0      	adds	r2, #176	@ 0xb0
 8006924:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006928:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800692a:	2300      	movs	r3, #0
 800692c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800692e:	2300      	movs	r3, #0
 8006930:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006932:	2300      	movs	r3, #0
 8006934:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d101      	bne.n	8006940 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800693c:	2303      	movs	r3, #3
 800693e:	e0bf      	b.n	8006ac0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006948:	2b00      	cmp	r3, #0
 800694a:	d050      	beq.n	80069ee <USBD_CDC_Setup+0xde>
 800694c:	2b20      	cmp	r3, #32
 800694e:	f040 80af 	bne.w	8006ab0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	88db      	ldrh	r3, [r3, #6]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d03a      	beq.n	80069d0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	781b      	ldrb	r3, [r3, #0]
 800695e:	b25b      	sxtb	r3, r3
 8006960:	2b00      	cmp	r3, #0
 8006962:	da1b      	bge.n	800699c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	33b0      	adds	r3, #176	@ 0xb0
 800696e:	009b      	lsls	r3, r3, #2
 8006970:	4413      	add	r3, r2
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	683a      	ldr	r2, [r7, #0]
 8006978:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800697a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800697c:	683a      	ldr	r2, [r7, #0]
 800697e:	88d2      	ldrh	r2, [r2, #6]
 8006980:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	88db      	ldrh	r3, [r3, #6]
 8006986:	2b07      	cmp	r3, #7
 8006988:	bf28      	it	cs
 800698a:	2307      	movcs	r3, #7
 800698c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	89fa      	ldrh	r2, [r7, #14]
 8006992:	4619      	mov	r1, r3
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f001 fd87 	bl	80084a8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800699a:	e090      	b.n	8006abe <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	785a      	ldrb	r2, [r3, #1]
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	88db      	ldrh	r3, [r3, #6]
 80069aa:	2b3f      	cmp	r3, #63	@ 0x3f
 80069ac:	d803      	bhi.n	80069b6 <USBD_CDC_Setup+0xa6>
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	88db      	ldrh	r3, [r3, #6]
 80069b2:	b2da      	uxtb	r2, r3
 80069b4:	e000      	b.n	80069b8 <USBD_CDC_Setup+0xa8>
 80069b6:	2240      	movs	r2, #64	@ 0x40
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80069be:	6939      	ldr	r1, [r7, #16]
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80069c6:	461a      	mov	r2, r3
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f001 fd99 	bl	8008500 <USBD_CtlPrepareRx>
      break;
 80069ce:	e076      	b.n	8006abe <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	33b0      	adds	r3, #176	@ 0xb0
 80069da:	009b      	lsls	r3, r3, #2
 80069dc:	4413      	add	r3, r2
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	683a      	ldr	r2, [r7, #0]
 80069e4:	7850      	ldrb	r0, [r2, #1]
 80069e6:	2200      	movs	r2, #0
 80069e8:	6839      	ldr	r1, [r7, #0]
 80069ea:	4798      	blx	r3
      break;
 80069ec:	e067      	b.n	8006abe <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	785b      	ldrb	r3, [r3, #1]
 80069f2:	2b0b      	cmp	r3, #11
 80069f4:	d851      	bhi.n	8006a9a <USBD_CDC_Setup+0x18a>
 80069f6:	a201      	add	r2, pc, #4	@ (adr r2, 80069fc <USBD_CDC_Setup+0xec>)
 80069f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069fc:	08006a2d 	.word	0x08006a2d
 8006a00:	08006aa9 	.word	0x08006aa9
 8006a04:	08006a9b 	.word	0x08006a9b
 8006a08:	08006a9b 	.word	0x08006a9b
 8006a0c:	08006a9b 	.word	0x08006a9b
 8006a10:	08006a9b 	.word	0x08006a9b
 8006a14:	08006a9b 	.word	0x08006a9b
 8006a18:	08006a9b 	.word	0x08006a9b
 8006a1c:	08006a9b 	.word	0x08006a9b
 8006a20:	08006a9b 	.word	0x08006a9b
 8006a24:	08006a57 	.word	0x08006a57
 8006a28:	08006a81 	.word	0x08006a81
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	2b03      	cmp	r3, #3
 8006a36:	d107      	bne.n	8006a48 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006a38:	f107 030a 	add.w	r3, r7, #10
 8006a3c:	2202      	movs	r2, #2
 8006a3e:	4619      	mov	r1, r3
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f001 fd31 	bl	80084a8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a46:	e032      	b.n	8006aae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006a48:	6839      	ldr	r1, [r7, #0]
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f001 fcbb 	bl	80083c6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006a50:	2303      	movs	r3, #3
 8006a52:	75fb      	strb	r3, [r7, #23]
          break;
 8006a54:	e02b      	b.n	8006aae <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b03      	cmp	r3, #3
 8006a60:	d107      	bne.n	8006a72 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006a62:	f107 030d 	add.w	r3, r7, #13
 8006a66:	2201      	movs	r2, #1
 8006a68:	4619      	mov	r1, r3
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f001 fd1c 	bl	80084a8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a70:	e01d      	b.n	8006aae <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006a72:	6839      	ldr	r1, [r7, #0]
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f001 fca6 	bl	80083c6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	75fb      	strb	r3, [r7, #23]
          break;
 8006a7e:	e016      	b.n	8006aae <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	2b03      	cmp	r3, #3
 8006a8a:	d00f      	beq.n	8006aac <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006a8c:	6839      	ldr	r1, [r7, #0]
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f001 fc99 	bl	80083c6 <USBD_CtlError>
            ret = USBD_FAIL;
 8006a94:	2303      	movs	r3, #3
 8006a96:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006a98:	e008      	b.n	8006aac <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006a9a:	6839      	ldr	r1, [r7, #0]
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f001 fc92 	bl	80083c6 <USBD_CtlError>
          ret = USBD_FAIL;
 8006aa2:	2303      	movs	r3, #3
 8006aa4:	75fb      	strb	r3, [r7, #23]
          break;
 8006aa6:	e002      	b.n	8006aae <USBD_CDC_Setup+0x19e>
          break;
 8006aa8:	bf00      	nop
 8006aaa:	e008      	b.n	8006abe <USBD_CDC_Setup+0x1ae>
          break;
 8006aac:	bf00      	nop
      }
      break;
 8006aae:	e006      	b.n	8006abe <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006ab0:	6839      	ldr	r1, [r7, #0]
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f001 fc87 	bl	80083c6 <USBD_CtlError>
      ret = USBD_FAIL;
 8006ab8:	2303      	movs	r3, #3
 8006aba:	75fb      	strb	r3, [r7, #23]
      break;
 8006abc:	bf00      	nop
  }

  return (uint8_t)ret;
 8006abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	3718      	adds	r7, #24
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}

08006ac8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006ada:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	32b0      	adds	r2, #176	@ 0xb0
 8006ae6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d101      	bne.n	8006af2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006aee:	2303      	movs	r3, #3
 8006af0:	e065      	b.n	8006bbe <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	32b0      	adds	r2, #176	@ 0xb0
 8006afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b00:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b02:	78fb      	ldrb	r3, [r7, #3]
 8006b04:	f003 020f 	and.w	r2, r3, #15
 8006b08:	6879      	ldr	r1, [r7, #4]
 8006b0a:	4613      	mov	r3, r2
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	4413      	add	r3, r2
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	440b      	add	r3, r1
 8006b14:	3318      	adds	r3, #24
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d02f      	beq.n	8006b7c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006b1c:	78fb      	ldrb	r3, [r7, #3]
 8006b1e:	f003 020f 	and.w	r2, r3, #15
 8006b22:	6879      	ldr	r1, [r7, #4]
 8006b24:	4613      	mov	r3, r2
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	4413      	add	r3, r2
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	440b      	add	r3, r1
 8006b2e:	3318      	adds	r3, #24
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	78fb      	ldrb	r3, [r7, #3]
 8006b34:	f003 010f 	and.w	r1, r3, #15
 8006b38:	68f8      	ldr	r0, [r7, #12]
 8006b3a:	460b      	mov	r3, r1
 8006b3c:	00db      	lsls	r3, r3, #3
 8006b3e:	440b      	add	r3, r1
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	4403      	add	r3, r0
 8006b44:	331c      	adds	r3, #28
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	fbb2 f1f3 	udiv	r1, r2, r3
 8006b4c:	fb01 f303 	mul.w	r3, r1, r3
 8006b50:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d112      	bne.n	8006b7c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006b56:	78fb      	ldrb	r3, [r7, #3]
 8006b58:	f003 020f 	and.w	r2, r3, #15
 8006b5c:	6879      	ldr	r1, [r7, #4]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	009b      	lsls	r3, r3, #2
 8006b62:	4413      	add	r3, r2
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	440b      	add	r3, r1
 8006b68:	3318      	adds	r3, #24
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006b6e:	78f9      	ldrb	r1, [r7, #3]
 8006b70:	2300      	movs	r3, #0
 8006b72:	2200      	movs	r2, #0
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f002 f97e 	bl	8008e76 <USBD_LL_Transmit>
 8006b7a:	e01f      	b.n	8006bbc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b8a:	687a      	ldr	r2, [r7, #4]
 8006b8c:	33b0      	adds	r3, #176	@ 0xb0
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	4413      	add	r3, r2
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	691b      	ldr	r3, [r3, #16]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d010      	beq.n	8006bbc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ba0:	687a      	ldr	r2, [r7, #4]
 8006ba2:	33b0      	adds	r3, #176	@ 0xb0
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	4413      	add	r3, r2
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	691b      	ldr	r3, [r3, #16]
 8006bac:	68ba      	ldr	r2, [r7, #8]
 8006bae:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006bb8:	78fa      	ldrb	r2, [r7, #3]
 8006bba:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006bbc:	2300      	movs	r3, #0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}

08006bc6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006bc6:	b580      	push	{r7, lr}
 8006bc8:	b084      	sub	sp, #16
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	6078      	str	r0, [r7, #4]
 8006bce:	460b      	mov	r3, r1
 8006bd0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	32b0      	adds	r2, #176	@ 0xb0
 8006bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006be0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	32b0      	adds	r2, #176	@ 0xb0
 8006bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d101      	bne.n	8006bf8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006bf4:	2303      	movs	r3, #3
 8006bf6:	e01a      	b.n	8006c2e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006bf8:	78fb      	ldrb	r3, [r7, #3]
 8006bfa:	4619      	mov	r1, r3
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f002 f97c 	bl	8008efa <USBD_LL_GetRxDataSize>
 8006c02:	4602      	mov	r2, r0
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c10:	687a      	ldr	r2, [r7, #4]
 8006c12:	33b0      	adds	r3, #176	@ 0xb0
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	4413      	add	r3, r2
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	68fa      	ldr	r2, [r7, #12]
 8006c1e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006c28:	4611      	mov	r1, r2
 8006c2a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3710      	adds	r7, #16
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}

08006c36 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b084      	sub	sp, #16
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	32b0      	adds	r2, #176	@ 0xb0
 8006c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c4c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d101      	bne.n	8006c58 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e024      	b.n	8006ca2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	33b0      	adds	r3, #176	@ 0xb0
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	4413      	add	r3, r2
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d019      	beq.n	8006ca0 <USBD_CDC_EP0_RxReady+0x6a>
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006c72:	2bff      	cmp	r3, #255	@ 0xff
 8006c74:	d014      	beq.n	8006ca0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	33b0      	adds	r3, #176	@ 0xb0
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	4413      	add	r3, r2
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006c8e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006c96:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	22ff      	movs	r2, #255	@ 0xff
 8006c9c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3710      	adds	r7, #16
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
	...

08006cac <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b086      	sub	sp, #24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006cb4:	2182      	movs	r1, #130	@ 0x82
 8006cb6:	4818      	ldr	r0, [pc, #96]	@ (8006d18 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006cb8:	f000 fd4f 	bl	800775a <USBD_GetEpDesc>
 8006cbc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006cbe:	2101      	movs	r1, #1
 8006cc0:	4815      	ldr	r0, [pc, #84]	@ (8006d18 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006cc2:	f000 fd4a 	bl	800775a <USBD_GetEpDesc>
 8006cc6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006cc8:	2181      	movs	r1, #129	@ 0x81
 8006cca:	4813      	ldr	r0, [pc, #76]	@ (8006d18 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006ccc:	f000 fd45 	bl	800775a <USBD_GetEpDesc>
 8006cd0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d002      	beq.n	8006cde <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	2210      	movs	r2, #16
 8006cdc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d006      	beq.n	8006cf2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cec:	711a      	strb	r2, [r3, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d006      	beq.n	8006d06 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d00:	711a      	strb	r2, [r3, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2243      	movs	r2, #67	@ 0x43
 8006d0a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d0c:	4b02      	ldr	r3, [pc, #8]	@ (8006d18 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3718      	adds	r7, #24
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
 8006d16:	bf00      	nop
 8006d18:	20000050 	.word	0x20000050

08006d1c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b086      	sub	sp, #24
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d24:	2182      	movs	r1, #130	@ 0x82
 8006d26:	4818      	ldr	r0, [pc, #96]	@ (8006d88 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d28:	f000 fd17 	bl	800775a <USBD_GetEpDesc>
 8006d2c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d2e:	2101      	movs	r1, #1
 8006d30:	4815      	ldr	r0, [pc, #84]	@ (8006d88 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d32:	f000 fd12 	bl	800775a <USBD_GetEpDesc>
 8006d36:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006d38:	2181      	movs	r1, #129	@ 0x81
 8006d3a:	4813      	ldr	r0, [pc, #76]	@ (8006d88 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d3c:	f000 fd0d 	bl	800775a <USBD_GetEpDesc>
 8006d40:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d002      	beq.n	8006d4e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	2210      	movs	r2, #16
 8006d4c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d006      	beq.n	8006d62 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	2200      	movs	r2, #0
 8006d58:	711a      	strb	r2, [r3, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f042 0202 	orr.w	r2, r2, #2
 8006d60:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d006      	beq.n	8006d76 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	711a      	strb	r2, [r3, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f042 0202 	orr.w	r2, r2, #2
 8006d74:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2243      	movs	r2, #67	@ 0x43
 8006d7a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d7c:	4b02      	ldr	r3, [pc, #8]	@ (8006d88 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3718      	adds	r7, #24
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	20000050 	.word	0x20000050

08006d8c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b086      	sub	sp, #24
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d94:	2182      	movs	r1, #130	@ 0x82
 8006d96:	4818      	ldr	r0, [pc, #96]	@ (8006df8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006d98:	f000 fcdf 	bl	800775a <USBD_GetEpDesc>
 8006d9c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d9e:	2101      	movs	r1, #1
 8006da0:	4815      	ldr	r0, [pc, #84]	@ (8006df8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006da2:	f000 fcda 	bl	800775a <USBD_GetEpDesc>
 8006da6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006da8:	2181      	movs	r1, #129	@ 0x81
 8006daa:	4813      	ldr	r0, [pc, #76]	@ (8006df8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006dac:	f000 fcd5 	bl	800775a <USBD_GetEpDesc>
 8006db0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d002      	beq.n	8006dbe <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	2210      	movs	r2, #16
 8006dbc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d006      	beq.n	8006dd2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006dcc:	711a      	strb	r2, [r3, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d006      	beq.n	8006de6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006de0:	711a      	strb	r2, [r3, #4]
 8006de2:	2200      	movs	r2, #0
 8006de4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2243      	movs	r2, #67	@ 0x43
 8006dea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006dec:	4b02      	ldr	r3, [pc, #8]	@ (8006df8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3718      	adds	r7, #24
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	20000050 	.word	0x20000050

08006dfc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b083      	sub	sp, #12
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	220a      	movs	r2, #10
 8006e08:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006e0a:	4b03      	ldr	r3, [pc, #12]	@ (8006e18 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr
 8006e18:	2000000c 	.word	0x2000000c

08006e1c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
 8006e24:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d101      	bne.n	8006e30 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006e2c:	2303      	movs	r3, #3
 8006e2e:	e009      	b.n	8006e44 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	33b0      	adds	r3, #176	@ 0xb0
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	4413      	add	r3, r2
 8006e3e:	683a      	ldr	r2, [r7, #0]
 8006e40:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006e42:	2300      	movs	r3, #0
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	370c      	adds	r7, #12
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b087      	sub	sp, #28
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	32b0      	adds	r2, #176	@ 0xb0
 8006e66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e6a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d101      	bne.n	8006e76 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006e72:	2303      	movs	r3, #3
 8006e74:	e008      	b.n	8006e88 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	68ba      	ldr	r2, [r7, #8]
 8006e7a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	371c      	adds	r7, #28
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e92:	4770      	bx	lr

08006e94 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006e94:	b480      	push	{r7}
 8006e96:	b085      	sub	sp, #20
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	32b0      	adds	r2, #176	@ 0xb0
 8006ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006eac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d101      	bne.n	8006eb8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006eb4:	2303      	movs	r3, #3
 8006eb6:	e004      	b.n	8006ec2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	683a      	ldr	r2, [r7, #0]
 8006ebc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006ec0:	2300      	movs	r3, #0
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3714      	adds	r7, #20
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ecc:	4770      	bx	lr
	...

08006ed0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	32b0      	adds	r2, #176	@ 0xb0
 8006ee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ee6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d101      	bne.n	8006ef6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006ef2:	2303      	movs	r3, #3
 8006ef4:	e025      	b.n	8006f42 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d11f      	bne.n	8006f40 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006f08:	4b10      	ldr	r3, [pc, #64]	@ (8006f4c <USBD_CDC_TransmitPacket+0x7c>)
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	f003 020f 	and.w	r2, r3, #15
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	4613      	mov	r3, r2
 8006f1a:	009b      	lsls	r3, r3, #2
 8006f1c:	4413      	add	r3, r2
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	4403      	add	r3, r0
 8006f22:	3318      	adds	r3, #24
 8006f24:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006f26:	4b09      	ldr	r3, [pc, #36]	@ (8006f4c <USBD_CDC_TransmitPacket+0x7c>)
 8006f28:	7819      	ldrb	r1, [r3, #0]
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f001 ff9d 	bl	8008e76 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3710      	adds	r7, #16
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	20000093 	.word	0x20000093

08006f50 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	32b0      	adds	r2, #176	@ 0xb0
 8006f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f66:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	32b0      	adds	r2, #176	@ 0xb0
 8006f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d101      	bne.n	8006f7e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e018      	b.n	8006fb0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	7c1b      	ldrb	r3, [r3, #16]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d10a      	bne.n	8006f9c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006f86:	4b0c      	ldr	r3, [pc, #48]	@ (8006fb8 <USBD_CDC_ReceivePacket+0x68>)
 8006f88:	7819      	ldrb	r1, [r3, #0]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006f90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f001 ff8f 	bl	8008eb8 <USBD_LL_PrepareReceive>
 8006f9a:	e008      	b.n	8006fae <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006f9c:	4b06      	ldr	r3, [pc, #24]	@ (8006fb8 <USBD_CDC_ReceivePacket+0x68>)
 8006f9e:	7819      	ldrb	r1, [r3, #0]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006fa6:	2340      	movs	r3, #64	@ 0x40
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f001 ff85 	bl	8008eb8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3710      	adds	r7, #16
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	20000094 	.word	0x20000094

08006fbc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b086      	sub	sp, #24
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	4613      	mov	r3, r2
 8006fc8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d101      	bne.n	8006fd4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006fd0:	2303      	movs	r3, #3
 8006fd2:	e01f      	b.n	8007014 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d003      	beq.n	8006ffa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	68ba      	ldr	r2, [r7, #8]
 8006ff6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	79fa      	ldrb	r2, [r7, #7]
 8007006:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007008:	68f8      	ldr	r0, [r7, #12]
 800700a:	f001 fdff 	bl	8008c0c <USBD_LL_Init>
 800700e:	4603      	mov	r3, r0
 8007010:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007012:	7dfb      	ldrb	r3, [r7, #23]
}
 8007014:	4618      	mov	r0, r3
 8007016:	3718      	adds	r7, #24
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b084      	sub	sp, #16
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
 8007024:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007026:	2300      	movs	r3, #0
 8007028:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d101      	bne.n	8007034 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007030:	2303      	movs	r3, #3
 8007032:	e025      	b.n	8007080 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	683a      	ldr	r2, [r7, #0]
 8007038:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	32ae      	adds	r2, #174	@ 0xae
 8007046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800704a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800704c:	2b00      	cmp	r3, #0
 800704e:	d00f      	beq.n	8007070 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	32ae      	adds	r2, #174	@ 0xae
 800705a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800705e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007060:	f107 020e 	add.w	r2, r7, #14
 8007064:	4610      	mov	r0, r2
 8007066:	4798      	blx	r3
 8007068:	4602      	mov	r2, r0
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007076:	1c5a      	adds	r2, r3, #1
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3710      	adds	r7, #16
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b082      	sub	sp, #8
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f001 fe07 	bl	8008ca4 <USBD_LL_Start>
 8007096:	4603      	mov	r3, r0
}
 8007098:	4618      	mov	r0, r3
 800709a:	3708      	adds	r7, #8
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}

080070a0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b083      	sub	sp, #12
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80070a8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr

080070b6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80070b6:	b580      	push	{r7, lr}
 80070b8:	b084      	sub	sp, #16
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
 80070be:	460b      	mov	r3, r1
 80070c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80070c2:	2300      	movs	r3, #0
 80070c4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d009      	beq.n	80070e4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	78fa      	ldrb	r2, [r7, #3]
 80070da:	4611      	mov	r1, r2
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	4798      	blx	r3
 80070e0:	4603      	mov	r3, r0
 80070e2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80070e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}

080070ee <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b084      	sub	sp, #16
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	6078      	str	r0, [r7, #4]
 80070f6:	460b      	mov	r3, r1
 80070f8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80070fa:	2300      	movs	r3, #0
 80070fc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	78fa      	ldrb	r2, [r7, #3]
 8007108:	4611      	mov	r1, r2
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	4798      	blx	r3
 800710e:	4603      	mov	r3, r0
 8007110:	2b00      	cmp	r3, #0
 8007112:	d001      	beq.n	8007118 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007114:	2303      	movs	r3, #3
 8007116:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007118:	7bfb      	ldrb	r3, [r7, #15]
}
 800711a:	4618      	mov	r0, r3
 800711c:	3710      	adds	r7, #16
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}

08007122 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007122:	b580      	push	{r7, lr}
 8007124:	b084      	sub	sp, #16
 8007126:	af00      	add	r7, sp, #0
 8007128:	6078      	str	r0, [r7, #4]
 800712a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007132:	6839      	ldr	r1, [r7, #0]
 8007134:	4618      	mov	r0, r3
 8007136:	f001 f90c 	bl	8008352 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2201      	movs	r2, #1
 800713e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007148:	461a      	mov	r2, r3
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007156:	f003 031f 	and.w	r3, r3, #31
 800715a:	2b02      	cmp	r3, #2
 800715c:	d01a      	beq.n	8007194 <USBD_LL_SetupStage+0x72>
 800715e:	2b02      	cmp	r3, #2
 8007160:	d822      	bhi.n	80071a8 <USBD_LL_SetupStage+0x86>
 8007162:	2b00      	cmp	r3, #0
 8007164:	d002      	beq.n	800716c <USBD_LL_SetupStage+0x4a>
 8007166:	2b01      	cmp	r3, #1
 8007168:	d00a      	beq.n	8007180 <USBD_LL_SetupStage+0x5e>
 800716a:	e01d      	b.n	80071a8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007172:	4619      	mov	r1, r3
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f000 fb63 	bl	8007840 <USBD_StdDevReq>
 800717a:	4603      	mov	r3, r0
 800717c:	73fb      	strb	r3, [r7, #15]
      break;
 800717e:	e020      	b.n	80071c2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007186:	4619      	mov	r1, r3
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f000 fbcb 	bl	8007924 <USBD_StdItfReq>
 800718e:	4603      	mov	r3, r0
 8007190:	73fb      	strb	r3, [r7, #15]
      break;
 8007192:	e016      	b.n	80071c2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800719a:	4619      	mov	r1, r3
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 fc2d 	bl	80079fc <USBD_StdEPReq>
 80071a2:	4603      	mov	r3, r0
 80071a4:	73fb      	strb	r3, [r7, #15]
      break;
 80071a6:	e00c      	b.n	80071c2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80071ae:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	4619      	mov	r1, r3
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f001 fdd4 	bl	8008d64 <USBD_LL_StallEP>
 80071bc:	4603      	mov	r3, r0
 80071be:	73fb      	strb	r3, [r7, #15]
      break;
 80071c0:	bf00      	nop
  }

  return ret;
 80071c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3710      	adds	r7, #16
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}

080071cc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b086      	sub	sp, #24
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	60f8      	str	r0, [r7, #12]
 80071d4:	460b      	mov	r3, r1
 80071d6:	607a      	str	r2, [r7, #4]
 80071d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80071da:	2300      	movs	r3, #0
 80071dc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80071de:	7afb      	ldrb	r3, [r7, #11]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d16e      	bne.n	80072c2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80071ea:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80071f2:	2b03      	cmp	r3, #3
 80071f4:	f040 8098 	bne.w	8007328 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	689a      	ldr	r2, [r3, #8]
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	429a      	cmp	r2, r3
 8007202:	d913      	bls.n	800722c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	689a      	ldr	r2, [r3, #8]
 8007208:	693b      	ldr	r3, [r7, #16]
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	1ad2      	subs	r2, r2, r3
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	68da      	ldr	r2, [r3, #12]
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	4293      	cmp	r3, r2
 800721c:	bf28      	it	cs
 800721e:	4613      	movcs	r3, r2
 8007220:	461a      	mov	r2, r3
 8007222:	6879      	ldr	r1, [r7, #4]
 8007224:	68f8      	ldr	r0, [r7, #12]
 8007226:	f001 f988 	bl	800853a <USBD_CtlContinueRx>
 800722a:	e07d      	b.n	8007328 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007232:	f003 031f 	and.w	r3, r3, #31
 8007236:	2b02      	cmp	r3, #2
 8007238:	d014      	beq.n	8007264 <USBD_LL_DataOutStage+0x98>
 800723a:	2b02      	cmp	r3, #2
 800723c:	d81d      	bhi.n	800727a <USBD_LL_DataOutStage+0xae>
 800723e:	2b00      	cmp	r3, #0
 8007240:	d002      	beq.n	8007248 <USBD_LL_DataOutStage+0x7c>
 8007242:	2b01      	cmp	r3, #1
 8007244:	d003      	beq.n	800724e <USBD_LL_DataOutStage+0x82>
 8007246:	e018      	b.n	800727a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007248:	2300      	movs	r3, #0
 800724a:	75bb      	strb	r3, [r7, #22]
            break;
 800724c:	e018      	b.n	8007280 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007254:	b2db      	uxtb	r3, r3
 8007256:	4619      	mov	r1, r3
 8007258:	68f8      	ldr	r0, [r7, #12]
 800725a:	f000 fa64 	bl	8007726 <USBD_CoreFindIF>
 800725e:	4603      	mov	r3, r0
 8007260:	75bb      	strb	r3, [r7, #22]
            break;
 8007262:	e00d      	b.n	8007280 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800726a:	b2db      	uxtb	r3, r3
 800726c:	4619      	mov	r1, r3
 800726e:	68f8      	ldr	r0, [r7, #12]
 8007270:	f000 fa66 	bl	8007740 <USBD_CoreFindEP>
 8007274:	4603      	mov	r3, r0
 8007276:	75bb      	strb	r3, [r7, #22]
            break;
 8007278:	e002      	b.n	8007280 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800727a:	2300      	movs	r3, #0
 800727c:	75bb      	strb	r3, [r7, #22]
            break;
 800727e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007280:	7dbb      	ldrb	r3, [r7, #22]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d119      	bne.n	80072ba <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800728c:	b2db      	uxtb	r3, r3
 800728e:	2b03      	cmp	r3, #3
 8007290:	d113      	bne.n	80072ba <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007292:	7dba      	ldrb	r2, [r7, #22]
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	32ae      	adds	r2, #174	@ 0xae
 8007298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800729c:	691b      	ldr	r3, [r3, #16]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d00b      	beq.n	80072ba <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80072a2:	7dba      	ldrb	r2, [r7, #22]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80072aa:	7dba      	ldrb	r2, [r7, #22]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	32ae      	adds	r2, #174	@ 0xae
 80072b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072b4:	691b      	ldr	r3, [r3, #16]
 80072b6:	68f8      	ldr	r0, [r7, #12]
 80072b8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80072ba:	68f8      	ldr	r0, [r7, #12]
 80072bc:	f001 f94e 	bl	800855c <USBD_CtlSendStatus>
 80072c0:	e032      	b.n	8007328 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80072c2:	7afb      	ldrb	r3, [r7, #11]
 80072c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	4619      	mov	r1, r3
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f000 fa37 	bl	8007740 <USBD_CoreFindEP>
 80072d2:	4603      	mov	r3, r0
 80072d4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80072d6:	7dbb      	ldrb	r3, [r7, #22]
 80072d8:	2bff      	cmp	r3, #255	@ 0xff
 80072da:	d025      	beq.n	8007328 <USBD_LL_DataOutStage+0x15c>
 80072dc:	7dbb      	ldrb	r3, [r7, #22]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d122      	bne.n	8007328 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b03      	cmp	r3, #3
 80072ec:	d117      	bne.n	800731e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80072ee:	7dba      	ldrb	r2, [r7, #22]
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	32ae      	adds	r2, #174	@ 0xae
 80072f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072f8:	699b      	ldr	r3, [r3, #24]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00f      	beq.n	800731e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80072fe:	7dba      	ldrb	r2, [r7, #22]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007306:	7dba      	ldrb	r2, [r7, #22]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	32ae      	adds	r2, #174	@ 0xae
 800730c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007310:	699b      	ldr	r3, [r3, #24]
 8007312:	7afa      	ldrb	r2, [r7, #11]
 8007314:	4611      	mov	r1, r2
 8007316:	68f8      	ldr	r0, [r7, #12]
 8007318:	4798      	blx	r3
 800731a:	4603      	mov	r3, r0
 800731c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800731e:	7dfb      	ldrb	r3, [r7, #23]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d001      	beq.n	8007328 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007324:	7dfb      	ldrb	r3, [r7, #23]
 8007326:	e000      	b.n	800732a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	3718      	adds	r7, #24
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}

08007332 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007332:	b580      	push	{r7, lr}
 8007334:	b086      	sub	sp, #24
 8007336:	af00      	add	r7, sp, #0
 8007338:	60f8      	str	r0, [r7, #12]
 800733a:	460b      	mov	r3, r1
 800733c:	607a      	str	r2, [r7, #4]
 800733e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007340:	7afb      	ldrb	r3, [r7, #11]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d16f      	bne.n	8007426 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	3314      	adds	r3, #20
 800734a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007352:	2b02      	cmp	r3, #2
 8007354:	d15a      	bne.n	800740c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	689a      	ldr	r2, [r3, #8]
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	429a      	cmp	r2, r3
 8007360:	d914      	bls.n	800738c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	689a      	ldr	r2, [r3, #8]
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	1ad2      	subs	r2, r2, r3
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	461a      	mov	r2, r3
 8007376:	6879      	ldr	r1, [r7, #4]
 8007378:	68f8      	ldr	r0, [r7, #12]
 800737a:	f001 f8b0 	bl	80084de <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800737e:	2300      	movs	r3, #0
 8007380:	2200      	movs	r2, #0
 8007382:	2100      	movs	r1, #0
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f001 fd97 	bl	8008eb8 <USBD_LL_PrepareReceive>
 800738a:	e03f      	b.n	800740c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	68da      	ldr	r2, [r3, #12]
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	429a      	cmp	r2, r3
 8007396:	d11c      	bne.n	80073d2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	685a      	ldr	r2, [r3, #4]
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d316      	bcc.n	80073d2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	685a      	ldr	r2, [r3, #4]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d20f      	bcs.n	80073d2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80073b2:	2200      	movs	r2, #0
 80073b4:	2100      	movs	r1, #0
 80073b6:	68f8      	ldr	r0, [r7, #12]
 80073b8:	f001 f891 	bl	80084de <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2200      	movs	r2, #0
 80073c0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80073c4:	2300      	movs	r3, #0
 80073c6:	2200      	movs	r2, #0
 80073c8:	2100      	movs	r1, #0
 80073ca:	68f8      	ldr	r0, [r7, #12]
 80073cc:	f001 fd74 	bl	8008eb8 <USBD_LL_PrepareReceive>
 80073d0:	e01c      	b.n	800740c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	2b03      	cmp	r3, #3
 80073dc:	d10f      	bne.n	80073fe <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d009      	beq.n	80073fe <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2200      	movs	r2, #0
 80073ee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	68f8      	ldr	r0, [r7, #12]
 80073fc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80073fe:	2180      	movs	r1, #128	@ 0x80
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	f001 fcaf 	bl	8008d64 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007406:	68f8      	ldr	r0, [r7, #12]
 8007408:	f001 f8bb 	bl	8008582 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d03a      	beq.n	800748c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007416:	68f8      	ldr	r0, [r7, #12]
 8007418:	f7ff fe42 	bl	80070a0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007424:	e032      	b.n	800748c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007426:	7afb      	ldrb	r3, [r7, #11]
 8007428:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800742c:	b2db      	uxtb	r3, r3
 800742e:	4619      	mov	r1, r3
 8007430:	68f8      	ldr	r0, [r7, #12]
 8007432:	f000 f985 	bl	8007740 <USBD_CoreFindEP>
 8007436:	4603      	mov	r3, r0
 8007438:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800743a:	7dfb      	ldrb	r3, [r7, #23]
 800743c:	2bff      	cmp	r3, #255	@ 0xff
 800743e:	d025      	beq.n	800748c <USBD_LL_DataInStage+0x15a>
 8007440:	7dfb      	ldrb	r3, [r7, #23]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d122      	bne.n	800748c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800744c:	b2db      	uxtb	r3, r3
 800744e:	2b03      	cmp	r3, #3
 8007450:	d11c      	bne.n	800748c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007452:	7dfa      	ldrb	r2, [r7, #23]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	32ae      	adds	r2, #174	@ 0xae
 8007458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800745c:	695b      	ldr	r3, [r3, #20]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d014      	beq.n	800748c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007462:	7dfa      	ldrb	r2, [r7, #23]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800746a:	7dfa      	ldrb	r2, [r7, #23]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	32ae      	adds	r2, #174	@ 0xae
 8007470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007474:	695b      	ldr	r3, [r3, #20]
 8007476:	7afa      	ldrb	r2, [r7, #11]
 8007478:	4611      	mov	r1, r2
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	4798      	blx	r3
 800747e:	4603      	mov	r3, r0
 8007480:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007482:	7dbb      	ldrb	r3, [r7, #22]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d001      	beq.n	800748c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007488:	7dbb      	ldrb	r3, [r7, #22]
 800748a:	e000      	b.n	800748e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3718      	adds	r7, #24
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}

08007496 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b084      	sub	sp, #16
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800749e:	2300      	movs	r3, #0
 80074a0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2201      	movs	r2, #1
 80074a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2200      	movs	r2, #0
 80074c4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d014      	beq.n	80074fc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00e      	beq.n	80074fc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	6852      	ldr	r2, [r2, #4]
 80074ea:	b2d2      	uxtb	r2, r2
 80074ec:	4611      	mov	r1, r2
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	4798      	blx	r3
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d001      	beq.n	80074fc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80074f8:	2303      	movs	r3, #3
 80074fa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80074fc:	2340      	movs	r3, #64	@ 0x40
 80074fe:	2200      	movs	r2, #0
 8007500:	2100      	movs	r1, #0
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f001 fbe9 	bl	8008cda <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2201      	movs	r2, #1
 800750c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2240      	movs	r2, #64	@ 0x40
 8007514:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007518:	2340      	movs	r3, #64	@ 0x40
 800751a:	2200      	movs	r2, #0
 800751c:	2180      	movs	r1, #128	@ 0x80
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f001 fbdb 	bl	8008cda <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2201      	movs	r2, #1
 8007528:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2240      	movs	r2, #64	@ 0x40
 800752e:	621a      	str	r2, [r3, #32]

  return ret;
 8007530:	7bfb      	ldrb	r3, [r7, #15]
}
 8007532:	4618      	mov	r0, r3
 8007534:	3710      	adds	r7, #16
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}

0800753a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800753a:	b480      	push	{r7}
 800753c:	b083      	sub	sp, #12
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
 8007542:	460b      	mov	r3, r1
 8007544:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	78fa      	ldrb	r2, [r7, #3]
 800754a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800754c:	2300      	movs	r3, #0
}
 800754e:	4618      	mov	r0, r3
 8007550:	370c      	adds	r7, #12
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr

0800755a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800755a:	b480      	push	{r7}
 800755c:	b083      	sub	sp, #12
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007568:	b2db      	uxtb	r3, r3
 800756a:	2b04      	cmp	r3, #4
 800756c:	d006      	beq.n	800757c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007574:	b2da      	uxtb	r2, r3
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2204      	movs	r2, #4
 8007580:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	370c      	adds	r7, #12
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr

08007592 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007592:	b480      	push	{r7}
 8007594:	b083      	sub	sp, #12
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	2b04      	cmp	r3, #4
 80075a4:	d106      	bne.n	80075b4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80075ac:	b2da      	uxtb	r2, r3
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80075b4:	2300      	movs	r3, #0
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	370c      	adds	r7, #12
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr

080075c2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80075c2:	b580      	push	{r7, lr}
 80075c4:	b082      	sub	sp, #8
 80075c6:	af00      	add	r7, sp, #0
 80075c8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	2b03      	cmp	r3, #3
 80075d4:	d110      	bne.n	80075f8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d00b      	beq.n	80075f8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075e6:	69db      	ldr	r3, [r3, #28]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d005      	beq.n	80075f8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075f2:	69db      	ldr	r3, [r3, #28]
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80075f8:	2300      	movs	r3, #0
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3708      	adds	r7, #8
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}

08007602 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007602:	b580      	push	{r7, lr}
 8007604:	b082      	sub	sp, #8
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
 800760a:	460b      	mov	r3, r1
 800760c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	32ae      	adds	r2, #174	@ 0xae
 8007618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d101      	bne.n	8007624 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007620:	2303      	movs	r3, #3
 8007622:	e01c      	b.n	800765e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800762a:	b2db      	uxtb	r3, r3
 800762c:	2b03      	cmp	r3, #3
 800762e:	d115      	bne.n	800765c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	32ae      	adds	r2, #174	@ 0xae
 800763a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800763e:	6a1b      	ldr	r3, [r3, #32]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d00b      	beq.n	800765c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	32ae      	adds	r2, #174	@ 0xae
 800764e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007652:	6a1b      	ldr	r3, [r3, #32]
 8007654:	78fa      	ldrb	r2, [r7, #3]
 8007656:	4611      	mov	r1, r2
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800765c:	2300      	movs	r3, #0
}
 800765e:	4618      	mov	r0, r3
 8007660:	3708      	adds	r7, #8
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007666:	b580      	push	{r7, lr}
 8007668:	b082      	sub	sp, #8
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
 800766e:	460b      	mov	r3, r1
 8007670:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	32ae      	adds	r2, #174	@ 0xae
 800767c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d101      	bne.n	8007688 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007684:	2303      	movs	r3, #3
 8007686:	e01c      	b.n	80076c2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800768e:	b2db      	uxtb	r3, r3
 8007690:	2b03      	cmp	r3, #3
 8007692:	d115      	bne.n	80076c0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	32ae      	adds	r2, #174	@ 0xae
 800769e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d00b      	beq.n	80076c0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	32ae      	adds	r2, #174	@ 0xae
 80076b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076b8:	78fa      	ldrb	r2, [r7, #3]
 80076ba:	4611      	mov	r1, r2
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3708      	adds	r7, #8
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}

080076ca <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80076ca:	b480      	push	{r7}
 80076cc:	b083      	sub	sp, #12
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80076d2:	2300      	movs	r3, #0
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	370c      	adds	r7, #12
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b084      	sub	sp, #16
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80076e8:	2300      	movs	r3, #0
 80076ea:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d00e      	beq.n	800771c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	687a      	ldr	r2, [r7, #4]
 8007708:	6852      	ldr	r2, [r2, #4]
 800770a:	b2d2      	uxtb	r2, r2
 800770c:	4611      	mov	r1, r2
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	4798      	blx	r3
 8007712:	4603      	mov	r3, r0
 8007714:	2b00      	cmp	r3, #0
 8007716:	d001      	beq.n	800771c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007718:	2303      	movs	r3, #3
 800771a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800771c:	7bfb      	ldrb	r3, [r7, #15]
}
 800771e:	4618      	mov	r0, r3
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007726:	b480      	push	{r7}
 8007728:	b083      	sub	sp, #12
 800772a:	af00      	add	r7, sp, #0
 800772c:	6078      	str	r0, [r7, #4]
 800772e:	460b      	mov	r3, r1
 8007730:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007732:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007734:	4618      	mov	r0, r3
 8007736:	370c      	adds	r7, #12
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr

08007740 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	460b      	mov	r3, r1
 800774a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800774c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800774e:	4618      	mov	r0, r3
 8007750:	370c      	adds	r7, #12
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr

0800775a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800775a:	b580      	push	{r7, lr}
 800775c:	b086      	sub	sp, #24
 800775e:	af00      	add	r7, sp, #0
 8007760:	6078      	str	r0, [r7, #4]
 8007762:	460b      	mov	r3, r1
 8007764:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800776e:	2300      	movs	r3, #0
 8007770:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	885b      	ldrh	r3, [r3, #2]
 8007776:	b29b      	uxth	r3, r3
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	7812      	ldrb	r2, [r2, #0]
 800777c:	4293      	cmp	r3, r2
 800777e:	d91f      	bls.n	80077c0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007786:	e013      	b.n	80077b0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007788:	f107 030a 	add.w	r3, r7, #10
 800778c:	4619      	mov	r1, r3
 800778e:	6978      	ldr	r0, [r7, #20]
 8007790:	f000 f81b 	bl	80077ca <USBD_GetNextDesc>
 8007794:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	785b      	ldrb	r3, [r3, #1]
 800779a:	2b05      	cmp	r3, #5
 800779c:	d108      	bne.n	80077b0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	789b      	ldrb	r3, [r3, #2]
 80077a6:	78fa      	ldrb	r2, [r7, #3]
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d008      	beq.n	80077be <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80077ac:	2300      	movs	r3, #0
 80077ae:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	885b      	ldrh	r3, [r3, #2]
 80077b4:	b29a      	uxth	r2, r3
 80077b6:	897b      	ldrh	r3, [r7, #10]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d8e5      	bhi.n	8007788 <USBD_GetEpDesc+0x2e>
 80077bc:	e000      	b.n	80077c0 <USBD_GetEpDesc+0x66>
          break;
 80077be:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80077c0:	693b      	ldr	r3, [r7, #16]
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3718      	adds	r7, #24
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b085      	sub	sp, #20
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
 80077d2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	881b      	ldrh	r3, [r3, #0]
 80077dc:	68fa      	ldr	r2, [r7, #12]
 80077de:	7812      	ldrb	r2, [r2, #0]
 80077e0:	4413      	add	r3, r2
 80077e2:	b29a      	uxth	r2, r3
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	781b      	ldrb	r3, [r3, #0]
 80077ec:	461a      	mov	r2, r3
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4413      	add	r3, r2
 80077f2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80077f4:	68fb      	ldr	r3, [r7, #12]
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3714      	adds	r7, #20
 80077fa:	46bd      	mov	sp, r7
 80077fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007800:	4770      	bx	lr

08007802 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007802:	b480      	push	{r7}
 8007804:	b087      	sub	sp, #28
 8007806:	af00      	add	r7, sp, #0
 8007808:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	3301      	adds	r3, #1
 8007818:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800781a:	697b      	ldr	r3, [r7, #20]
 800781c:	781b      	ldrb	r3, [r3, #0]
 800781e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007820:	8a3b      	ldrh	r3, [r7, #16]
 8007822:	021b      	lsls	r3, r3, #8
 8007824:	b21a      	sxth	r2, r3
 8007826:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800782a:	4313      	orrs	r3, r2
 800782c:	b21b      	sxth	r3, r3
 800782e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007830:	89fb      	ldrh	r3, [r7, #14]
}
 8007832:	4618      	mov	r0, r3
 8007834:	371c      	adds	r7, #28
 8007836:	46bd      	mov	sp, r7
 8007838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783c:	4770      	bx	lr
	...

08007840 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800784a:	2300      	movs	r3, #0
 800784c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	781b      	ldrb	r3, [r3, #0]
 8007852:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007856:	2b40      	cmp	r3, #64	@ 0x40
 8007858:	d005      	beq.n	8007866 <USBD_StdDevReq+0x26>
 800785a:	2b40      	cmp	r3, #64	@ 0x40
 800785c:	d857      	bhi.n	800790e <USBD_StdDevReq+0xce>
 800785e:	2b00      	cmp	r3, #0
 8007860:	d00f      	beq.n	8007882 <USBD_StdDevReq+0x42>
 8007862:	2b20      	cmp	r3, #32
 8007864:	d153      	bne.n	800790e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	32ae      	adds	r2, #174	@ 0xae
 8007870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	6839      	ldr	r1, [r7, #0]
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	4798      	blx	r3
 800787c:	4603      	mov	r3, r0
 800787e:	73fb      	strb	r3, [r7, #15]
      break;
 8007880:	e04a      	b.n	8007918 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	785b      	ldrb	r3, [r3, #1]
 8007886:	2b09      	cmp	r3, #9
 8007888:	d83b      	bhi.n	8007902 <USBD_StdDevReq+0xc2>
 800788a:	a201      	add	r2, pc, #4	@ (adr r2, 8007890 <USBD_StdDevReq+0x50>)
 800788c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007890:	080078e5 	.word	0x080078e5
 8007894:	080078f9 	.word	0x080078f9
 8007898:	08007903 	.word	0x08007903
 800789c:	080078ef 	.word	0x080078ef
 80078a0:	08007903 	.word	0x08007903
 80078a4:	080078c3 	.word	0x080078c3
 80078a8:	080078b9 	.word	0x080078b9
 80078ac:	08007903 	.word	0x08007903
 80078b0:	080078db 	.word	0x080078db
 80078b4:	080078cd 	.word	0x080078cd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80078b8:	6839      	ldr	r1, [r7, #0]
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f000 fa3c 	bl	8007d38 <USBD_GetDescriptor>
          break;
 80078c0:	e024      	b.n	800790c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80078c2:	6839      	ldr	r1, [r7, #0]
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f000 fba1 	bl	800800c <USBD_SetAddress>
          break;
 80078ca:	e01f      	b.n	800790c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80078cc:	6839      	ldr	r1, [r7, #0]
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 fbe0 	bl	8008094 <USBD_SetConfig>
 80078d4:	4603      	mov	r3, r0
 80078d6:	73fb      	strb	r3, [r7, #15]
          break;
 80078d8:	e018      	b.n	800790c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80078da:	6839      	ldr	r1, [r7, #0]
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f000 fc83 	bl	80081e8 <USBD_GetConfig>
          break;
 80078e2:	e013      	b.n	800790c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80078e4:	6839      	ldr	r1, [r7, #0]
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 fcb4 	bl	8008254 <USBD_GetStatus>
          break;
 80078ec:	e00e      	b.n	800790c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80078ee:	6839      	ldr	r1, [r7, #0]
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 fce3 	bl	80082bc <USBD_SetFeature>
          break;
 80078f6:	e009      	b.n	800790c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80078f8:	6839      	ldr	r1, [r7, #0]
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f000 fd07 	bl	800830e <USBD_ClrFeature>
          break;
 8007900:	e004      	b.n	800790c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007902:	6839      	ldr	r1, [r7, #0]
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f000 fd5e 	bl	80083c6 <USBD_CtlError>
          break;
 800790a:	bf00      	nop
      }
      break;
 800790c:	e004      	b.n	8007918 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800790e:	6839      	ldr	r1, [r7, #0]
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f000 fd58 	bl	80083c6 <USBD_CtlError>
      break;
 8007916:	bf00      	nop
  }

  return ret;
 8007918:	7bfb      	ldrb	r3, [r7, #15]
}
 800791a:	4618      	mov	r0, r3
 800791c:	3710      	adds	r7, #16
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}
 8007922:	bf00      	nop

08007924 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b084      	sub	sp, #16
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800792e:	2300      	movs	r3, #0
 8007930:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	781b      	ldrb	r3, [r3, #0]
 8007936:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800793a:	2b40      	cmp	r3, #64	@ 0x40
 800793c:	d005      	beq.n	800794a <USBD_StdItfReq+0x26>
 800793e:	2b40      	cmp	r3, #64	@ 0x40
 8007940:	d852      	bhi.n	80079e8 <USBD_StdItfReq+0xc4>
 8007942:	2b00      	cmp	r3, #0
 8007944:	d001      	beq.n	800794a <USBD_StdItfReq+0x26>
 8007946:	2b20      	cmp	r3, #32
 8007948:	d14e      	bne.n	80079e8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007950:	b2db      	uxtb	r3, r3
 8007952:	3b01      	subs	r3, #1
 8007954:	2b02      	cmp	r3, #2
 8007956:	d840      	bhi.n	80079da <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	889b      	ldrh	r3, [r3, #4]
 800795c:	b2db      	uxtb	r3, r3
 800795e:	2b01      	cmp	r3, #1
 8007960:	d836      	bhi.n	80079d0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	889b      	ldrh	r3, [r3, #4]
 8007966:	b2db      	uxtb	r3, r3
 8007968:	4619      	mov	r1, r3
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f7ff fedb 	bl	8007726 <USBD_CoreFindIF>
 8007970:	4603      	mov	r3, r0
 8007972:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007974:	7bbb      	ldrb	r3, [r7, #14]
 8007976:	2bff      	cmp	r3, #255	@ 0xff
 8007978:	d01d      	beq.n	80079b6 <USBD_StdItfReq+0x92>
 800797a:	7bbb      	ldrb	r3, [r7, #14]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d11a      	bne.n	80079b6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007980:	7bba      	ldrb	r2, [r7, #14]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	32ae      	adds	r2, #174	@ 0xae
 8007986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00f      	beq.n	80079b0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007990:	7bba      	ldrb	r2, [r7, #14]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007998:	7bba      	ldrb	r2, [r7, #14]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	32ae      	adds	r2, #174	@ 0xae
 800799e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	6839      	ldr	r1, [r7, #0]
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	4798      	blx	r3
 80079aa:	4603      	mov	r3, r0
 80079ac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80079ae:	e004      	b.n	80079ba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80079b0:	2303      	movs	r3, #3
 80079b2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80079b4:	e001      	b.n	80079ba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80079b6:	2303      	movs	r3, #3
 80079b8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	88db      	ldrh	r3, [r3, #6]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d110      	bne.n	80079e4 <USBD_StdItfReq+0xc0>
 80079c2:	7bfb      	ldrb	r3, [r7, #15]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d10d      	bne.n	80079e4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f000 fdc7 	bl	800855c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80079ce:	e009      	b.n	80079e4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80079d0:	6839      	ldr	r1, [r7, #0]
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f000 fcf7 	bl	80083c6 <USBD_CtlError>
          break;
 80079d8:	e004      	b.n	80079e4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80079da:	6839      	ldr	r1, [r7, #0]
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 fcf2 	bl	80083c6 <USBD_CtlError>
          break;
 80079e2:	e000      	b.n	80079e6 <USBD_StdItfReq+0xc2>
          break;
 80079e4:	bf00      	nop
      }
      break;
 80079e6:	e004      	b.n	80079f2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80079e8:	6839      	ldr	r1, [r7, #0]
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f000 fceb 	bl	80083c6 <USBD_CtlError>
      break;
 80079f0:	bf00      	nop
  }

  return ret;
 80079f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	3710      	adds	r7, #16
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b084      	sub	sp, #16
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
 8007a04:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007a06:	2300      	movs	r3, #0
 8007a08:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	889b      	ldrh	r3, [r3, #4]
 8007a0e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	781b      	ldrb	r3, [r3, #0]
 8007a14:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a18:	2b40      	cmp	r3, #64	@ 0x40
 8007a1a:	d007      	beq.n	8007a2c <USBD_StdEPReq+0x30>
 8007a1c:	2b40      	cmp	r3, #64	@ 0x40
 8007a1e:	f200 817f 	bhi.w	8007d20 <USBD_StdEPReq+0x324>
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d02a      	beq.n	8007a7c <USBD_StdEPReq+0x80>
 8007a26:	2b20      	cmp	r3, #32
 8007a28:	f040 817a 	bne.w	8007d20 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007a2c:	7bbb      	ldrb	r3, [r7, #14]
 8007a2e:	4619      	mov	r1, r3
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f7ff fe85 	bl	8007740 <USBD_CoreFindEP>
 8007a36:	4603      	mov	r3, r0
 8007a38:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a3a:	7b7b      	ldrb	r3, [r7, #13]
 8007a3c:	2bff      	cmp	r3, #255	@ 0xff
 8007a3e:	f000 8174 	beq.w	8007d2a <USBD_StdEPReq+0x32e>
 8007a42:	7b7b      	ldrb	r3, [r7, #13]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f040 8170 	bne.w	8007d2a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8007a4a:	7b7a      	ldrb	r2, [r7, #13]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007a52:	7b7a      	ldrb	r2, [r7, #13]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	32ae      	adds	r2, #174	@ 0xae
 8007a58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	f000 8163 	beq.w	8007d2a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007a64:	7b7a      	ldrb	r2, [r7, #13]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	32ae      	adds	r2, #174	@ 0xae
 8007a6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	6839      	ldr	r1, [r7, #0]
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	4798      	blx	r3
 8007a76:	4603      	mov	r3, r0
 8007a78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007a7a:	e156      	b.n	8007d2a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	785b      	ldrb	r3, [r3, #1]
 8007a80:	2b03      	cmp	r3, #3
 8007a82:	d008      	beq.n	8007a96 <USBD_StdEPReq+0x9a>
 8007a84:	2b03      	cmp	r3, #3
 8007a86:	f300 8145 	bgt.w	8007d14 <USBD_StdEPReq+0x318>
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	f000 809b 	beq.w	8007bc6 <USBD_StdEPReq+0x1ca>
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d03c      	beq.n	8007b0e <USBD_StdEPReq+0x112>
 8007a94:	e13e      	b.n	8007d14 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	d002      	beq.n	8007aa8 <USBD_StdEPReq+0xac>
 8007aa2:	2b03      	cmp	r3, #3
 8007aa4:	d016      	beq.n	8007ad4 <USBD_StdEPReq+0xd8>
 8007aa6:	e02c      	b.n	8007b02 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007aa8:	7bbb      	ldrb	r3, [r7, #14]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d00d      	beq.n	8007aca <USBD_StdEPReq+0xce>
 8007aae:	7bbb      	ldrb	r3, [r7, #14]
 8007ab0:	2b80      	cmp	r3, #128	@ 0x80
 8007ab2:	d00a      	beq.n	8007aca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ab4:	7bbb      	ldrb	r3, [r7, #14]
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f001 f953 	bl	8008d64 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007abe:	2180      	movs	r1, #128	@ 0x80
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f001 f94f 	bl	8008d64 <USBD_LL_StallEP>
 8007ac6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007ac8:	e020      	b.n	8007b0c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007aca:	6839      	ldr	r1, [r7, #0]
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f000 fc7a 	bl	80083c6 <USBD_CtlError>
              break;
 8007ad2:	e01b      	b.n	8007b0c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	885b      	ldrh	r3, [r3, #2]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d10e      	bne.n	8007afa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007adc:	7bbb      	ldrb	r3, [r7, #14]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d00b      	beq.n	8007afa <USBD_StdEPReq+0xfe>
 8007ae2:	7bbb      	ldrb	r3, [r7, #14]
 8007ae4:	2b80      	cmp	r3, #128	@ 0x80
 8007ae6:	d008      	beq.n	8007afa <USBD_StdEPReq+0xfe>
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	88db      	ldrh	r3, [r3, #6]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d104      	bne.n	8007afa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007af0:	7bbb      	ldrb	r3, [r7, #14]
 8007af2:	4619      	mov	r1, r3
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f001 f935 	bl	8008d64 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f000 fd2e 	bl	800855c <USBD_CtlSendStatus>

              break;
 8007b00:	e004      	b.n	8007b0c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007b02:	6839      	ldr	r1, [r7, #0]
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f000 fc5e 	bl	80083c6 <USBD_CtlError>
              break;
 8007b0a:	bf00      	nop
          }
          break;
 8007b0c:	e107      	b.n	8007d1e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b02      	cmp	r3, #2
 8007b18:	d002      	beq.n	8007b20 <USBD_StdEPReq+0x124>
 8007b1a:	2b03      	cmp	r3, #3
 8007b1c:	d016      	beq.n	8007b4c <USBD_StdEPReq+0x150>
 8007b1e:	e04b      	b.n	8007bb8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b20:	7bbb      	ldrb	r3, [r7, #14]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d00d      	beq.n	8007b42 <USBD_StdEPReq+0x146>
 8007b26:	7bbb      	ldrb	r3, [r7, #14]
 8007b28:	2b80      	cmp	r3, #128	@ 0x80
 8007b2a:	d00a      	beq.n	8007b42 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b2c:	7bbb      	ldrb	r3, [r7, #14]
 8007b2e:	4619      	mov	r1, r3
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f001 f917 	bl	8008d64 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b36:	2180      	movs	r1, #128	@ 0x80
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f001 f913 	bl	8008d64 <USBD_LL_StallEP>
 8007b3e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007b40:	e040      	b.n	8007bc4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007b42:	6839      	ldr	r1, [r7, #0]
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 fc3e 	bl	80083c6 <USBD_CtlError>
              break;
 8007b4a:	e03b      	b.n	8007bc4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	885b      	ldrh	r3, [r3, #2]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d136      	bne.n	8007bc2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007b54:	7bbb      	ldrb	r3, [r7, #14]
 8007b56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d004      	beq.n	8007b68 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007b5e:	7bbb      	ldrb	r3, [r7, #14]
 8007b60:	4619      	mov	r1, r3
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f001 f91d 	bl	8008da2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f000 fcf7 	bl	800855c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007b6e:	7bbb      	ldrb	r3, [r7, #14]
 8007b70:	4619      	mov	r1, r3
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f7ff fde4 	bl	8007740 <USBD_CoreFindEP>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b7c:	7b7b      	ldrb	r3, [r7, #13]
 8007b7e:	2bff      	cmp	r3, #255	@ 0xff
 8007b80:	d01f      	beq.n	8007bc2 <USBD_StdEPReq+0x1c6>
 8007b82:	7b7b      	ldrb	r3, [r7, #13]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d11c      	bne.n	8007bc2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007b88:	7b7a      	ldrb	r2, [r7, #13]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007b90:	7b7a      	ldrb	r2, [r7, #13]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	32ae      	adds	r2, #174	@ 0xae
 8007b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b9a:	689b      	ldr	r3, [r3, #8]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d010      	beq.n	8007bc2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007ba0:	7b7a      	ldrb	r2, [r7, #13]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	32ae      	adds	r2, #174	@ 0xae
 8007ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	6839      	ldr	r1, [r7, #0]
 8007bae:	6878      	ldr	r0, [r7, #4]
 8007bb0:	4798      	blx	r3
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007bb6:	e004      	b.n	8007bc2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007bb8:	6839      	ldr	r1, [r7, #0]
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f000 fc03 	bl	80083c6 <USBD_CtlError>
              break;
 8007bc0:	e000      	b.n	8007bc4 <USBD_StdEPReq+0x1c8>
              break;
 8007bc2:	bf00      	nop
          }
          break;
 8007bc4:	e0ab      	b.n	8007d1e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d002      	beq.n	8007bd8 <USBD_StdEPReq+0x1dc>
 8007bd2:	2b03      	cmp	r3, #3
 8007bd4:	d032      	beq.n	8007c3c <USBD_StdEPReq+0x240>
 8007bd6:	e097      	b.n	8007d08 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007bd8:	7bbb      	ldrb	r3, [r7, #14]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d007      	beq.n	8007bee <USBD_StdEPReq+0x1f2>
 8007bde:	7bbb      	ldrb	r3, [r7, #14]
 8007be0:	2b80      	cmp	r3, #128	@ 0x80
 8007be2:	d004      	beq.n	8007bee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007be4:	6839      	ldr	r1, [r7, #0]
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 fbed 	bl	80083c6 <USBD_CtlError>
                break;
 8007bec:	e091      	b.n	8007d12 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007bee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	da0b      	bge.n	8007c0e <USBD_StdEPReq+0x212>
 8007bf6:	7bbb      	ldrb	r3, [r7, #14]
 8007bf8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	4413      	add	r3, r2
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	3310      	adds	r3, #16
 8007c06:	687a      	ldr	r2, [r7, #4]
 8007c08:	4413      	add	r3, r2
 8007c0a:	3304      	adds	r3, #4
 8007c0c:	e00b      	b.n	8007c26 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007c0e:	7bbb      	ldrb	r3, [r7, #14]
 8007c10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c14:	4613      	mov	r3, r2
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	4413      	add	r3, r2
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	4413      	add	r3, r2
 8007c24:	3304      	adds	r3, #4
 8007c26:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	2202      	movs	r2, #2
 8007c32:	4619      	mov	r1, r3
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f000 fc37 	bl	80084a8 <USBD_CtlSendData>
              break;
 8007c3a:	e06a      	b.n	8007d12 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007c3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	da11      	bge.n	8007c68 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007c44:	7bbb      	ldrb	r3, [r7, #14]
 8007c46:	f003 020f 	and.w	r2, r3, #15
 8007c4a:	6879      	ldr	r1, [r7, #4]
 8007c4c:	4613      	mov	r3, r2
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	4413      	add	r3, r2
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	440b      	add	r3, r1
 8007c56:	3324      	adds	r3, #36	@ 0x24
 8007c58:	881b      	ldrh	r3, [r3, #0]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d117      	bne.n	8007c8e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007c5e:	6839      	ldr	r1, [r7, #0]
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 fbb0 	bl	80083c6 <USBD_CtlError>
                  break;
 8007c66:	e054      	b.n	8007d12 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007c68:	7bbb      	ldrb	r3, [r7, #14]
 8007c6a:	f003 020f 	and.w	r2, r3, #15
 8007c6e:	6879      	ldr	r1, [r7, #4]
 8007c70:	4613      	mov	r3, r2
 8007c72:	009b      	lsls	r3, r3, #2
 8007c74:	4413      	add	r3, r2
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	440b      	add	r3, r1
 8007c7a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007c7e:	881b      	ldrh	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d104      	bne.n	8007c8e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8007c84:	6839      	ldr	r1, [r7, #0]
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 fb9d 	bl	80083c6 <USBD_CtlError>
                  break;
 8007c8c:	e041      	b.n	8007d12 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	da0b      	bge.n	8007cae <USBD_StdEPReq+0x2b2>
 8007c96:	7bbb      	ldrb	r3, [r7, #14]
 8007c98:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	009b      	lsls	r3, r3, #2
 8007ca0:	4413      	add	r3, r2
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	3310      	adds	r3, #16
 8007ca6:	687a      	ldr	r2, [r7, #4]
 8007ca8:	4413      	add	r3, r2
 8007caa:	3304      	adds	r3, #4
 8007cac:	e00b      	b.n	8007cc6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007cae:	7bbb      	ldrb	r3, [r7, #14]
 8007cb0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	009b      	lsls	r3, r3, #2
 8007cb8:	4413      	add	r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	4413      	add	r3, r2
 8007cc4:	3304      	adds	r3, #4
 8007cc6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007cc8:	7bbb      	ldrb	r3, [r7, #14]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d002      	beq.n	8007cd4 <USBD_StdEPReq+0x2d8>
 8007cce:	7bbb      	ldrb	r3, [r7, #14]
 8007cd0:	2b80      	cmp	r3, #128	@ 0x80
 8007cd2:	d103      	bne.n	8007cdc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	601a      	str	r2, [r3, #0]
 8007cda:	e00e      	b.n	8007cfa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007cdc:	7bbb      	ldrb	r3, [r7, #14]
 8007cde:	4619      	mov	r1, r3
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f001 f87d 	bl	8008de0 <USBD_LL_IsStallEP>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d003      	beq.n	8007cf4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	601a      	str	r2, [r3, #0]
 8007cf2:	e002      	b.n	8007cfa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	2202      	movs	r2, #2
 8007cfe:	4619      	mov	r1, r3
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 fbd1 	bl	80084a8 <USBD_CtlSendData>
              break;
 8007d06:	e004      	b.n	8007d12 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007d08:	6839      	ldr	r1, [r7, #0]
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 fb5b 	bl	80083c6 <USBD_CtlError>
              break;
 8007d10:	bf00      	nop
          }
          break;
 8007d12:	e004      	b.n	8007d1e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8007d14:	6839      	ldr	r1, [r7, #0]
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f000 fb55 	bl	80083c6 <USBD_CtlError>
          break;
 8007d1c:	bf00      	nop
      }
      break;
 8007d1e:	e005      	b.n	8007d2c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007d20:	6839      	ldr	r1, [r7, #0]
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f000 fb4f 	bl	80083c6 <USBD_CtlError>
      break;
 8007d28:	e000      	b.n	8007d2c <USBD_StdEPReq+0x330>
      break;
 8007d2a:	bf00      	nop
  }

  return ret;
 8007d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3710      	adds	r7, #16
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
	...

08007d38 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007d42:	2300      	movs	r3, #0
 8007d44:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007d46:	2300      	movs	r3, #0
 8007d48:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	885b      	ldrh	r3, [r3, #2]
 8007d52:	0a1b      	lsrs	r3, r3, #8
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	3b01      	subs	r3, #1
 8007d58:	2b06      	cmp	r3, #6
 8007d5a:	f200 8128 	bhi.w	8007fae <USBD_GetDescriptor+0x276>
 8007d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d64 <USBD_GetDescriptor+0x2c>)
 8007d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d64:	08007d81 	.word	0x08007d81
 8007d68:	08007d99 	.word	0x08007d99
 8007d6c:	08007dd9 	.word	0x08007dd9
 8007d70:	08007faf 	.word	0x08007faf
 8007d74:	08007faf 	.word	0x08007faf
 8007d78:	08007f4f 	.word	0x08007f4f
 8007d7c:	08007f7b 	.word	0x08007f7b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	7c12      	ldrb	r2, [r2, #16]
 8007d8c:	f107 0108 	add.w	r1, r7, #8
 8007d90:	4610      	mov	r0, r2
 8007d92:	4798      	blx	r3
 8007d94:	60f8      	str	r0, [r7, #12]
      break;
 8007d96:	e112      	b.n	8007fbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	7c1b      	ldrb	r3, [r3, #16]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d10d      	bne.n	8007dbc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da8:	f107 0208 	add.w	r2, r7, #8
 8007dac:	4610      	mov	r0, r2
 8007dae:	4798      	blx	r3
 8007db0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	3301      	adds	r3, #1
 8007db6:	2202      	movs	r2, #2
 8007db8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007dba:	e100      	b.n	8007fbe <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dc4:	f107 0208 	add.w	r2, r7, #8
 8007dc8:	4610      	mov	r0, r2
 8007dca:	4798      	blx	r3
 8007dcc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	3301      	adds	r3, #1
 8007dd2:	2202      	movs	r2, #2
 8007dd4:	701a      	strb	r2, [r3, #0]
      break;
 8007dd6:	e0f2      	b.n	8007fbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	885b      	ldrh	r3, [r3, #2]
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	2b05      	cmp	r3, #5
 8007de0:	f200 80ac 	bhi.w	8007f3c <USBD_GetDescriptor+0x204>
 8007de4:	a201      	add	r2, pc, #4	@ (adr r2, 8007dec <USBD_GetDescriptor+0xb4>)
 8007de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dea:	bf00      	nop
 8007dec:	08007e05 	.word	0x08007e05
 8007df0:	08007e39 	.word	0x08007e39
 8007df4:	08007e6d 	.word	0x08007e6d
 8007df8:	08007ea1 	.word	0x08007ea1
 8007dfc:	08007ed5 	.word	0x08007ed5
 8007e00:	08007f09 	.word	0x08007f09
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00b      	beq.n	8007e28 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	7c12      	ldrb	r2, [r2, #16]
 8007e1c:	f107 0108 	add.w	r1, r7, #8
 8007e20:	4610      	mov	r0, r2
 8007e22:	4798      	blx	r3
 8007e24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e26:	e091      	b.n	8007f4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e28:	6839      	ldr	r1, [r7, #0]
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f000 facb 	bl	80083c6 <USBD_CtlError>
            err++;
 8007e30:	7afb      	ldrb	r3, [r7, #11]
 8007e32:	3301      	adds	r3, #1
 8007e34:	72fb      	strb	r3, [r7, #11]
          break;
 8007e36:	e089      	b.n	8007f4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00b      	beq.n	8007e5c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	7c12      	ldrb	r2, [r2, #16]
 8007e50:	f107 0108 	add.w	r1, r7, #8
 8007e54:	4610      	mov	r0, r2
 8007e56:	4798      	blx	r3
 8007e58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e5a:	e077      	b.n	8007f4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e5c:	6839      	ldr	r1, [r7, #0]
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 fab1 	bl	80083c6 <USBD_CtlError>
            err++;
 8007e64:	7afb      	ldrb	r3, [r7, #11]
 8007e66:	3301      	adds	r3, #1
 8007e68:	72fb      	strb	r3, [r7, #11]
          break;
 8007e6a:	e06f      	b.n	8007f4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e72:	68db      	ldr	r3, [r3, #12]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00b      	beq.n	8007e90 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	7c12      	ldrb	r2, [r2, #16]
 8007e84:	f107 0108 	add.w	r1, r7, #8
 8007e88:	4610      	mov	r0, r2
 8007e8a:	4798      	blx	r3
 8007e8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e8e:	e05d      	b.n	8007f4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e90:	6839      	ldr	r1, [r7, #0]
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 fa97 	bl	80083c6 <USBD_CtlError>
            err++;
 8007e98:	7afb      	ldrb	r3, [r7, #11]
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	72fb      	strb	r3, [r7, #11]
          break;
 8007e9e:	e055      	b.n	8007f4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ea6:	691b      	ldr	r3, [r3, #16]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d00b      	beq.n	8007ec4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007eb2:	691b      	ldr	r3, [r3, #16]
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	7c12      	ldrb	r2, [r2, #16]
 8007eb8:	f107 0108 	add.w	r1, r7, #8
 8007ebc:	4610      	mov	r0, r2
 8007ebe:	4798      	blx	r3
 8007ec0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ec2:	e043      	b.n	8007f4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ec4:	6839      	ldr	r1, [r7, #0]
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f000 fa7d 	bl	80083c6 <USBD_CtlError>
            err++;
 8007ecc:	7afb      	ldrb	r3, [r7, #11]
 8007ece:	3301      	adds	r3, #1
 8007ed0:	72fb      	strb	r3, [r7, #11]
          break;
 8007ed2:	e03b      	b.n	8007f4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007eda:	695b      	ldr	r3, [r3, #20]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d00b      	beq.n	8007ef8 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ee6:	695b      	ldr	r3, [r3, #20]
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	7c12      	ldrb	r2, [r2, #16]
 8007eec:	f107 0108 	add.w	r1, r7, #8
 8007ef0:	4610      	mov	r0, r2
 8007ef2:	4798      	blx	r3
 8007ef4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ef6:	e029      	b.n	8007f4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ef8:	6839      	ldr	r1, [r7, #0]
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 fa63 	bl	80083c6 <USBD_CtlError>
            err++;
 8007f00:	7afb      	ldrb	r3, [r7, #11]
 8007f02:	3301      	adds	r3, #1
 8007f04:	72fb      	strb	r3, [r7, #11]
          break;
 8007f06:	e021      	b.n	8007f4c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f0e:	699b      	ldr	r3, [r3, #24]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d00b      	beq.n	8007f2c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f1a:	699b      	ldr	r3, [r3, #24]
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	7c12      	ldrb	r2, [r2, #16]
 8007f20:	f107 0108 	add.w	r1, r7, #8
 8007f24:	4610      	mov	r0, r2
 8007f26:	4798      	blx	r3
 8007f28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f2a:	e00f      	b.n	8007f4c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f2c:	6839      	ldr	r1, [r7, #0]
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 fa49 	bl	80083c6 <USBD_CtlError>
            err++;
 8007f34:	7afb      	ldrb	r3, [r7, #11]
 8007f36:	3301      	adds	r3, #1
 8007f38:	72fb      	strb	r3, [r7, #11]
          break;
 8007f3a:	e007      	b.n	8007f4c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007f3c:	6839      	ldr	r1, [r7, #0]
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 fa41 	bl	80083c6 <USBD_CtlError>
          err++;
 8007f44:	7afb      	ldrb	r3, [r7, #11]
 8007f46:	3301      	adds	r3, #1
 8007f48:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007f4a:	bf00      	nop
      }
      break;
 8007f4c:	e037      	b.n	8007fbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	7c1b      	ldrb	r3, [r3, #16]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d109      	bne.n	8007f6a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f5e:	f107 0208 	add.w	r2, r7, #8
 8007f62:	4610      	mov	r0, r2
 8007f64:	4798      	blx	r3
 8007f66:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007f68:	e029      	b.n	8007fbe <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007f6a:	6839      	ldr	r1, [r7, #0]
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f000 fa2a 	bl	80083c6 <USBD_CtlError>
        err++;
 8007f72:	7afb      	ldrb	r3, [r7, #11]
 8007f74:	3301      	adds	r3, #1
 8007f76:	72fb      	strb	r3, [r7, #11]
      break;
 8007f78:	e021      	b.n	8007fbe <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	7c1b      	ldrb	r3, [r3, #16]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d10d      	bne.n	8007f9e <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f8a:	f107 0208 	add.w	r2, r7, #8
 8007f8e:	4610      	mov	r0, r2
 8007f90:	4798      	blx	r3
 8007f92:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	3301      	adds	r3, #1
 8007f98:	2207      	movs	r2, #7
 8007f9a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007f9c:	e00f      	b.n	8007fbe <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007f9e:	6839      	ldr	r1, [r7, #0]
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f000 fa10 	bl	80083c6 <USBD_CtlError>
        err++;
 8007fa6:	7afb      	ldrb	r3, [r7, #11]
 8007fa8:	3301      	adds	r3, #1
 8007faa:	72fb      	strb	r3, [r7, #11]
      break;
 8007fac:	e007      	b.n	8007fbe <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007fae:	6839      	ldr	r1, [r7, #0]
 8007fb0:	6878      	ldr	r0, [r7, #4]
 8007fb2:	f000 fa08 	bl	80083c6 <USBD_CtlError>
      err++;
 8007fb6:	7afb      	ldrb	r3, [r7, #11]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	72fb      	strb	r3, [r7, #11]
      break;
 8007fbc:	bf00      	nop
  }

  if (err != 0U)
 8007fbe:	7afb      	ldrb	r3, [r7, #11]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d11e      	bne.n	8008002 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	88db      	ldrh	r3, [r3, #6]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d016      	beq.n	8007ffa <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007fcc:	893b      	ldrh	r3, [r7, #8]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d00e      	beq.n	8007ff0 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	88da      	ldrh	r2, [r3, #6]
 8007fd6:	893b      	ldrh	r3, [r7, #8]
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	bf28      	it	cs
 8007fdc:	4613      	movcs	r3, r2
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007fe2:	893b      	ldrh	r3, [r7, #8]
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	68f9      	ldr	r1, [r7, #12]
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f000 fa5d 	bl	80084a8 <USBD_CtlSendData>
 8007fee:	e009      	b.n	8008004 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007ff0:	6839      	ldr	r1, [r7, #0]
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f000 f9e7 	bl	80083c6 <USBD_CtlError>
 8007ff8:	e004      	b.n	8008004 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 faae 	bl	800855c <USBD_CtlSendStatus>
 8008000:	e000      	b.n	8008004 <USBD_GetDescriptor+0x2cc>
    return;
 8008002:	bf00      	nop
  }
}
 8008004:	3710      	adds	r7, #16
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop

0800800c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	889b      	ldrh	r3, [r3, #4]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d131      	bne.n	8008082 <USBD_SetAddress+0x76>
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	88db      	ldrh	r3, [r3, #6]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d12d      	bne.n	8008082 <USBD_SetAddress+0x76>
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	885b      	ldrh	r3, [r3, #2]
 800802a:	2b7f      	cmp	r3, #127	@ 0x7f
 800802c:	d829      	bhi.n	8008082 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	885b      	ldrh	r3, [r3, #2]
 8008032:	b2db      	uxtb	r3, r3
 8008034:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008038:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008040:	b2db      	uxtb	r3, r3
 8008042:	2b03      	cmp	r3, #3
 8008044:	d104      	bne.n	8008050 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008046:	6839      	ldr	r1, [r7, #0]
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 f9bc 	bl	80083c6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800804e:	e01d      	b.n	800808c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	7bfa      	ldrb	r2, [r7, #15]
 8008054:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008058:	7bfb      	ldrb	r3, [r7, #15]
 800805a:	4619      	mov	r1, r3
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f000 feeb 	bl	8008e38 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 fa7a 	bl	800855c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008068:	7bfb      	ldrb	r3, [r7, #15]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d004      	beq.n	8008078 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2202      	movs	r2, #2
 8008072:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008076:	e009      	b.n	800808c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008080:	e004      	b.n	800808c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008082:	6839      	ldr	r1, [r7, #0]
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f000 f99e 	bl	80083c6 <USBD_CtlError>
  }
}
 800808a:	bf00      	nop
 800808c:	bf00      	nop
 800808e:	3710      	adds	r7, #16
 8008090:	46bd      	mov	sp, r7
 8008092:	bd80      	pop	{r7, pc}

08008094 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800809e:	2300      	movs	r3, #0
 80080a0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	885b      	ldrh	r3, [r3, #2]
 80080a6:	b2da      	uxtb	r2, r3
 80080a8:	4b4e      	ldr	r3, [pc, #312]	@ (80081e4 <USBD_SetConfig+0x150>)
 80080aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80080ac:	4b4d      	ldr	r3, [pc, #308]	@ (80081e4 <USBD_SetConfig+0x150>)
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d905      	bls.n	80080c0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80080b4:	6839      	ldr	r1, [r7, #0]
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 f985 	bl	80083c6 <USBD_CtlError>
    return USBD_FAIL;
 80080bc:	2303      	movs	r3, #3
 80080be:	e08c      	b.n	80081da <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	2b02      	cmp	r3, #2
 80080ca:	d002      	beq.n	80080d2 <USBD_SetConfig+0x3e>
 80080cc:	2b03      	cmp	r3, #3
 80080ce:	d029      	beq.n	8008124 <USBD_SetConfig+0x90>
 80080d0:	e075      	b.n	80081be <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80080d2:	4b44      	ldr	r3, [pc, #272]	@ (80081e4 <USBD_SetConfig+0x150>)
 80080d4:	781b      	ldrb	r3, [r3, #0]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d020      	beq.n	800811c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80080da:	4b42      	ldr	r3, [pc, #264]	@ (80081e4 <USBD_SetConfig+0x150>)
 80080dc:	781b      	ldrb	r3, [r3, #0]
 80080de:	461a      	mov	r2, r3
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80080e4:	4b3f      	ldr	r3, [pc, #252]	@ (80081e4 <USBD_SetConfig+0x150>)
 80080e6:	781b      	ldrb	r3, [r3, #0]
 80080e8:	4619      	mov	r1, r3
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f7fe ffe3 	bl	80070b6 <USBD_SetClassConfig>
 80080f0:	4603      	mov	r3, r0
 80080f2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80080f4:	7bfb      	ldrb	r3, [r7, #15]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d008      	beq.n	800810c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80080fa:	6839      	ldr	r1, [r7, #0]
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 f962 	bl	80083c6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2202      	movs	r2, #2
 8008106:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800810a:	e065      	b.n	80081d8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f000 fa25 	bl	800855c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2203      	movs	r2, #3
 8008116:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800811a:	e05d      	b.n	80081d8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 fa1d 	bl	800855c <USBD_CtlSendStatus>
      break;
 8008122:	e059      	b.n	80081d8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008124:	4b2f      	ldr	r3, [pc, #188]	@ (80081e4 <USBD_SetConfig+0x150>)
 8008126:	781b      	ldrb	r3, [r3, #0]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d112      	bne.n	8008152 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2202      	movs	r2, #2
 8008130:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008134:	4b2b      	ldr	r3, [pc, #172]	@ (80081e4 <USBD_SetConfig+0x150>)
 8008136:	781b      	ldrb	r3, [r3, #0]
 8008138:	461a      	mov	r2, r3
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800813e:	4b29      	ldr	r3, [pc, #164]	@ (80081e4 <USBD_SetConfig+0x150>)
 8008140:	781b      	ldrb	r3, [r3, #0]
 8008142:	4619      	mov	r1, r3
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f7fe ffd2 	bl	80070ee <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 fa06 	bl	800855c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008150:	e042      	b.n	80081d8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008152:	4b24      	ldr	r3, [pc, #144]	@ (80081e4 <USBD_SetConfig+0x150>)
 8008154:	781b      	ldrb	r3, [r3, #0]
 8008156:	461a      	mov	r2, r3
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	685b      	ldr	r3, [r3, #4]
 800815c:	429a      	cmp	r2, r3
 800815e:	d02a      	beq.n	80081b6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	b2db      	uxtb	r3, r3
 8008166:	4619      	mov	r1, r3
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f7fe ffc0 	bl	80070ee <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800816e:	4b1d      	ldr	r3, [pc, #116]	@ (80081e4 <USBD_SetConfig+0x150>)
 8008170:	781b      	ldrb	r3, [r3, #0]
 8008172:	461a      	mov	r2, r3
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008178:	4b1a      	ldr	r3, [pc, #104]	@ (80081e4 <USBD_SetConfig+0x150>)
 800817a:	781b      	ldrb	r3, [r3, #0]
 800817c:	4619      	mov	r1, r3
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f7fe ff99 	bl	80070b6 <USBD_SetClassConfig>
 8008184:	4603      	mov	r3, r0
 8008186:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008188:	7bfb      	ldrb	r3, [r7, #15]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d00f      	beq.n	80081ae <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800818e:	6839      	ldr	r1, [r7, #0]
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f000 f918 	bl	80083c6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	b2db      	uxtb	r3, r3
 800819c:	4619      	mov	r1, r3
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f7fe ffa5 	bl	80070ee <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2202      	movs	r2, #2
 80081a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80081ac:	e014      	b.n	80081d8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 f9d4 	bl	800855c <USBD_CtlSendStatus>
      break;
 80081b4:	e010      	b.n	80081d8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 f9d0 	bl	800855c <USBD_CtlSendStatus>
      break;
 80081bc:	e00c      	b.n	80081d8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80081be:	6839      	ldr	r1, [r7, #0]
 80081c0:	6878      	ldr	r0, [r7, #4]
 80081c2:	f000 f900 	bl	80083c6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80081c6:	4b07      	ldr	r3, [pc, #28]	@ (80081e4 <USBD_SetConfig+0x150>)
 80081c8:	781b      	ldrb	r3, [r3, #0]
 80081ca:	4619      	mov	r1, r3
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f7fe ff8e 	bl	80070ee <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80081d2:	2303      	movs	r3, #3
 80081d4:	73fb      	strb	r3, [r7, #15]
      break;
 80081d6:	bf00      	nop
  }

  return ret;
 80081d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}
 80081e2:	bf00      	nop
 80081e4:	2000037c 	.word	0x2000037c

080081e8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b082      	sub	sp, #8
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	88db      	ldrh	r3, [r3, #6]
 80081f6:	2b01      	cmp	r3, #1
 80081f8:	d004      	beq.n	8008204 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80081fa:	6839      	ldr	r1, [r7, #0]
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 f8e2 	bl	80083c6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008202:	e023      	b.n	800824c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800820a:	b2db      	uxtb	r3, r3
 800820c:	2b02      	cmp	r3, #2
 800820e:	dc02      	bgt.n	8008216 <USBD_GetConfig+0x2e>
 8008210:	2b00      	cmp	r3, #0
 8008212:	dc03      	bgt.n	800821c <USBD_GetConfig+0x34>
 8008214:	e015      	b.n	8008242 <USBD_GetConfig+0x5a>
 8008216:	2b03      	cmp	r3, #3
 8008218:	d00b      	beq.n	8008232 <USBD_GetConfig+0x4a>
 800821a:	e012      	b.n	8008242 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	3308      	adds	r3, #8
 8008226:	2201      	movs	r2, #1
 8008228:	4619      	mov	r1, r3
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f000 f93c 	bl	80084a8 <USBD_CtlSendData>
        break;
 8008230:	e00c      	b.n	800824c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	3304      	adds	r3, #4
 8008236:	2201      	movs	r2, #1
 8008238:	4619      	mov	r1, r3
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 f934 	bl	80084a8 <USBD_CtlSendData>
        break;
 8008240:	e004      	b.n	800824c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008242:	6839      	ldr	r1, [r7, #0]
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f000 f8be 	bl	80083c6 <USBD_CtlError>
        break;
 800824a:	bf00      	nop
}
 800824c:	bf00      	nop
 800824e:	3708      	adds	r7, #8
 8008250:	46bd      	mov	sp, r7
 8008252:	bd80      	pop	{r7, pc}

08008254 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b082      	sub	sp, #8
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
 800825c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008264:	b2db      	uxtb	r3, r3
 8008266:	3b01      	subs	r3, #1
 8008268:	2b02      	cmp	r3, #2
 800826a:	d81e      	bhi.n	80082aa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	88db      	ldrh	r3, [r3, #6]
 8008270:	2b02      	cmp	r3, #2
 8008272:	d004      	beq.n	800827e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008274:	6839      	ldr	r1, [r7, #0]
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 f8a5 	bl	80083c6 <USBD_CtlError>
        break;
 800827c:	e01a      	b.n	80082b4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2201      	movs	r2, #1
 8008282:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800828a:	2b00      	cmp	r3, #0
 800828c:	d005      	beq.n	800829a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	f043 0202 	orr.w	r2, r3, #2
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	330c      	adds	r3, #12
 800829e:	2202      	movs	r2, #2
 80082a0:	4619      	mov	r1, r3
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 f900 	bl	80084a8 <USBD_CtlSendData>
      break;
 80082a8:	e004      	b.n	80082b4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80082aa:	6839      	ldr	r1, [r7, #0]
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f000 f88a 	bl	80083c6 <USBD_CtlError>
      break;
 80082b2:	bf00      	nop
  }
}
 80082b4:	bf00      	nop
 80082b6:	3708      	adds	r7, #8
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b082      	sub	sp, #8
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	885b      	ldrh	r3, [r3, #2]
 80082ca:	2b01      	cmp	r3, #1
 80082cc:	d107      	bne.n	80082de <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2201      	movs	r2, #1
 80082d2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f940 	bl	800855c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80082dc:	e013      	b.n	8008306 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	885b      	ldrh	r3, [r3, #2]
 80082e2:	2b02      	cmp	r3, #2
 80082e4:	d10b      	bne.n	80082fe <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	889b      	ldrh	r3, [r3, #4]
 80082ea:	0a1b      	lsrs	r3, r3, #8
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	b2da      	uxtb	r2, r3
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 f930 	bl	800855c <USBD_CtlSendStatus>
}
 80082fc:	e003      	b.n	8008306 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80082fe:	6839      	ldr	r1, [r7, #0]
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f000 f860 	bl	80083c6 <USBD_CtlError>
}
 8008306:	bf00      	nop
 8008308:	3708      	adds	r7, #8
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}

0800830e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800830e:	b580      	push	{r7, lr}
 8008310:	b082      	sub	sp, #8
 8008312:	af00      	add	r7, sp, #0
 8008314:	6078      	str	r0, [r7, #4]
 8008316:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800831e:	b2db      	uxtb	r3, r3
 8008320:	3b01      	subs	r3, #1
 8008322:	2b02      	cmp	r3, #2
 8008324:	d80b      	bhi.n	800833e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	885b      	ldrh	r3, [r3, #2]
 800832a:	2b01      	cmp	r3, #1
 800832c:	d10c      	bne.n	8008348 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2200      	movs	r2, #0
 8008332:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 f910 	bl	800855c <USBD_CtlSendStatus>
      }
      break;
 800833c:	e004      	b.n	8008348 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800833e:	6839      	ldr	r1, [r7, #0]
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f000 f840 	bl	80083c6 <USBD_CtlError>
      break;
 8008346:	e000      	b.n	800834a <USBD_ClrFeature+0x3c>
      break;
 8008348:	bf00      	nop
  }
}
 800834a:	bf00      	nop
 800834c:	3708      	adds	r7, #8
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}

08008352 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008352:	b580      	push	{r7, lr}
 8008354:	b084      	sub	sp, #16
 8008356:	af00      	add	r7, sp, #0
 8008358:	6078      	str	r0, [r7, #4]
 800835a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	781a      	ldrb	r2, [r3, #0]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	3301      	adds	r3, #1
 800836c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	781a      	ldrb	r2, [r3, #0]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	3301      	adds	r3, #1
 800837a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800837c:	68f8      	ldr	r0, [r7, #12]
 800837e:	f7ff fa40 	bl	8007802 <SWAPBYTE>
 8008382:	4603      	mov	r3, r0
 8008384:	461a      	mov	r2, r3
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	3301      	adds	r3, #1
 800838e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	3301      	adds	r3, #1
 8008394:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008396:	68f8      	ldr	r0, [r7, #12]
 8008398:	f7ff fa33 	bl	8007802 <SWAPBYTE>
 800839c:	4603      	mov	r3, r0
 800839e:	461a      	mov	r2, r3
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	3301      	adds	r3, #1
 80083a8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	3301      	adds	r3, #1
 80083ae:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f7ff fa26 	bl	8007802 <SWAPBYTE>
 80083b6:	4603      	mov	r3, r0
 80083b8:	461a      	mov	r2, r3
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	80da      	strh	r2, [r3, #6]
}
 80083be:	bf00      	nop
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083c6:	b580      	push	{r7, lr}
 80083c8:	b082      	sub	sp, #8
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
 80083ce:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80083d0:	2180      	movs	r1, #128	@ 0x80
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 fcc6 	bl	8008d64 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80083d8:	2100      	movs	r1, #0
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 fcc2 	bl	8008d64 <USBD_LL_StallEP>
}
 80083e0:	bf00      	nop
 80083e2:	3708      	adds	r7, #8
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b086      	sub	sp, #24
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80083f4:	2300      	movs	r3, #0
 80083f6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d036      	beq.n	800846c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008402:	6938      	ldr	r0, [r7, #16]
 8008404:	f000 f836 	bl	8008474 <USBD_GetLen>
 8008408:	4603      	mov	r3, r0
 800840a:	3301      	adds	r3, #1
 800840c:	b29b      	uxth	r3, r3
 800840e:	005b      	lsls	r3, r3, #1
 8008410:	b29a      	uxth	r2, r3
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008416:	7dfb      	ldrb	r3, [r7, #23]
 8008418:	68ba      	ldr	r2, [r7, #8]
 800841a:	4413      	add	r3, r2
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	7812      	ldrb	r2, [r2, #0]
 8008420:	701a      	strb	r2, [r3, #0]
  idx++;
 8008422:	7dfb      	ldrb	r3, [r7, #23]
 8008424:	3301      	adds	r3, #1
 8008426:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008428:	7dfb      	ldrb	r3, [r7, #23]
 800842a:	68ba      	ldr	r2, [r7, #8]
 800842c:	4413      	add	r3, r2
 800842e:	2203      	movs	r2, #3
 8008430:	701a      	strb	r2, [r3, #0]
  idx++;
 8008432:	7dfb      	ldrb	r3, [r7, #23]
 8008434:	3301      	adds	r3, #1
 8008436:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008438:	e013      	b.n	8008462 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800843a:	7dfb      	ldrb	r3, [r7, #23]
 800843c:	68ba      	ldr	r2, [r7, #8]
 800843e:	4413      	add	r3, r2
 8008440:	693a      	ldr	r2, [r7, #16]
 8008442:	7812      	ldrb	r2, [r2, #0]
 8008444:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	3301      	adds	r3, #1
 800844a:	613b      	str	r3, [r7, #16]
    idx++;
 800844c:	7dfb      	ldrb	r3, [r7, #23]
 800844e:	3301      	adds	r3, #1
 8008450:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008452:	7dfb      	ldrb	r3, [r7, #23]
 8008454:	68ba      	ldr	r2, [r7, #8]
 8008456:	4413      	add	r3, r2
 8008458:	2200      	movs	r2, #0
 800845a:	701a      	strb	r2, [r3, #0]
    idx++;
 800845c:	7dfb      	ldrb	r3, [r7, #23]
 800845e:	3301      	adds	r3, #1
 8008460:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d1e7      	bne.n	800843a <USBD_GetString+0x52>
 800846a:	e000      	b.n	800846e <USBD_GetString+0x86>
    return;
 800846c:	bf00      	nop
  }
}
 800846e:	3718      	adds	r7, #24
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008474:	b480      	push	{r7}
 8008476:	b085      	sub	sp, #20
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800847c:	2300      	movs	r3, #0
 800847e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008484:	e005      	b.n	8008492 <USBD_GetLen+0x1e>
  {
    len++;
 8008486:	7bfb      	ldrb	r3, [r7, #15]
 8008488:	3301      	adds	r3, #1
 800848a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	3301      	adds	r3, #1
 8008490:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	781b      	ldrb	r3, [r3, #0]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d1f5      	bne.n	8008486 <USBD_GetLen+0x12>
  }

  return len;
 800849a:	7bfb      	ldrb	r3, [r7, #15]
}
 800849c:	4618      	mov	r0, r3
 800849e:	3714      	adds	r7, #20
 80084a0:	46bd      	mov	sp, r7
 80084a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a6:	4770      	bx	lr

080084a8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	60f8      	str	r0, [r7, #12]
 80084b0:	60b9      	str	r1, [r7, #8]
 80084b2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2202      	movs	r2, #2
 80084b8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	687a      	ldr	r2, [r7, #4]
 80084c0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	68ba      	ldr	r2, [r7, #8]
 80084cc:	2100      	movs	r1, #0
 80084ce:	68f8      	ldr	r0, [r7, #12]
 80084d0:	f000 fcd1 	bl	8008e76 <USBD_LL_Transmit>

  return USBD_OK;
 80084d4:	2300      	movs	r3, #0
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3710      	adds	r7, #16
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}

080084de <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80084de:	b580      	push	{r7, lr}
 80084e0:	b084      	sub	sp, #16
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	60f8      	str	r0, [r7, #12]
 80084e6:	60b9      	str	r1, [r7, #8]
 80084e8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	68ba      	ldr	r2, [r7, #8]
 80084ee:	2100      	movs	r1, #0
 80084f0:	68f8      	ldr	r0, [r7, #12]
 80084f2:	f000 fcc0 	bl	8008e76 <USBD_LL_Transmit>

  return USBD_OK;
 80084f6:	2300      	movs	r3, #0
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3710      	adds	r7, #16
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2203      	movs	r2, #3
 8008510:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	68ba      	ldr	r2, [r7, #8]
 8008528:	2100      	movs	r1, #0
 800852a:	68f8      	ldr	r0, [r7, #12]
 800852c:	f000 fcc4 	bl	8008eb8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}

0800853a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800853a:	b580      	push	{r7, lr}
 800853c:	b084      	sub	sp, #16
 800853e:	af00      	add	r7, sp, #0
 8008540:	60f8      	str	r0, [r7, #12]
 8008542:	60b9      	str	r1, [r7, #8]
 8008544:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	68ba      	ldr	r2, [r7, #8]
 800854a:	2100      	movs	r1, #0
 800854c:	68f8      	ldr	r0, [r7, #12]
 800854e:	f000 fcb3 	bl	8008eb8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008552:	2300      	movs	r3, #0
}
 8008554:	4618      	mov	r0, r3
 8008556:	3710      	adds	r7, #16
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}

0800855c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b082      	sub	sp, #8
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2204      	movs	r2, #4
 8008568:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800856c:	2300      	movs	r3, #0
 800856e:	2200      	movs	r2, #0
 8008570:	2100      	movs	r1, #0
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 fc7f 	bl	8008e76 <USBD_LL_Transmit>

  return USBD_OK;
 8008578:	2300      	movs	r3, #0
}
 800857a:	4618      	mov	r0, r3
 800857c:	3708      	adds	r7, #8
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}

08008582 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008582:	b580      	push	{r7, lr}
 8008584:	b082      	sub	sp, #8
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2205      	movs	r2, #5
 800858e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008592:	2300      	movs	r3, #0
 8008594:	2200      	movs	r2, #0
 8008596:	2100      	movs	r1, #0
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f000 fc8d 	bl	8008eb8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3708      	adds	r7, #8
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80085ac:	2200      	movs	r2, #0
 80085ae:	4912      	ldr	r1, [pc, #72]	@ (80085f8 <MX_USB_DEVICE_Init+0x50>)
 80085b0:	4812      	ldr	r0, [pc, #72]	@ (80085fc <MX_USB_DEVICE_Init+0x54>)
 80085b2:	f7fe fd03 	bl	8006fbc <USBD_Init>
 80085b6:	4603      	mov	r3, r0
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d001      	beq.n	80085c0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80085bc:	f7f8 fef2 	bl	80013a4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80085c0:	490f      	ldr	r1, [pc, #60]	@ (8008600 <MX_USB_DEVICE_Init+0x58>)
 80085c2:	480e      	ldr	r0, [pc, #56]	@ (80085fc <MX_USB_DEVICE_Init+0x54>)
 80085c4:	f7fe fd2a 	bl	800701c <USBD_RegisterClass>
 80085c8:	4603      	mov	r3, r0
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d001      	beq.n	80085d2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80085ce:	f7f8 fee9 	bl	80013a4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80085d2:	490c      	ldr	r1, [pc, #48]	@ (8008604 <MX_USB_DEVICE_Init+0x5c>)
 80085d4:	4809      	ldr	r0, [pc, #36]	@ (80085fc <MX_USB_DEVICE_Init+0x54>)
 80085d6:	f7fe fc21 	bl	8006e1c <USBD_CDC_RegisterInterface>
 80085da:	4603      	mov	r3, r0
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d001      	beq.n	80085e4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80085e0:	f7f8 fee0 	bl	80013a4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80085e4:	4805      	ldr	r0, [pc, #20]	@ (80085fc <MX_USB_DEVICE_Init+0x54>)
 80085e6:	f7fe fd4f 	bl	8007088 <USBD_Start>
 80085ea:	4603      	mov	r3, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d001      	beq.n	80085f4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80085f0:	f7f8 fed8 	bl	80013a4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80085f4:	bf00      	nop
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	200000ac 	.word	0x200000ac
 80085fc:	20000380 	.word	0x20000380
 8008600:	20000018 	.word	0x20000018
 8008604:	20000098 	.word	0x20000098

08008608 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800860c:	2200      	movs	r2, #0
 800860e:	4905      	ldr	r1, [pc, #20]	@ (8008624 <CDC_Init_FS+0x1c>)
 8008610:	4805      	ldr	r0, [pc, #20]	@ (8008628 <CDC_Init_FS+0x20>)
 8008612:	f7fe fc1d 	bl	8006e50 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008616:	4905      	ldr	r1, [pc, #20]	@ (800862c <CDC_Init_FS+0x24>)
 8008618:	4803      	ldr	r0, [pc, #12]	@ (8008628 <CDC_Init_FS+0x20>)
 800861a:	f7fe fc3b 	bl	8006e94 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800861e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008620:	4618      	mov	r0, r3
 8008622:	bd80      	pop	{r7, pc}
 8008624:	20000e5c 	.word	0x20000e5c
 8008628:	20000380 	.word	0x20000380
 800862c:	2000065c 	.word	0x2000065c

08008630 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008630:	b480      	push	{r7}
 8008632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008634:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008636:	4618      	mov	r0, r3
 8008638:	46bd      	mov	sp, r7
 800863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863e:	4770      	bx	lr

08008640 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008640:	b480      	push	{r7}
 8008642:	b083      	sub	sp, #12
 8008644:	af00      	add	r7, sp, #0
 8008646:	4603      	mov	r3, r0
 8008648:	6039      	str	r1, [r7, #0]
 800864a:	71fb      	strb	r3, [r7, #7]
 800864c:	4613      	mov	r3, r2
 800864e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008650:	79fb      	ldrb	r3, [r7, #7]
 8008652:	2b23      	cmp	r3, #35	@ 0x23
 8008654:	d84a      	bhi.n	80086ec <CDC_Control_FS+0xac>
 8008656:	a201      	add	r2, pc, #4	@ (adr r2, 800865c <CDC_Control_FS+0x1c>)
 8008658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800865c:	080086ed 	.word	0x080086ed
 8008660:	080086ed 	.word	0x080086ed
 8008664:	080086ed 	.word	0x080086ed
 8008668:	080086ed 	.word	0x080086ed
 800866c:	080086ed 	.word	0x080086ed
 8008670:	080086ed 	.word	0x080086ed
 8008674:	080086ed 	.word	0x080086ed
 8008678:	080086ed 	.word	0x080086ed
 800867c:	080086ed 	.word	0x080086ed
 8008680:	080086ed 	.word	0x080086ed
 8008684:	080086ed 	.word	0x080086ed
 8008688:	080086ed 	.word	0x080086ed
 800868c:	080086ed 	.word	0x080086ed
 8008690:	080086ed 	.word	0x080086ed
 8008694:	080086ed 	.word	0x080086ed
 8008698:	080086ed 	.word	0x080086ed
 800869c:	080086ed 	.word	0x080086ed
 80086a0:	080086ed 	.word	0x080086ed
 80086a4:	080086ed 	.word	0x080086ed
 80086a8:	080086ed 	.word	0x080086ed
 80086ac:	080086ed 	.word	0x080086ed
 80086b0:	080086ed 	.word	0x080086ed
 80086b4:	080086ed 	.word	0x080086ed
 80086b8:	080086ed 	.word	0x080086ed
 80086bc:	080086ed 	.word	0x080086ed
 80086c0:	080086ed 	.word	0x080086ed
 80086c4:	080086ed 	.word	0x080086ed
 80086c8:	080086ed 	.word	0x080086ed
 80086cc:	080086ed 	.word	0x080086ed
 80086d0:	080086ed 	.word	0x080086ed
 80086d4:	080086ed 	.word	0x080086ed
 80086d8:	080086ed 	.word	0x080086ed
 80086dc:	080086ed 	.word	0x080086ed
 80086e0:	080086ed 	.word	0x080086ed
 80086e4:	080086ed 	.word	0x080086ed
 80086e8:	080086ed 	.word	0x080086ed
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80086ec:	bf00      	nop
  }

  return (USBD_OK);
 80086ee:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80086f0:	4618      	mov	r0, r3
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b082      	sub	sp, #8
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
 8008704:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008706:	6879      	ldr	r1, [r7, #4]
 8008708:	4805      	ldr	r0, [pc, #20]	@ (8008720 <CDC_Receive_FS+0x24>)
 800870a:	f7fe fbc3 	bl	8006e94 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800870e:	4804      	ldr	r0, [pc, #16]	@ (8008720 <CDC_Receive_FS+0x24>)
 8008710:	f7fe fc1e 	bl	8006f50 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008714:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008716:	4618      	mov	r0, r3
 8008718:	3708      	adds	r7, #8
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	20000380 	.word	0x20000380

08008724 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	460b      	mov	r3, r1
 800872e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008730:	2300      	movs	r3, #0
 8008732:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008734:	4b0d      	ldr	r3, [pc, #52]	@ (800876c <CDC_Transmit_FS+0x48>)
 8008736:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800873a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008742:	2b00      	cmp	r3, #0
 8008744:	d001      	beq.n	800874a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008746:	2301      	movs	r3, #1
 8008748:	e00b      	b.n	8008762 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800874a:	887b      	ldrh	r3, [r7, #2]
 800874c:	461a      	mov	r2, r3
 800874e:	6879      	ldr	r1, [r7, #4]
 8008750:	4806      	ldr	r0, [pc, #24]	@ (800876c <CDC_Transmit_FS+0x48>)
 8008752:	f7fe fb7d 	bl	8006e50 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008756:	4805      	ldr	r0, [pc, #20]	@ (800876c <CDC_Transmit_FS+0x48>)
 8008758:	f7fe fbba 	bl	8006ed0 <USBD_CDC_TransmitPacket>
 800875c:	4603      	mov	r3, r0
 800875e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008760:	7bfb      	ldrb	r3, [r7, #15]
}
 8008762:	4618      	mov	r0, r3
 8008764:	3710      	adds	r7, #16
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}
 800876a:	bf00      	nop
 800876c:	20000380 	.word	0x20000380

08008770 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008770:	b480      	push	{r7}
 8008772:	b087      	sub	sp, #28
 8008774:	af00      	add	r7, sp, #0
 8008776:	60f8      	str	r0, [r7, #12]
 8008778:	60b9      	str	r1, [r7, #8]
 800877a:	4613      	mov	r3, r2
 800877c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800877e:	2300      	movs	r3, #0
 8008780:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008782:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008786:	4618      	mov	r0, r3
 8008788:	371c      	adds	r7, #28
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
	...

08008794 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	4603      	mov	r3, r0
 800879c:	6039      	str	r1, [r7, #0]
 800879e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	2212      	movs	r2, #18
 80087a4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80087a6:	4b03      	ldr	r3, [pc, #12]	@ (80087b4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80087a8:	4618      	mov	r0, r3
 80087aa:	370c      	adds	r7, #12
 80087ac:	46bd      	mov	sp, r7
 80087ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b2:	4770      	bx	lr
 80087b4:	200000c8 	.word	0x200000c8

080087b8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b083      	sub	sp, #12
 80087bc:	af00      	add	r7, sp, #0
 80087be:	4603      	mov	r3, r0
 80087c0:	6039      	str	r1, [r7, #0]
 80087c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	2204      	movs	r2, #4
 80087c8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80087ca:	4b03      	ldr	r3, [pc, #12]	@ (80087d8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	370c      	adds	r7, #12
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr
 80087d8:	200000dc 	.word	0x200000dc

080087dc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b082      	sub	sp, #8
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	4603      	mov	r3, r0
 80087e4:	6039      	str	r1, [r7, #0]
 80087e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80087e8:	79fb      	ldrb	r3, [r7, #7]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d105      	bne.n	80087fa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80087ee:	683a      	ldr	r2, [r7, #0]
 80087f0:	4907      	ldr	r1, [pc, #28]	@ (8008810 <USBD_FS_ProductStrDescriptor+0x34>)
 80087f2:	4808      	ldr	r0, [pc, #32]	@ (8008814 <USBD_FS_ProductStrDescriptor+0x38>)
 80087f4:	f7ff fdf8 	bl	80083e8 <USBD_GetString>
 80087f8:	e004      	b.n	8008804 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80087fa:	683a      	ldr	r2, [r7, #0]
 80087fc:	4904      	ldr	r1, [pc, #16]	@ (8008810 <USBD_FS_ProductStrDescriptor+0x34>)
 80087fe:	4805      	ldr	r0, [pc, #20]	@ (8008814 <USBD_FS_ProductStrDescriptor+0x38>)
 8008800:	f7ff fdf2 	bl	80083e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008804:	4b02      	ldr	r3, [pc, #8]	@ (8008810 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008806:	4618      	mov	r0, r3
 8008808:	3708      	adds	r7, #8
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
 800880e:	bf00      	nop
 8008810:	2000165c 	.word	0x2000165c
 8008814:	0800d694 	.word	0x0800d694

08008818 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	4603      	mov	r3, r0
 8008820:	6039      	str	r1, [r7, #0]
 8008822:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008824:	683a      	ldr	r2, [r7, #0]
 8008826:	4904      	ldr	r1, [pc, #16]	@ (8008838 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008828:	4804      	ldr	r0, [pc, #16]	@ (800883c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800882a:	f7ff fddd 	bl	80083e8 <USBD_GetString>
  return USBD_StrDesc;
 800882e:	4b02      	ldr	r3, [pc, #8]	@ (8008838 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008830:	4618      	mov	r0, r3
 8008832:	3708      	adds	r7, #8
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}
 8008838:	2000165c 	.word	0x2000165c
 800883c:	0800d6ac 	.word	0x0800d6ac

08008840 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b082      	sub	sp, #8
 8008844:	af00      	add	r7, sp, #0
 8008846:	4603      	mov	r3, r0
 8008848:	6039      	str	r1, [r7, #0]
 800884a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	221a      	movs	r2, #26
 8008850:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008852:	f000 f843 	bl	80088dc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008856:	4b02      	ldr	r3, [pc, #8]	@ (8008860 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008858:	4618      	mov	r0, r3
 800885a:	3708      	adds	r7, #8
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}
 8008860:	200000e0 	.word	0x200000e0

08008864 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b082      	sub	sp, #8
 8008868:	af00      	add	r7, sp, #0
 800886a:	4603      	mov	r3, r0
 800886c:	6039      	str	r1, [r7, #0]
 800886e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008870:	79fb      	ldrb	r3, [r7, #7]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d105      	bne.n	8008882 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008876:	683a      	ldr	r2, [r7, #0]
 8008878:	4907      	ldr	r1, [pc, #28]	@ (8008898 <USBD_FS_ConfigStrDescriptor+0x34>)
 800887a:	4808      	ldr	r0, [pc, #32]	@ (800889c <USBD_FS_ConfigStrDescriptor+0x38>)
 800887c:	f7ff fdb4 	bl	80083e8 <USBD_GetString>
 8008880:	e004      	b.n	800888c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008882:	683a      	ldr	r2, [r7, #0]
 8008884:	4904      	ldr	r1, [pc, #16]	@ (8008898 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008886:	4805      	ldr	r0, [pc, #20]	@ (800889c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008888:	f7ff fdae 	bl	80083e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800888c:	4b02      	ldr	r3, [pc, #8]	@ (8008898 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800888e:	4618      	mov	r0, r3
 8008890:	3708      	adds	r7, #8
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}
 8008896:	bf00      	nop
 8008898:	2000165c 	.word	0x2000165c
 800889c:	0800d6c0 	.word	0x0800d6c0

080088a0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b082      	sub	sp, #8
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	4603      	mov	r3, r0
 80088a8:	6039      	str	r1, [r7, #0]
 80088aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80088ac:	79fb      	ldrb	r3, [r7, #7]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d105      	bne.n	80088be <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80088b2:	683a      	ldr	r2, [r7, #0]
 80088b4:	4907      	ldr	r1, [pc, #28]	@ (80088d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80088b6:	4808      	ldr	r0, [pc, #32]	@ (80088d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80088b8:	f7ff fd96 	bl	80083e8 <USBD_GetString>
 80088bc:	e004      	b.n	80088c8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80088be:	683a      	ldr	r2, [r7, #0]
 80088c0:	4904      	ldr	r1, [pc, #16]	@ (80088d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80088c2:	4805      	ldr	r0, [pc, #20]	@ (80088d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80088c4:	f7ff fd90 	bl	80083e8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80088c8:	4b02      	ldr	r3, [pc, #8]	@ (80088d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3708      	adds	r7, #8
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
 80088d2:	bf00      	nop
 80088d4:	2000165c 	.word	0x2000165c
 80088d8:	0800d6cc 	.word	0x0800d6cc

080088dc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b084      	sub	sp, #16
 80088e0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 80088e2:	68fa      	ldr	r2, [r7, #12]
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	4413      	add	r3, r2
 80088e8:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d009      	beq.n	8008904 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80088f0:	2208      	movs	r2, #8
 80088f2:	4906      	ldr	r1, [pc, #24]	@ (800890c <Get_SerialNum+0x30>)
 80088f4:	68f8      	ldr	r0, [r7, #12]
 80088f6:	f000 f80d 	bl	8008914 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80088fa:	2204      	movs	r2, #4
 80088fc:	4904      	ldr	r1, [pc, #16]	@ (8008910 <Get_SerialNum+0x34>)
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 f808 	bl	8008914 <IntToUnicode>
  }
}
 8008904:	bf00      	nop
 8008906:	3710      	adds	r7, #16
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}
 800890c:	200000e2 	.word	0x200000e2
 8008910:	200000f2 	.word	0x200000f2

08008914 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008914:	b480      	push	{r7}
 8008916:	b087      	sub	sp, #28
 8008918:	af00      	add	r7, sp, #0
 800891a:	60f8      	str	r0, [r7, #12]
 800891c:	60b9      	str	r1, [r7, #8]
 800891e:	4613      	mov	r3, r2
 8008920:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008922:	2300      	movs	r3, #0
 8008924:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008926:	2300      	movs	r3, #0
 8008928:	75fb      	strb	r3, [r7, #23]
 800892a:	e027      	b.n	800897c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	0f1b      	lsrs	r3, r3, #28
 8008930:	2b09      	cmp	r3, #9
 8008932:	d80b      	bhi.n	800894c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	0f1b      	lsrs	r3, r3, #28
 8008938:	b2da      	uxtb	r2, r3
 800893a:	7dfb      	ldrb	r3, [r7, #23]
 800893c:	005b      	lsls	r3, r3, #1
 800893e:	4619      	mov	r1, r3
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	440b      	add	r3, r1
 8008944:	3230      	adds	r2, #48	@ 0x30
 8008946:	b2d2      	uxtb	r2, r2
 8008948:	701a      	strb	r2, [r3, #0]
 800894a:	e00a      	b.n	8008962 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	0f1b      	lsrs	r3, r3, #28
 8008950:	b2da      	uxtb	r2, r3
 8008952:	7dfb      	ldrb	r3, [r7, #23]
 8008954:	005b      	lsls	r3, r3, #1
 8008956:	4619      	mov	r1, r3
 8008958:	68bb      	ldr	r3, [r7, #8]
 800895a:	440b      	add	r3, r1
 800895c:	3237      	adds	r2, #55	@ 0x37
 800895e:	b2d2      	uxtb	r2, r2
 8008960:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	011b      	lsls	r3, r3, #4
 8008966:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008968:	7dfb      	ldrb	r3, [r7, #23]
 800896a:	005b      	lsls	r3, r3, #1
 800896c:	3301      	adds	r3, #1
 800896e:	68ba      	ldr	r2, [r7, #8]
 8008970:	4413      	add	r3, r2
 8008972:	2200      	movs	r2, #0
 8008974:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008976:	7dfb      	ldrb	r3, [r7, #23]
 8008978:	3301      	adds	r3, #1
 800897a:	75fb      	strb	r3, [r7, #23]
 800897c:	7dfa      	ldrb	r2, [r7, #23]
 800897e:	79fb      	ldrb	r3, [r7, #7]
 8008980:	429a      	cmp	r2, r3
 8008982:	d3d3      	bcc.n	800892c <IntToUnicode+0x18>
  }
}
 8008984:	bf00      	nop
 8008986:	bf00      	nop
 8008988:	371c      	adds	r7, #28
 800898a:	46bd      	mov	sp, r7
 800898c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008990:	4770      	bx	lr
	...

08008994 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b08a      	sub	sp, #40	@ 0x28
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800899c:	f107 0314 	add.w	r3, r7, #20
 80089a0:	2200      	movs	r2, #0
 80089a2:	601a      	str	r2, [r3, #0]
 80089a4:	605a      	str	r2, [r3, #4]
 80089a6:	609a      	str	r2, [r3, #8]
 80089a8:	60da      	str	r2, [r3, #12]
 80089aa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80089b4:	d13a      	bne.n	8008a2c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80089b6:	2300      	movs	r3, #0
 80089b8:	613b      	str	r3, [r7, #16]
 80089ba:	4b1e      	ldr	r3, [pc, #120]	@ (8008a34 <HAL_PCD_MspInit+0xa0>)
 80089bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089be:	4a1d      	ldr	r2, [pc, #116]	@ (8008a34 <HAL_PCD_MspInit+0xa0>)
 80089c0:	f043 0301 	orr.w	r3, r3, #1
 80089c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80089c6:	4b1b      	ldr	r3, [pc, #108]	@ (8008a34 <HAL_PCD_MspInit+0xa0>)
 80089c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089ca:	f003 0301 	and.w	r3, r3, #1
 80089ce:	613b      	str	r3, [r7, #16]
 80089d0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80089d2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80089d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089d8:	2302      	movs	r3, #2
 80089da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089dc:	2300      	movs	r3, #0
 80089de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80089e0:	2303      	movs	r3, #3
 80089e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80089e4:	230a      	movs	r3, #10
 80089e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80089e8:	f107 0314 	add.w	r3, r7, #20
 80089ec:	4619      	mov	r1, r3
 80089ee:	4812      	ldr	r0, [pc, #72]	@ (8008a38 <HAL_PCD_MspInit+0xa4>)
 80089f0:	f7f9 fc3c 	bl	800226c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80089f4:	4b0f      	ldr	r3, [pc, #60]	@ (8008a34 <HAL_PCD_MspInit+0xa0>)
 80089f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089f8:	4a0e      	ldr	r2, [pc, #56]	@ (8008a34 <HAL_PCD_MspInit+0xa0>)
 80089fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089fe:	6353      	str	r3, [r2, #52]	@ 0x34
 8008a00:	2300      	movs	r3, #0
 8008a02:	60fb      	str	r3, [r7, #12]
 8008a04:	4b0b      	ldr	r3, [pc, #44]	@ (8008a34 <HAL_PCD_MspInit+0xa0>)
 8008a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a08:	4a0a      	ldr	r2, [pc, #40]	@ (8008a34 <HAL_PCD_MspInit+0xa0>)
 8008a0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008a0e:	6453      	str	r3, [r2, #68]	@ 0x44
 8008a10:	4b08      	ldr	r3, [pc, #32]	@ (8008a34 <HAL_PCD_MspInit+0xa0>)
 8008a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008a18:	60fb      	str	r3, [r7, #12]
 8008a1a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	2100      	movs	r1, #0
 8008a20:	2043      	movs	r0, #67	@ 0x43
 8008a22:	f7f9 fbec 	bl	80021fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008a26:	2043      	movs	r0, #67	@ 0x43
 8008a28:	f7f9 fc05 	bl	8002236 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008a2c:	bf00      	nop
 8008a2e:	3728      	adds	r7, #40	@ 0x28
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}
 8008a34:	40023800 	.word	0x40023800
 8008a38:	40020000 	.word	0x40020000

08008a3c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b082      	sub	sp, #8
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008a50:	4619      	mov	r1, r3
 8008a52:	4610      	mov	r0, r2
 8008a54:	f7fe fb65 	bl	8007122 <USBD_LL_SetupStage>
}
 8008a58:	bf00      	nop
 8008a5a:	3708      	adds	r7, #8
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b082      	sub	sp, #8
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	460b      	mov	r3, r1
 8008a6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008a72:	78fa      	ldrb	r2, [r7, #3]
 8008a74:	6879      	ldr	r1, [r7, #4]
 8008a76:	4613      	mov	r3, r2
 8008a78:	00db      	lsls	r3, r3, #3
 8008a7a:	4413      	add	r3, r2
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	440b      	add	r3, r1
 8008a80:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008a84:	681a      	ldr	r2, [r3, #0]
 8008a86:	78fb      	ldrb	r3, [r7, #3]
 8008a88:	4619      	mov	r1, r3
 8008a8a:	f7fe fb9f 	bl	80071cc <USBD_LL_DataOutStage>
}
 8008a8e:	bf00      	nop
 8008a90:	3708      	adds	r7, #8
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}

08008a96 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008a96:	b580      	push	{r7, lr}
 8008a98:	b082      	sub	sp, #8
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6078      	str	r0, [r7, #4]
 8008a9e:	460b      	mov	r3, r1
 8008aa0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008aa8:	78fa      	ldrb	r2, [r7, #3]
 8008aaa:	6879      	ldr	r1, [r7, #4]
 8008aac:	4613      	mov	r3, r2
 8008aae:	00db      	lsls	r3, r3, #3
 8008ab0:	4413      	add	r3, r2
 8008ab2:	009b      	lsls	r3, r3, #2
 8008ab4:	440b      	add	r3, r1
 8008ab6:	3320      	adds	r3, #32
 8008ab8:	681a      	ldr	r2, [r3, #0]
 8008aba:	78fb      	ldrb	r3, [r7, #3]
 8008abc:	4619      	mov	r1, r3
 8008abe:	f7fe fc38 	bl	8007332 <USBD_LL_DataInStage>
}
 8008ac2:	bf00      	nop
 8008ac4:	3708      	adds	r7, #8
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd80      	pop	{r7, pc}

08008aca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008aca:	b580      	push	{r7, lr}
 8008acc:	b082      	sub	sp, #8
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f7fe fd72 	bl	80075c2 <USBD_LL_SOF>
}
 8008ade:	bf00      	nop
 8008ae0:	3708      	adds	r7, #8
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}

08008ae6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ae6:	b580      	push	{r7, lr}
 8008ae8:	b084      	sub	sp, #16
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008aee:	2301      	movs	r3, #1
 8008af0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	79db      	ldrb	r3, [r3, #7]
 8008af6:	2b02      	cmp	r3, #2
 8008af8:	d001      	beq.n	8008afe <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008afa:	f7f8 fc53 	bl	80013a4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b04:	7bfa      	ldrb	r2, [r7, #15]
 8008b06:	4611      	mov	r1, r2
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f7fe fd16 	bl	800753a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b14:	4618      	mov	r0, r3
 8008b16:	f7fe fcbe 	bl	8007496 <USBD_LL_Reset>
}
 8008b1a:	bf00      	nop
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
	...

08008b24 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b082      	sub	sp, #8
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b32:	4618      	mov	r0, r3
 8008b34:	f7fe fd11 	bl	800755a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	687a      	ldr	r2, [r7, #4]
 8008b44:	6812      	ldr	r2, [r2, #0]
 8008b46:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008b4a:	f043 0301 	orr.w	r3, r3, #1
 8008b4e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	7adb      	ldrb	r3, [r3, #11]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d005      	beq.n	8008b64 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008b58:	4b04      	ldr	r3, [pc, #16]	@ (8008b6c <HAL_PCD_SuspendCallback+0x48>)
 8008b5a:	691b      	ldr	r3, [r3, #16]
 8008b5c:	4a03      	ldr	r2, [pc, #12]	@ (8008b6c <HAL_PCD_SuspendCallback+0x48>)
 8008b5e:	f043 0306 	orr.w	r3, r3, #6
 8008b62:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008b64:	bf00      	nop
 8008b66:	3708      	adds	r7, #8
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}
 8008b6c:	e000ed00 	.word	0xe000ed00

08008b70 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b082      	sub	sp, #8
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7fe fd07 	bl	8007592 <USBD_LL_Resume>
}
 8008b84:	bf00      	nop
 8008b86:	3708      	adds	r7, #8
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b082      	sub	sp, #8
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	460b      	mov	r3, r1
 8008b96:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008b9e:	78fa      	ldrb	r2, [r7, #3]
 8008ba0:	4611      	mov	r1, r2
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f7fe fd5f 	bl	8007666 <USBD_LL_IsoOUTIncomplete>
}
 8008ba8:	bf00      	nop
 8008baa:	3708      	adds	r7, #8
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}

08008bb0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	460b      	mov	r3, r1
 8008bba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008bc2:	78fa      	ldrb	r2, [r7, #3]
 8008bc4:	4611      	mov	r1, r2
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f7fe fd1b 	bl	8007602 <USBD_LL_IsoINIncomplete>
}
 8008bcc:	bf00      	nop
 8008bce:	3708      	adds	r7, #8
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b082      	sub	sp, #8
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008be2:	4618      	mov	r0, r3
 8008be4:	f7fe fd71 	bl	80076ca <USBD_LL_DevConnected>
}
 8008be8:	bf00      	nop
 8008bea:	3708      	adds	r7, #8
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}

08008bf0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b082      	sub	sp, #8
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f7fe fd6e 	bl	80076e0 <USBD_LL_DevDisconnected>
}
 8008c04:	bf00      	nop
 8008c06:	3708      	adds	r7, #8
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}

08008c0c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b082      	sub	sp, #8
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	781b      	ldrb	r3, [r3, #0]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d13c      	bne.n	8008c96 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008c1c:	4a20      	ldr	r2, [pc, #128]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	4a1e      	ldr	r2, [pc, #120]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c28:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008c2c:	4b1c      	ldr	r3, [pc, #112]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c2e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008c32:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8008c34:	4b1a      	ldr	r3, [pc, #104]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c36:	2204      	movs	r2, #4
 8008c38:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008c3a:	4b19      	ldr	r3, [pc, #100]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c3c:	2202      	movs	r2, #2
 8008c3e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008c40:	4b17      	ldr	r3, [pc, #92]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c42:	2200      	movs	r2, #0
 8008c44:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008c46:	4b16      	ldr	r3, [pc, #88]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c48:	2202      	movs	r2, #2
 8008c4a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008c4c:	4b14      	ldr	r3, [pc, #80]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c4e:	2200      	movs	r2, #0
 8008c50:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008c52:	4b13      	ldr	r3, [pc, #76]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c54:	2200      	movs	r2, #0
 8008c56:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008c58:	4b11      	ldr	r3, [pc, #68]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008c5e:	4b10      	ldr	r3, [pc, #64]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c60:	2200      	movs	r2, #0
 8008c62:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008c64:	4b0e      	ldr	r3, [pc, #56]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c66:	2200      	movs	r2, #0
 8008c68:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008c6a:	480d      	ldr	r0, [pc, #52]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c6c:	f7f9 fc9a 	bl	80025a4 <HAL_PCD_Init>
 8008c70:	4603      	mov	r3, r0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d001      	beq.n	8008c7a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008c76:	f7f8 fb95 	bl	80013a4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008c7a:	2180      	movs	r1, #128	@ 0x80
 8008c7c:	4808      	ldr	r0, [pc, #32]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c7e:	f7fa fec4 	bl	8003a0a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008c82:	2240      	movs	r2, #64	@ 0x40
 8008c84:	2100      	movs	r1, #0
 8008c86:	4806      	ldr	r0, [pc, #24]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c88:	f7fa fe78 	bl	800397c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008c8c:	2280      	movs	r2, #128	@ 0x80
 8008c8e:	2101      	movs	r1, #1
 8008c90:	4803      	ldr	r0, [pc, #12]	@ (8008ca0 <USBD_LL_Init+0x94>)
 8008c92:	f7fa fe73 	bl	800397c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008c96:	2300      	movs	r3, #0
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3708      	adds	r7, #8
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	2000185c 	.word	0x2000185c

08008ca4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cac:	2300      	movs	r3, #0
 8008cae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f7f9 fd81 	bl	80027c2 <HAL_PCD_Start>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008cc4:	7bfb      	ldrb	r3, [r7, #15]
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f000 f942 	bl	8008f50 <USBD_Get_USB_Status>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008cd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3710      	adds	r7, #16
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}

08008cda <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008cda:	b580      	push	{r7, lr}
 8008cdc:	b084      	sub	sp, #16
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
 8008ce2:	4608      	mov	r0, r1
 8008ce4:	4611      	mov	r1, r2
 8008ce6:	461a      	mov	r2, r3
 8008ce8:	4603      	mov	r3, r0
 8008cea:	70fb      	strb	r3, [r7, #3]
 8008cec:	460b      	mov	r3, r1
 8008cee:	70bb      	strb	r3, [r7, #2]
 8008cf0:	4613      	mov	r3, r2
 8008cf2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008d02:	78bb      	ldrb	r3, [r7, #2]
 8008d04:	883a      	ldrh	r2, [r7, #0]
 8008d06:	78f9      	ldrb	r1, [r7, #3]
 8008d08:	f7fa fa55 	bl	80031b6 <HAL_PCD_EP_Open>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d10:	7bfb      	ldrb	r3, [r7, #15]
 8008d12:	4618      	mov	r0, r3
 8008d14:	f000 f91c 	bl	8008f50 <USBD_Get_USB_Status>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3710      	adds	r7, #16
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}

08008d26 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d26:	b580      	push	{r7, lr}
 8008d28:	b084      	sub	sp, #16
 8008d2a:	af00      	add	r7, sp, #0
 8008d2c:	6078      	str	r0, [r7, #4]
 8008d2e:	460b      	mov	r3, r1
 8008d30:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d32:	2300      	movs	r3, #0
 8008d34:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d36:	2300      	movs	r3, #0
 8008d38:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008d40:	78fa      	ldrb	r2, [r7, #3]
 8008d42:	4611      	mov	r1, r2
 8008d44:	4618      	mov	r0, r3
 8008d46:	f7fa fa9e 	bl	8003286 <HAL_PCD_EP_Close>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d4e:	7bfb      	ldrb	r3, [r7, #15]
 8008d50:	4618      	mov	r0, r3
 8008d52:	f000 f8fd 	bl	8008f50 <USBD_Get_USB_Status>
 8008d56:	4603      	mov	r3, r0
 8008d58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3710      	adds	r7, #16
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b084      	sub	sp, #16
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d70:	2300      	movs	r3, #0
 8008d72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d74:	2300      	movs	r3, #0
 8008d76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008d7e:	78fa      	ldrb	r2, [r7, #3]
 8008d80:	4611      	mov	r1, r2
 8008d82:	4618      	mov	r0, r3
 8008d84:	f7fa fb56 	bl	8003434 <HAL_PCD_EP_SetStall>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d8c:	7bfb      	ldrb	r3, [r7, #15]
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f000 f8de 	bl	8008f50 <USBD_Get_USB_Status>
 8008d94:	4603      	mov	r3, r0
 8008d96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d98:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3710      	adds	r7, #16
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}

08008da2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008da2:	b580      	push	{r7, lr}
 8008da4:	b084      	sub	sp, #16
 8008da6:	af00      	add	r7, sp, #0
 8008da8:	6078      	str	r0, [r7, #4]
 8008daa:	460b      	mov	r3, r1
 8008dac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dae:	2300      	movs	r3, #0
 8008db0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008db2:	2300      	movs	r3, #0
 8008db4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008dbc:	78fa      	ldrb	r2, [r7, #3]
 8008dbe:	4611      	mov	r1, r2
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	f7fa fb9a 	bl	80034fa <HAL_PCD_EP_ClrStall>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008dca:	7bfb      	ldrb	r3, [r7, #15]
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f000 f8bf 	bl	8008f50 <USBD_Get_USB_Status>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dd6:	7bbb      	ldrb	r3, [r7, #14]
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3710      	adds	r7, #16
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b085      	sub	sp, #20
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	460b      	mov	r3, r1
 8008dea:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008df2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008df4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	da0b      	bge.n	8008e14 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008dfc:	78fb      	ldrb	r3, [r7, #3]
 8008dfe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e02:	68f9      	ldr	r1, [r7, #12]
 8008e04:	4613      	mov	r3, r2
 8008e06:	00db      	lsls	r3, r3, #3
 8008e08:	4413      	add	r3, r2
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	440b      	add	r3, r1
 8008e0e:	3316      	adds	r3, #22
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	e00b      	b.n	8008e2c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008e14:	78fb      	ldrb	r3, [r7, #3]
 8008e16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e1a:	68f9      	ldr	r1, [r7, #12]
 8008e1c:	4613      	mov	r3, r2
 8008e1e:	00db      	lsls	r3, r3, #3
 8008e20:	4413      	add	r3, r2
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	440b      	add	r3, r1
 8008e26:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008e2a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	3714      	adds	r7, #20
 8008e30:	46bd      	mov	sp, r7
 8008e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e36:	4770      	bx	lr

08008e38 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b084      	sub	sp, #16
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	460b      	mov	r3, r1
 8008e42:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e44:	2300      	movs	r3, #0
 8008e46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e52:	78fa      	ldrb	r2, [r7, #3]
 8008e54:	4611      	mov	r1, r2
 8008e56:	4618      	mov	r0, r3
 8008e58:	f7fa f989 	bl	800316e <HAL_PCD_SetAddress>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e60:	7bfb      	ldrb	r3, [r7, #15]
 8008e62:	4618      	mov	r0, r3
 8008e64:	f000 f874 	bl	8008f50 <USBD_Get_USB_Status>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e6e:	4618      	mov	r0, r3
 8008e70:	3710      	adds	r7, #16
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}

08008e76 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008e76:	b580      	push	{r7, lr}
 8008e78:	b086      	sub	sp, #24
 8008e7a:	af00      	add	r7, sp, #0
 8008e7c:	60f8      	str	r0, [r7, #12]
 8008e7e:	607a      	str	r2, [r7, #4]
 8008e80:	603b      	str	r3, [r7, #0]
 8008e82:	460b      	mov	r3, r1
 8008e84:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e86:	2300      	movs	r3, #0
 8008e88:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008e94:	7af9      	ldrb	r1, [r7, #11]
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	f7fa fa91 	bl	80033c0 <HAL_PCD_EP_Transmit>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ea2:	7dfb      	ldrb	r3, [r7, #23]
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	f000 f853 	bl	8008f50 <USBD_Get_USB_Status>
 8008eaa:	4603      	mov	r3, r0
 8008eac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008eae:	7dbb      	ldrb	r3, [r7, #22]
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	3718      	adds	r7, #24
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}

08008eb8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b086      	sub	sp, #24
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	60f8      	str	r0, [r7, #12]
 8008ec0:	607a      	str	r2, [r7, #4]
 8008ec2:	603b      	str	r3, [r7, #0]
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008ed6:	7af9      	ldrb	r1, [r7, #11]
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	687a      	ldr	r2, [r7, #4]
 8008edc:	f7fa fa1d 	bl	800331a <HAL_PCD_EP_Receive>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ee4:	7dfb      	ldrb	r3, [r7, #23]
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f000 f832 	bl	8008f50 <USBD_Get_USB_Status>
 8008eec:	4603      	mov	r3, r0
 8008eee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008ef0:	7dbb      	ldrb	r3, [r7, #22]
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	3718      	adds	r7, #24
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}

08008efa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008efa:	b580      	push	{r7, lr}
 8008efc:	b082      	sub	sp, #8
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	6078      	str	r0, [r7, #4]
 8008f02:	460b      	mov	r3, r1
 8008f04:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008f0c:	78fa      	ldrb	r2, [r7, #3]
 8008f0e:	4611      	mov	r1, r2
 8008f10:	4618      	mov	r0, r3
 8008f12:	f7fa fa3d 	bl	8003390 <HAL_PCD_EP_GetRxCount>
 8008f16:	4603      	mov	r3, r0
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3708      	adds	r7, #8
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}

08008f20 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b083      	sub	sp, #12
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008f28:	4b03      	ldr	r3, [pc, #12]	@ (8008f38 <USBD_static_malloc+0x18>)
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	370c      	adds	r7, #12
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f34:	4770      	bx	lr
 8008f36:	bf00      	nop
 8008f38:	20001d40 	.word	0x20001d40

08008f3c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]

}
 8008f44:	bf00      	nop
 8008f46:	370c      	adds	r7, #12
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b085      	sub	sp, #20
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	4603      	mov	r3, r0
 8008f58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008f5e:	79fb      	ldrb	r3, [r7, #7]
 8008f60:	2b03      	cmp	r3, #3
 8008f62:	d817      	bhi.n	8008f94 <USBD_Get_USB_Status+0x44>
 8008f64:	a201      	add	r2, pc, #4	@ (adr r2, 8008f6c <USBD_Get_USB_Status+0x1c>)
 8008f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f6a:	bf00      	nop
 8008f6c:	08008f7d 	.word	0x08008f7d
 8008f70:	08008f83 	.word	0x08008f83
 8008f74:	08008f89 	.word	0x08008f89
 8008f78:	08008f8f 	.word	0x08008f8f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	73fb      	strb	r3, [r7, #15]
    break;
 8008f80:	e00b      	b.n	8008f9a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008f82:	2303      	movs	r3, #3
 8008f84:	73fb      	strb	r3, [r7, #15]
    break;
 8008f86:	e008      	b.n	8008f9a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008f88:	2301      	movs	r3, #1
 8008f8a:	73fb      	strb	r3, [r7, #15]
    break;
 8008f8c:	e005      	b.n	8008f9a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008f8e:	2303      	movs	r3, #3
 8008f90:	73fb      	strb	r3, [r7, #15]
    break;
 8008f92:	e002      	b.n	8008f9a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008f94:	2303      	movs	r3, #3
 8008f96:	73fb      	strb	r3, [r7, #15]
    break;
 8008f98:	bf00      	nop
  }
  return usb_status;
 8008f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3714      	adds	r7, #20
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <__cvt>:
 8008fa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fac:	ec57 6b10 	vmov	r6, r7, d0
 8008fb0:	2f00      	cmp	r7, #0
 8008fb2:	460c      	mov	r4, r1
 8008fb4:	4619      	mov	r1, r3
 8008fb6:	463b      	mov	r3, r7
 8008fb8:	bfbb      	ittet	lt
 8008fba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008fbe:	461f      	movlt	r7, r3
 8008fc0:	2300      	movge	r3, #0
 8008fc2:	232d      	movlt	r3, #45	@ 0x2d
 8008fc4:	700b      	strb	r3, [r1, #0]
 8008fc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008fc8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008fcc:	4691      	mov	r9, r2
 8008fce:	f023 0820 	bic.w	r8, r3, #32
 8008fd2:	bfbc      	itt	lt
 8008fd4:	4632      	movlt	r2, r6
 8008fd6:	4616      	movlt	r6, r2
 8008fd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008fdc:	d005      	beq.n	8008fea <__cvt+0x42>
 8008fde:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008fe2:	d100      	bne.n	8008fe6 <__cvt+0x3e>
 8008fe4:	3401      	adds	r4, #1
 8008fe6:	2102      	movs	r1, #2
 8008fe8:	e000      	b.n	8008fec <__cvt+0x44>
 8008fea:	2103      	movs	r1, #3
 8008fec:	ab03      	add	r3, sp, #12
 8008fee:	9301      	str	r3, [sp, #4]
 8008ff0:	ab02      	add	r3, sp, #8
 8008ff2:	9300      	str	r3, [sp, #0]
 8008ff4:	ec47 6b10 	vmov	d0, r6, r7
 8008ff8:	4653      	mov	r3, sl
 8008ffa:	4622      	mov	r2, r4
 8008ffc:	f001 f874 	bl	800a0e8 <_dtoa_r>
 8009000:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009004:	4605      	mov	r5, r0
 8009006:	d119      	bne.n	800903c <__cvt+0x94>
 8009008:	f019 0f01 	tst.w	r9, #1
 800900c:	d00e      	beq.n	800902c <__cvt+0x84>
 800900e:	eb00 0904 	add.w	r9, r0, r4
 8009012:	2200      	movs	r2, #0
 8009014:	2300      	movs	r3, #0
 8009016:	4630      	mov	r0, r6
 8009018:	4639      	mov	r1, r7
 800901a:	f7f7 fd5d 	bl	8000ad8 <__aeabi_dcmpeq>
 800901e:	b108      	cbz	r0, 8009024 <__cvt+0x7c>
 8009020:	f8cd 900c 	str.w	r9, [sp, #12]
 8009024:	2230      	movs	r2, #48	@ 0x30
 8009026:	9b03      	ldr	r3, [sp, #12]
 8009028:	454b      	cmp	r3, r9
 800902a:	d31e      	bcc.n	800906a <__cvt+0xc2>
 800902c:	9b03      	ldr	r3, [sp, #12]
 800902e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009030:	1b5b      	subs	r3, r3, r5
 8009032:	4628      	mov	r0, r5
 8009034:	6013      	str	r3, [r2, #0]
 8009036:	b004      	add	sp, #16
 8009038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800903c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009040:	eb00 0904 	add.w	r9, r0, r4
 8009044:	d1e5      	bne.n	8009012 <__cvt+0x6a>
 8009046:	7803      	ldrb	r3, [r0, #0]
 8009048:	2b30      	cmp	r3, #48	@ 0x30
 800904a:	d10a      	bne.n	8009062 <__cvt+0xba>
 800904c:	2200      	movs	r2, #0
 800904e:	2300      	movs	r3, #0
 8009050:	4630      	mov	r0, r6
 8009052:	4639      	mov	r1, r7
 8009054:	f7f7 fd40 	bl	8000ad8 <__aeabi_dcmpeq>
 8009058:	b918      	cbnz	r0, 8009062 <__cvt+0xba>
 800905a:	f1c4 0401 	rsb	r4, r4, #1
 800905e:	f8ca 4000 	str.w	r4, [sl]
 8009062:	f8da 3000 	ldr.w	r3, [sl]
 8009066:	4499      	add	r9, r3
 8009068:	e7d3      	b.n	8009012 <__cvt+0x6a>
 800906a:	1c59      	adds	r1, r3, #1
 800906c:	9103      	str	r1, [sp, #12]
 800906e:	701a      	strb	r2, [r3, #0]
 8009070:	e7d9      	b.n	8009026 <__cvt+0x7e>

08009072 <__exponent>:
 8009072:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009074:	2900      	cmp	r1, #0
 8009076:	bfba      	itte	lt
 8009078:	4249      	neglt	r1, r1
 800907a:	232d      	movlt	r3, #45	@ 0x2d
 800907c:	232b      	movge	r3, #43	@ 0x2b
 800907e:	2909      	cmp	r1, #9
 8009080:	7002      	strb	r2, [r0, #0]
 8009082:	7043      	strb	r3, [r0, #1]
 8009084:	dd29      	ble.n	80090da <__exponent+0x68>
 8009086:	f10d 0307 	add.w	r3, sp, #7
 800908a:	461d      	mov	r5, r3
 800908c:	270a      	movs	r7, #10
 800908e:	461a      	mov	r2, r3
 8009090:	fbb1 f6f7 	udiv	r6, r1, r7
 8009094:	fb07 1416 	mls	r4, r7, r6, r1
 8009098:	3430      	adds	r4, #48	@ 0x30
 800909a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800909e:	460c      	mov	r4, r1
 80090a0:	2c63      	cmp	r4, #99	@ 0x63
 80090a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80090a6:	4631      	mov	r1, r6
 80090a8:	dcf1      	bgt.n	800908e <__exponent+0x1c>
 80090aa:	3130      	adds	r1, #48	@ 0x30
 80090ac:	1e94      	subs	r4, r2, #2
 80090ae:	f803 1c01 	strb.w	r1, [r3, #-1]
 80090b2:	1c41      	adds	r1, r0, #1
 80090b4:	4623      	mov	r3, r4
 80090b6:	42ab      	cmp	r3, r5
 80090b8:	d30a      	bcc.n	80090d0 <__exponent+0x5e>
 80090ba:	f10d 0309 	add.w	r3, sp, #9
 80090be:	1a9b      	subs	r3, r3, r2
 80090c0:	42ac      	cmp	r4, r5
 80090c2:	bf88      	it	hi
 80090c4:	2300      	movhi	r3, #0
 80090c6:	3302      	adds	r3, #2
 80090c8:	4403      	add	r3, r0
 80090ca:	1a18      	subs	r0, r3, r0
 80090cc:	b003      	add	sp, #12
 80090ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090d0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80090d4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80090d8:	e7ed      	b.n	80090b6 <__exponent+0x44>
 80090da:	2330      	movs	r3, #48	@ 0x30
 80090dc:	3130      	adds	r1, #48	@ 0x30
 80090de:	7083      	strb	r3, [r0, #2]
 80090e0:	70c1      	strb	r1, [r0, #3]
 80090e2:	1d03      	adds	r3, r0, #4
 80090e4:	e7f1      	b.n	80090ca <__exponent+0x58>
	...

080090e8 <_printf_float>:
 80090e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ec:	b08d      	sub	sp, #52	@ 0x34
 80090ee:	460c      	mov	r4, r1
 80090f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80090f4:	4616      	mov	r6, r2
 80090f6:	461f      	mov	r7, r3
 80090f8:	4605      	mov	r5, r0
 80090fa:	f000 feef 	bl	8009edc <_localeconv_r>
 80090fe:	6803      	ldr	r3, [r0, #0]
 8009100:	9304      	str	r3, [sp, #16]
 8009102:	4618      	mov	r0, r3
 8009104:	f7f7 f8bc 	bl	8000280 <strlen>
 8009108:	2300      	movs	r3, #0
 800910a:	930a      	str	r3, [sp, #40]	@ 0x28
 800910c:	f8d8 3000 	ldr.w	r3, [r8]
 8009110:	9005      	str	r0, [sp, #20]
 8009112:	3307      	adds	r3, #7
 8009114:	f023 0307 	bic.w	r3, r3, #7
 8009118:	f103 0208 	add.w	r2, r3, #8
 800911c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009120:	f8d4 b000 	ldr.w	fp, [r4]
 8009124:	f8c8 2000 	str.w	r2, [r8]
 8009128:	e9d3 8900 	ldrd	r8, r9, [r3]
 800912c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009130:	9307      	str	r3, [sp, #28]
 8009132:	f8cd 8018 	str.w	r8, [sp, #24]
 8009136:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800913a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800913e:	4b9c      	ldr	r3, [pc, #624]	@ (80093b0 <_printf_float+0x2c8>)
 8009140:	f04f 32ff 	mov.w	r2, #4294967295
 8009144:	f7f7 fcfa 	bl	8000b3c <__aeabi_dcmpun>
 8009148:	bb70      	cbnz	r0, 80091a8 <_printf_float+0xc0>
 800914a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800914e:	4b98      	ldr	r3, [pc, #608]	@ (80093b0 <_printf_float+0x2c8>)
 8009150:	f04f 32ff 	mov.w	r2, #4294967295
 8009154:	f7f7 fcd4 	bl	8000b00 <__aeabi_dcmple>
 8009158:	bb30      	cbnz	r0, 80091a8 <_printf_float+0xc0>
 800915a:	2200      	movs	r2, #0
 800915c:	2300      	movs	r3, #0
 800915e:	4640      	mov	r0, r8
 8009160:	4649      	mov	r1, r9
 8009162:	f7f7 fcc3 	bl	8000aec <__aeabi_dcmplt>
 8009166:	b110      	cbz	r0, 800916e <_printf_float+0x86>
 8009168:	232d      	movs	r3, #45	@ 0x2d
 800916a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800916e:	4a91      	ldr	r2, [pc, #580]	@ (80093b4 <_printf_float+0x2cc>)
 8009170:	4b91      	ldr	r3, [pc, #580]	@ (80093b8 <_printf_float+0x2d0>)
 8009172:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009176:	bf94      	ite	ls
 8009178:	4690      	movls	r8, r2
 800917a:	4698      	movhi	r8, r3
 800917c:	2303      	movs	r3, #3
 800917e:	6123      	str	r3, [r4, #16]
 8009180:	f02b 0304 	bic.w	r3, fp, #4
 8009184:	6023      	str	r3, [r4, #0]
 8009186:	f04f 0900 	mov.w	r9, #0
 800918a:	9700      	str	r7, [sp, #0]
 800918c:	4633      	mov	r3, r6
 800918e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009190:	4621      	mov	r1, r4
 8009192:	4628      	mov	r0, r5
 8009194:	f000 f9d2 	bl	800953c <_printf_common>
 8009198:	3001      	adds	r0, #1
 800919a:	f040 808d 	bne.w	80092b8 <_printf_float+0x1d0>
 800919e:	f04f 30ff 	mov.w	r0, #4294967295
 80091a2:	b00d      	add	sp, #52	@ 0x34
 80091a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091a8:	4642      	mov	r2, r8
 80091aa:	464b      	mov	r3, r9
 80091ac:	4640      	mov	r0, r8
 80091ae:	4649      	mov	r1, r9
 80091b0:	f7f7 fcc4 	bl	8000b3c <__aeabi_dcmpun>
 80091b4:	b140      	cbz	r0, 80091c8 <_printf_float+0xe0>
 80091b6:	464b      	mov	r3, r9
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	bfbc      	itt	lt
 80091bc:	232d      	movlt	r3, #45	@ 0x2d
 80091be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80091c2:	4a7e      	ldr	r2, [pc, #504]	@ (80093bc <_printf_float+0x2d4>)
 80091c4:	4b7e      	ldr	r3, [pc, #504]	@ (80093c0 <_printf_float+0x2d8>)
 80091c6:	e7d4      	b.n	8009172 <_printf_float+0x8a>
 80091c8:	6863      	ldr	r3, [r4, #4]
 80091ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80091ce:	9206      	str	r2, [sp, #24]
 80091d0:	1c5a      	adds	r2, r3, #1
 80091d2:	d13b      	bne.n	800924c <_printf_float+0x164>
 80091d4:	2306      	movs	r3, #6
 80091d6:	6063      	str	r3, [r4, #4]
 80091d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80091dc:	2300      	movs	r3, #0
 80091de:	6022      	str	r2, [r4, #0]
 80091e0:	9303      	str	r3, [sp, #12]
 80091e2:	ab0a      	add	r3, sp, #40	@ 0x28
 80091e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80091e8:	ab09      	add	r3, sp, #36	@ 0x24
 80091ea:	9300      	str	r3, [sp, #0]
 80091ec:	6861      	ldr	r1, [r4, #4]
 80091ee:	ec49 8b10 	vmov	d0, r8, r9
 80091f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80091f6:	4628      	mov	r0, r5
 80091f8:	f7ff fed6 	bl	8008fa8 <__cvt>
 80091fc:	9b06      	ldr	r3, [sp, #24]
 80091fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009200:	2b47      	cmp	r3, #71	@ 0x47
 8009202:	4680      	mov	r8, r0
 8009204:	d129      	bne.n	800925a <_printf_float+0x172>
 8009206:	1cc8      	adds	r0, r1, #3
 8009208:	db02      	blt.n	8009210 <_printf_float+0x128>
 800920a:	6863      	ldr	r3, [r4, #4]
 800920c:	4299      	cmp	r1, r3
 800920e:	dd41      	ble.n	8009294 <_printf_float+0x1ac>
 8009210:	f1aa 0a02 	sub.w	sl, sl, #2
 8009214:	fa5f fa8a 	uxtb.w	sl, sl
 8009218:	3901      	subs	r1, #1
 800921a:	4652      	mov	r2, sl
 800921c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009220:	9109      	str	r1, [sp, #36]	@ 0x24
 8009222:	f7ff ff26 	bl	8009072 <__exponent>
 8009226:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009228:	1813      	adds	r3, r2, r0
 800922a:	2a01      	cmp	r2, #1
 800922c:	4681      	mov	r9, r0
 800922e:	6123      	str	r3, [r4, #16]
 8009230:	dc02      	bgt.n	8009238 <_printf_float+0x150>
 8009232:	6822      	ldr	r2, [r4, #0]
 8009234:	07d2      	lsls	r2, r2, #31
 8009236:	d501      	bpl.n	800923c <_printf_float+0x154>
 8009238:	3301      	adds	r3, #1
 800923a:	6123      	str	r3, [r4, #16]
 800923c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009240:	2b00      	cmp	r3, #0
 8009242:	d0a2      	beq.n	800918a <_printf_float+0xa2>
 8009244:	232d      	movs	r3, #45	@ 0x2d
 8009246:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800924a:	e79e      	b.n	800918a <_printf_float+0xa2>
 800924c:	9a06      	ldr	r2, [sp, #24]
 800924e:	2a47      	cmp	r2, #71	@ 0x47
 8009250:	d1c2      	bne.n	80091d8 <_printf_float+0xf0>
 8009252:	2b00      	cmp	r3, #0
 8009254:	d1c0      	bne.n	80091d8 <_printf_float+0xf0>
 8009256:	2301      	movs	r3, #1
 8009258:	e7bd      	b.n	80091d6 <_printf_float+0xee>
 800925a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800925e:	d9db      	bls.n	8009218 <_printf_float+0x130>
 8009260:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009264:	d118      	bne.n	8009298 <_printf_float+0x1b0>
 8009266:	2900      	cmp	r1, #0
 8009268:	6863      	ldr	r3, [r4, #4]
 800926a:	dd0b      	ble.n	8009284 <_printf_float+0x19c>
 800926c:	6121      	str	r1, [r4, #16]
 800926e:	b913      	cbnz	r3, 8009276 <_printf_float+0x18e>
 8009270:	6822      	ldr	r2, [r4, #0]
 8009272:	07d0      	lsls	r0, r2, #31
 8009274:	d502      	bpl.n	800927c <_printf_float+0x194>
 8009276:	3301      	adds	r3, #1
 8009278:	440b      	add	r3, r1
 800927a:	6123      	str	r3, [r4, #16]
 800927c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800927e:	f04f 0900 	mov.w	r9, #0
 8009282:	e7db      	b.n	800923c <_printf_float+0x154>
 8009284:	b913      	cbnz	r3, 800928c <_printf_float+0x1a4>
 8009286:	6822      	ldr	r2, [r4, #0]
 8009288:	07d2      	lsls	r2, r2, #31
 800928a:	d501      	bpl.n	8009290 <_printf_float+0x1a8>
 800928c:	3302      	adds	r3, #2
 800928e:	e7f4      	b.n	800927a <_printf_float+0x192>
 8009290:	2301      	movs	r3, #1
 8009292:	e7f2      	b.n	800927a <_printf_float+0x192>
 8009294:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009298:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800929a:	4299      	cmp	r1, r3
 800929c:	db05      	blt.n	80092aa <_printf_float+0x1c2>
 800929e:	6823      	ldr	r3, [r4, #0]
 80092a0:	6121      	str	r1, [r4, #16]
 80092a2:	07d8      	lsls	r0, r3, #31
 80092a4:	d5ea      	bpl.n	800927c <_printf_float+0x194>
 80092a6:	1c4b      	adds	r3, r1, #1
 80092a8:	e7e7      	b.n	800927a <_printf_float+0x192>
 80092aa:	2900      	cmp	r1, #0
 80092ac:	bfd4      	ite	le
 80092ae:	f1c1 0202 	rsble	r2, r1, #2
 80092b2:	2201      	movgt	r2, #1
 80092b4:	4413      	add	r3, r2
 80092b6:	e7e0      	b.n	800927a <_printf_float+0x192>
 80092b8:	6823      	ldr	r3, [r4, #0]
 80092ba:	055a      	lsls	r2, r3, #21
 80092bc:	d407      	bmi.n	80092ce <_printf_float+0x1e6>
 80092be:	6923      	ldr	r3, [r4, #16]
 80092c0:	4642      	mov	r2, r8
 80092c2:	4631      	mov	r1, r6
 80092c4:	4628      	mov	r0, r5
 80092c6:	47b8      	blx	r7
 80092c8:	3001      	adds	r0, #1
 80092ca:	d12b      	bne.n	8009324 <_printf_float+0x23c>
 80092cc:	e767      	b.n	800919e <_printf_float+0xb6>
 80092ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80092d2:	f240 80dd 	bls.w	8009490 <_printf_float+0x3a8>
 80092d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80092da:	2200      	movs	r2, #0
 80092dc:	2300      	movs	r3, #0
 80092de:	f7f7 fbfb 	bl	8000ad8 <__aeabi_dcmpeq>
 80092e2:	2800      	cmp	r0, #0
 80092e4:	d033      	beq.n	800934e <_printf_float+0x266>
 80092e6:	4a37      	ldr	r2, [pc, #220]	@ (80093c4 <_printf_float+0x2dc>)
 80092e8:	2301      	movs	r3, #1
 80092ea:	4631      	mov	r1, r6
 80092ec:	4628      	mov	r0, r5
 80092ee:	47b8      	blx	r7
 80092f0:	3001      	adds	r0, #1
 80092f2:	f43f af54 	beq.w	800919e <_printf_float+0xb6>
 80092f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80092fa:	4543      	cmp	r3, r8
 80092fc:	db02      	blt.n	8009304 <_printf_float+0x21c>
 80092fe:	6823      	ldr	r3, [r4, #0]
 8009300:	07d8      	lsls	r0, r3, #31
 8009302:	d50f      	bpl.n	8009324 <_printf_float+0x23c>
 8009304:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009308:	4631      	mov	r1, r6
 800930a:	4628      	mov	r0, r5
 800930c:	47b8      	blx	r7
 800930e:	3001      	adds	r0, #1
 8009310:	f43f af45 	beq.w	800919e <_printf_float+0xb6>
 8009314:	f04f 0900 	mov.w	r9, #0
 8009318:	f108 38ff 	add.w	r8, r8, #4294967295
 800931c:	f104 0a1a 	add.w	sl, r4, #26
 8009320:	45c8      	cmp	r8, r9
 8009322:	dc09      	bgt.n	8009338 <_printf_float+0x250>
 8009324:	6823      	ldr	r3, [r4, #0]
 8009326:	079b      	lsls	r3, r3, #30
 8009328:	f100 8103 	bmi.w	8009532 <_printf_float+0x44a>
 800932c:	68e0      	ldr	r0, [r4, #12]
 800932e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009330:	4298      	cmp	r0, r3
 8009332:	bfb8      	it	lt
 8009334:	4618      	movlt	r0, r3
 8009336:	e734      	b.n	80091a2 <_printf_float+0xba>
 8009338:	2301      	movs	r3, #1
 800933a:	4652      	mov	r2, sl
 800933c:	4631      	mov	r1, r6
 800933e:	4628      	mov	r0, r5
 8009340:	47b8      	blx	r7
 8009342:	3001      	adds	r0, #1
 8009344:	f43f af2b 	beq.w	800919e <_printf_float+0xb6>
 8009348:	f109 0901 	add.w	r9, r9, #1
 800934c:	e7e8      	b.n	8009320 <_printf_float+0x238>
 800934e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009350:	2b00      	cmp	r3, #0
 8009352:	dc39      	bgt.n	80093c8 <_printf_float+0x2e0>
 8009354:	4a1b      	ldr	r2, [pc, #108]	@ (80093c4 <_printf_float+0x2dc>)
 8009356:	2301      	movs	r3, #1
 8009358:	4631      	mov	r1, r6
 800935a:	4628      	mov	r0, r5
 800935c:	47b8      	blx	r7
 800935e:	3001      	adds	r0, #1
 8009360:	f43f af1d 	beq.w	800919e <_printf_float+0xb6>
 8009364:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009368:	ea59 0303 	orrs.w	r3, r9, r3
 800936c:	d102      	bne.n	8009374 <_printf_float+0x28c>
 800936e:	6823      	ldr	r3, [r4, #0]
 8009370:	07d9      	lsls	r1, r3, #31
 8009372:	d5d7      	bpl.n	8009324 <_printf_float+0x23c>
 8009374:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009378:	4631      	mov	r1, r6
 800937a:	4628      	mov	r0, r5
 800937c:	47b8      	blx	r7
 800937e:	3001      	adds	r0, #1
 8009380:	f43f af0d 	beq.w	800919e <_printf_float+0xb6>
 8009384:	f04f 0a00 	mov.w	sl, #0
 8009388:	f104 0b1a 	add.w	fp, r4, #26
 800938c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800938e:	425b      	negs	r3, r3
 8009390:	4553      	cmp	r3, sl
 8009392:	dc01      	bgt.n	8009398 <_printf_float+0x2b0>
 8009394:	464b      	mov	r3, r9
 8009396:	e793      	b.n	80092c0 <_printf_float+0x1d8>
 8009398:	2301      	movs	r3, #1
 800939a:	465a      	mov	r2, fp
 800939c:	4631      	mov	r1, r6
 800939e:	4628      	mov	r0, r5
 80093a0:	47b8      	blx	r7
 80093a2:	3001      	adds	r0, #1
 80093a4:	f43f aefb 	beq.w	800919e <_printf_float+0xb6>
 80093a8:	f10a 0a01 	add.w	sl, sl, #1
 80093ac:	e7ee      	b.n	800938c <_printf_float+0x2a4>
 80093ae:	bf00      	nop
 80093b0:	7fefffff 	.word	0x7fefffff
 80093b4:	0800d6ec 	.word	0x0800d6ec
 80093b8:	0800d6f0 	.word	0x0800d6f0
 80093bc:	0800d6f4 	.word	0x0800d6f4
 80093c0:	0800d6f8 	.word	0x0800d6f8
 80093c4:	0800d6fc 	.word	0x0800d6fc
 80093c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80093ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80093ce:	4553      	cmp	r3, sl
 80093d0:	bfa8      	it	ge
 80093d2:	4653      	movge	r3, sl
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	4699      	mov	r9, r3
 80093d8:	dc36      	bgt.n	8009448 <_printf_float+0x360>
 80093da:	f04f 0b00 	mov.w	fp, #0
 80093de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80093e2:	f104 021a 	add.w	r2, r4, #26
 80093e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80093e8:	9306      	str	r3, [sp, #24]
 80093ea:	eba3 0309 	sub.w	r3, r3, r9
 80093ee:	455b      	cmp	r3, fp
 80093f0:	dc31      	bgt.n	8009456 <_printf_float+0x36e>
 80093f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093f4:	459a      	cmp	sl, r3
 80093f6:	dc3a      	bgt.n	800946e <_printf_float+0x386>
 80093f8:	6823      	ldr	r3, [r4, #0]
 80093fa:	07da      	lsls	r2, r3, #31
 80093fc:	d437      	bmi.n	800946e <_printf_float+0x386>
 80093fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009400:	ebaa 0903 	sub.w	r9, sl, r3
 8009404:	9b06      	ldr	r3, [sp, #24]
 8009406:	ebaa 0303 	sub.w	r3, sl, r3
 800940a:	4599      	cmp	r9, r3
 800940c:	bfa8      	it	ge
 800940e:	4699      	movge	r9, r3
 8009410:	f1b9 0f00 	cmp.w	r9, #0
 8009414:	dc33      	bgt.n	800947e <_printf_float+0x396>
 8009416:	f04f 0800 	mov.w	r8, #0
 800941a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800941e:	f104 0b1a 	add.w	fp, r4, #26
 8009422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009424:	ebaa 0303 	sub.w	r3, sl, r3
 8009428:	eba3 0309 	sub.w	r3, r3, r9
 800942c:	4543      	cmp	r3, r8
 800942e:	f77f af79 	ble.w	8009324 <_printf_float+0x23c>
 8009432:	2301      	movs	r3, #1
 8009434:	465a      	mov	r2, fp
 8009436:	4631      	mov	r1, r6
 8009438:	4628      	mov	r0, r5
 800943a:	47b8      	blx	r7
 800943c:	3001      	adds	r0, #1
 800943e:	f43f aeae 	beq.w	800919e <_printf_float+0xb6>
 8009442:	f108 0801 	add.w	r8, r8, #1
 8009446:	e7ec      	b.n	8009422 <_printf_float+0x33a>
 8009448:	4642      	mov	r2, r8
 800944a:	4631      	mov	r1, r6
 800944c:	4628      	mov	r0, r5
 800944e:	47b8      	blx	r7
 8009450:	3001      	adds	r0, #1
 8009452:	d1c2      	bne.n	80093da <_printf_float+0x2f2>
 8009454:	e6a3      	b.n	800919e <_printf_float+0xb6>
 8009456:	2301      	movs	r3, #1
 8009458:	4631      	mov	r1, r6
 800945a:	4628      	mov	r0, r5
 800945c:	9206      	str	r2, [sp, #24]
 800945e:	47b8      	blx	r7
 8009460:	3001      	adds	r0, #1
 8009462:	f43f ae9c 	beq.w	800919e <_printf_float+0xb6>
 8009466:	9a06      	ldr	r2, [sp, #24]
 8009468:	f10b 0b01 	add.w	fp, fp, #1
 800946c:	e7bb      	b.n	80093e6 <_printf_float+0x2fe>
 800946e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009472:	4631      	mov	r1, r6
 8009474:	4628      	mov	r0, r5
 8009476:	47b8      	blx	r7
 8009478:	3001      	adds	r0, #1
 800947a:	d1c0      	bne.n	80093fe <_printf_float+0x316>
 800947c:	e68f      	b.n	800919e <_printf_float+0xb6>
 800947e:	9a06      	ldr	r2, [sp, #24]
 8009480:	464b      	mov	r3, r9
 8009482:	4442      	add	r2, r8
 8009484:	4631      	mov	r1, r6
 8009486:	4628      	mov	r0, r5
 8009488:	47b8      	blx	r7
 800948a:	3001      	adds	r0, #1
 800948c:	d1c3      	bne.n	8009416 <_printf_float+0x32e>
 800948e:	e686      	b.n	800919e <_printf_float+0xb6>
 8009490:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009494:	f1ba 0f01 	cmp.w	sl, #1
 8009498:	dc01      	bgt.n	800949e <_printf_float+0x3b6>
 800949a:	07db      	lsls	r3, r3, #31
 800949c:	d536      	bpl.n	800950c <_printf_float+0x424>
 800949e:	2301      	movs	r3, #1
 80094a0:	4642      	mov	r2, r8
 80094a2:	4631      	mov	r1, r6
 80094a4:	4628      	mov	r0, r5
 80094a6:	47b8      	blx	r7
 80094a8:	3001      	adds	r0, #1
 80094aa:	f43f ae78 	beq.w	800919e <_printf_float+0xb6>
 80094ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094b2:	4631      	mov	r1, r6
 80094b4:	4628      	mov	r0, r5
 80094b6:	47b8      	blx	r7
 80094b8:	3001      	adds	r0, #1
 80094ba:	f43f ae70 	beq.w	800919e <_printf_float+0xb6>
 80094be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80094c2:	2200      	movs	r2, #0
 80094c4:	2300      	movs	r3, #0
 80094c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80094ca:	f7f7 fb05 	bl	8000ad8 <__aeabi_dcmpeq>
 80094ce:	b9c0      	cbnz	r0, 8009502 <_printf_float+0x41a>
 80094d0:	4653      	mov	r3, sl
 80094d2:	f108 0201 	add.w	r2, r8, #1
 80094d6:	4631      	mov	r1, r6
 80094d8:	4628      	mov	r0, r5
 80094da:	47b8      	blx	r7
 80094dc:	3001      	adds	r0, #1
 80094de:	d10c      	bne.n	80094fa <_printf_float+0x412>
 80094e0:	e65d      	b.n	800919e <_printf_float+0xb6>
 80094e2:	2301      	movs	r3, #1
 80094e4:	465a      	mov	r2, fp
 80094e6:	4631      	mov	r1, r6
 80094e8:	4628      	mov	r0, r5
 80094ea:	47b8      	blx	r7
 80094ec:	3001      	adds	r0, #1
 80094ee:	f43f ae56 	beq.w	800919e <_printf_float+0xb6>
 80094f2:	f108 0801 	add.w	r8, r8, #1
 80094f6:	45d0      	cmp	r8, sl
 80094f8:	dbf3      	blt.n	80094e2 <_printf_float+0x3fa>
 80094fa:	464b      	mov	r3, r9
 80094fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009500:	e6df      	b.n	80092c2 <_printf_float+0x1da>
 8009502:	f04f 0800 	mov.w	r8, #0
 8009506:	f104 0b1a 	add.w	fp, r4, #26
 800950a:	e7f4      	b.n	80094f6 <_printf_float+0x40e>
 800950c:	2301      	movs	r3, #1
 800950e:	4642      	mov	r2, r8
 8009510:	e7e1      	b.n	80094d6 <_printf_float+0x3ee>
 8009512:	2301      	movs	r3, #1
 8009514:	464a      	mov	r2, r9
 8009516:	4631      	mov	r1, r6
 8009518:	4628      	mov	r0, r5
 800951a:	47b8      	blx	r7
 800951c:	3001      	adds	r0, #1
 800951e:	f43f ae3e 	beq.w	800919e <_printf_float+0xb6>
 8009522:	f108 0801 	add.w	r8, r8, #1
 8009526:	68e3      	ldr	r3, [r4, #12]
 8009528:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800952a:	1a5b      	subs	r3, r3, r1
 800952c:	4543      	cmp	r3, r8
 800952e:	dcf0      	bgt.n	8009512 <_printf_float+0x42a>
 8009530:	e6fc      	b.n	800932c <_printf_float+0x244>
 8009532:	f04f 0800 	mov.w	r8, #0
 8009536:	f104 0919 	add.w	r9, r4, #25
 800953a:	e7f4      	b.n	8009526 <_printf_float+0x43e>

0800953c <_printf_common>:
 800953c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009540:	4616      	mov	r6, r2
 8009542:	4698      	mov	r8, r3
 8009544:	688a      	ldr	r2, [r1, #8]
 8009546:	690b      	ldr	r3, [r1, #16]
 8009548:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800954c:	4293      	cmp	r3, r2
 800954e:	bfb8      	it	lt
 8009550:	4613      	movlt	r3, r2
 8009552:	6033      	str	r3, [r6, #0]
 8009554:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009558:	4607      	mov	r7, r0
 800955a:	460c      	mov	r4, r1
 800955c:	b10a      	cbz	r2, 8009562 <_printf_common+0x26>
 800955e:	3301      	adds	r3, #1
 8009560:	6033      	str	r3, [r6, #0]
 8009562:	6823      	ldr	r3, [r4, #0]
 8009564:	0699      	lsls	r1, r3, #26
 8009566:	bf42      	ittt	mi
 8009568:	6833      	ldrmi	r3, [r6, #0]
 800956a:	3302      	addmi	r3, #2
 800956c:	6033      	strmi	r3, [r6, #0]
 800956e:	6825      	ldr	r5, [r4, #0]
 8009570:	f015 0506 	ands.w	r5, r5, #6
 8009574:	d106      	bne.n	8009584 <_printf_common+0x48>
 8009576:	f104 0a19 	add.w	sl, r4, #25
 800957a:	68e3      	ldr	r3, [r4, #12]
 800957c:	6832      	ldr	r2, [r6, #0]
 800957e:	1a9b      	subs	r3, r3, r2
 8009580:	42ab      	cmp	r3, r5
 8009582:	dc26      	bgt.n	80095d2 <_printf_common+0x96>
 8009584:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009588:	6822      	ldr	r2, [r4, #0]
 800958a:	3b00      	subs	r3, #0
 800958c:	bf18      	it	ne
 800958e:	2301      	movne	r3, #1
 8009590:	0692      	lsls	r2, r2, #26
 8009592:	d42b      	bmi.n	80095ec <_printf_common+0xb0>
 8009594:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009598:	4641      	mov	r1, r8
 800959a:	4638      	mov	r0, r7
 800959c:	47c8      	blx	r9
 800959e:	3001      	adds	r0, #1
 80095a0:	d01e      	beq.n	80095e0 <_printf_common+0xa4>
 80095a2:	6823      	ldr	r3, [r4, #0]
 80095a4:	6922      	ldr	r2, [r4, #16]
 80095a6:	f003 0306 	and.w	r3, r3, #6
 80095aa:	2b04      	cmp	r3, #4
 80095ac:	bf02      	ittt	eq
 80095ae:	68e5      	ldreq	r5, [r4, #12]
 80095b0:	6833      	ldreq	r3, [r6, #0]
 80095b2:	1aed      	subeq	r5, r5, r3
 80095b4:	68a3      	ldr	r3, [r4, #8]
 80095b6:	bf0c      	ite	eq
 80095b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095bc:	2500      	movne	r5, #0
 80095be:	4293      	cmp	r3, r2
 80095c0:	bfc4      	itt	gt
 80095c2:	1a9b      	subgt	r3, r3, r2
 80095c4:	18ed      	addgt	r5, r5, r3
 80095c6:	2600      	movs	r6, #0
 80095c8:	341a      	adds	r4, #26
 80095ca:	42b5      	cmp	r5, r6
 80095cc:	d11a      	bne.n	8009604 <_printf_common+0xc8>
 80095ce:	2000      	movs	r0, #0
 80095d0:	e008      	b.n	80095e4 <_printf_common+0xa8>
 80095d2:	2301      	movs	r3, #1
 80095d4:	4652      	mov	r2, sl
 80095d6:	4641      	mov	r1, r8
 80095d8:	4638      	mov	r0, r7
 80095da:	47c8      	blx	r9
 80095dc:	3001      	adds	r0, #1
 80095de:	d103      	bne.n	80095e8 <_printf_common+0xac>
 80095e0:	f04f 30ff 	mov.w	r0, #4294967295
 80095e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095e8:	3501      	adds	r5, #1
 80095ea:	e7c6      	b.n	800957a <_printf_common+0x3e>
 80095ec:	18e1      	adds	r1, r4, r3
 80095ee:	1c5a      	adds	r2, r3, #1
 80095f0:	2030      	movs	r0, #48	@ 0x30
 80095f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80095f6:	4422      	add	r2, r4
 80095f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80095fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009600:	3302      	adds	r3, #2
 8009602:	e7c7      	b.n	8009594 <_printf_common+0x58>
 8009604:	2301      	movs	r3, #1
 8009606:	4622      	mov	r2, r4
 8009608:	4641      	mov	r1, r8
 800960a:	4638      	mov	r0, r7
 800960c:	47c8      	blx	r9
 800960e:	3001      	adds	r0, #1
 8009610:	d0e6      	beq.n	80095e0 <_printf_common+0xa4>
 8009612:	3601      	adds	r6, #1
 8009614:	e7d9      	b.n	80095ca <_printf_common+0x8e>
	...

08009618 <_printf_i>:
 8009618:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800961c:	7e0f      	ldrb	r7, [r1, #24]
 800961e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009620:	2f78      	cmp	r7, #120	@ 0x78
 8009622:	4691      	mov	r9, r2
 8009624:	4680      	mov	r8, r0
 8009626:	460c      	mov	r4, r1
 8009628:	469a      	mov	sl, r3
 800962a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800962e:	d807      	bhi.n	8009640 <_printf_i+0x28>
 8009630:	2f62      	cmp	r7, #98	@ 0x62
 8009632:	d80a      	bhi.n	800964a <_printf_i+0x32>
 8009634:	2f00      	cmp	r7, #0
 8009636:	f000 80d2 	beq.w	80097de <_printf_i+0x1c6>
 800963a:	2f58      	cmp	r7, #88	@ 0x58
 800963c:	f000 80b9 	beq.w	80097b2 <_printf_i+0x19a>
 8009640:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009644:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009648:	e03a      	b.n	80096c0 <_printf_i+0xa8>
 800964a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800964e:	2b15      	cmp	r3, #21
 8009650:	d8f6      	bhi.n	8009640 <_printf_i+0x28>
 8009652:	a101      	add	r1, pc, #4	@ (adr r1, 8009658 <_printf_i+0x40>)
 8009654:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009658:	080096b1 	.word	0x080096b1
 800965c:	080096c5 	.word	0x080096c5
 8009660:	08009641 	.word	0x08009641
 8009664:	08009641 	.word	0x08009641
 8009668:	08009641 	.word	0x08009641
 800966c:	08009641 	.word	0x08009641
 8009670:	080096c5 	.word	0x080096c5
 8009674:	08009641 	.word	0x08009641
 8009678:	08009641 	.word	0x08009641
 800967c:	08009641 	.word	0x08009641
 8009680:	08009641 	.word	0x08009641
 8009684:	080097c5 	.word	0x080097c5
 8009688:	080096ef 	.word	0x080096ef
 800968c:	0800977f 	.word	0x0800977f
 8009690:	08009641 	.word	0x08009641
 8009694:	08009641 	.word	0x08009641
 8009698:	080097e7 	.word	0x080097e7
 800969c:	08009641 	.word	0x08009641
 80096a0:	080096ef 	.word	0x080096ef
 80096a4:	08009641 	.word	0x08009641
 80096a8:	08009641 	.word	0x08009641
 80096ac:	08009787 	.word	0x08009787
 80096b0:	6833      	ldr	r3, [r6, #0]
 80096b2:	1d1a      	adds	r2, r3, #4
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	6032      	str	r2, [r6, #0]
 80096b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80096c0:	2301      	movs	r3, #1
 80096c2:	e09d      	b.n	8009800 <_printf_i+0x1e8>
 80096c4:	6833      	ldr	r3, [r6, #0]
 80096c6:	6820      	ldr	r0, [r4, #0]
 80096c8:	1d19      	adds	r1, r3, #4
 80096ca:	6031      	str	r1, [r6, #0]
 80096cc:	0606      	lsls	r6, r0, #24
 80096ce:	d501      	bpl.n	80096d4 <_printf_i+0xbc>
 80096d0:	681d      	ldr	r5, [r3, #0]
 80096d2:	e003      	b.n	80096dc <_printf_i+0xc4>
 80096d4:	0645      	lsls	r5, r0, #25
 80096d6:	d5fb      	bpl.n	80096d0 <_printf_i+0xb8>
 80096d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80096dc:	2d00      	cmp	r5, #0
 80096de:	da03      	bge.n	80096e8 <_printf_i+0xd0>
 80096e0:	232d      	movs	r3, #45	@ 0x2d
 80096e2:	426d      	negs	r5, r5
 80096e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80096e8:	4859      	ldr	r0, [pc, #356]	@ (8009850 <_printf_i+0x238>)
 80096ea:	230a      	movs	r3, #10
 80096ec:	e011      	b.n	8009712 <_printf_i+0xfa>
 80096ee:	6821      	ldr	r1, [r4, #0]
 80096f0:	6833      	ldr	r3, [r6, #0]
 80096f2:	0608      	lsls	r0, r1, #24
 80096f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80096f8:	d402      	bmi.n	8009700 <_printf_i+0xe8>
 80096fa:	0649      	lsls	r1, r1, #25
 80096fc:	bf48      	it	mi
 80096fe:	b2ad      	uxthmi	r5, r5
 8009700:	2f6f      	cmp	r7, #111	@ 0x6f
 8009702:	4853      	ldr	r0, [pc, #332]	@ (8009850 <_printf_i+0x238>)
 8009704:	6033      	str	r3, [r6, #0]
 8009706:	bf14      	ite	ne
 8009708:	230a      	movne	r3, #10
 800970a:	2308      	moveq	r3, #8
 800970c:	2100      	movs	r1, #0
 800970e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009712:	6866      	ldr	r6, [r4, #4]
 8009714:	60a6      	str	r6, [r4, #8]
 8009716:	2e00      	cmp	r6, #0
 8009718:	bfa2      	ittt	ge
 800971a:	6821      	ldrge	r1, [r4, #0]
 800971c:	f021 0104 	bicge.w	r1, r1, #4
 8009720:	6021      	strge	r1, [r4, #0]
 8009722:	b90d      	cbnz	r5, 8009728 <_printf_i+0x110>
 8009724:	2e00      	cmp	r6, #0
 8009726:	d04b      	beq.n	80097c0 <_printf_i+0x1a8>
 8009728:	4616      	mov	r6, r2
 800972a:	fbb5 f1f3 	udiv	r1, r5, r3
 800972e:	fb03 5711 	mls	r7, r3, r1, r5
 8009732:	5dc7      	ldrb	r7, [r0, r7]
 8009734:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009738:	462f      	mov	r7, r5
 800973a:	42bb      	cmp	r3, r7
 800973c:	460d      	mov	r5, r1
 800973e:	d9f4      	bls.n	800972a <_printf_i+0x112>
 8009740:	2b08      	cmp	r3, #8
 8009742:	d10b      	bne.n	800975c <_printf_i+0x144>
 8009744:	6823      	ldr	r3, [r4, #0]
 8009746:	07df      	lsls	r7, r3, #31
 8009748:	d508      	bpl.n	800975c <_printf_i+0x144>
 800974a:	6923      	ldr	r3, [r4, #16]
 800974c:	6861      	ldr	r1, [r4, #4]
 800974e:	4299      	cmp	r1, r3
 8009750:	bfde      	ittt	le
 8009752:	2330      	movle	r3, #48	@ 0x30
 8009754:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009758:	f106 36ff 	addle.w	r6, r6, #4294967295
 800975c:	1b92      	subs	r2, r2, r6
 800975e:	6122      	str	r2, [r4, #16]
 8009760:	f8cd a000 	str.w	sl, [sp]
 8009764:	464b      	mov	r3, r9
 8009766:	aa03      	add	r2, sp, #12
 8009768:	4621      	mov	r1, r4
 800976a:	4640      	mov	r0, r8
 800976c:	f7ff fee6 	bl	800953c <_printf_common>
 8009770:	3001      	adds	r0, #1
 8009772:	d14a      	bne.n	800980a <_printf_i+0x1f2>
 8009774:	f04f 30ff 	mov.w	r0, #4294967295
 8009778:	b004      	add	sp, #16
 800977a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800977e:	6823      	ldr	r3, [r4, #0]
 8009780:	f043 0320 	orr.w	r3, r3, #32
 8009784:	6023      	str	r3, [r4, #0]
 8009786:	4833      	ldr	r0, [pc, #204]	@ (8009854 <_printf_i+0x23c>)
 8009788:	2778      	movs	r7, #120	@ 0x78
 800978a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800978e:	6823      	ldr	r3, [r4, #0]
 8009790:	6831      	ldr	r1, [r6, #0]
 8009792:	061f      	lsls	r7, r3, #24
 8009794:	f851 5b04 	ldr.w	r5, [r1], #4
 8009798:	d402      	bmi.n	80097a0 <_printf_i+0x188>
 800979a:	065f      	lsls	r7, r3, #25
 800979c:	bf48      	it	mi
 800979e:	b2ad      	uxthmi	r5, r5
 80097a0:	6031      	str	r1, [r6, #0]
 80097a2:	07d9      	lsls	r1, r3, #31
 80097a4:	bf44      	itt	mi
 80097a6:	f043 0320 	orrmi.w	r3, r3, #32
 80097aa:	6023      	strmi	r3, [r4, #0]
 80097ac:	b11d      	cbz	r5, 80097b6 <_printf_i+0x19e>
 80097ae:	2310      	movs	r3, #16
 80097b0:	e7ac      	b.n	800970c <_printf_i+0xf4>
 80097b2:	4827      	ldr	r0, [pc, #156]	@ (8009850 <_printf_i+0x238>)
 80097b4:	e7e9      	b.n	800978a <_printf_i+0x172>
 80097b6:	6823      	ldr	r3, [r4, #0]
 80097b8:	f023 0320 	bic.w	r3, r3, #32
 80097bc:	6023      	str	r3, [r4, #0]
 80097be:	e7f6      	b.n	80097ae <_printf_i+0x196>
 80097c0:	4616      	mov	r6, r2
 80097c2:	e7bd      	b.n	8009740 <_printf_i+0x128>
 80097c4:	6833      	ldr	r3, [r6, #0]
 80097c6:	6825      	ldr	r5, [r4, #0]
 80097c8:	6961      	ldr	r1, [r4, #20]
 80097ca:	1d18      	adds	r0, r3, #4
 80097cc:	6030      	str	r0, [r6, #0]
 80097ce:	062e      	lsls	r6, r5, #24
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	d501      	bpl.n	80097d8 <_printf_i+0x1c0>
 80097d4:	6019      	str	r1, [r3, #0]
 80097d6:	e002      	b.n	80097de <_printf_i+0x1c6>
 80097d8:	0668      	lsls	r0, r5, #25
 80097da:	d5fb      	bpl.n	80097d4 <_printf_i+0x1bc>
 80097dc:	8019      	strh	r1, [r3, #0]
 80097de:	2300      	movs	r3, #0
 80097e0:	6123      	str	r3, [r4, #16]
 80097e2:	4616      	mov	r6, r2
 80097e4:	e7bc      	b.n	8009760 <_printf_i+0x148>
 80097e6:	6833      	ldr	r3, [r6, #0]
 80097e8:	1d1a      	adds	r2, r3, #4
 80097ea:	6032      	str	r2, [r6, #0]
 80097ec:	681e      	ldr	r6, [r3, #0]
 80097ee:	6862      	ldr	r2, [r4, #4]
 80097f0:	2100      	movs	r1, #0
 80097f2:	4630      	mov	r0, r6
 80097f4:	f7f6 fcf4 	bl	80001e0 <memchr>
 80097f8:	b108      	cbz	r0, 80097fe <_printf_i+0x1e6>
 80097fa:	1b80      	subs	r0, r0, r6
 80097fc:	6060      	str	r0, [r4, #4]
 80097fe:	6863      	ldr	r3, [r4, #4]
 8009800:	6123      	str	r3, [r4, #16]
 8009802:	2300      	movs	r3, #0
 8009804:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009808:	e7aa      	b.n	8009760 <_printf_i+0x148>
 800980a:	6923      	ldr	r3, [r4, #16]
 800980c:	4632      	mov	r2, r6
 800980e:	4649      	mov	r1, r9
 8009810:	4640      	mov	r0, r8
 8009812:	47d0      	blx	sl
 8009814:	3001      	adds	r0, #1
 8009816:	d0ad      	beq.n	8009774 <_printf_i+0x15c>
 8009818:	6823      	ldr	r3, [r4, #0]
 800981a:	079b      	lsls	r3, r3, #30
 800981c:	d413      	bmi.n	8009846 <_printf_i+0x22e>
 800981e:	68e0      	ldr	r0, [r4, #12]
 8009820:	9b03      	ldr	r3, [sp, #12]
 8009822:	4298      	cmp	r0, r3
 8009824:	bfb8      	it	lt
 8009826:	4618      	movlt	r0, r3
 8009828:	e7a6      	b.n	8009778 <_printf_i+0x160>
 800982a:	2301      	movs	r3, #1
 800982c:	4632      	mov	r2, r6
 800982e:	4649      	mov	r1, r9
 8009830:	4640      	mov	r0, r8
 8009832:	47d0      	blx	sl
 8009834:	3001      	adds	r0, #1
 8009836:	d09d      	beq.n	8009774 <_printf_i+0x15c>
 8009838:	3501      	adds	r5, #1
 800983a:	68e3      	ldr	r3, [r4, #12]
 800983c:	9903      	ldr	r1, [sp, #12]
 800983e:	1a5b      	subs	r3, r3, r1
 8009840:	42ab      	cmp	r3, r5
 8009842:	dcf2      	bgt.n	800982a <_printf_i+0x212>
 8009844:	e7eb      	b.n	800981e <_printf_i+0x206>
 8009846:	2500      	movs	r5, #0
 8009848:	f104 0619 	add.w	r6, r4, #25
 800984c:	e7f5      	b.n	800983a <_printf_i+0x222>
 800984e:	bf00      	nop
 8009850:	0800d6fe 	.word	0x0800d6fe
 8009854:	0800d70f 	.word	0x0800d70f

08009858 <_scanf_float>:
 8009858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800985c:	b087      	sub	sp, #28
 800985e:	4617      	mov	r7, r2
 8009860:	9303      	str	r3, [sp, #12]
 8009862:	688b      	ldr	r3, [r1, #8]
 8009864:	1e5a      	subs	r2, r3, #1
 8009866:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800986a:	bf81      	itttt	hi
 800986c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009870:	eb03 0b05 	addhi.w	fp, r3, r5
 8009874:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009878:	608b      	strhi	r3, [r1, #8]
 800987a:	680b      	ldr	r3, [r1, #0]
 800987c:	460a      	mov	r2, r1
 800987e:	f04f 0500 	mov.w	r5, #0
 8009882:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009886:	f842 3b1c 	str.w	r3, [r2], #28
 800988a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800988e:	4680      	mov	r8, r0
 8009890:	460c      	mov	r4, r1
 8009892:	bf98      	it	ls
 8009894:	f04f 0b00 	movls.w	fp, #0
 8009898:	9201      	str	r2, [sp, #4]
 800989a:	4616      	mov	r6, r2
 800989c:	46aa      	mov	sl, r5
 800989e:	46a9      	mov	r9, r5
 80098a0:	9502      	str	r5, [sp, #8]
 80098a2:	68a2      	ldr	r2, [r4, #8]
 80098a4:	b152      	cbz	r2, 80098bc <_scanf_float+0x64>
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	781b      	ldrb	r3, [r3, #0]
 80098aa:	2b4e      	cmp	r3, #78	@ 0x4e
 80098ac:	d864      	bhi.n	8009978 <_scanf_float+0x120>
 80098ae:	2b40      	cmp	r3, #64	@ 0x40
 80098b0:	d83c      	bhi.n	800992c <_scanf_float+0xd4>
 80098b2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80098b6:	b2c8      	uxtb	r0, r1
 80098b8:	280e      	cmp	r0, #14
 80098ba:	d93a      	bls.n	8009932 <_scanf_float+0xda>
 80098bc:	f1b9 0f00 	cmp.w	r9, #0
 80098c0:	d003      	beq.n	80098ca <_scanf_float+0x72>
 80098c2:	6823      	ldr	r3, [r4, #0]
 80098c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098c8:	6023      	str	r3, [r4, #0]
 80098ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80098ce:	f1ba 0f01 	cmp.w	sl, #1
 80098d2:	f200 8117 	bhi.w	8009b04 <_scanf_float+0x2ac>
 80098d6:	9b01      	ldr	r3, [sp, #4]
 80098d8:	429e      	cmp	r6, r3
 80098da:	f200 8108 	bhi.w	8009aee <_scanf_float+0x296>
 80098de:	2001      	movs	r0, #1
 80098e0:	b007      	add	sp, #28
 80098e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098e6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80098ea:	2a0d      	cmp	r2, #13
 80098ec:	d8e6      	bhi.n	80098bc <_scanf_float+0x64>
 80098ee:	a101      	add	r1, pc, #4	@ (adr r1, 80098f4 <_scanf_float+0x9c>)
 80098f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80098f4:	08009a3b 	.word	0x08009a3b
 80098f8:	080098bd 	.word	0x080098bd
 80098fc:	080098bd 	.word	0x080098bd
 8009900:	080098bd 	.word	0x080098bd
 8009904:	08009a9b 	.word	0x08009a9b
 8009908:	08009a73 	.word	0x08009a73
 800990c:	080098bd 	.word	0x080098bd
 8009910:	080098bd 	.word	0x080098bd
 8009914:	08009a49 	.word	0x08009a49
 8009918:	080098bd 	.word	0x080098bd
 800991c:	080098bd 	.word	0x080098bd
 8009920:	080098bd 	.word	0x080098bd
 8009924:	080098bd 	.word	0x080098bd
 8009928:	08009a01 	.word	0x08009a01
 800992c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009930:	e7db      	b.n	80098ea <_scanf_float+0x92>
 8009932:	290e      	cmp	r1, #14
 8009934:	d8c2      	bhi.n	80098bc <_scanf_float+0x64>
 8009936:	a001      	add	r0, pc, #4	@ (adr r0, 800993c <_scanf_float+0xe4>)
 8009938:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800993c:	080099f1 	.word	0x080099f1
 8009940:	080098bd 	.word	0x080098bd
 8009944:	080099f1 	.word	0x080099f1
 8009948:	08009a87 	.word	0x08009a87
 800994c:	080098bd 	.word	0x080098bd
 8009950:	08009999 	.word	0x08009999
 8009954:	080099d7 	.word	0x080099d7
 8009958:	080099d7 	.word	0x080099d7
 800995c:	080099d7 	.word	0x080099d7
 8009960:	080099d7 	.word	0x080099d7
 8009964:	080099d7 	.word	0x080099d7
 8009968:	080099d7 	.word	0x080099d7
 800996c:	080099d7 	.word	0x080099d7
 8009970:	080099d7 	.word	0x080099d7
 8009974:	080099d7 	.word	0x080099d7
 8009978:	2b6e      	cmp	r3, #110	@ 0x6e
 800997a:	d809      	bhi.n	8009990 <_scanf_float+0x138>
 800997c:	2b60      	cmp	r3, #96	@ 0x60
 800997e:	d8b2      	bhi.n	80098e6 <_scanf_float+0x8e>
 8009980:	2b54      	cmp	r3, #84	@ 0x54
 8009982:	d07b      	beq.n	8009a7c <_scanf_float+0x224>
 8009984:	2b59      	cmp	r3, #89	@ 0x59
 8009986:	d199      	bne.n	80098bc <_scanf_float+0x64>
 8009988:	2d07      	cmp	r5, #7
 800998a:	d197      	bne.n	80098bc <_scanf_float+0x64>
 800998c:	2508      	movs	r5, #8
 800998e:	e02c      	b.n	80099ea <_scanf_float+0x192>
 8009990:	2b74      	cmp	r3, #116	@ 0x74
 8009992:	d073      	beq.n	8009a7c <_scanf_float+0x224>
 8009994:	2b79      	cmp	r3, #121	@ 0x79
 8009996:	e7f6      	b.n	8009986 <_scanf_float+0x12e>
 8009998:	6821      	ldr	r1, [r4, #0]
 800999a:	05c8      	lsls	r0, r1, #23
 800999c:	d51b      	bpl.n	80099d6 <_scanf_float+0x17e>
 800999e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80099a2:	6021      	str	r1, [r4, #0]
 80099a4:	f109 0901 	add.w	r9, r9, #1
 80099a8:	f1bb 0f00 	cmp.w	fp, #0
 80099ac:	d003      	beq.n	80099b6 <_scanf_float+0x15e>
 80099ae:	3201      	adds	r2, #1
 80099b0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80099b4:	60a2      	str	r2, [r4, #8]
 80099b6:	68a3      	ldr	r3, [r4, #8]
 80099b8:	3b01      	subs	r3, #1
 80099ba:	60a3      	str	r3, [r4, #8]
 80099bc:	6923      	ldr	r3, [r4, #16]
 80099be:	3301      	adds	r3, #1
 80099c0:	6123      	str	r3, [r4, #16]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	3b01      	subs	r3, #1
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	607b      	str	r3, [r7, #4]
 80099ca:	f340 8087 	ble.w	8009adc <_scanf_float+0x284>
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	3301      	adds	r3, #1
 80099d2:	603b      	str	r3, [r7, #0]
 80099d4:	e765      	b.n	80098a2 <_scanf_float+0x4a>
 80099d6:	eb1a 0105 	adds.w	r1, sl, r5
 80099da:	f47f af6f 	bne.w	80098bc <_scanf_float+0x64>
 80099de:	6822      	ldr	r2, [r4, #0]
 80099e0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80099e4:	6022      	str	r2, [r4, #0]
 80099e6:	460d      	mov	r5, r1
 80099e8:	468a      	mov	sl, r1
 80099ea:	f806 3b01 	strb.w	r3, [r6], #1
 80099ee:	e7e2      	b.n	80099b6 <_scanf_float+0x15e>
 80099f0:	6822      	ldr	r2, [r4, #0]
 80099f2:	0610      	lsls	r0, r2, #24
 80099f4:	f57f af62 	bpl.w	80098bc <_scanf_float+0x64>
 80099f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80099fc:	6022      	str	r2, [r4, #0]
 80099fe:	e7f4      	b.n	80099ea <_scanf_float+0x192>
 8009a00:	f1ba 0f00 	cmp.w	sl, #0
 8009a04:	d10e      	bne.n	8009a24 <_scanf_float+0x1cc>
 8009a06:	f1b9 0f00 	cmp.w	r9, #0
 8009a0a:	d10e      	bne.n	8009a2a <_scanf_float+0x1d2>
 8009a0c:	6822      	ldr	r2, [r4, #0]
 8009a0e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009a12:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009a16:	d108      	bne.n	8009a2a <_scanf_float+0x1d2>
 8009a18:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009a1c:	6022      	str	r2, [r4, #0]
 8009a1e:	f04f 0a01 	mov.w	sl, #1
 8009a22:	e7e2      	b.n	80099ea <_scanf_float+0x192>
 8009a24:	f1ba 0f02 	cmp.w	sl, #2
 8009a28:	d055      	beq.n	8009ad6 <_scanf_float+0x27e>
 8009a2a:	2d01      	cmp	r5, #1
 8009a2c:	d002      	beq.n	8009a34 <_scanf_float+0x1dc>
 8009a2e:	2d04      	cmp	r5, #4
 8009a30:	f47f af44 	bne.w	80098bc <_scanf_float+0x64>
 8009a34:	3501      	adds	r5, #1
 8009a36:	b2ed      	uxtb	r5, r5
 8009a38:	e7d7      	b.n	80099ea <_scanf_float+0x192>
 8009a3a:	f1ba 0f01 	cmp.w	sl, #1
 8009a3e:	f47f af3d 	bne.w	80098bc <_scanf_float+0x64>
 8009a42:	f04f 0a02 	mov.w	sl, #2
 8009a46:	e7d0      	b.n	80099ea <_scanf_float+0x192>
 8009a48:	b97d      	cbnz	r5, 8009a6a <_scanf_float+0x212>
 8009a4a:	f1b9 0f00 	cmp.w	r9, #0
 8009a4e:	f47f af38 	bne.w	80098c2 <_scanf_float+0x6a>
 8009a52:	6822      	ldr	r2, [r4, #0]
 8009a54:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009a58:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009a5c:	f040 8108 	bne.w	8009c70 <_scanf_float+0x418>
 8009a60:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009a64:	6022      	str	r2, [r4, #0]
 8009a66:	2501      	movs	r5, #1
 8009a68:	e7bf      	b.n	80099ea <_scanf_float+0x192>
 8009a6a:	2d03      	cmp	r5, #3
 8009a6c:	d0e2      	beq.n	8009a34 <_scanf_float+0x1dc>
 8009a6e:	2d05      	cmp	r5, #5
 8009a70:	e7de      	b.n	8009a30 <_scanf_float+0x1d8>
 8009a72:	2d02      	cmp	r5, #2
 8009a74:	f47f af22 	bne.w	80098bc <_scanf_float+0x64>
 8009a78:	2503      	movs	r5, #3
 8009a7a:	e7b6      	b.n	80099ea <_scanf_float+0x192>
 8009a7c:	2d06      	cmp	r5, #6
 8009a7e:	f47f af1d 	bne.w	80098bc <_scanf_float+0x64>
 8009a82:	2507      	movs	r5, #7
 8009a84:	e7b1      	b.n	80099ea <_scanf_float+0x192>
 8009a86:	6822      	ldr	r2, [r4, #0]
 8009a88:	0591      	lsls	r1, r2, #22
 8009a8a:	f57f af17 	bpl.w	80098bc <_scanf_float+0x64>
 8009a8e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009a92:	6022      	str	r2, [r4, #0]
 8009a94:	f8cd 9008 	str.w	r9, [sp, #8]
 8009a98:	e7a7      	b.n	80099ea <_scanf_float+0x192>
 8009a9a:	6822      	ldr	r2, [r4, #0]
 8009a9c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009aa0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009aa4:	d006      	beq.n	8009ab4 <_scanf_float+0x25c>
 8009aa6:	0550      	lsls	r0, r2, #21
 8009aa8:	f57f af08 	bpl.w	80098bc <_scanf_float+0x64>
 8009aac:	f1b9 0f00 	cmp.w	r9, #0
 8009ab0:	f000 80de 	beq.w	8009c70 <_scanf_float+0x418>
 8009ab4:	0591      	lsls	r1, r2, #22
 8009ab6:	bf58      	it	pl
 8009ab8:	9902      	ldrpl	r1, [sp, #8]
 8009aba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009abe:	bf58      	it	pl
 8009ac0:	eba9 0101 	subpl.w	r1, r9, r1
 8009ac4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009ac8:	bf58      	it	pl
 8009aca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009ace:	6022      	str	r2, [r4, #0]
 8009ad0:	f04f 0900 	mov.w	r9, #0
 8009ad4:	e789      	b.n	80099ea <_scanf_float+0x192>
 8009ad6:	f04f 0a03 	mov.w	sl, #3
 8009ada:	e786      	b.n	80099ea <_scanf_float+0x192>
 8009adc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009ae0:	4639      	mov	r1, r7
 8009ae2:	4640      	mov	r0, r8
 8009ae4:	4798      	blx	r3
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	f43f aedb 	beq.w	80098a2 <_scanf_float+0x4a>
 8009aec:	e6e6      	b.n	80098bc <_scanf_float+0x64>
 8009aee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009af2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009af6:	463a      	mov	r2, r7
 8009af8:	4640      	mov	r0, r8
 8009afa:	4798      	blx	r3
 8009afc:	6923      	ldr	r3, [r4, #16]
 8009afe:	3b01      	subs	r3, #1
 8009b00:	6123      	str	r3, [r4, #16]
 8009b02:	e6e8      	b.n	80098d6 <_scanf_float+0x7e>
 8009b04:	1e6b      	subs	r3, r5, #1
 8009b06:	2b06      	cmp	r3, #6
 8009b08:	d824      	bhi.n	8009b54 <_scanf_float+0x2fc>
 8009b0a:	2d02      	cmp	r5, #2
 8009b0c:	d836      	bhi.n	8009b7c <_scanf_float+0x324>
 8009b0e:	9b01      	ldr	r3, [sp, #4]
 8009b10:	429e      	cmp	r6, r3
 8009b12:	f67f aee4 	bls.w	80098de <_scanf_float+0x86>
 8009b16:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009b1a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009b1e:	463a      	mov	r2, r7
 8009b20:	4640      	mov	r0, r8
 8009b22:	4798      	blx	r3
 8009b24:	6923      	ldr	r3, [r4, #16]
 8009b26:	3b01      	subs	r3, #1
 8009b28:	6123      	str	r3, [r4, #16]
 8009b2a:	e7f0      	b.n	8009b0e <_scanf_float+0x2b6>
 8009b2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009b30:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009b34:	463a      	mov	r2, r7
 8009b36:	4640      	mov	r0, r8
 8009b38:	4798      	blx	r3
 8009b3a:	6923      	ldr	r3, [r4, #16]
 8009b3c:	3b01      	subs	r3, #1
 8009b3e:	6123      	str	r3, [r4, #16]
 8009b40:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009b44:	fa5f fa8a 	uxtb.w	sl, sl
 8009b48:	f1ba 0f02 	cmp.w	sl, #2
 8009b4c:	d1ee      	bne.n	8009b2c <_scanf_float+0x2d4>
 8009b4e:	3d03      	subs	r5, #3
 8009b50:	b2ed      	uxtb	r5, r5
 8009b52:	1b76      	subs	r6, r6, r5
 8009b54:	6823      	ldr	r3, [r4, #0]
 8009b56:	05da      	lsls	r2, r3, #23
 8009b58:	d530      	bpl.n	8009bbc <_scanf_float+0x364>
 8009b5a:	055b      	lsls	r3, r3, #21
 8009b5c:	d511      	bpl.n	8009b82 <_scanf_float+0x32a>
 8009b5e:	9b01      	ldr	r3, [sp, #4]
 8009b60:	429e      	cmp	r6, r3
 8009b62:	f67f aebc 	bls.w	80098de <_scanf_float+0x86>
 8009b66:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009b6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009b6e:	463a      	mov	r2, r7
 8009b70:	4640      	mov	r0, r8
 8009b72:	4798      	blx	r3
 8009b74:	6923      	ldr	r3, [r4, #16]
 8009b76:	3b01      	subs	r3, #1
 8009b78:	6123      	str	r3, [r4, #16]
 8009b7a:	e7f0      	b.n	8009b5e <_scanf_float+0x306>
 8009b7c:	46aa      	mov	sl, r5
 8009b7e:	46b3      	mov	fp, r6
 8009b80:	e7de      	b.n	8009b40 <_scanf_float+0x2e8>
 8009b82:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009b86:	6923      	ldr	r3, [r4, #16]
 8009b88:	2965      	cmp	r1, #101	@ 0x65
 8009b8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009b8e:	f106 35ff 	add.w	r5, r6, #4294967295
 8009b92:	6123      	str	r3, [r4, #16]
 8009b94:	d00c      	beq.n	8009bb0 <_scanf_float+0x358>
 8009b96:	2945      	cmp	r1, #69	@ 0x45
 8009b98:	d00a      	beq.n	8009bb0 <_scanf_float+0x358>
 8009b9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009b9e:	463a      	mov	r2, r7
 8009ba0:	4640      	mov	r0, r8
 8009ba2:	4798      	blx	r3
 8009ba4:	6923      	ldr	r3, [r4, #16]
 8009ba6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009baa:	3b01      	subs	r3, #1
 8009bac:	1eb5      	subs	r5, r6, #2
 8009bae:	6123      	str	r3, [r4, #16]
 8009bb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009bb4:	463a      	mov	r2, r7
 8009bb6:	4640      	mov	r0, r8
 8009bb8:	4798      	blx	r3
 8009bba:	462e      	mov	r6, r5
 8009bbc:	6822      	ldr	r2, [r4, #0]
 8009bbe:	f012 0210 	ands.w	r2, r2, #16
 8009bc2:	d001      	beq.n	8009bc8 <_scanf_float+0x370>
 8009bc4:	2000      	movs	r0, #0
 8009bc6:	e68b      	b.n	80098e0 <_scanf_float+0x88>
 8009bc8:	7032      	strb	r2, [r6, #0]
 8009bca:	6823      	ldr	r3, [r4, #0]
 8009bcc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009bd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bd4:	d11c      	bne.n	8009c10 <_scanf_float+0x3b8>
 8009bd6:	9b02      	ldr	r3, [sp, #8]
 8009bd8:	454b      	cmp	r3, r9
 8009bda:	eba3 0209 	sub.w	r2, r3, r9
 8009bde:	d123      	bne.n	8009c28 <_scanf_float+0x3d0>
 8009be0:	9901      	ldr	r1, [sp, #4]
 8009be2:	2200      	movs	r2, #0
 8009be4:	4640      	mov	r0, r8
 8009be6:	f002 fbf7 	bl	800c3d8 <_strtod_r>
 8009bea:	9b03      	ldr	r3, [sp, #12]
 8009bec:	6821      	ldr	r1, [r4, #0]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	f011 0f02 	tst.w	r1, #2
 8009bf4:	ec57 6b10 	vmov	r6, r7, d0
 8009bf8:	f103 0204 	add.w	r2, r3, #4
 8009bfc:	d01f      	beq.n	8009c3e <_scanf_float+0x3e6>
 8009bfe:	9903      	ldr	r1, [sp, #12]
 8009c00:	600a      	str	r2, [r1, #0]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	e9c3 6700 	strd	r6, r7, [r3]
 8009c08:	68e3      	ldr	r3, [r4, #12]
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	60e3      	str	r3, [r4, #12]
 8009c0e:	e7d9      	b.n	8009bc4 <_scanf_float+0x36c>
 8009c10:	9b04      	ldr	r3, [sp, #16]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d0e4      	beq.n	8009be0 <_scanf_float+0x388>
 8009c16:	9905      	ldr	r1, [sp, #20]
 8009c18:	230a      	movs	r3, #10
 8009c1a:	3101      	adds	r1, #1
 8009c1c:	4640      	mov	r0, r8
 8009c1e:	f002 fc5b 	bl	800c4d8 <_strtol_r>
 8009c22:	9b04      	ldr	r3, [sp, #16]
 8009c24:	9e05      	ldr	r6, [sp, #20]
 8009c26:	1ac2      	subs	r2, r0, r3
 8009c28:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009c2c:	429e      	cmp	r6, r3
 8009c2e:	bf28      	it	cs
 8009c30:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009c34:	4910      	ldr	r1, [pc, #64]	@ (8009c78 <_scanf_float+0x420>)
 8009c36:	4630      	mov	r0, r6
 8009c38:	f000 f8e4 	bl	8009e04 <siprintf>
 8009c3c:	e7d0      	b.n	8009be0 <_scanf_float+0x388>
 8009c3e:	f011 0f04 	tst.w	r1, #4
 8009c42:	9903      	ldr	r1, [sp, #12]
 8009c44:	600a      	str	r2, [r1, #0]
 8009c46:	d1dc      	bne.n	8009c02 <_scanf_float+0x3aa>
 8009c48:	681d      	ldr	r5, [r3, #0]
 8009c4a:	4632      	mov	r2, r6
 8009c4c:	463b      	mov	r3, r7
 8009c4e:	4630      	mov	r0, r6
 8009c50:	4639      	mov	r1, r7
 8009c52:	f7f6 ff73 	bl	8000b3c <__aeabi_dcmpun>
 8009c56:	b128      	cbz	r0, 8009c64 <_scanf_float+0x40c>
 8009c58:	4808      	ldr	r0, [pc, #32]	@ (8009c7c <_scanf_float+0x424>)
 8009c5a:	f000 f9b7 	bl	8009fcc <nanf>
 8009c5e:	ed85 0a00 	vstr	s0, [r5]
 8009c62:	e7d1      	b.n	8009c08 <_scanf_float+0x3b0>
 8009c64:	4630      	mov	r0, r6
 8009c66:	4639      	mov	r1, r7
 8009c68:	f7f6 ffc6 	bl	8000bf8 <__aeabi_d2f>
 8009c6c:	6028      	str	r0, [r5, #0]
 8009c6e:	e7cb      	b.n	8009c08 <_scanf_float+0x3b0>
 8009c70:	f04f 0900 	mov.w	r9, #0
 8009c74:	e629      	b.n	80098ca <_scanf_float+0x72>
 8009c76:	bf00      	nop
 8009c78:	0800d720 	.word	0x0800d720
 8009c7c:	0800dab5 	.word	0x0800dab5

08009c80 <std>:
 8009c80:	2300      	movs	r3, #0
 8009c82:	b510      	push	{r4, lr}
 8009c84:	4604      	mov	r4, r0
 8009c86:	e9c0 3300 	strd	r3, r3, [r0]
 8009c8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c8e:	6083      	str	r3, [r0, #8]
 8009c90:	8181      	strh	r1, [r0, #12]
 8009c92:	6643      	str	r3, [r0, #100]	@ 0x64
 8009c94:	81c2      	strh	r2, [r0, #14]
 8009c96:	6183      	str	r3, [r0, #24]
 8009c98:	4619      	mov	r1, r3
 8009c9a:	2208      	movs	r2, #8
 8009c9c:	305c      	adds	r0, #92	@ 0x5c
 8009c9e:	f000 f914 	bl	8009eca <memset>
 8009ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8009cd8 <std+0x58>)
 8009ca4:	6263      	str	r3, [r4, #36]	@ 0x24
 8009ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8009cdc <std+0x5c>)
 8009ca8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009caa:	4b0d      	ldr	r3, [pc, #52]	@ (8009ce0 <std+0x60>)
 8009cac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009cae:	4b0d      	ldr	r3, [pc, #52]	@ (8009ce4 <std+0x64>)
 8009cb0:	6323      	str	r3, [r4, #48]	@ 0x30
 8009cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8009ce8 <std+0x68>)
 8009cb4:	6224      	str	r4, [r4, #32]
 8009cb6:	429c      	cmp	r4, r3
 8009cb8:	d006      	beq.n	8009cc8 <std+0x48>
 8009cba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009cbe:	4294      	cmp	r4, r2
 8009cc0:	d002      	beq.n	8009cc8 <std+0x48>
 8009cc2:	33d0      	adds	r3, #208	@ 0xd0
 8009cc4:	429c      	cmp	r4, r3
 8009cc6:	d105      	bne.n	8009cd4 <std+0x54>
 8009cc8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cd0:	f000 b978 	b.w	8009fc4 <__retarget_lock_init_recursive>
 8009cd4:	bd10      	pop	{r4, pc}
 8009cd6:	bf00      	nop
 8009cd8:	08009e45 	.word	0x08009e45
 8009cdc:	08009e67 	.word	0x08009e67
 8009ce0:	08009e9f 	.word	0x08009e9f
 8009ce4:	08009ec3 	.word	0x08009ec3
 8009ce8:	20001f60 	.word	0x20001f60

08009cec <stdio_exit_handler>:
 8009cec:	4a02      	ldr	r2, [pc, #8]	@ (8009cf8 <stdio_exit_handler+0xc>)
 8009cee:	4903      	ldr	r1, [pc, #12]	@ (8009cfc <stdio_exit_handler+0x10>)
 8009cf0:	4803      	ldr	r0, [pc, #12]	@ (8009d00 <stdio_exit_handler+0x14>)
 8009cf2:	f000 b869 	b.w	8009dc8 <_fwalk_sglue>
 8009cf6:	bf00      	nop
 8009cf8:	200000fc 	.word	0x200000fc
 8009cfc:	0800c895 	.word	0x0800c895
 8009d00:	2000010c 	.word	0x2000010c

08009d04 <cleanup_stdio>:
 8009d04:	6841      	ldr	r1, [r0, #4]
 8009d06:	4b0c      	ldr	r3, [pc, #48]	@ (8009d38 <cleanup_stdio+0x34>)
 8009d08:	4299      	cmp	r1, r3
 8009d0a:	b510      	push	{r4, lr}
 8009d0c:	4604      	mov	r4, r0
 8009d0e:	d001      	beq.n	8009d14 <cleanup_stdio+0x10>
 8009d10:	f002 fdc0 	bl	800c894 <_fflush_r>
 8009d14:	68a1      	ldr	r1, [r4, #8]
 8009d16:	4b09      	ldr	r3, [pc, #36]	@ (8009d3c <cleanup_stdio+0x38>)
 8009d18:	4299      	cmp	r1, r3
 8009d1a:	d002      	beq.n	8009d22 <cleanup_stdio+0x1e>
 8009d1c:	4620      	mov	r0, r4
 8009d1e:	f002 fdb9 	bl	800c894 <_fflush_r>
 8009d22:	68e1      	ldr	r1, [r4, #12]
 8009d24:	4b06      	ldr	r3, [pc, #24]	@ (8009d40 <cleanup_stdio+0x3c>)
 8009d26:	4299      	cmp	r1, r3
 8009d28:	d004      	beq.n	8009d34 <cleanup_stdio+0x30>
 8009d2a:	4620      	mov	r0, r4
 8009d2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d30:	f002 bdb0 	b.w	800c894 <_fflush_r>
 8009d34:	bd10      	pop	{r4, pc}
 8009d36:	bf00      	nop
 8009d38:	20001f60 	.word	0x20001f60
 8009d3c:	20001fc8 	.word	0x20001fc8
 8009d40:	20002030 	.word	0x20002030

08009d44 <global_stdio_init.part.0>:
 8009d44:	b510      	push	{r4, lr}
 8009d46:	4b0b      	ldr	r3, [pc, #44]	@ (8009d74 <global_stdio_init.part.0+0x30>)
 8009d48:	4c0b      	ldr	r4, [pc, #44]	@ (8009d78 <global_stdio_init.part.0+0x34>)
 8009d4a:	4a0c      	ldr	r2, [pc, #48]	@ (8009d7c <global_stdio_init.part.0+0x38>)
 8009d4c:	601a      	str	r2, [r3, #0]
 8009d4e:	4620      	mov	r0, r4
 8009d50:	2200      	movs	r2, #0
 8009d52:	2104      	movs	r1, #4
 8009d54:	f7ff ff94 	bl	8009c80 <std>
 8009d58:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009d5c:	2201      	movs	r2, #1
 8009d5e:	2109      	movs	r1, #9
 8009d60:	f7ff ff8e 	bl	8009c80 <std>
 8009d64:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009d68:	2202      	movs	r2, #2
 8009d6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d6e:	2112      	movs	r1, #18
 8009d70:	f7ff bf86 	b.w	8009c80 <std>
 8009d74:	20002098 	.word	0x20002098
 8009d78:	20001f60 	.word	0x20001f60
 8009d7c:	08009ced 	.word	0x08009ced

08009d80 <__sfp_lock_acquire>:
 8009d80:	4801      	ldr	r0, [pc, #4]	@ (8009d88 <__sfp_lock_acquire+0x8>)
 8009d82:	f000 b920 	b.w	8009fc6 <__retarget_lock_acquire_recursive>
 8009d86:	bf00      	nop
 8009d88:	200020a1 	.word	0x200020a1

08009d8c <__sfp_lock_release>:
 8009d8c:	4801      	ldr	r0, [pc, #4]	@ (8009d94 <__sfp_lock_release+0x8>)
 8009d8e:	f000 b91b 	b.w	8009fc8 <__retarget_lock_release_recursive>
 8009d92:	bf00      	nop
 8009d94:	200020a1 	.word	0x200020a1

08009d98 <__sinit>:
 8009d98:	b510      	push	{r4, lr}
 8009d9a:	4604      	mov	r4, r0
 8009d9c:	f7ff fff0 	bl	8009d80 <__sfp_lock_acquire>
 8009da0:	6a23      	ldr	r3, [r4, #32]
 8009da2:	b11b      	cbz	r3, 8009dac <__sinit+0x14>
 8009da4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009da8:	f7ff bff0 	b.w	8009d8c <__sfp_lock_release>
 8009dac:	4b04      	ldr	r3, [pc, #16]	@ (8009dc0 <__sinit+0x28>)
 8009dae:	6223      	str	r3, [r4, #32]
 8009db0:	4b04      	ldr	r3, [pc, #16]	@ (8009dc4 <__sinit+0x2c>)
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d1f5      	bne.n	8009da4 <__sinit+0xc>
 8009db8:	f7ff ffc4 	bl	8009d44 <global_stdio_init.part.0>
 8009dbc:	e7f2      	b.n	8009da4 <__sinit+0xc>
 8009dbe:	bf00      	nop
 8009dc0:	08009d05 	.word	0x08009d05
 8009dc4:	20002098 	.word	0x20002098

08009dc8 <_fwalk_sglue>:
 8009dc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009dcc:	4607      	mov	r7, r0
 8009dce:	4688      	mov	r8, r1
 8009dd0:	4614      	mov	r4, r2
 8009dd2:	2600      	movs	r6, #0
 8009dd4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009dd8:	f1b9 0901 	subs.w	r9, r9, #1
 8009ddc:	d505      	bpl.n	8009dea <_fwalk_sglue+0x22>
 8009dde:	6824      	ldr	r4, [r4, #0]
 8009de0:	2c00      	cmp	r4, #0
 8009de2:	d1f7      	bne.n	8009dd4 <_fwalk_sglue+0xc>
 8009de4:	4630      	mov	r0, r6
 8009de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dea:	89ab      	ldrh	r3, [r5, #12]
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	d907      	bls.n	8009e00 <_fwalk_sglue+0x38>
 8009df0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009df4:	3301      	adds	r3, #1
 8009df6:	d003      	beq.n	8009e00 <_fwalk_sglue+0x38>
 8009df8:	4629      	mov	r1, r5
 8009dfa:	4638      	mov	r0, r7
 8009dfc:	47c0      	blx	r8
 8009dfe:	4306      	orrs	r6, r0
 8009e00:	3568      	adds	r5, #104	@ 0x68
 8009e02:	e7e9      	b.n	8009dd8 <_fwalk_sglue+0x10>

08009e04 <siprintf>:
 8009e04:	b40e      	push	{r1, r2, r3}
 8009e06:	b500      	push	{lr}
 8009e08:	b09c      	sub	sp, #112	@ 0x70
 8009e0a:	ab1d      	add	r3, sp, #116	@ 0x74
 8009e0c:	9002      	str	r0, [sp, #8]
 8009e0e:	9006      	str	r0, [sp, #24]
 8009e10:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009e14:	4809      	ldr	r0, [pc, #36]	@ (8009e3c <siprintf+0x38>)
 8009e16:	9107      	str	r1, [sp, #28]
 8009e18:	9104      	str	r1, [sp, #16]
 8009e1a:	4909      	ldr	r1, [pc, #36]	@ (8009e40 <siprintf+0x3c>)
 8009e1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e20:	9105      	str	r1, [sp, #20]
 8009e22:	6800      	ldr	r0, [r0, #0]
 8009e24:	9301      	str	r3, [sp, #4]
 8009e26:	a902      	add	r1, sp, #8
 8009e28:	f002 fbb4 	bl	800c594 <_svfiprintf_r>
 8009e2c:	9b02      	ldr	r3, [sp, #8]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	701a      	strb	r2, [r3, #0]
 8009e32:	b01c      	add	sp, #112	@ 0x70
 8009e34:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e38:	b003      	add	sp, #12
 8009e3a:	4770      	bx	lr
 8009e3c:	20000108 	.word	0x20000108
 8009e40:	ffff0208 	.word	0xffff0208

08009e44 <__sread>:
 8009e44:	b510      	push	{r4, lr}
 8009e46:	460c      	mov	r4, r1
 8009e48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e4c:	f000 f86c 	bl	8009f28 <_read_r>
 8009e50:	2800      	cmp	r0, #0
 8009e52:	bfab      	itete	ge
 8009e54:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009e56:	89a3      	ldrhlt	r3, [r4, #12]
 8009e58:	181b      	addge	r3, r3, r0
 8009e5a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009e5e:	bfac      	ite	ge
 8009e60:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009e62:	81a3      	strhlt	r3, [r4, #12]
 8009e64:	bd10      	pop	{r4, pc}

08009e66 <__swrite>:
 8009e66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e6a:	461f      	mov	r7, r3
 8009e6c:	898b      	ldrh	r3, [r1, #12]
 8009e6e:	05db      	lsls	r3, r3, #23
 8009e70:	4605      	mov	r5, r0
 8009e72:	460c      	mov	r4, r1
 8009e74:	4616      	mov	r6, r2
 8009e76:	d505      	bpl.n	8009e84 <__swrite+0x1e>
 8009e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e7c:	2302      	movs	r3, #2
 8009e7e:	2200      	movs	r2, #0
 8009e80:	f000 f840 	bl	8009f04 <_lseek_r>
 8009e84:	89a3      	ldrh	r3, [r4, #12]
 8009e86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e8e:	81a3      	strh	r3, [r4, #12]
 8009e90:	4632      	mov	r2, r6
 8009e92:	463b      	mov	r3, r7
 8009e94:	4628      	mov	r0, r5
 8009e96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e9a:	f000 b857 	b.w	8009f4c <_write_r>

08009e9e <__sseek>:
 8009e9e:	b510      	push	{r4, lr}
 8009ea0:	460c      	mov	r4, r1
 8009ea2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ea6:	f000 f82d 	bl	8009f04 <_lseek_r>
 8009eaa:	1c43      	adds	r3, r0, #1
 8009eac:	89a3      	ldrh	r3, [r4, #12]
 8009eae:	bf15      	itete	ne
 8009eb0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009eb2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009eb6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009eba:	81a3      	strheq	r3, [r4, #12]
 8009ebc:	bf18      	it	ne
 8009ebe:	81a3      	strhne	r3, [r4, #12]
 8009ec0:	bd10      	pop	{r4, pc}

08009ec2 <__sclose>:
 8009ec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ec6:	f000 b80d 	b.w	8009ee4 <_close_r>

08009eca <memset>:
 8009eca:	4402      	add	r2, r0
 8009ecc:	4603      	mov	r3, r0
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d100      	bne.n	8009ed4 <memset+0xa>
 8009ed2:	4770      	bx	lr
 8009ed4:	f803 1b01 	strb.w	r1, [r3], #1
 8009ed8:	e7f9      	b.n	8009ece <memset+0x4>
	...

08009edc <_localeconv_r>:
 8009edc:	4800      	ldr	r0, [pc, #0]	@ (8009ee0 <_localeconv_r+0x4>)
 8009ede:	4770      	bx	lr
 8009ee0:	20000248 	.word	0x20000248

08009ee4 <_close_r>:
 8009ee4:	b538      	push	{r3, r4, r5, lr}
 8009ee6:	4d06      	ldr	r5, [pc, #24]	@ (8009f00 <_close_r+0x1c>)
 8009ee8:	2300      	movs	r3, #0
 8009eea:	4604      	mov	r4, r0
 8009eec:	4608      	mov	r0, r1
 8009eee:	602b      	str	r3, [r5, #0]
 8009ef0:	f7f7 fbce 	bl	8001690 <_close>
 8009ef4:	1c43      	adds	r3, r0, #1
 8009ef6:	d102      	bne.n	8009efe <_close_r+0x1a>
 8009ef8:	682b      	ldr	r3, [r5, #0]
 8009efa:	b103      	cbz	r3, 8009efe <_close_r+0x1a>
 8009efc:	6023      	str	r3, [r4, #0]
 8009efe:	bd38      	pop	{r3, r4, r5, pc}
 8009f00:	2000209c 	.word	0x2000209c

08009f04 <_lseek_r>:
 8009f04:	b538      	push	{r3, r4, r5, lr}
 8009f06:	4d07      	ldr	r5, [pc, #28]	@ (8009f24 <_lseek_r+0x20>)
 8009f08:	4604      	mov	r4, r0
 8009f0a:	4608      	mov	r0, r1
 8009f0c:	4611      	mov	r1, r2
 8009f0e:	2200      	movs	r2, #0
 8009f10:	602a      	str	r2, [r5, #0]
 8009f12:	461a      	mov	r2, r3
 8009f14:	f7f7 fbe3 	bl	80016de <_lseek>
 8009f18:	1c43      	adds	r3, r0, #1
 8009f1a:	d102      	bne.n	8009f22 <_lseek_r+0x1e>
 8009f1c:	682b      	ldr	r3, [r5, #0]
 8009f1e:	b103      	cbz	r3, 8009f22 <_lseek_r+0x1e>
 8009f20:	6023      	str	r3, [r4, #0]
 8009f22:	bd38      	pop	{r3, r4, r5, pc}
 8009f24:	2000209c 	.word	0x2000209c

08009f28 <_read_r>:
 8009f28:	b538      	push	{r3, r4, r5, lr}
 8009f2a:	4d07      	ldr	r5, [pc, #28]	@ (8009f48 <_read_r+0x20>)
 8009f2c:	4604      	mov	r4, r0
 8009f2e:	4608      	mov	r0, r1
 8009f30:	4611      	mov	r1, r2
 8009f32:	2200      	movs	r2, #0
 8009f34:	602a      	str	r2, [r5, #0]
 8009f36:	461a      	mov	r2, r3
 8009f38:	f7f7 fb71 	bl	800161e <_read>
 8009f3c:	1c43      	adds	r3, r0, #1
 8009f3e:	d102      	bne.n	8009f46 <_read_r+0x1e>
 8009f40:	682b      	ldr	r3, [r5, #0]
 8009f42:	b103      	cbz	r3, 8009f46 <_read_r+0x1e>
 8009f44:	6023      	str	r3, [r4, #0]
 8009f46:	bd38      	pop	{r3, r4, r5, pc}
 8009f48:	2000209c 	.word	0x2000209c

08009f4c <_write_r>:
 8009f4c:	b538      	push	{r3, r4, r5, lr}
 8009f4e:	4d07      	ldr	r5, [pc, #28]	@ (8009f6c <_write_r+0x20>)
 8009f50:	4604      	mov	r4, r0
 8009f52:	4608      	mov	r0, r1
 8009f54:	4611      	mov	r1, r2
 8009f56:	2200      	movs	r2, #0
 8009f58:	602a      	str	r2, [r5, #0]
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	f7f7 fb7c 	bl	8001658 <_write>
 8009f60:	1c43      	adds	r3, r0, #1
 8009f62:	d102      	bne.n	8009f6a <_write_r+0x1e>
 8009f64:	682b      	ldr	r3, [r5, #0]
 8009f66:	b103      	cbz	r3, 8009f6a <_write_r+0x1e>
 8009f68:	6023      	str	r3, [r4, #0]
 8009f6a:	bd38      	pop	{r3, r4, r5, pc}
 8009f6c:	2000209c 	.word	0x2000209c

08009f70 <__errno>:
 8009f70:	4b01      	ldr	r3, [pc, #4]	@ (8009f78 <__errno+0x8>)
 8009f72:	6818      	ldr	r0, [r3, #0]
 8009f74:	4770      	bx	lr
 8009f76:	bf00      	nop
 8009f78:	20000108 	.word	0x20000108

08009f7c <__libc_init_array>:
 8009f7c:	b570      	push	{r4, r5, r6, lr}
 8009f7e:	4d0d      	ldr	r5, [pc, #52]	@ (8009fb4 <__libc_init_array+0x38>)
 8009f80:	4c0d      	ldr	r4, [pc, #52]	@ (8009fb8 <__libc_init_array+0x3c>)
 8009f82:	1b64      	subs	r4, r4, r5
 8009f84:	10a4      	asrs	r4, r4, #2
 8009f86:	2600      	movs	r6, #0
 8009f88:	42a6      	cmp	r6, r4
 8009f8a:	d109      	bne.n	8009fa0 <__libc_init_array+0x24>
 8009f8c:	4d0b      	ldr	r5, [pc, #44]	@ (8009fbc <__libc_init_array+0x40>)
 8009f8e:	4c0c      	ldr	r4, [pc, #48]	@ (8009fc0 <__libc_init_array+0x44>)
 8009f90:	f003 fb70 	bl	800d674 <_init>
 8009f94:	1b64      	subs	r4, r4, r5
 8009f96:	10a4      	asrs	r4, r4, #2
 8009f98:	2600      	movs	r6, #0
 8009f9a:	42a6      	cmp	r6, r4
 8009f9c:	d105      	bne.n	8009faa <__libc_init_array+0x2e>
 8009f9e:	bd70      	pop	{r4, r5, r6, pc}
 8009fa0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fa4:	4798      	blx	r3
 8009fa6:	3601      	adds	r6, #1
 8009fa8:	e7ee      	b.n	8009f88 <__libc_init_array+0xc>
 8009faa:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fae:	4798      	blx	r3
 8009fb0:	3601      	adds	r6, #1
 8009fb2:	e7f2      	b.n	8009f9a <__libc_init_array+0x1e>
 8009fb4:	0800db20 	.word	0x0800db20
 8009fb8:	0800db20 	.word	0x0800db20
 8009fbc:	0800db20 	.word	0x0800db20
 8009fc0:	0800db24 	.word	0x0800db24

08009fc4 <__retarget_lock_init_recursive>:
 8009fc4:	4770      	bx	lr

08009fc6 <__retarget_lock_acquire_recursive>:
 8009fc6:	4770      	bx	lr

08009fc8 <__retarget_lock_release_recursive>:
 8009fc8:	4770      	bx	lr
	...

08009fcc <nanf>:
 8009fcc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009fd4 <nanf+0x8>
 8009fd0:	4770      	bx	lr
 8009fd2:	bf00      	nop
 8009fd4:	7fc00000 	.word	0x7fc00000

08009fd8 <quorem>:
 8009fd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fdc:	6903      	ldr	r3, [r0, #16]
 8009fde:	690c      	ldr	r4, [r1, #16]
 8009fe0:	42a3      	cmp	r3, r4
 8009fe2:	4607      	mov	r7, r0
 8009fe4:	db7e      	blt.n	800a0e4 <quorem+0x10c>
 8009fe6:	3c01      	subs	r4, #1
 8009fe8:	f101 0814 	add.w	r8, r1, #20
 8009fec:	00a3      	lsls	r3, r4, #2
 8009fee:	f100 0514 	add.w	r5, r0, #20
 8009ff2:	9300      	str	r3, [sp, #0]
 8009ff4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009ff8:	9301      	str	r3, [sp, #4]
 8009ffa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009ffe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a002:	3301      	adds	r3, #1
 800a004:	429a      	cmp	r2, r3
 800a006:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a00a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a00e:	d32e      	bcc.n	800a06e <quorem+0x96>
 800a010:	f04f 0a00 	mov.w	sl, #0
 800a014:	46c4      	mov	ip, r8
 800a016:	46ae      	mov	lr, r5
 800a018:	46d3      	mov	fp, sl
 800a01a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a01e:	b298      	uxth	r0, r3
 800a020:	fb06 a000 	mla	r0, r6, r0, sl
 800a024:	0c02      	lsrs	r2, r0, #16
 800a026:	0c1b      	lsrs	r3, r3, #16
 800a028:	fb06 2303 	mla	r3, r6, r3, r2
 800a02c:	f8de 2000 	ldr.w	r2, [lr]
 800a030:	b280      	uxth	r0, r0
 800a032:	b292      	uxth	r2, r2
 800a034:	1a12      	subs	r2, r2, r0
 800a036:	445a      	add	r2, fp
 800a038:	f8de 0000 	ldr.w	r0, [lr]
 800a03c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a040:	b29b      	uxth	r3, r3
 800a042:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a046:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a04a:	b292      	uxth	r2, r2
 800a04c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a050:	45e1      	cmp	r9, ip
 800a052:	f84e 2b04 	str.w	r2, [lr], #4
 800a056:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a05a:	d2de      	bcs.n	800a01a <quorem+0x42>
 800a05c:	9b00      	ldr	r3, [sp, #0]
 800a05e:	58eb      	ldr	r3, [r5, r3]
 800a060:	b92b      	cbnz	r3, 800a06e <quorem+0x96>
 800a062:	9b01      	ldr	r3, [sp, #4]
 800a064:	3b04      	subs	r3, #4
 800a066:	429d      	cmp	r5, r3
 800a068:	461a      	mov	r2, r3
 800a06a:	d32f      	bcc.n	800a0cc <quorem+0xf4>
 800a06c:	613c      	str	r4, [r7, #16]
 800a06e:	4638      	mov	r0, r7
 800a070:	f001 f9c2 	bl	800b3f8 <__mcmp>
 800a074:	2800      	cmp	r0, #0
 800a076:	db25      	blt.n	800a0c4 <quorem+0xec>
 800a078:	4629      	mov	r1, r5
 800a07a:	2000      	movs	r0, #0
 800a07c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a080:	f8d1 c000 	ldr.w	ip, [r1]
 800a084:	fa1f fe82 	uxth.w	lr, r2
 800a088:	fa1f f38c 	uxth.w	r3, ip
 800a08c:	eba3 030e 	sub.w	r3, r3, lr
 800a090:	4403      	add	r3, r0
 800a092:	0c12      	lsrs	r2, r2, #16
 800a094:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a098:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a09c:	b29b      	uxth	r3, r3
 800a09e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0a2:	45c1      	cmp	r9, r8
 800a0a4:	f841 3b04 	str.w	r3, [r1], #4
 800a0a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a0ac:	d2e6      	bcs.n	800a07c <quorem+0xa4>
 800a0ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a0b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a0b6:	b922      	cbnz	r2, 800a0c2 <quorem+0xea>
 800a0b8:	3b04      	subs	r3, #4
 800a0ba:	429d      	cmp	r5, r3
 800a0bc:	461a      	mov	r2, r3
 800a0be:	d30b      	bcc.n	800a0d8 <quorem+0x100>
 800a0c0:	613c      	str	r4, [r7, #16]
 800a0c2:	3601      	adds	r6, #1
 800a0c4:	4630      	mov	r0, r6
 800a0c6:	b003      	add	sp, #12
 800a0c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0cc:	6812      	ldr	r2, [r2, #0]
 800a0ce:	3b04      	subs	r3, #4
 800a0d0:	2a00      	cmp	r2, #0
 800a0d2:	d1cb      	bne.n	800a06c <quorem+0x94>
 800a0d4:	3c01      	subs	r4, #1
 800a0d6:	e7c6      	b.n	800a066 <quorem+0x8e>
 800a0d8:	6812      	ldr	r2, [r2, #0]
 800a0da:	3b04      	subs	r3, #4
 800a0dc:	2a00      	cmp	r2, #0
 800a0de:	d1ef      	bne.n	800a0c0 <quorem+0xe8>
 800a0e0:	3c01      	subs	r4, #1
 800a0e2:	e7ea      	b.n	800a0ba <quorem+0xe2>
 800a0e4:	2000      	movs	r0, #0
 800a0e6:	e7ee      	b.n	800a0c6 <quorem+0xee>

0800a0e8 <_dtoa_r>:
 800a0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ec:	69c7      	ldr	r7, [r0, #28]
 800a0ee:	b099      	sub	sp, #100	@ 0x64
 800a0f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a0f4:	ec55 4b10 	vmov	r4, r5, d0
 800a0f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a0fa:	9109      	str	r1, [sp, #36]	@ 0x24
 800a0fc:	4683      	mov	fp, r0
 800a0fe:	920e      	str	r2, [sp, #56]	@ 0x38
 800a100:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a102:	b97f      	cbnz	r7, 800a124 <_dtoa_r+0x3c>
 800a104:	2010      	movs	r0, #16
 800a106:	f000 fdfd 	bl	800ad04 <malloc>
 800a10a:	4602      	mov	r2, r0
 800a10c:	f8cb 001c 	str.w	r0, [fp, #28]
 800a110:	b920      	cbnz	r0, 800a11c <_dtoa_r+0x34>
 800a112:	4ba7      	ldr	r3, [pc, #668]	@ (800a3b0 <_dtoa_r+0x2c8>)
 800a114:	21ef      	movs	r1, #239	@ 0xef
 800a116:	48a7      	ldr	r0, [pc, #668]	@ (800a3b4 <_dtoa_r+0x2cc>)
 800a118:	f002 fc36 	bl	800c988 <__assert_func>
 800a11c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a120:	6007      	str	r7, [r0, #0]
 800a122:	60c7      	str	r7, [r0, #12]
 800a124:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a128:	6819      	ldr	r1, [r3, #0]
 800a12a:	b159      	cbz	r1, 800a144 <_dtoa_r+0x5c>
 800a12c:	685a      	ldr	r2, [r3, #4]
 800a12e:	604a      	str	r2, [r1, #4]
 800a130:	2301      	movs	r3, #1
 800a132:	4093      	lsls	r3, r2
 800a134:	608b      	str	r3, [r1, #8]
 800a136:	4658      	mov	r0, fp
 800a138:	f000 feda 	bl	800aef0 <_Bfree>
 800a13c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a140:	2200      	movs	r2, #0
 800a142:	601a      	str	r2, [r3, #0]
 800a144:	1e2b      	subs	r3, r5, #0
 800a146:	bfb9      	ittee	lt
 800a148:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a14c:	9303      	strlt	r3, [sp, #12]
 800a14e:	2300      	movge	r3, #0
 800a150:	6033      	strge	r3, [r6, #0]
 800a152:	9f03      	ldr	r7, [sp, #12]
 800a154:	4b98      	ldr	r3, [pc, #608]	@ (800a3b8 <_dtoa_r+0x2d0>)
 800a156:	bfbc      	itt	lt
 800a158:	2201      	movlt	r2, #1
 800a15a:	6032      	strlt	r2, [r6, #0]
 800a15c:	43bb      	bics	r3, r7
 800a15e:	d112      	bne.n	800a186 <_dtoa_r+0x9e>
 800a160:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a162:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a166:	6013      	str	r3, [r2, #0]
 800a168:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a16c:	4323      	orrs	r3, r4
 800a16e:	f000 854d 	beq.w	800ac0c <_dtoa_r+0xb24>
 800a172:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a174:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a3cc <_dtoa_r+0x2e4>
 800a178:	2b00      	cmp	r3, #0
 800a17a:	f000 854f 	beq.w	800ac1c <_dtoa_r+0xb34>
 800a17e:	f10a 0303 	add.w	r3, sl, #3
 800a182:	f000 bd49 	b.w	800ac18 <_dtoa_r+0xb30>
 800a186:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a18a:	2200      	movs	r2, #0
 800a18c:	ec51 0b17 	vmov	r0, r1, d7
 800a190:	2300      	movs	r3, #0
 800a192:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a196:	f7f6 fc9f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a19a:	4680      	mov	r8, r0
 800a19c:	b158      	cbz	r0, 800a1b6 <_dtoa_r+0xce>
 800a19e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a1a0:	2301      	movs	r3, #1
 800a1a2:	6013      	str	r3, [r2, #0]
 800a1a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a1a6:	b113      	cbz	r3, 800a1ae <_dtoa_r+0xc6>
 800a1a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a1aa:	4b84      	ldr	r3, [pc, #528]	@ (800a3bc <_dtoa_r+0x2d4>)
 800a1ac:	6013      	str	r3, [r2, #0]
 800a1ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a3d0 <_dtoa_r+0x2e8>
 800a1b2:	f000 bd33 	b.w	800ac1c <_dtoa_r+0xb34>
 800a1b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a1ba:	aa16      	add	r2, sp, #88	@ 0x58
 800a1bc:	a917      	add	r1, sp, #92	@ 0x5c
 800a1be:	4658      	mov	r0, fp
 800a1c0:	f001 fa3a 	bl	800b638 <__d2b>
 800a1c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a1c8:	4681      	mov	r9, r0
 800a1ca:	2e00      	cmp	r6, #0
 800a1cc:	d077      	beq.n	800a2be <_dtoa_r+0x1d6>
 800a1ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a1d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a1e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a1e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	4b74      	ldr	r3, [pc, #464]	@ (800a3c0 <_dtoa_r+0x2d8>)
 800a1ee:	f7f6 f853 	bl	8000298 <__aeabi_dsub>
 800a1f2:	a369      	add	r3, pc, #420	@ (adr r3, 800a398 <_dtoa_r+0x2b0>)
 800a1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1f8:	f7f6 fa06 	bl	8000608 <__aeabi_dmul>
 800a1fc:	a368      	add	r3, pc, #416	@ (adr r3, 800a3a0 <_dtoa_r+0x2b8>)
 800a1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a202:	f7f6 f84b 	bl	800029c <__adddf3>
 800a206:	4604      	mov	r4, r0
 800a208:	4630      	mov	r0, r6
 800a20a:	460d      	mov	r5, r1
 800a20c:	f7f6 f992 	bl	8000534 <__aeabi_i2d>
 800a210:	a365      	add	r3, pc, #404	@ (adr r3, 800a3a8 <_dtoa_r+0x2c0>)
 800a212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a216:	f7f6 f9f7 	bl	8000608 <__aeabi_dmul>
 800a21a:	4602      	mov	r2, r0
 800a21c:	460b      	mov	r3, r1
 800a21e:	4620      	mov	r0, r4
 800a220:	4629      	mov	r1, r5
 800a222:	f7f6 f83b 	bl	800029c <__adddf3>
 800a226:	4604      	mov	r4, r0
 800a228:	460d      	mov	r5, r1
 800a22a:	f7f6 fc9d 	bl	8000b68 <__aeabi_d2iz>
 800a22e:	2200      	movs	r2, #0
 800a230:	4607      	mov	r7, r0
 800a232:	2300      	movs	r3, #0
 800a234:	4620      	mov	r0, r4
 800a236:	4629      	mov	r1, r5
 800a238:	f7f6 fc58 	bl	8000aec <__aeabi_dcmplt>
 800a23c:	b140      	cbz	r0, 800a250 <_dtoa_r+0x168>
 800a23e:	4638      	mov	r0, r7
 800a240:	f7f6 f978 	bl	8000534 <__aeabi_i2d>
 800a244:	4622      	mov	r2, r4
 800a246:	462b      	mov	r3, r5
 800a248:	f7f6 fc46 	bl	8000ad8 <__aeabi_dcmpeq>
 800a24c:	b900      	cbnz	r0, 800a250 <_dtoa_r+0x168>
 800a24e:	3f01      	subs	r7, #1
 800a250:	2f16      	cmp	r7, #22
 800a252:	d851      	bhi.n	800a2f8 <_dtoa_r+0x210>
 800a254:	4b5b      	ldr	r3, [pc, #364]	@ (800a3c4 <_dtoa_r+0x2dc>)
 800a256:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a25e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a262:	f7f6 fc43 	bl	8000aec <__aeabi_dcmplt>
 800a266:	2800      	cmp	r0, #0
 800a268:	d048      	beq.n	800a2fc <_dtoa_r+0x214>
 800a26a:	3f01      	subs	r7, #1
 800a26c:	2300      	movs	r3, #0
 800a26e:	9312      	str	r3, [sp, #72]	@ 0x48
 800a270:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a272:	1b9b      	subs	r3, r3, r6
 800a274:	1e5a      	subs	r2, r3, #1
 800a276:	bf44      	itt	mi
 800a278:	f1c3 0801 	rsbmi	r8, r3, #1
 800a27c:	2300      	movmi	r3, #0
 800a27e:	9208      	str	r2, [sp, #32]
 800a280:	bf54      	ite	pl
 800a282:	f04f 0800 	movpl.w	r8, #0
 800a286:	9308      	strmi	r3, [sp, #32]
 800a288:	2f00      	cmp	r7, #0
 800a28a:	db39      	blt.n	800a300 <_dtoa_r+0x218>
 800a28c:	9b08      	ldr	r3, [sp, #32]
 800a28e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a290:	443b      	add	r3, r7
 800a292:	9308      	str	r3, [sp, #32]
 800a294:	2300      	movs	r3, #0
 800a296:	930a      	str	r3, [sp, #40]	@ 0x28
 800a298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a29a:	2b09      	cmp	r3, #9
 800a29c:	d864      	bhi.n	800a368 <_dtoa_r+0x280>
 800a29e:	2b05      	cmp	r3, #5
 800a2a0:	bfc4      	itt	gt
 800a2a2:	3b04      	subgt	r3, #4
 800a2a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a2a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2a8:	f1a3 0302 	sub.w	r3, r3, #2
 800a2ac:	bfcc      	ite	gt
 800a2ae:	2400      	movgt	r4, #0
 800a2b0:	2401      	movle	r4, #1
 800a2b2:	2b03      	cmp	r3, #3
 800a2b4:	d863      	bhi.n	800a37e <_dtoa_r+0x296>
 800a2b6:	e8df f003 	tbb	[pc, r3]
 800a2ba:	372a      	.short	0x372a
 800a2bc:	5535      	.short	0x5535
 800a2be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a2c2:	441e      	add	r6, r3
 800a2c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a2c8:	2b20      	cmp	r3, #32
 800a2ca:	bfc1      	itttt	gt
 800a2cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a2d0:	409f      	lslgt	r7, r3
 800a2d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a2d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a2da:	bfd6      	itet	le
 800a2dc:	f1c3 0320 	rsble	r3, r3, #32
 800a2e0:	ea47 0003 	orrgt.w	r0, r7, r3
 800a2e4:	fa04 f003 	lslle.w	r0, r4, r3
 800a2e8:	f7f6 f914 	bl	8000514 <__aeabi_ui2d>
 800a2ec:	2201      	movs	r2, #1
 800a2ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a2f2:	3e01      	subs	r6, #1
 800a2f4:	9214      	str	r2, [sp, #80]	@ 0x50
 800a2f6:	e777      	b.n	800a1e8 <_dtoa_r+0x100>
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	e7b8      	b.n	800a26e <_dtoa_r+0x186>
 800a2fc:	9012      	str	r0, [sp, #72]	@ 0x48
 800a2fe:	e7b7      	b.n	800a270 <_dtoa_r+0x188>
 800a300:	427b      	negs	r3, r7
 800a302:	930a      	str	r3, [sp, #40]	@ 0x28
 800a304:	2300      	movs	r3, #0
 800a306:	eba8 0807 	sub.w	r8, r8, r7
 800a30a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a30c:	e7c4      	b.n	800a298 <_dtoa_r+0x1b0>
 800a30e:	2300      	movs	r3, #0
 800a310:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a312:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a314:	2b00      	cmp	r3, #0
 800a316:	dc35      	bgt.n	800a384 <_dtoa_r+0x29c>
 800a318:	2301      	movs	r3, #1
 800a31a:	9300      	str	r3, [sp, #0]
 800a31c:	9307      	str	r3, [sp, #28]
 800a31e:	461a      	mov	r2, r3
 800a320:	920e      	str	r2, [sp, #56]	@ 0x38
 800a322:	e00b      	b.n	800a33c <_dtoa_r+0x254>
 800a324:	2301      	movs	r3, #1
 800a326:	e7f3      	b.n	800a310 <_dtoa_r+0x228>
 800a328:	2300      	movs	r3, #0
 800a32a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a32c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a32e:	18fb      	adds	r3, r7, r3
 800a330:	9300      	str	r3, [sp, #0]
 800a332:	3301      	adds	r3, #1
 800a334:	2b01      	cmp	r3, #1
 800a336:	9307      	str	r3, [sp, #28]
 800a338:	bfb8      	it	lt
 800a33a:	2301      	movlt	r3, #1
 800a33c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a340:	2100      	movs	r1, #0
 800a342:	2204      	movs	r2, #4
 800a344:	f102 0514 	add.w	r5, r2, #20
 800a348:	429d      	cmp	r5, r3
 800a34a:	d91f      	bls.n	800a38c <_dtoa_r+0x2a4>
 800a34c:	6041      	str	r1, [r0, #4]
 800a34e:	4658      	mov	r0, fp
 800a350:	f000 fd8e 	bl	800ae70 <_Balloc>
 800a354:	4682      	mov	sl, r0
 800a356:	2800      	cmp	r0, #0
 800a358:	d13c      	bne.n	800a3d4 <_dtoa_r+0x2ec>
 800a35a:	4b1b      	ldr	r3, [pc, #108]	@ (800a3c8 <_dtoa_r+0x2e0>)
 800a35c:	4602      	mov	r2, r0
 800a35e:	f240 11af 	movw	r1, #431	@ 0x1af
 800a362:	e6d8      	b.n	800a116 <_dtoa_r+0x2e>
 800a364:	2301      	movs	r3, #1
 800a366:	e7e0      	b.n	800a32a <_dtoa_r+0x242>
 800a368:	2401      	movs	r4, #1
 800a36a:	2300      	movs	r3, #0
 800a36c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a36e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a370:	f04f 33ff 	mov.w	r3, #4294967295
 800a374:	9300      	str	r3, [sp, #0]
 800a376:	9307      	str	r3, [sp, #28]
 800a378:	2200      	movs	r2, #0
 800a37a:	2312      	movs	r3, #18
 800a37c:	e7d0      	b.n	800a320 <_dtoa_r+0x238>
 800a37e:	2301      	movs	r3, #1
 800a380:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a382:	e7f5      	b.n	800a370 <_dtoa_r+0x288>
 800a384:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a386:	9300      	str	r3, [sp, #0]
 800a388:	9307      	str	r3, [sp, #28]
 800a38a:	e7d7      	b.n	800a33c <_dtoa_r+0x254>
 800a38c:	3101      	adds	r1, #1
 800a38e:	0052      	lsls	r2, r2, #1
 800a390:	e7d8      	b.n	800a344 <_dtoa_r+0x25c>
 800a392:	bf00      	nop
 800a394:	f3af 8000 	nop.w
 800a398:	636f4361 	.word	0x636f4361
 800a39c:	3fd287a7 	.word	0x3fd287a7
 800a3a0:	8b60c8b3 	.word	0x8b60c8b3
 800a3a4:	3fc68a28 	.word	0x3fc68a28
 800a3a8:	509f79fb 	.word	0x509f79fb
 800a3ac:	3fd34413 	.word	0x3fd34413
 800a3b0:	0800d732 	.word	0x0800d732
 800a3b4:	0800d749 	.word	0x0800d749
 800a3b8:	7ff00000 	.word	0x7ff00000
 800a3bc:	0800d6fd 	.word	0x0800d6fd
 800a3c0:	3ff80000 	.word	0x3ff80000
 800a3c4:	0800d840 	.word	0x0800d840
 800a3c8:	0800d7a1 	.word	0x0800d7a1
 800a3cc:	0800d72e 	.word	0x0800d72e
 800a3d0:	0800d6fc 	.word	0x0800d6fc
 800a3d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a3d8:	6018      	str	r0, [r3, #0]
 800a3da:	9b07      	ldr	r3, [sp, #28]
 800a3dc:	2b0e      	cmp	r3, #14
 800a3de:	f200 80a4 	bhi.w	800a52a <_dtoa_r+0x442>
 800a3e2:	2c00      	cmp	r4, #0
 800a3e4:	f000 80a1 	beq.w	800a52a <_dtoa_r+0x442>
 800a3e8:	2f00      	cmp	r7, #0
 800a3ea:	dd33      	ble.n	800a454 <_dtoa_r+0x36c>
 800a3ec:	4bad      	ldr	r3, [pc, #692]	@ (800a6a4 <_dtoa_r+0x5bc>)
 800a3ee:	f007 020f 	and.w	r2, r7, #15
 800a3f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3f6:	ed93 7b00 	vldr	d7, [r3]
 800a3fa:	05f8      	lsls	r0, r7, #23
 800a3fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a400:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a404:	d516      	bpl.n	800a434 <_dtoa_r+0x34c>
 800a406:	4ba8      	ldr	r3, [pc, #672]	@ (800a6a8 <_dtoa_r+0x5c0>)
 800a408:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a40c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a410:	f7f6 fa24 	bl	800085c <__aeabi_ddiv>
 800a414:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a418:	f004 040f 	and.w	r4, r4, #15
 800a41c:	2603      	movs	r6, #3
 800a41e:	4da2      	ldr	r5, [pc, #648]	@ (800a6a8 <_dtoa_r+0x5c0>)
 800a420:	b954      	cbnz	r4, 800a438 <_dtoa_r+0x350>
 800a422:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a426:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a42a:	f7f6 fa17 	bl	800085c <__aeabi_ddiv>
 800a42e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a432:	e028      	b.n	800a486 <_dtoa_r+0x39e>
 800a434:	2602      	movs	r6, #2
 800a436:	e7f2      	b.n	800a41e <_dtoa_r+0x336>
 800a438:	07e1      	lsls	r1, r4, #31
 800a43a:	d508      	bpl.n	800a44e <_dtoa_r+0x366>
 800a43c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a440:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a444:	f7f6 f8e0 	bl	8000608 <__aeabi_dmul>
 800a448:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a44c:	3601      	adds	r6, #1
 800a44e:	1064      	asrs	r4, r4, #1
 800a450:	3508      	adds	r5, #8
 800a452:	e7e5      	b.n	800a420 <_dtoa_r+0x338>
 800a454:	f000 80d2 	beq.w	800a5fc <_dtoa_r+0x514>
 800a458:	427c      	negs	r4, r7
 800a45a:	4b92      	ldr	r3, [pc, #584]	@ (800a6a4 <_dtoa_r+0x5bc>)
 800a45c:	4d92      	ldr	r5, [pc, #584]	@ (800a6a8 <_dtoa_r+0x5c0>)
 800a45e:	f004 020f 	and.w	r2, r4, #15
 800a462:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a46a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a46e:	f7f6 f8cb 	bl	8000608 <__aeabi_dmul>
 800a472:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a476:	1124      	asrs	r4, r4, #4
 800a478:	2300      	movs	r3, #0
 800a47a:	2602      	movs	r6, #2
 800a47c:	2c00      	cmp	r4, #0
 800a47e:	f040 80b2 	bne.w	800a5e6 <_dtoa_r+0x4fe>
 800a482:	2b00      	cmp	r3, #0
 800a484:	d1d3      	bne.n	800a42e <_dtoa_r+0x346>
 800a486:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a488:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f000 80b7 	beq.w	800a600 <_dtoa_r+0x518>
 800a492:	4b86      	ldr	r3, [pc, #536]	@ (800a6ac <_dtoa_r+0x5c4>)
 800a494:	2200      	movs	r2, #0
 800a496:	4620      	mov	r0, r4
 800a498:	4629      	mov	r1, r5
 800a49a:	f7f6 fb27 	bl	8000aec <__aeabi_dcmplt>
 800a49e:	2800      	cmp	r0, #0
 800a4a0:	f000 80ae 	beq.w	800a600 <_dtoa_r+0x518>
 800a4a4:	9b07      	ldr	r3, [sp, #28]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	f000 80aa 	beq.w	800a600 <_dtoa_r+0x518>
 800a4ac:	9b00      	ldr	r3, [sp, #0]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	dd37      	ble.n	800a522 <_dtoa_r+0x43a>
 800a4b2:	1e7b      	subs	r3, r7, #1
 800a4b4:	9304      	str	r3, [sp, #16]
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	4b7d      	ldr	r3, [pc, #500]	@ (800a6b0 <_dtoa_r+0x5c8>)
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	4629      	mov	r1, r5
 800a4be:	f7f6 f8a3 	bl	8000608 <__aeabi_dmul>
 800a4c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a4c6:	9c00      	ldr	r4, [sp, #0]
 800a4c8:	3601      	adds	r6, #1
 800a4ca:	4630      	mov	r0, r6
 800a4cc:	f7f6 f832 	bl	8000534 <__aeabi_i2d>
 800a4d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4d4:	f7f6 f898 	bl	8000608 <__aeabi_dmul>
 800a4d8:	4b76      	ldr	r3, [pc, #472]	@ (800a6b4 <_dtoa_r+0x5cc>)
 800a4da:	2200      	movs	r2, #0
 800a4dc:	f7f5 fede 	bl	800029c <__adddf3>
 800a4e0:	4605      	mov	r5, r0
 800a4e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a4e6:	2c00      	cmp	r4, #0
 800a4e8:	f040 808d 	bne.w	800a606 <_dtoa_r+0x51e>
 800a4ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4f0:	4b71      	ldr	r3, [pc, #452]	@ (800a6b8 <_dtoa_r+0x5d0>)
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	f7f5 fed0 	bl	8000298 <__aeabi_dsub>
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	460b      	mov	r3, r1
 800a4fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a500:	462a      	mov	r2, r5
 800a502:	4633      	mov	r3, r6
 800a504:	f7f6 fb10 	bl	8000b28 <__aeabi_dcmpgt>
 800a508:	2800      	cmp	r0, #0
 800a50a:	f040 828b 	bne.w	800aa24 <_dtoa_r+0x93c>
 800a50e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a512:	462a      	mov	r2, r5
 800a514:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a518:	f7f6 fae8 	bl	8000aec <__aeabi_dcmplt>
 800a51c:	2800      	cmp	r0, #0
 800a51e:	f040 8128 	bne.w	800a772 <_dtoa_r+0x68a>
 800a522:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a526:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a52a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	f2c0 815a 	blt.w	800a7e6 <_dtoa_r+0x6fe>
 800a532:	2f0e      	cmp	r7, #14
 800a534:	f300 8157 	bgt.w	800a7e6 <_dtoa_r+0x6fe>
 800a538:	4b5a      	ldr	r3, [pc, #360]	@ (800a6a4 <_dtoa_r+0x5bc>)
 800a53a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a53e:	ed93 7b00 	vldr	d7, [r3]
 800a542:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a544:	2b00      	cmp	r3, #0
 800a546:	ed8d 7b00 	vstr	d7, [sp]
 800a54a:	da03      	bge.n	800a554 <_dtoa_r+0x46c>
 800a54c:	9b07      	ldr	r3, [sp, #28]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	f340 8101 	ble.w	800a756 <_dtoa_r+0x66e>
 800a554:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a558:	4656      	mov	r6, sl
 800a55a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a55e:	4620      	mov	r0, r4
 800a560:	4629      	mov	r1, r5
 800a562:	f7f6 f97b 	bl	800085c <__aeabi_ddiv>
 800a566:	f7f6 faff 	bl	8000b68 <__aeabi_d2iz>
 800a56a:	4680      	mov	r8, r0
 800a56c:	f7f5 ffe2 	bl	8000534 <__aeabi_i2d>
 800a570:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a574:	f7f6 f848 	bl	8000608 <__aeabi_dmul>
 800a578:	4602      	mov	r2, r0
 800a57a:	460b      	mov	r3, r1
 800a57c:	4620      	mov	r0, r4
 800a57e:	4629      	mov	r1, r5
 800a580:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a584:	f7f5 fe88 	bl	8000298 <__aeabi_dsub>
 800a588:	f806 4b01 	strb.w	r4, [r6], #1
 800a58c:	9d07      	ldr	r5, [sp, #28]
 800a58e:	eba6 040a 	sub.w	r4, r6, sl
 800a592:	42a5      	cmp	r5, r4
 800a594:	4602      	mov	r2, r0
 800a596:	460b      	mov	r3, r1
 800a598:	f040 8117 	bne.w	800a7ca <_dtoa_r+0x6e2>
 800a59c:	f7f5 fe7e 	bl	800029c <__adddf3>
 800a5a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a5a4:	4604      	mov	r4, r0
 800a5a6:	460d      	mov	r5, r1
 800a5a8:	f7f6 fabe 	bl	8000b28 <__aeabi_dcmpgt>
 800a5ac:	2800      	cmp	r0, #0
 800a5ae:	f040 80f9 	bne.w	800a7a4 <_dtoa_r+0x6bc>
 800a5b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	4629      	mov	r1, r5
 800a5ba:	f7f6 fa8d 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5be:	b118      	cbz	r0, 800a5c8 <_dtoa_r+0x4e0>
 800a5c0:	f018 0f01 	tst.w	r8, #1
 800a5c4:	f040 80ee 	bne.w	800a7a4 <_dtoa_r+0x6bc>
 800a5c8:	4649      	mov	r1, r9
 800a5ca:	4658      	mov	r0, fp
 800a5cc:	f000 fc90 	bl	800aef0 <_Bfree>
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	7033      	strb	r3, [r6, #0]
 800a5d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a5d6:	3701      	adds	r7, #1
 800a5d8:	601f      	str	r7, [r3, #0]
 800a5da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	f000 831d 	beq.w	800ac1c <_dtoa_r+0xb34>
 800a5e2:	601e      	str	r6, [r3, #0]
 800a5e4:	e31a      	b.n	800ac1c <_dtoa_r+0xb34>
 800a5e6:	07e2      	lsls	r2, r4, #31
 800a5e8:	d505      	bpl.n	800a5f6 <_dtoa_r+0x50e>
 800a5ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a5ee:	f7f6 f80b 	bl	8000608 <__aeabi_dmul>
 800a5f2:	3601      	adds	r6, #1
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	1064      	asrs	r4, r4, #1
 800a5f8:	3508      	adds	r5, #8
 800a5fa:	e73f      	b.n	800a47c <_dtoa_r+0x394>
 800a5fc:	2602      	movs	r6, #2
 800a5fe:	e742      	b.n	800a486 <_dtoa_r+0x39e>
 800a600:	9c07      	ldr	r4, [sp, #28]
 800a602:	9704      	str	r7, [sp, #16]
 800a604:	e761      	b.n	800a4ca <_dtoa_r+0x3e2>
 800a606:	4b27      	ldr	r3, [pc, #156]	@ (800a6a4 <_dtoa_r+0x5bc>)
 800a608:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a60a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a60e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a612:	4454      	add	r4, sl
 800a614:	2900      	cmp	r1, #0
 800a616:	d053      	beq.n	800a6c0 <_dtoa_r+0x5d8>
 800a618:	4928      	ldr	r1, [pc, #160]	@ (800a6bc <_dtoa_r+0x5d4>)
 800a61a:	2000      	movs	r0, #0
 800a61c:	f7f6 f91e 	bl	800085c <__aeabi_ddiv>
 800a620:	4633      	mov	r3, r6
 800a622:	462a      	mov	r2, r5
 800a624:	f7f5 fe38 	bl	8000298 <__aeabi_dsub>
 800a628:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a62c:	4656      	mov	r6, sl
 800a62e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a632:	f7f6 fa99 	bl	8000b68 <__aeabi_d2iz>
 800a636:	4605      	mov	r5, r0
 800a638:	f7f5 ff7c 	bl	8000534 <__aeabi_i2d>
 800a63c:	4602      	mov	r2, r0
 800a63e:	460b      	mov	r3, r1
 800a640:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a644:	f7f5 fe28 	bl	8000298 <__aeabi_dsub>
 800a648:	3530      	adds	r5, #48	@ 0x30
 800a64a:	4602      	mov	r2, r0
 800a64c:	460b      	mov	r3, r1
 800a64e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a652:	f806 5b01 	strb.w	r5, [r6], #1
 800a656:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a65a:	f7f6 fa47 	bl	8000aec <__aeabi_dcmplt>
 800a65e:	2800      	cmp	r0, #0
 800a660:	d171      	bne.n	800a746 <_dtoa_r+0x65e>
 800a662:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a666:	4911      	ldr	r1, [pc, #68]	@ (800a6ac <_dtoa_r+0x5c4>)
 800a668:	2000      	movs	r0, #0
 800a66a:	f7f5 fe15 	bl	8000298 <__aeabi_dsub>
 800a66e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a672:	f7f6 fa3b 	bl	8000aec <__aeabi_dcmplt>
 800a676:	2800      	cmp	r0, #0
 800a678:	f040 8095 	bne.w	800a7a6 <_dtoa_r+0x6be>
 800a67c:	42a6      	cmp	r6, r4
 800a67e:	f43f af50 	beq.w	800a522 <_dtoa_r+0x43a>
 800a682:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a686:	4b0a      	ldr	r3, [pc, #40]	@ (800a6b0 <_dtoa_r+0x5c8>)
 800a688:	2200      	movs	r2, #0
 800a68a:	f7f5 ffbd 	bl	8000608 <__aeabi_dmul>
 800a68e:	4b08      	ldr	r3, [pc, #32]	@ (800a6b0 <_dtoa_r+0x5c8>)
 800a690:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a694:	2200      	movs	r2, #0
 800a696:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a69a:	f7f5 ffb5 	bl	8000608 <__aeabi_dmul>
 800a69e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6a2:	e7c4      	b.n	800a62e <_dtoa_r+0x546>
 800a6a4:	0800d840 	.word	0x0800d840
 800a6a8:	0800d818 	.word	0x0800d818
 800a6ac:	3ff00000 	.word	0x3ff00000
 800a6b0:	40240000 	.word	0x40240000
 800a6b4:	401c0000 	.word	0x401c0000
 800a6b8:	40140000 	.word	0x40140000
 800a6bc:	3fe00000 	.word	0x3fe00000
 800a6c0:	4631      	mov	r1, r6
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	f7f5 ffa0 	bl	8000608 <__aeabi_dmul>
 800a6c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a6cc:	9415      	str	r4, [sp, #84]	@ 0x54
 800a6ce:	4656      	mov	r6, sl
 800a6d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6d4:	f7f6 fa48 	bl	8000b68 <__aeabi_d2iz>
 800a6d8:	4605      	mov	r5, r0
 800a6da:	f7f5 ff2b 	bl	8000534 <__aeabi_i2d>
 800a6de:	4602      	mov	r2, r0
 800a6e0:	460b      	mov	r3, r1
 800a6e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6e6:	f7f5 fdd7 	bl	8000298 <__aeabi_dsub>
 800a6ea:	3530      	adds	r5, #48	@ 0x30
 800a6ec:	f806 5b01 	strb.w	r5, [r6], #1
 800a6f0:	4602      	mov	r2, r0
 800a6f2:	460b      	mov	r3, r1
 800a6f4:	42a6      	cmp	r6, r4
 800a6f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a6fa:	f04f 0200 	mov.w	r2, #0
 800a6fe:	d124      	bne.n	800a74a <_dtoa_r+0x662>
 800a700:	4bac      	ldr	r3, [pc, #688]	@ (800a9b4 <_dtoa_r+0x8cc>)
 800a702:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a706:	f7f5 fdc9 	bl	800029c <__adddf3>
 800a70a:	4602      	mov	r2, r0
 800a70c:	460b      	mov	r3, r1
 800a70e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a712:	f7f6 fa09 	bl	8000b28 <__aeabi_dcmpgt>
 800a716:	2800      	cmp	r0, #0
 800a718:	d145      	bne.n	800a7a6 <_dtoa_r+0x6be>
 800a71a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a71e:	49a5      	ldr	r1, [pc, #660]	@ (800a9b4 <_dtoa_r+0x8cc>)
 800a720:	2000      	movs	r0, #0
 800a722:	f7f5 fdb9 	bl	8000298 <__aeabi_dsub>
 800a726:	4602      	mov	r2, r0
 800a728:	460b      	mov	r3, r1
 800a72a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a72e:	f7f6 f9dd 	bl	8000aec <__aeabi_dcmplt>
 800a732:	2800      	cmp	r0, #0
 800a734:	f43f aef5 	beq.w	800a522 <_dtoa_r+0x43a>
 800a738:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a73a:	1e73      	subs	r3, r6, #1
 800a73c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a73e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a742:	2b30      	cmp	r3, #48	@ 0x30
 800a744:	d0f8      	beq.n	800a738 <_dtoa_r+0x650>
 800a746:	9f04      	ldr	r7, [sp, #16]
 800a748:	e73e      	b.n	800a5c8 <_dtoa_r+0x4e0>
 800a74a:	4b9b      	ldr	r3, [pc, #620]	@ (800a9b8 <_dtoa_r+0x8d0>)
 800a74c:	f7f5 ff5c 	bl	8000608 <__aeabi_dmul>
 800a750:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a754:	e7bc      	b.n	800a6d0 <_dtoa_r+0x5e8>
 800a756:	d10c      	bne.n	800a772 <_dtoa_r+0x68a>
 800a758:	4b98      	ldr	r3, [pc, #608]	@ (800a9bc <_dtoa_r+0x8d4>)
 800a75a:	2200      	movs	r2, #0
 800a75c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a760:	f7f5 ff52 	bl	8000608 <__aeabi_dmul>
 800a764:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a768:	f7f6 f9d4 	bl	8000b14 <__aeabi_dcmpge>
 800a76c:	2800      	cmp	r0, #0
 800a76e:	f000 8157 	beq.w	800aa20 <_dtoa_r+0x938>
 800a772:	2400      	movs	r4, #0
 800a774:	4625      	mov	r5, r4
 800a776:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a778:	43db      	mvns	r3, r3
 800a77a:	9304      	str	r3, [sp, #16]
 800a77c:	4656      	mov	r6, sl
 800a77e:	2700      	movs	r7, #0
 800a780:	4621      	mov	r1, r4
 800a782:	4658      	mov	r0, fp
 800a784:	f000 fbb4 	bl	800aef0 <_Bfree>
 800a788:	2d00      	cmp	r5, #0
 800a78a:	d0dc      	beq.n	800a746 <_dtoa_r+0x65e>
 800a78c:	b12f      	cbz	r7, 800a79a <_dtoa_r+0x6b2>
 800a78e:	42af      	cmp	r7, r5
 800a790:	d003      	beq.n	800a79a <_dtoa_r+0x6b2>
 800a792:	4639      	mov	r1, r7
 800a794:	4658      	mov	r0, fp
 800a796:	f000 fbab 	bl	800aef0 <_Bfree>
 800a79a:	4629      	mov	r1, r5
 800a79c:	4658      	mov	r0, fp
 800a79e:	f000 fba7 	bl	800aef0 <_Bfree>
 800a7a2:	e7d0      	b.n	800a746 <_dtoa_r+0x65e>
 800a7a4:	9704      	str	r7, [sp, #16]
 800a7a6:	4633      	mov	r3, r6
 800a7a8:	461e      	mov	r6, r3
 800a7aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a7ae:	2a39      	cmp	r2, #57	@ 0x39
 800a7b0:	d107      	bne.n	800a7c2 <_dtoa_r+0x6da>
 800a7b2:	459a      	cmp	sl, r3
 800a7b4:	d1f8      	bne.n	800a7a8 <_dtoa_r+0x6c0>
 800a7b6:	9a04      	ldr	r2, [sp, #16]
 800a7b8:	3201      	adds	r2, #1
 800a7ba:	9204      	str	r2, [sp, #16]
 800a7bc:	2230      	movs	r2, #48	@ 0x30
 800a7be:	f88a 2000 	strb.w	r2, [sl]
 800a7c2:	781a      	ldrb	r2, [r3, #0]
 800a7c4:	3201      	adds	r2, #1
 800a7c6:	701a      	strb	r2, [r3, #0]
 800a7c8:	e7bd      	b.n	800a746 <_dtoa_r+0x65e>
 800a7ca:	4b7b      	ldr	r3, [pc, #492]	@ (800a9b8 <_dtoa_r+0x8d0>)
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	f7f5 ff1b 	bl	8000608 <__aeabi_dmul>
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	4604      	mov	r4, r0
 800a7d8:	460d      	mov	r5, r1
 800a7da:	f7f6 f97d 	bl	8000ad8 <__aeabi_dcmpeq>
 800a7de:	2800      	cmp	r0, #0
 800a7e0:	f43f aebb 	beq.w	800a55a <_dtoa_r+0x472>
 800a7e4:	e6f0      	b.n	800a5c8 <_dtoa_r+0x4e0>
 800a7e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a7e8:	2a00      	cmp	r2, #0
 800a7ea:	f000 80db 	beq.w	800a9a4 <_dtoa_r+0x8bc>
 800a7ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7f0:	2a01      	cmp	r2, #1
 800a7f2:	f300 80bf 	bgt.w	800a974 <_dtoa_r+0x88c>
 800a7f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a7f8:	2a00      	cmp	r2, #0
 800a7fa:	f000 80b7 	beq.w	800a96c <_dtoa_r+0x884>
 800a7fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a802:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a804:	4646      	mov	r6, r8
 800a806:	9a08      	ldr	r2, [sp, #32]
 800a808:	2101      	movs	r1, #1
 800a80a:	441a      	add	r2, r3
 800a80c:	4658      	mov	r0, fp
 800a80e:	4498      	add	r8, r3
 800a810:	9208      	str	r2, [sp, #32]
 800a812:	f000 fc6b 	bl	800b0ec <__i2b>
 800a816:	4605      	mov	r5, r0
 800a818:	b15e      	cbz	r6, 800a832 <_dtoa_r+0x74a>
 800a81a:	9b08      	ldr	r3, [sp, #32]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	dd08      	ble.n	800a832 <_dtoa_r+0x74a>
 800a820:	42b3      	cmp	r3, r6
 800a822:	9a08      	ldr	r2, [sp, #32]
 800a824:	bfa8      	it	ge
 800a826:	4633      	movge	r3, r6
 800a828:	eba8 0803 	sub.w	r8, r8, r3
 800a82c:	1af6      	subs	r6, r6, r3
 800a82e:	1ad3      	subs	r3, r2, r3
 800a830:	9308      	str	r3, [sp, #32]
 800a832:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a834:	b1f3      	cbz	r3, 800a874 <_dtoa_r+0x78c>
 800a836:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a838:	2b00      	cmp	r3, #0
 800a83a:	f000 80b7 	beq.w	800a9ac <_dtoa_r+0x8c4>
 800a83e:	b18c      	cbz	r4, 800a864 <_dtoa_r+0x77c>
 800a840:	4629      	mov	r1, r5
 800a842:	4622      	mov	r2, r4
 800a844:	4658      	mov	r0, fp
 800a846:	f000 fd11 	bl	800b26c <__pow5mult>
 800a84a:	464a      	mov	r2, r9
 800a84c:	4601      	mov	r1, r0
 800a84e:	4605      	mov	r5, r0
 800a850:	4658      	mov	r0, fp
 800a852:	f000 fc61 	bl	800b118 <__multiply>
 800a856:	4649      	mov	r1, r9
 800a858:	9004      	str	r0, [sp, #16]
 800a85a:	4658      	mov	r0, fp
 800a85c:	f000 fb48 	bl	800aef0 <_Bfree>
 800a860:	9b04      	ldr	r3, [sp, #16]
 800a862:	4699      	mov	r9, r3
 800a864:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a866:	1b1a      	subs	r2, r3, r4
 800a868:	d004      	beq.n	800a874 <_dtoa_r+0x78c>
 800a86a:	4649      	mov	r1, r9
 800a86c:	4658      	mov	r0, fp
 800a86e:	f000 fcfd 	bl	800b26c <__pow5mult>
 800a872:	4681      	mov	r9, r0
 800a874:	2101      	movs	r1, #1
 800a876:	4658      	mov	r0, fp
 800a878:	f000 fc38 	bl	800b0ec <__i2b>
 800a87c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a87e:	4604      	mov	r4, r0
 800a880:	2b00      	cmp	r3, #0
 800a882:	f000 81cf 	beq.w	800ac24 <_dtoa_r+0xb3c>
 800a886:	461a      	mov	r2, r3
 800a888:	4601      	mov	r1, r0
 800a88a:	4658      	mov	r0, fp
 800a88c:	f000 fcee 	bl	800b26c <__pow5mult>
 800a890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a892:	2b01      	cmp	r3, #1
 800a894:	4604      	mov	r4, r0
 800a896:	f300 8095 	bgt.w	800a9c4 <_dtoa_r+0x8dc>
 800a89a:	9b02      	ldr	r3, [sp, #8]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	f040 8087 	bne.w	800a9b0 <_dtoa_r+0x8c8>
 800a8a2:	9b03      	ldr	r3, [sp, #12]
 800a8a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	f040 8089 	bne.w	800a9c0 <_dtoa_r+0x8d8>
 800a8ae:	9b03      	ldr	r3, [sp, #12]
 800a8b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a8b4:	0d1b      	lsrs	r3, r3, #20
 800a8b6:	051b      	lsls	r3, r3, #20
 800a8b8:	b12b      	cbz	r3, 800a8c6 <_dtoa_r+0x7de>
 800a8ba:	9b08      	ldr	r3, [sp, #32]
 800a8bc:	3301      	adds	r3, #1
 800a8be:	9308      	str	r3, [sp, #32]
 800a8c0:	f108 0801 	add.w	r8, r8, #1
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	f000 81b0 	beq.w	800ac30 <_dtoa_r+0xb48>
 800a8d0:	6923      	ldr	r3, [r4, #16]
 800a8d2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a8d6:	6918      	ldr	r0, [r3, #16]
 800a8d8:	f000 fbbc 	bl	800b054 <__hi0bits>
 800a8dc:	f1c0 0020 	rsb	r0, r0, #32
 800a8e0:	9b08      	ldr	r3, [sp, #32]
 800a8e2:	4418      	add	r0, r3
 800a8e4:	f010 001f 	ands.w	r0, r0, #31
 800a8e8:	d077      	beq.n	800a9da <_dtoa_r+0x8f2>
 800a8ea:	f1c0 0320 	rsb	r3, r0, #32
 800a8ee:	2b04      	cmp	r3, #4
 800a8f0:	dd6b      	ble.n	800a9ca <_dtoa_r+0x8e2>
 800a8f2:	9b08      	ldr	r3, [sp, #32]
 800a8f4:	f1c0 001c 	rsb	r0, r0, #28
 800a8f8:	4403      	add	r3, r0
 800a8fa:	4480      	add	r8, r0
 800a8fc:	4406      	add	r6, r0
 800a8fe:	9308      	str	r3, [sp, #32]
 800a900:	f1b8 0f00 	cmp.w	r8, #0
 800a904:	dd05      	ble.n	800a912 <_dtoa_r+0x82a>
 800a906:	4649      	mov	r1, r9
 800a908:	4642      	mov	r2, r8
 800a90a:	4658      	mov	r0, fp
 800a90c:	f000 fd08 	bl	800b320 <__lshift>
 800a910:	4681      	mov	r9, r0
 800a912:	9b08      	ldr	r3, [sp, #32]
 800a914:	2b00      	cmp	r3, #0
 800a916:	dd05      	ble.n	800a924 <_dtoa_r+0x83c>
 800a918:	4621      	mov	r1, r4
 800a91a:	461a      	mov	r2, r3
 800a91c:	4658      	mov	r0, fp
 800a91e:	f000 fcff 	bl	800b320 <__lshift>
 800a922:	4604      	mov	r4, r0
 800a924:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a926:	2b00      	cmp	r3, #0
 800a928:	d059      	beq.n	800a9de <_dtoa_r+0x8f6>
 800a92a:	4621      	mov	r1, r4
 800a92c:	4648      	mov	r0, r9
 800a92e:	f000 fd63 	bl	800b3f8 <__mcmp>
 800a932:	2800      	cmp	r0, #0
 800a934:	da53      	bge.n	800a9de <_dtoa_r+0x8f6>
 800a936:	1e7b      	subs	r3, r7, #1
 800a938:	9304      	str	r3, [sp, #16]
 800a93a:	4649      	mov	r1, r9
 800a93c:	2300      	movs	r3, #0
 800a93e:	220a      	movs	r2, #10
 800a940:	4658      	mov	r0, fp
 800a942:	f000 faf7 	bl	800af34 <__multadd>
 800a946:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a948:	4681      	mov	r9, r0
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	f000 8172 	beq.w	800ac34 <_dtoa_r+0xb4c>
 800a950:	2300      	movs	r3, #0
 800a952:	4629      	mov	r1, r5
 800a954:	220a      	movs	r2, #10
 800a956:	4658      	mov	r0, fp
 800a958:	f000 faec 	bl	800af34 <__multadd>
 800a95c:	9b00      	ldr	r3, [sp, #0]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	4605      	mov	r5, r0
 800a962:	dc67      	bgt.n	800aa34 <_dtoa_r+0x94c>
 800a964:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a966:	2b02      	cmp	r3, #2
 800a968:	dc41      	bgt.n	800a9ee <_dtoa_r+0x906>
 800a96a:	e063      	b.n	800aa34 <_dtoa_r+0x94c>
 800a96c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a96e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a972:	e746      	b.n	800a802 <_dtoa_r+0x71a>
 800a974:	9b07      	ldr	r3, [sp, #28]
 800a976:	1e5c      	subs	r4, r3, #1
 800a978:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a97a:	42a3      	cmp	r3, r4
 800a97c:	bfbf      	itttt	lt
 800a97e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a980:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a982:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a984:	1ae3      	sublt	r3, r4, r3
 800a986:	bfb4      	ite	lt
 800a988:	18d2      	addlt	r2, r2, r3
 800a98a:	1b1c      	subge	r4, r3, r4
 800a98c:	9b07      	ldr	r3, [sp, #28]
 800a98e:	bfbc      	itt	lt
 800a990:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a992:	2400      	movlt	r4, #0
 800a994:	2b00      	cmp	r3, #0
 800a996:	bfb5      	itete	lt
 800a998:	eba8 0603 	sublt.w	r6, r8, r3
 800a99c:	9b07      	ldrge	r3, [sp, #28]
 800a99e:	2300      	movlt	r3, #0
 800a9a0:	4646      	movge	r6, r8
 800a9a2:	e730      	b.n	800a806 <_dtoa_r+0x71e>
 800a9a4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a9a6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a9a8:	4646      	mov	r6, r8
 800a9aa:	e735      	b.n	800a818 <_dtoa_r+0x730>
 800a9ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a9ae:	e75c      	b.n	800a86a <_dtoa_r+0x782>
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	e788      	b.n	800a8c6 <_dtoa_r+0x7de>
 800a9b4:	3fe00000 	.word	0x3fe00000
 800a9b8:	40240000 	.word	0x40240000
 800a9bc:	40140000 	.word	0x40140000
 800a9c0:	9b02      	ldr	r3, [sp, #8]
 800a9c2:	e780      	b.n	800a8c6 <_dtoa_r+0x7de>
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9c8:	e782      	b.n	800a8d0 <_dtoa_r+0x7e8>
 800a9ca:	d099      	beq.n	800a900 <_dtoa_r+0x818>
 800a9cc:	9a08      	ldr	r2, [sp, #32]
 800a9ce:	331c      	adds	r3, #28
 800a9d0:	441a      	add	r2, r3
 800a9d2:	4498      	add	r8, r3
 800a9d4:	441e      	add	r6, r3
 800a9d6:	9208      	str	r2, [sp, #32]
 800a9d8:	e792      	b.n	800a900 <_dtoa_r+0x818>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	e7f6      	b.n	800a9cc <_dtoa_r+0x8e4>
 800a9de:	9b07      	ldr	r3, [sp, #28]
 800a9e0:	9704      	str	r7, [sp, #16]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	dc20      	bgt.n	800aa28 <_dtoa_r+0x940>
 800a9e6:	9300      	str	r3, [sp, #0]
 800a9e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9ea:	2b02      	cmp	r3, #2
 800a9ec:	dd1e      	ble.n	800aa2c <_dtoa_r+0x944>
 800a9ee:	9b00      	ldr	r3, [sp, #0]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	f47f aec0 	bne.w	800a776 <_dtoa_r+0x68e>
 800a9f6:	4621      	mov	r1, r4
 800a9f8:	2205      	movs	r2, #5
 800a9fa:	4658      	mov	r0, fp
 800a9fc:	f000 fa9a 	bl	800af34 <__multadd>
 800aa00:	4601      	mov	r1, r0
 800aa02:	4604      	mov	r4, r0
 800aa04:	4648      	mov	r0, r9
 800aa06:	f000 fcf7 	bl	800b3f8 <__mcmp>
 800aa0a:	2800      	cmp	r0, #0
 800aa0c:	f77f aeb3 	ble.w	800a776 <_dtoa_r+0x68e>
 800aa10:	4656      	mov	r6, sl
 800aa12:	2331      	movs	r3, #49	@ 0x31
 800aa14:	f806 3b01 	strb.w	r3, [r6], #1
 800aa18:	9b04      	ldr	r3, [sp, #16]
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	9304      	str	r3, [sp, #16]
 800aa1e:	e6ae      	b.n	800a77e <_dtoa_r+0x696>
 800aa20:	9c07      	ldr	r4, [sp, #28]
 800aa22:	9704      	str	r7, [sp, #16]
 800aa24:	4625      	mov	r5, r4
 800aa26:	e7f3      	b.n	800aa10 <_dtoa_r+0x928>
 800aa28:	9b07      	ldr	r3, [sp, #28]
 800aa2a:	9300      	str	r3, [sp, #0]
 800aa2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	f000 8104 	beq.w	800ac3c <_dtoa_r+0xb54>
 800aa34:	2e00      	cmp	r6, #0
 800aa36:	dd05      	ble.n	800aa44 <_dtoa_r+0x95c>
 800aa38:	4629      	mov	r1, r5
 800aa3a:	4632      	mov	r2, r6
 800aa3c:	4658      	mov	r0, fp
 800aa3e:	f000 fc6f 	bl	800b320 <__lshift>
 800aa42:	4605      	mov	r5, r0
 800aa44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d05a      	beq.n	800ab00 <_dtoa_r+0xa18>
 800aa4a:	6869      	ldr	r1, [r5, #4]
 800aa4c:	4658      	mov	r0, fp
 800aa4e:	f000 fa0f 	bl	800ae70 <_Balloc>
 800aa52:	4606      	mov	r6, r0
 800aa54:	b928      	cbnz	r0, 800aa62 <_dtoa_r+0x97a>
 800aa56:	4b84      	ldr	r3, [pc, #528]	@ (800ac68 <_dtoa_r+0xb80>)
 800aa58:	4602      	mov	r2, r0
 800aa5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800aa5e:	f7ff bb5a 	b.w	800a116 <_dtoa_r+0x2e>
 800aa62:	692a      	ldr	r2, [r5, #16]
 800aa64:	3202      	adds	r2, #2
 800aa66:	0092      	lsls	r2, r2, #2
 800aa68:	f105 010c 	add.w	r1, r5, #12
 800aa6c:	300c      	adds	r0, #12
 800aa6e:	f001 ff75 	bl	800c95c <memcpy>
 800aa72:	2201      	movs	r2, #1
 800aa74:	4631      	mov	r1, r6
 800aa76:	4658      	mov	r0, fp
 800aa78:	f000 fc52 	bl	800b320 <__lshift>
 800aa7c:	f10a 0301 	add.w	r3, sl, #1
 800aa80:	9307      	str	r3, [sp, #28]
 800aa82:	9b00      	ldr	r3, [sp, #0]
 800aa84:	4453      	add	r3, sl
 800aa86:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa88:	9b02      	ldr	r3, [sp, #8]
 800aa8a:	f003 0301 	and.w	r3, r3, #1
 800aa8e:	462f      	mov	r7, r5
 800aa90:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa92:	4605      	mov	r5, r0
 800aa94:	9b07      	ldr	r3, [sp, #28]
 800aa96:	4621      	mov	r1, r4
 800aa98:	3b01      	subs	r3, #1
 800aa9a:	4648      	mov	r0, r9
 800aa9c:	9300      	str	r3, [sp, #0]
 800aa9e:	f7ff fa9b 	bl	8009fd8 <quorem>
 800aaa2:	4639      	mov	r1, r7
 800aaa4:	9002      	str	r0, [sp, #8]
 800aaa6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800aaaa:	4648      	mov	r0, r9
 800aaac:	f000 fca4 	bl	800b3f8 <__mcmp>
 800aab0:	462a      	mov	r2, r5
 800aab2:	9008      	str	r0, [sp, #32]
 800aab4:	4621      	mov	r1, r4
 800aab6:	4658      	mov	r0, fp
 800aab8:	f000 fcba 	bl	800b430 <__mdiff>
 800aabc:	68c2      	ldr	r2, [r0, #12]
 800aabe:	4606      	mov	r6, r0
 800aac0:	bb02      	cbnz	r2, 800ab04 <_dtoa_r+0xa1c>
 800aac2:	4601      	mov	r1, r0
 800aac4:	4648      	mov	r0, r9
 800aac6:	f000 fc97 	bl	800b3f8 <__mcmp>
 800aaca:	4602      	mov	r2, r0
 800aacc:	4631      	mov	r1, r6
 800aace:	4658      	mov	r0, fp
 800aad0:	920e      	str	r2, [sp, #56]	@ 0x38
 800aad2:	f000 fa0d 	bl	800aef0 <_Bfree>
 800aad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aad8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aada:	9e07      	ldr	r6, [sp, #28]
 800aadc:	ea43 0102 	orr.w	r1, r3, r2
 800aae0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aae2:	4319      	orrs	r1, r3
 800aae4:	d110      	bne.n	800ab08 <_dtoa_r+0xa20>
 800aae6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800aaea:	d029      	beq.n	800ab40 <_dtoa_r+0xa58>
 800aaec:	9b08      	ldr	r3, [sp, #32]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	dd02      	ble.n	800aaf8 <_dtoa_r+0xa10>
 800aaf2:	9b02      	ldr	r3, [sp, #8]
 800aaf4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800aaf8:	9b00      	ldr	r3, [sp, #0]
 800aafa:	f883 8000 	strb.w	r8, [r3]
 800aafe:	e63f      	b.n	800a780 <_dtoa_r+0x698>
 800ab00:	4628      	mov	r0, r5
 800ab02:	e7bb      	b.n	800aa7c <_dtoa_r+0x994>
 800ab04:	2201      	movs	r2, #1
 800ab06:	e7e1      	b.n	800aacc <_dtoa_r+0x9e4>
 800ab08:	9b08      	ldr	r3, [sp, #32]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	db04      	blt.n	800ab18 <_dtoa_r+0xa30>
 800ab0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab10:	430b      	orrs	r3, r1
 800ab12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ab14:	430b      	orrs	r3, r1
 800ab16:	d120      	bne.n	800ab5a <_dtoa_r+0xa72>
 800ab18:	2a00      	cmp	r2, #0
 800ab1a:	dded      	ble.n	800aaf8 <_dtoa_r+0xa10>
 800ab1c:	4649      	mov	r1, r9
 800ab1e:	2201      	movs	r2, #1
 800ab20:	4658      	mov	r0, fp
 800ab22:	f000 fbfd 	bl	800b320 <__lshift>
 800ab26:	4621      	mov	r1, r4
 800ab28:	4681      	mov	r9, r0
 800ab2a:	f000 fc65 	bl	800b3f8 <__mcmp>
 800ab2e:	2800      	cmp	r0, #0
 800ab30:	dc03      	bgt.n	800ab3a <_dtoa_r+0xa52>
 800ab32:	d1e1      	bne.n	800aaf8 <_dtoa_r+0xa10>
 800ab34:	f018 0f01 	tst.w	r8, #1
 800ab38:	d0de      	beq.n	800aaf8 <_dtoa_r+0xa10>
 800ab3a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ab3e:	d1d8      	bne.n	800aaf2 <_dtoa_r+0xa0a>
 800ab40:	9a00      	ldr	r2, [sp, #0]
 800ab42:	2339      	movs	r3, #57	@ 0x39
 800ab44:	7013      	strb	r3, [r2, #0]
 800ab46:	4633      	mov	r3, r6
 800ab48:	461e      	mov	r6, r3
 800ab4a:	3b01      	subs	r3, #1
 800ab4c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ab50:	2a39      	cmp	r2, #57	@ 0x39
 800ab52:	d052      	beq.n	800abfa <_dtoa_r+0xb12>
 800ab54:	3201      	adds	r2, #1
 800ab56:	701a      	strb	r2, [r3, #0]
 800ab58:	e612      	b.n	800a780 <_dtoa_r+0x698>
 800ab5a:	2a00      	cmp	r2, #0
 800ab5c:	dd07      	ble.n	800ab6e <_dtoa_r+0xa86>
 800ab5e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ab62:	d0ed      	beq.n	800ab40 <_dtoa_r+0xa58>
 800ab64:	9a00      	ldr	r2, [sp, #0]
 800ab66:	f108 0301 	add.w	r3, r8, #1
 800ab6a:	7013      	strb	r3, [r2, #0]
 800ab6c:	e608      	b.n	800a780 <_dtoa_r+0x698>
 800ab6e:	9b07      	ldr	r3, [sp, #28]
 800ab70:	9a07      	ldr	r2, [sp, #28]
 800ab72:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ab76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d028      	beq.n	800abce <_dtoa_r+0xae6>
 800ab7c:	4649      	mov	r1, r9
 800ab7e:	2300      	movs	r3, #0
 800ab80:	220a      	movs	r2, #10
 800ab82:	4658      	mov	r0, fp
 800ab84:	f000 f9d6 	bl	800af34 <__multadd>
 800ab88:	42af      	cmp	r7, r5
 800ab8a:	4681      	mov	r9, r0
 800ab8c:	f04f 0300 	mov.w	r3, #0
 800ab90:	f04f 020a 	mov.w	r2, #10
 800ab94:	4639      	mov	r1, r7
 800ab96:	4658      	mov	r0, fp
 800ab98:	d107      	bne.n	800abaa <_dtoa_r+0xac2>
 800ab9a:	f000 f9cb 	bl	800af34 <__multadd>
 800ab9e:	4607      	mov	r7, r0
 800aba0:	4605      	mov	r5, r0
 800aba2:	9b07      	ldr	r3, [sp, #28]
 800aba4:	3301      	adds	r3, #1
 800aba6:	9307      	str	r3, [sp, #28]
 800aba8:	e774      	b.n	800aa94 <_dtoa_r+0x9ac>
 800abaa:	f000 f9c3 	bl	800af34 <__multadd>
 800abae:	4629      	mov	r1, r5
 800abb0:	4607      	mov	r7, r0
 800abb2:	2300      	movs	r3, #0
 800abb4:	220a      	movs	r2, #10
 800abb6:	4658      	mov	r0, fp
 800abb8:	f000 f9bc 	bl	800af34 <__multadd>
 800abbc:	4605      	mov	r5, r0
 800abbe:	e7f0      	b.n	800aba2 <_dtoa_r+0xaba>
 800abc0:	9b00      	ldr	r3, [sp, #0]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	bfcc      	ite	gt
 800abc6:	461e      	movgt	r6, r3
 800abc8:	2601      	movle	r6, #1
 800abca:	4456      	add	r6, sl
 800abcc:	2700      	movs	r7, #0
 800abce:	4649      	mov	r1, r9
 800abd0:	2201      	movs	r2, #1
 800abd2:	4658      	mov	r0, fp
 800abd4:	f000 fba4 	bl	800b320 <__lshift>
 800abd8:	4621      	mov	r1, r4
 800abda:	4681      	mov	r9, r0
 800abdc:	f000 fc0c 	bl	800b3f8 <__mcmp>
 800abe0:	2800      	cmp	r0, #0
 800abe2:	dcb0      	bgt.n	800ab46 <_dtoa_r+0xa5e>
 800abe4:	d102      	bne.n	800abec <_dtoa_r+0xb04>
 800abe6:	f018 0f01 	tst.w	r8, #1
 800abea:	d1ac      	bne.n	800ab46 <_dtoa_r+0xa5e>
 800abec:	4633      	mov	r3, r6
 800abee:	461e      	mov	r6, r3
 800abf0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abf4:	2a30      	cmp	r2, #48	@ 0x30
 800abf6:	d0fa      	beq.n	800abee <_dtoa_r+0xb06>
 800abf8:	e5c2      	b.n	800a780 <_dtoa_r+0x698>
 800abfa:	459a      	cmp	sl, r3
 800abfc:	d1a4      	bne.n	800ab48 <_dtoa_r+0xa60>
 800abfe:	9b04      	ldr	r3, [sp, #16]
 800ac00:	3301      	adds	r3, #1
 800ac02:	9304      	str	r3, [sp, #16]
 800ac04:	2331      	movs	r3, #49	@ 0x31
 800ac06:	f88a 3000 	strb.w	r3, [sl]
 800ac0a:	e5b9      	b.n	800a780 <_dtoa_r+0x698>
 800ac0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ac0e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ac6c <_dtoa_r+0xb84>
 800ac12:	b11b      	cbz	r3, 800ac1c <_dtoa_r+0xb34>
 800ac14:	f10a 0308 	add.w	r3, sl, #8
 800ac18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ac1a:	6013      	str	r3, [r2, #0]
 800ac1c:	4650      	mov	r0, sl
 800ac1e:	b019      	add	sp, #100	@ 0x64
 800ac20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac26:	2b01      	cmp	r3, #1
 800ac28:	f77f ae37 	ble.w	800a89a <_dtoa_r+0x7b2>
 800ac2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac30:	2001      	movs	r0, #1
 800ac32:	e655      	b.n	800a8e0 <_dtoa_r+0x7f8>
 800ac34:	9b00      	ldr	r3, [sp, #0]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	f77f aed6 	ble.w	800a9e8 <_dtoa_r+0x900>
 800ac3c:	4656      	mov	r6, sl
 800ac3e:	4621      	mov	r1, r4
 800ac40:	4648      	mov	r0, r9
 800ac42:	f7ff f9c9 	bl	8009fd8 <quorem>
 800ac46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ac4a:	f806 8b01 	strb.w	r8, [r6], #1
 800ac4e:	9b00      	ldr	r3, [sp, #0]
 800ac50:	eba6 020a 	sub.w	r2, r6, sl
 800ac54:	4293      	cmp	r3, r2
 800ac56:	ddb3      	ble.n	800abc0 <_dtoa_r+0xad8>
 800ac58:	4649      	mov	r1, r9
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	220a      	movs	r2, #10
 800ac5e:	4658      	mov	r0, fp
 800ac60:	f000 f968 	bl	800af34 <__multadd>
 800ac64:	4681      	mov	r9, r0
 800ac66:	e7ea      	b.n	800ac3e <_dtoa_r+0xb56>
 800ac68:	0800d7a1 	.word	0x0800d7a1
 800ac6c:	0800d725 	.word	0x0800d725

0800ac70 <_free_r>:
 800ac70:	b538      	push	{r3, r4, r5, lr}
 800ac72:	4605      	mov	r5, r0
 800ac74:	2900      	cmp	r1, #0
 800ac76:	d041      	beq.n	800acfc <_free_r+0x8c>
 800ac78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac7c:	1f0c      	subs	r4, r1, #4
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	bfb8      	it	lt
 800ac82:	18e4      	addlt	r4, r4, r3
 800ac84:	f000 f8e8 	bl	800ae58 <__malloc_lock>
 800ac88:	4a1d      	ldr	r2, [pc, #116]	@ (800ad00 <_free_r+0x90>)
 800ac8a:	6813      	ldr	r3, [r2, #0]
 800ac8c:	b933      	cbnz	r3, 800ac9c <_free_r+0x2c>
 800ac8e:	6063      	str	r3, [r4, #4]
 800ac90:	6014      	str	r4, [r2, #0]
 800ac92:	4628      	mov	r0, r5
 800ac94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac98:	f000 b8e4 	b.w	800ae64 <__malloc_unlock>
 800ac9c:	42a3      	cmp	r3, r4
 800ac9e:	d908      	bls.n	800acb2 <_free_r+0x42>
 800aca0:	6820      	ldr	r0, [r4, #0]
 800aca2:	1821      	adds	r1, r4, r0
 800aca4:	428b      	cmp	r3, r1
 800aca6:	bf01      	itttt	eq
 800aca8:	6819      	ldreq	r1, [r3, #0]
 800acaa:	685b      	ldreq	r3, [r3, #4]
 800acac:	1809      	addeq	r1, r1, r0
 800acae:	6021      	streq	r1, [r4, #0]
 800acb0:	e7ed      	b.n	800ac8e <_free_r+0x1e>
 800acb2:	461a      	mov	r2, r3
 800acb4:	685b      	ldr	r3, [r3, #4]
 800acb6:	b10b      	cbz	r3, 800acbc <_free_r+0x4c>
 800acb8:	42a3      	cmp	r3, r4
 800acba:	d9fa      	bls.n	800acb2 <_free_r+0x42>
 800acbc:	6811      	ldr	r1, [r2, #0]
 800acbe:	1850      	adds	r0, r2, r1
 800acc0:	42a0      	cmp	r0, r4
 800acc2:	d10b      	bne.n	800acdc <_free_r+0x6c>
 800acc4:	6820      	ldr	r0, [r4, #0]
 800acc6:	4401      	add	r1, r0
 800acc8:	1850      	adds	r0, r2, r1
 800acca:	4283      	cmp	r3, r0
 800accc:	6011      	str	r1, [r2, #0]
 800acce:	d1e0      	bne.n	800ac92 <_free_r+0x22>
 800acd0:	6818      	ldr	r0, [r3, #0]
 800acd2:	685b      	ldr	r3, [r3, #4]
 800acd4:	6053      	str	r3, [r2, #4]
 800acd6:	4408      	add	r0, r1
 800acd8:	6010      	str	r0, [r2, #0]
 800acda:	e7da      	b.n	800ac92 <_free_r+0x22>
 800acdc:	d902      	bls.n	800ace4 <_free_r+0x74>
 800acde:	230c      	movs	r3, #12
 800ace0:	602b      	str	r3, [r5, #0]
 800ace2:	e7d6      	b.n	800ac92 <_free_r+0x22>
 800ace4:	6820      	ldr	r0, [r4, #0]
 800ace6:	1821      	adds	r1, r4, r0
 800ace8:	428b      	cmp	r3, r1
 800acea:	bf04      	itt	eq
 800acec:	6819      	ldreq	r1, [r3, #0]
 800acee:	685b      	ldreq	r3, [r3, #4]
 800acf0:	6063      	str	r3, [r4, #4]
 800acf2:	bf04      	itt	eq
 800acf4:	1809      	addeq	r1, r1, r0
 800acf6:	6021      	streq	r1, [r4, #0]
 800acf8:	6054      	str	r4, [r2, #4]
 800acfa:	e7ca      	b.n	800ac92 <_free_r+0x22>
 800acfc:	bd38      	pop	{r3, r4, r5, pc}
 800acfe:	bf00      	nop
 800ad00:	200020a8 	.word	0x200020a8

0800ad04 <malloc>:
 800ad04:	4b02      	ldr	r3, [pc, #8]	@ (800ad10 <malloc+0xc>)
 800ad06:	4601      	mov	r1, r0
 800ad08:	6818      	ldr	r0, [r3, #0]
 800ad0a:	f000 b825 	b.w	800ad58 <_malloc_r>
 800ad0e:	bf00      	nop
 800ad10:	20000108 	.word	0x20000108

0800ad14 <sbrk_aligned>:
 800ad14:	b570      	push	{r4, r5, r6, lr}
 800ad16:	4e0f      	ldr	r6, [pc, #60]	@ (800ad54 <sbrk_aligned+0x40>)
 800ad18:	460c      	mov	r4, r1
 800ad1a:	6831      	ldr	r1, [r6, #0]
 800ad1c:	4605      	mov	r5, r0
 800ad1e:	b911      	cbnz	r1, 800ad26 <sbrk_aligned+0x12>
 800ad20:	f001 fe0c 	bl	800c93c <_sbrk_r>
 800ad24:	6030      	str	r0, [r6, #0]
 800ad26:	4621      	mov	r1, r4
 800ad28:	4628      	mov	r0, r5
 800ad2a:	f001 fe07 	bl	800c93c <_sbrk_r>
 800ad2e:	1c43      	adds	r3, r0, #1
 800ad30:	d103      	bne.n	800ad3a <sbrk_aligned+0x26>
 800ad32:	f04f 34ff 	mov.w	r4, #4294967295
 800ad36:	4620      	mov	r0, r4
 800ad38:	bd70      	pop	{r4, r5, r6, pc}
 800ad3a:	1cc4      	adds	r4, r0, #3
 800ad3c:	f024 0403 	bic.w	r4, r4, #3
 800ad40:	42a0      	cmp	r0, r4
 800ad42:	d0f8      	beq.n	800ad36 <sbrk_aligned+0x22>
 800ad44:	1a21      	subs	r1, r4, r0
 800ad46:	4628      	mov	r0, r5
 800ad48:	f001 fdf8 	bl	800c93c <_sbrk_r>
 800ad4c:	3001      	adds	r0, #1
 800ad4e:	d1f2      	bne.n	800ad36 <sbrk_aligned+0x22>
 800ad50:	e7ef      	b.n	800ad32 <sbrk_aligned+0x1e>
 800ad52:	bf00      	nop
 800ad54:	200020a4 	.word	0x200020a4

0800ad58 <_malloc_r>:
 800ad58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad5c:	1ccd      	adds	r5, r1, #3
 800ad5e:	f025 0503 	bic.w	r5, r5, #3
 800ad62:	3508      	adds	r5, #8
 800ad64:	2d0c      	cmp	r5, #12
 800ad66:	bf38      	it	cc
 800ad68:	250c      	movcc	r5, #12
 800ad6a:	2d00      	cmp	r5, #0
 800ad6c:	4606      	mov	r6, r0
 800ad6e:	db01      	blt.n	800ad74 <_malloc_r+0x1c>
 800ad70:	42a9      	cmp	r1, r5
 800ad72:	d904      	bls.n	800ad7e <_malloc_r+0x26>
 800ad74:	230c      	movs	r3, #12
 800ad76:	6033      	str	r3, [r6, #0]
 800ad78:	2000      	movs	r0, #0
 800ad7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad7e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae54 <_malloc_r+0xfc>
 800ad82:	f000 f869 	bl	800ae58 <__malloc_lock>
 800ad86:	f8d8 3000 	ldr.w	r3, [r8]
 800ad8a:	461c      	mov	r4, r3
 800ad8c:	bb44      	cbnz	r4, 800ade0 <_malloc_r+0x88>
 800ad8e:	4629      	mov	r1, r5
 800ad90:	4630      	mov	r0, r6
 800ad92:	f7ff ffbf 	bl	800ad14 <sbrk_aligned>
 800ad96:	1c43      	adds	r3, r0, #1
 800ad98:	4604      	mov	r4, r0
 800ad9a:	d158      	bne.n	800ae4e <_malloc_r+0xf6>
 800ad9c:	f8d8 4000 	ldr.w	r4, [r8]
 800ada0:	4627      	mov	r7, r4
 800ada2:	2f00      	cmp	r7, #0
 800ada4:	d143      	bne.n	800ae2e <_malloc_r+0xd6>
 800ada6:	2c00      	cmp	r4, #0
 800ada8:	d04b      	beq.n	800ae42 <_malloc_r+0xea>
 800adaa:	6823      	ldr	r3, [r4, #0]
 800adac:	4639      	mov	r1, r7
 800adae:	4630      	mov	r0, r6
 800adb0:	eb04 0903 	add.w	r9, r4, r3
 800adb4:	f001 fdc2 	bl	800c93c <_sbrk_r>
 800adb8:	4581      	cmp	r9, r0
 800adba:	d142      	bne.n	800ae42 <_malloc_r+0xea>
 800adbc:	6821      	ldr	r1, [r4, #0]
 800adbe:	1a6d      	subs	r5, r5, r1
 800adc0:	4629      	mov	r1, r5
 800adc2:	4630      	mov	r0, r6
 800adc4:	f7ff ffa6 	bl	800ad14 <sbrk_aligned>
 800adc8:	3001      	adds	r0, #1
 800adca:	d03a      	beq.n	800ae42 <_malloc_r+0xea>
 800adcc:	6823      	ldr	r3, [r4, #0]
 800adce:	442b      	add	r3, r5
 800add0:	6023      	str	r3, [r4, #0]
 800add2:	f8d8 3000 	ldr.w	r3, [r8]
 800add6:	685a      	ldr	r2, [r3, #4]
 800add8:	bb62      	cbnz	r2, 800ae34 <_malloc_r+0xdc>
 800adda:	f8c8 7000 	str.w	r7, [r8]
 800adde:	e00f      	b.n	800ae00 <_malloc_r+0xa8>
 800ade0:	6822      	ldr	r2, [r4, #0]
 800ade2:	1b52      	subs	r2, r2, r5
 800ade4:	d420      	bmi.n	800ae28 <_malloc_r+0xd0>
 800ade6:	2a0b      	cmp	r2, #11
 800ade8:	d917      	bls.n	800ae1a <_malloc_r+0xc2>
 800adea:	1961      	adds	r1, r4, r5
 800adec:	42a3      	cmp	r3, r4
 800adee:	6025      	str	r5, [r4, #0]
 800adf0:	bf18      	it	ne
 800adf2:	6059      	strne	r1, [r3, #4]
 800adf4:	6863      	ldr	r3, [r4, #4]
 800adf6:	bf08      	it	eq
 800adf8:	f8c8 1000 	streq.w	r1, [r8]
 800adfc:	5162      	str	r2, [r4, r5]
 800adfe:	604b      	str	r3, [r1, #4]
 800ae00:	4630      	mov	r0, r6
 800ae02:	f000 f82f 	bl	800ae64 <__malloc_unlock>
 800ae06:	f104 000b 	add.w	r0, r4, #11
 800ae0a:	1d23      	adds	r3, r4, #4
 800ae0c:	f020 0007 	bic.w	r0, r0, #7
 800ae10:	1ac2      	subs	r2, r0, r3
 800ae12:	bf1c      	itt	ne
 800ae14:	1a1b      	subne	r3, r3, r0
 800ae16:	50a3      	strne	r3, [r4, r2]
 800ae18:	e7af      	b.n	800ad7a <_malloc_r+0x22>
 800ae1a:	6862      	ldr	r2, [r4, #4]
 800ae1c:	42a3      	cmp	r3, r4
 800ae1e:	bf0c      	ite	eq
 800ae20:	f8c8 2000 	streq.w	r2, [r8]
 800ae24:	605a      	strne	r2, [r3, #4]
 800ae26:	e7eb      	b.n	800ae00 <_malloc_r+0xa8>
 800ae28:	4623      	mov	r3, r4
 800ae2a:	6864      	ldr	r4, [r4, #4]
 800ae2c:	e7ae      	b.n	800ad8c <_malloc_r+0x34>
 800ae2e:	463c      	mov	r4, r7
 800ae30:	687f      	ldr	r7, [r7, #4]
 800ae32:	e7b6      	b.n	800ada2 <_malloc_r+0x4a>
 800ae34:	461a      	mov	r2, r3
 800ae36:	685b      	ldr	r3, [r3, #4]
 800ae38:	42a3      	cmp	r3, r4
 800ae3a:	d1fb      	bne.n	800ae34 <_malloc_r+0xdc>
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	6053      	str	r3, [r2, #4]
 800ae40:	e7de      	b.n	800ae00 <_malloc_r+0xa8>
 800ae42:	230c      	movs	r3, #12
 800ae44:	6033      	str	r3, [r6, #0]
 800ae46:	4630      	mov	r0, r6
 800ae48:	f000 f80c 	bl	800ae64 <__malloc_unlock>
 800ae4c:	e794      	b.n	800ad78 <_malloc_r+0x20>
 800ae4e:	6005      	str	r5, [r0, #0]
 800ae50:	e7d6      	b.n	800ae00 <_malloc_r+0xa8>
 800ae52:	bf00      	nop
 800ae54:	200020a8 	.word	0x200020a8

0800ae58 <__malloc_lock>:
 800ae58:	4801      	ldr	r0, [pc, #4]	@ (800ae60 <__malloc_lock+0x8>)
 800ae5a:	f7ff b8b4 	b.w	8009fc6 <__retarget_lock_acquire_recursive>
 800ae5e:	bf00      	nop
 800ae60:	200020a0 	.word	0x200020a0

0800ae64 <__malloc_unlock>:
 800ae64:	4801      	ldr	r0, [pc, #4]	@ (800ae6c <__malloc_unlock+0x8>)
 800ae66:	f7ff b8af 	b.w	8009fc8 <__retarget_lock_release_recursive>
 800ae6a:	bf00      	nop
 800ae6c:	200020a0 	.word	0x200020a0

0800ae70 <_Balloc>:
 800ae70:	b570      	push	{r4, r5, r6, lr}
 800ae72:	69c6      	ldr	r6, [r0, #28]
 800ae74:	4604      	mov	r4, r0
 800ae76:	460d      	mov	r5, r1
 800ae78:	b976      	cbnz	r6, 800ae98 <_Balloc+0x28>
 800ae7a:	2010      	movs	r0, #16
 800ae7c:	f7ff ff42 	bl	800ad04 <malloc>
 800ae80:	4602      	mov	r2, r0
 800ae82:	61e0      	str	r0, [r4, #28]
 800ae84:	b920      	cbnz	r0, 800ae90 <_Balloc+0x20>
 800ae86:	4b18      	ldr	r3, [pc, #96]	@ (800aee8 <_Balloc+0x78>)
 800ae88:	4818      	ldr	r0, [pc, #96]	@ (800aeec <_Balloc+0x7c>)
 800ae8a:	216b      	movs	r1, #107	@ 0x6b
 800ae8c:	f001 fd7c 	bl	800c988 <__assert_func>
 800ae90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae94:	6006      	str	r6, [r0, #0]
 800ae96:	60c6      	str	r6, [r0, #12]
 800ae98:	69e6      	ldr	r6, [r4, #28]
 800ae9a:	68f3      	ldr	r3, [r6, #12]
 800ae9c:	b183      	cbz	r3, 800aec0 <_Balloc+0x50>
 800ae9e:	69e3      	ldr	r3, [r4, #28]
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aea6:	b9b8      	cbnz	r0, 800aed8 <_Balloc+0x68>
 800aea8:	2101      	movs	r1, #1
 800aeaa:	fa01 f605 	lsl.w	r6, r1, r5
 800aeae:	1d72      	adds	r2, r6, #5
 800aeb0:	0092      	lsls	r2, r2, #2
 800aeb2:	4620      	mov	r0, r4
 800aeb4:	f001 fd86 	bl	800c9c4 <_calloc_r>
 800aeb8:	b160      	cbz	r0, 800aed4 <_Balloc+0x64>
 800aeba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aebe:	e00e      	b.n	800aede <_Balloc+0x6e>
 800aec0:	2221      	movs	r2, #33	@ 0x21
 800aec2:	2104      	movs	r1, #4
 800aec4:	4620      	mov	r0, r4
 800aec6:	f001 fd7d 	bl	800c9c4 <_calloc_r>
 800aeca:	69e3      	ldr	r3, [r4, #28]
 800aecc:	60f0      	str	r0, [r6, #12]
 800aece:	68db      	ldr	r3, [r3, #12]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d1e4      	bne.n	800ae9e <_Balloc+0x2e>
 800aed4:	2000      	movs	r0, #0
 800aed6:	bd70      	pop	{r4, r5, r6, pc}
 800aed8:	6802      	ldr	r2, [r0, #0]
 800aeda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aede:	2300      	movs	r3, #0
 800aee0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aee4:	e7f7      	b.n	800aed6 <_Balloc+0x66>
 800aee6:	bf00      	nop
 800aee8:	0800d732 	.word	0x0800d732
 800aeec:	0800d7b2 	.word	0x0800d7b2

0800aef0 <_Bfree>:
 800aef0:	b570      	push	{r4, r5, r6, lr}
 800aef2:	69c6      	ldr	r6, [r0, #28]
 800aef4:	4605      	mov	r5, r0
 800aef6:	460c      	mov	r4, r1
 800aef8:	b976      	cbnz	r6, 800af18 <_Bfree+0x28>
 800aefa:	2010      	movs	r0, #16
 800aefc:	f7ff ff02 	bl	800ad04 <malloc>
 800af00:	4602      	mov	r2, r0
 800af02:	61e8      	str	r0, [r5, #28]
 800af04:	b920      	cbnz	r0, 800af10 <_Bfree+0x20>
 800af06:	4b09      	ldr	r3, [pc, #36]	@ (800af2c <_Bfree+0x3c>)
 800af08:	4809      	ldr	r0, [pc, #36]	@ (800af30 <_Bfree+0x40>)
 800af0a:	218f      	movs	r1, #143	@ 0x8f
 800af0c:	f001 fd3c 	bl	800c988 <__assert_func>
 800af10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af14:	6006      	str	r6, [r0, #0]
 800af16:	60c6      	str	r6, [r0, #12]
 800af18:	b13c      	cbz	r4, 800af2a <_Bfree+0x3a>
 800af1a:	69eb      	ldr	r3, [r5, #28]
 800af1c:	6862      	ldr	r2, [r4, #4]
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800af24:	6021      	str	r1, [r4, #0]
 800af26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800af2a:	bd70      	pop	{r4, r5, r6, pc}
 800af2c:	0800d732 	.word	0x0800d732
 800af30:	0800d7b2 	.word	0x0800d7b2

0800af34 <__multadd>:
 800af34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af38:	690d      	ldr	r5, [r1, #16]
 800af3a:	4607      	mov	r7, r0
 800af3c:	460c      	mov	r4, r1
 800af3e:	461e      	mov	r6, r3
 800af40:	f101 0c14 	add.w	ip, r1, #20
 800af44:	2000      	movs	r0, #0
 800af46:	f8dc 3000 	ldr.w	r3, [ip]
 800af4a:	b299      	uxth	r1, r3
 800af4c:	fb02 6101 	mla	r1, r2, r1, r6
 800af50:	0c1e      	lsrs	r6, r3, #16
 800af52:	0c0b      	lsrs	r3, r1, #16
 800af54:	fb02 3306 	mla	r3, r2, r6, r3
 800af58:	b289      	uxth	r1, r1
 800af5a:	3001      	adds	r0, #1
 800af5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af60:	4285      	cmp	r5, r0
 800af62:	f84c 1b04 	str.w	r1, [ip], #4
 800af66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af6a:	dcec      	bgt.n	800af46 <__multadd+0x12>
 800af6c:	b30e      	cbz	r6, 800afb2 <__multadd+0x7e>
 800af6e:	68a3      	ldr	r3, [r4, #8]
 800af70:	42ab      	cmp	r3, r5
 800af72:	dc19      	bgt.n	800afa8 <__multadd+0x74>
 800af74:	6861      	ldr	r1, [r4, #4]
 800af76:	4638      	mov	r0, r7
 800af78:	3101      	adds	r1, #1
 800af7a:	f7ff ff79 	bl	800ae70 <_Balloc>
 800af7e:	4680      	mov	r8, r0
 800af80:	b928      	cbnz	r0, 800af8e <__multadd+0x5a>
 800af82:	4602      	mov	r2, r0
 800af84:	4b0c      	ldr	r3, [pc, #48]	@ (800afb8 <__multadd+0x84>)
 800af86:	480d      	ldr	r0, [pc, #52]	@ (800afbc <__multadd+0x88>)
 800af88:	21ba      	movs	r1, #186	@ 0xba
 800af8a:	f001 fcfd 	bl	800c988 <__assert_func>
 800af8e:	6922      	ldr	r2, [r4, #16]
 800af90:	3202      	adds	r2, #2
 800af92:	f104 010c 	add.w	r1, r4, #12
 800af96:	0092      	lsls	r2, r2, #2
 800af98:	300c      	adds	r0, #12
 800af9a:	f001 fcdf 	bl	800c95c <memcpy>
 800af9e:	4621      	mov	r1, r4
 800afa0:	4638      	mov	r0, r7
 800afa2:	f7ff ffa5 	bl	800aef0 <_Bfree>
 800afa6:	4644      	mov	r4, r8
 800afa8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800afac:	3501      	adds	r5, #1
 800afae:	615e      	str	r6, [r3, #20]
 800afb0:	6125      	str	r5, [r4, #16]
 800afb2:	4620      	mov	r0, r4
 800afb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afb8:	0800d7a1 	.word	0x0800d7a1
 800afbc:	0800d7b2 	.word	0x0800d7b2

0800afc0 <__s2b>:
 800afc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afc4:	460c      	mov	r4, r1
 800afc6:	4615      	mov	r5, r2
 800afc8:	461f      	mov	r7, r3
 800afca:	2209      	movs	r2, #9
 800afcc:	3308      	adds	r3, #8
 800afce:	4606      	mov	r6, r0
 800afd0:	fb93 f3f2 	sdiv	r3, r3, r2
 800afd4:	2100      	movs	r1, #0
 800afd6:	2201      	movs	r2, #1
 800afd8:	429a      	cmp	r2, r3
 800afda:	db09      	blt.n	800aff0 <__s2b+0x30>
 800afdc:	4630      	mov	r0, r6
 800afde:	f7ff ff47 	bl	800ae70 <_Balloc>
 800afe2:	b940      	cbnz	r0, 800aff6 <__s2b+0x36>
 800afe4:	4602      	mov	r2, r0
 800afe6:	4b19      	ldr	r3, [pc, #100]	@ (800b04c <__s2b+0x8c>)
 800afe8:	4819      	ldr	r0, [pc, #100]	@ (800b050 <__s2b+0x90>)
 800afea:	21d3      	movs	r1, #211	@ 0xd3
 800afec:	f001 fccc 	bl	800c988 <__assert_func>
 800aff0:	0052      	lsls	r2, r2, #1
 800aff2:	3101      	adds	r1, #1
 800aff4:	e7f0      	b.n	800afd8 <__s2b+0x18>
 800aff6:	9b08      	ldr	r3, [sp, #32]
 800aff8:	6143      	str	r3, [r0, #20]
 800affa:	2d09      	cmp	r5, #9
 800affc:	f04f 0301 	mov.w	r3, #1
 800b000:	6103      	str	r3, [r0, #16]
 800b002:	dd16      	ble.n	800b032 <__s2b+0x72>
 800b004:	f104 0909 	add.w	r9, r4, #9
 800b008:	46c8      	mov	r8, r9
 800b00a:	442c      	add	r4, r5
 800b00c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b010:	4601      	mov	r1, r0
 800b012:	3b30      	subs	r3, #48	@ 0x30
 800b014:	220a      	movs	r2, #10
 800b016:	4630      	mov	r0, r6
 800b018:	f7ff ff8c 	bl	800af34 <__multadd>
 800b01c:	45a0      	cmp	r8, r4
 800b01e:	d1f5      	bne.n	800b00c <__s2b+0x4c>
 800b020:	f1a5 0408 	sub.w	r4, r5, #8
 800b024:	444c      	add	r4, r9
 800b026:	1b2d      	subs	r5, r5, r4
 800b028:	1963      	adds	r3, r4, r5
 800b02a:	42bb      	cmp	r3, r7
 800b02c:	db04      	blt.n	800b038 <__s2b+0x78>
 800b02e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b032:	340a      	adds	r4, #10
 800b034:	2509      	movs	r5, #9
 800b036:	e7f6      	b.n	800b026 <__s2b+0x66>
 800b038:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b03c:	4601      	mov	r1, r0
 800b03e:	3b30      	subs	r3, #48	@ 0x30
 800b040:	220a      	movs	r2, #10
 800b042:	4630      	mov	r0, r6
 800b044:	f7ff ff76 	bl	800af34 <__multadd>
 800b048:	e7ee      	b.n	800b028 <__s2b+0x68>
 800b04a:	bf00      	nop
 800b04c:	0800d7a1 	.word	0x0800d7a1
 800b050:	0800d7b2 	.word	0x0800d7b2

0800b054 <__hi0bits>:
 800b054:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b058:	4603      	mov	r3, r0
 800b05a:	bf36      	itet	cc
 800b05c:	0403      	lslcc	r3, r0, #16
 800b05e:	2000      	movcs	r0, #0
 800b060:	2010      	movcc	r0, #16
 800b062:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b066:	bf3c      	itt	cc
 800b068:	021b      	lslcc	r3, r3, #8
 800b06a:	3008      	addcc	r0, #8
 800b06c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b070:	bf3c      	itt	cc
 800b072:	011b      	lslcc	r3, r3, #4
 800b074:	3004      	addcc	r0, #4
 800b076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b07a:	bf3c      	itt	cc
 800b07c:	009b      	lslcc	r3, r3, #2
 800b07e:	3002      	addcc	r0, #2
 800b080:	2b00      	cmp	r3, #0
 800b082:	db05      	blt.n	800b090 <__hi0bits+0x3c>
 800b084:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b088:	f100 0001 	add.w	r0, r0, #1
 800b08c:	bf08      	it	eq
 800b08e:	2020      	moveq	r0, #32
 800b090:	4770      	bx	lr

0800b092 <__lo0bits>:
 800b092:	6803      	ldr	r3, [r0, #0]
 800b094:	4602      	mov	r2, r0
 800b096:	f013 0007 	ands.w	r0, r3, #7
 800b09a:	d00b      	beq.n	800b0b4 <__lo0bits+0x22>
 800b09c:	07d9      	lsls	r1, r3, #31
 800b09e:	d421      	bmi.n	800b0e4 <__lo0bits+0x52>
 800b0a0:	0798      	lsls	r0, r3, #30
 800b0a2:	bf49      	itett	mi
 800b0a4:	085b      	lsrmi	r3, r3, #1
 800b0a6:	089b      	lsrpl	r3, r3, #2
 800b0a8:	2001      	movmi	r0, #1
 800b0aa:	6013      	strmi	r3, [r2, #0]
 800b0ac:	bf5c      	itt	pl
 800b0ae:	6013      	strpl	r3, [r2, #0]
 800b0b0:	2002      	movpl	r0, #2
 800b0b2:	4770      	bx	lr
 800b0b4:	b299      	uxth	r1, r3
 800b0b6:	b909      	cbnz	r1, 800b0bc <__lo0bits+0x2a>
 800b0b8:	0c1b      	lsrs	r3, r3, #16
 800b0ba:	2010      	movs	r0, #16
 800b0bc:	b2d9      	uxtb	r1, r3
 800b0be:	b909      	cbnz	r1, 800b0c4 <__lo0bits+0x32>
 800b0c0:	3008      	adds	r0, #8
 800b0c2:	0a1b      	lsrs	r3, r3, #8
 800b0c4:	0719      	lsls	r1, r3, #28
 800b0c6:	bf04      	itt	eq
 800b0c8:	091b      	lsreq	r3, r3, #4
 800b0ca:	3004      	addeq	r0, #4
 800b0cc:	0799      	lsls	r1, r3, #30
 800b0ce:	bf04      	itt	eq
 800b0d0:	089b      	lsreq	r3, r3, #2
 800b0d2:	3002      	addeq	r0, #2
 800b0d4:	07d9      	lsls	r1, r3, #31
 800b0d6:	d403      	bmi.n	800b0e0 <__lo0bits+0x4e>
 800b0d8:	085b      	lsrs	r3, r3, #1
 800b0da:	f100 0001 	add.w	r0, r0, #1
 800b0de:	d003      	beq.n	800b0e8 <__lo0bits+0x56>
 800b0e0:	6013      	str	r3, [r2, #0]
 800b0e2:	4770      	bx	lr
 800b0e4:	2000      	movs	r0, #0
 800b0e6:	4770      	bx	lr
 800b0e8:	2020      	movs	r0, #32
 800b0ea:	4770      	bx	lr

0800b0ec <__i2b>:
 800b0ec:	b510      	push	{r4, lr}
 800b0ee:	460c      	mov	r4, r1
 800b0f0:	2101      	movs	r1, #1
 800b0f2:	f7ff febd 	bl	800ae70 <_Balloc>
 800b0f6:	4602      	mov	r2, r0
 800b0f8:	b928      	cbnz	r0, 800b106 <__i2b+0x1a>
 800b0fa:	4b05      	ldr	r3, [pc, #20]	@ (800b110 <__i2b+0x24>)
 800b0fc:	4805      	ldr	r0, [pc, #20]	@ (800b114 <__i2b+0x28>)
 800b0fe:	f240 1145 	movw	r1, #325	@ 0x145
 800b102:	f001 fc41 	bl	800c988 <__assert_func>
 800b106:	2301      	movs	r3, #1
 800b108:	6144      	str	r4, [r0, #20]
 800b10a:	6103      	str	r3, [r0, #16]
 800b10c:	bd10      	pop	{r4, pc}
 800b10e:	bf00      	nop
 800b110:	0800d7a1 	.word	0x0800d7a1
 800b114:	0800d7b2 	.word	0x0800d7b2

0800b118 <__multiply>:
 800b118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b11c:	4614      	mov	r4, r2
 800b11e:	690a      	ldr	r2, [r1, #16]
 800b120:	6923      	ldr	r3, [r4, #16]
 800b122:	429a      	cmp	r2, r3
 800b124:	bfa8      	it	ge
 800b126:	4623      	movge	r3, r4
 800b128:	460f      	mov	r7, r1
 800b12a:	bfa4      	itt	ge
 800b12c:	460c      	movge	r4, r1
 800b12e:	461f      	movge	r7, r3
 800b130:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b134:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b138:	68a3      	ldr	r3, [r4, #8]
 800b13a:	6861      	ldr	r1, [r4, #4]
 800b13c:	eb0a 0609 	add.w	r6, sl, r9
 800b140:	42b3      	cmp	r3, r6
 800b142:	b085      	sub	sp, #20
 800b144:	bfb8      	it	lt
 800b146:	3101      	addlt	r1, #1
 800b148:	f7ff fe92 	bl	800ae70 <_Balloc>
 800b14c:	b930      	cbnz	r0, 800b15c <__multiply+0x44>
 800b14e:	4602      	mov	r2, r0
 800b150:	4b44      	ldr	r3, [pc, #272]	@ (800b264 <__multiply+0x14c>)
 800b152:	4845      	ldr	r0, [pc, #276]	@ (800b268 <__multiply+0x150>)
 800b154:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b158:	f001 fc16 	bl	800c988 <__assert_func>
 800b15c:	f100 0514 	add.w	r5, r0, #20
 800b160:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b164:	462b      	mov	r3, r5
 800b166:	2200      	movs	r2, #0
 800b168:	4543      	cmp	r3, r8
 800b16a:	d321      	bcc.n	800b1b0 <__multiply+0x98>
 800b16c:	f107 0114 	add.w	r1, r7, #20
 800b170:	f104 0214 	add.w	r2, r4, #20
 800b174:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b178:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b17c:	9302      	str	r3, [sp, #8]
 800b17e:	1b13      	subs	r3, r2, r4
 800b180:	3b15      	subs	r3, #21
 800b182:	f023 0303 	bic.w	r3, r3, #3
 800b186:	3304      	adds	r3, #4
 800b188:	f104 0715 	add.w	r7, r4, #21
 800b18c:	42ba      	cmp	r2, r7
 800b18e:	bf38      	it	cc
 800b190:	2304      	movcc	r3, #4
 800b192:	9301      	str	r3, [sp, #4]
 800b194:	9b02      	ldr	r3, [sp, #8]
 800b196:	9103      	str	r1, [sp, #12]
 800b198:	428b      	cmp	r3, r1
 800b19a:	d80c      	bhi.n	800b1b6 <__multiply+0x9e>
 800b19c:	2e00      	cmp	r6, #0
 800b19e:	dd03      	ble.n	800b1a8 <__multiply+0x90>
 800b1a0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d05b      	beq.n	800b260 <__multiply+0x148>
 800b1a8:	6106      	str	r6, [r0, #16]
 800b1aa:	b005      	add	sp, #20
 800b1ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1b0:	f843 2b04 	str.w	r2, [r3], #4
 800b1b4:	e7d8      	b.n	800b168 <__multiply+0x50>
 800b1b6:	f8b1 a000 	ldrh.w	sl, [r1]
 800b1ba:	f1ba 0f00 	cmp.w	sl, #0
 800b1be:	d024      	beq.n	800b20a <__multiply+0xf2>
 800b1c0:	f104 0e14 	add.w	lr, r4, #20
 800b1c4:	46a9      	mov	r9, r5
 800b1c6:	f04f 0c00 	mov.w	ip, #0
 800b1ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b1ce:	f8d9 3000 	ldr.w	r3, [r9]
 800b1d2:	fa1f fb87 	uxth.w	fp, r7
 800b1d6:	b29b      	uxth	r3, r3
 800b1d8:	fb0a 330b 	mla	r3, sl, fp, r3
 800b1dc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b1e0:	f8d9 7000 	ldr.w	r7, [r9]
 800b1e4:	4463      	add	r3, ip
 800b1e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b1ea:	fb0a c70b 	mla	r7, sl, fp, ip
 800b1ee:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b1f2:	b29b      	uxth	r3, r3
 800b1f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b1f8:	4572      	cmp	r2, lr
 800b1fa:	f849 3b04 	str.w	r3, [r9], #4
 800b1fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b202:	d8e2      	bhi.n	800b1ca <__multiply+0xb2>
 800b204:	9b01      	ldr	r3, [sp, #4]
 800b206:	f845 c003 	str.w	ip, [r5, r3]
 800b20a:	9b03      	ldr	r3, [sp, #12]
 800b20c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b210:	3104      	adds	r1, #4
 800b212:	f1b9 0f00 	cmp.w	r9, #0
 800b216:	d021      	beq.n	800b25c <__multiply+0x144>
 800b218:	682b      	ldr	r3, [r5, #0]
 800b21a:	f104 0c14 	add.w	ip, r4, #20
 800b21e:	46ae      	mov	lr, r5
 800b220:	f04f 0a00 	mov.w	sl, #0
 800b224:	f8bc b000 	ldrh.w	fp, [ip]
 800b228:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b22c:	fb09 770b 	mla	r7, r9, fp, r7
 800b230:	4457      	add	r7, sl
 800b232:	b29b      	uxth	r3, r3
 800b234:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b238:	f84e 3b04 	str.w	r3, [lr], #4
 800b23c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b240:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b244:	f8be 3000 	ldrh.w	r3, [lr]
 800b248:	fb09 330a 	mla	r3, r9, sl, r3
 800b24c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b250:	4562      	cmp	r2, ip
 800b252:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b256:	d8e5      	bhi.n	800b224 <__multiply+0x10c>
 800b258:	9f01      	ldr	r7, [sp, #4]
 800b25a:	51eb      	str	r3, [r5, r7]
 800b25c:	3504      	adds	r5, #4
 800b25e:	e799      	b.n	800b194 <__multiply+0x7c>
 800b260:	3e01      	subs	r6, #1
 800b262:	e79b      	b.n	800b19c <__multiply+0x84>
 800b264:	0800d7a1 	.word	0x0800d7a1
 800b268:	0800d7b2 	.word	0x0800d7b2

0800b26c <__pow5mult>:
 800b26c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b270:	4615      	mov	r5, r2
 800b272:	f012 0203 	ands.w	r2, r2, #3
 800b276:	4607      	mov	r7, r0
 800b278:	460e      	mov	r6, r1
 800b27a:	d007      	beq.n	800b28c <__pow5mult+0x20>
 800b27c:	4c25      	ldr	r4, [pc, #148]	@ (800b314 <__pow5mult+0xa8>)
 800b27e:	3a01      	subs	r2, #1
 800b280:	2300      	movs	r3, #0
 800b282:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b286:	f7ff fe55 	bl	800af34 <__multadd>
 800b28a:	4606      	mov	r6, r0
 800b28c:	10ad      	asrs	r5, r5, #2
 800b28e:	d03d      	beq.n	800b30c <__pow5mult+0xa0>
 800b290:	69fc      	ldr	r4, [r7, #28]
 800b292:	b97c      	cbnz	r4, 800b2b4 <__pow5mult+0x48>
 800b294:	2010      	movs	r0, #16
 800b296:	f7ff fd35 	bl	800ad04 <malloc>
 800b29a:	4602      	mov	r2, r0
 800b29c:	61f8      	str	r0, [r7, #28]
 800b29e:	b928      	cbnz	r0, 800b2ac <__pow5mult+0x40>
 800b2a0:	4b1d      	ldr	r3, [pc, #116]	@ (800b318 <__pow5mult+0xac>)
 800b2a2:	481e      	ldr	r0, [pc, #120]	@ (800b31c <__pow5mult+0xb0>)
 800b2a4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b2a8:	f001 fb6e 	bl	800c988 <__assert_func>
 800b2ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b2b0:	6004      	str	r4, [r0, #0]
 800b2b2:	60c4      	str	r4, [r0, #12]
 800b2b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b2b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b2bc:	b94c      	cbnz	r4, 800b2d2 <__pow5mult+0x66>
 800b2be:	f240 2171 	movw	r1, #625	@ 0x271
 800b2c2:	4638      	mov	r0, r7
 800b2c4:	f7ff ff12 	bl	800b0ec <__i2b>
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	f8c8 0008 	str.w	r0, [r8, #8]
 800b2ce:	4604      	mov	r4, r0
 800b2d0:	6003      	str	r3, [r0, #0]
 800b2d2:	f04f 0900 	mov.w	r9, #0
 800b2d6:	07eb      	lsls	r3, r5, #31
 800b2d8:	d50a      	bpl.n	800b2f0 <__pow5mult+0x84>
 800b2da:	4631      	mov	r1, r6
 800b2dc:	4622      	mov	r2, r4
 800b2de:	4638      	mov	r0, r7
 800b2e0:	f7ff ff1a 	bl	800b118 <__multiply>
 800b2e4:	4631      	mov	r1, r6
 800b2e6:	4680      	mov	r8, r0
 800b2e8:	4638      	mov	r0, r7
 800b2ea:	f7ff fe01 	bl	800aef0 <_Bfree>
 800b2ee:	4646      	mov	r6, r8
 800b2f0:	106d      	asrs	r5, r5, #1
 800b2f2:	d00b      	beq.n	800b30c <__pow5mult+0xa0>
 800b2f4:	6820      	ldr	r0, [r4, #0]
 800b2f6:	b938      	cbnz	r0, 800b308 <__pow5mult+0x9c>
 800b2f8:	4622      	mov	r2, r4
 800b2fa:	4621      	mov	r1, r4
 800b2fc:	4638      	mov	r0, r7
 800b2fe:	f7ff ff0b 	bl	800b118 <__multiply>
 800b302:	6020      	str	r0, [r4, #0]
 800b304:	f8c0 9000 	str.w	r9, [r0]
 800b308:	4604      	mov	r4, r0
 800b30a:	e7e4      	b.n	800b2d6 <__pow5mult+0x6a>
 800b30c:	4630      	mov	r0, r6
 800b30e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b312:	bf00      	nop
 800b314:	0800d80c 	.word	0x0800d80c
 800b318:	0800d732 	.word	0x0800d732
 800b31c:	0800d7b2 	.word	0x0800d7b2

0800b320 <__lshift>:
 800b320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b324:	460c      	mov	r4, r1
 800b326:	6849      	ldr	r1, [r1, #4]
 800b328:	6923      	ldr	r3, [r4, #16]
 800b32a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b32e:	68a3      	ldr	r3, [r4, #8]
 800b330:	4607      	mov	r7, r0
 800b332:	4691      	mov	r9, r2
 800b334:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b338:	f108 0601 	add.w	r6, r8, #1
 800b33c:	42b3      	cmp	r3, r6
 800b33e:	db0b      	blt.n	800b358 <__lshift+0x38>
 800b340:	4638      	mov	r0, r7
 800b342:	f7ff fd95 	bl	800ae70 <_Balloc>
 800b346:	4605      	mov	r5, r0
 800b348:	b948      	cbnz	r0, 800b35e <__lshift+0x3e>
 800b34a:	4602      	mov	r2, r0
 800b34c:	4b28      	ldr	r3, [pc, #160]	@ (800b3f0 <__lshift+0xd0>)
 800b34e:	4829      	ldr	r0, [pc, #164]	@ (800b3f4 <__lshift+0xd4>)
 800b350:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b354:	f001 fb18 	bl	800c988 <__assert_func>
 800b358:	3101      	adds	r1, #1
 800b35a:	005b      	lsls	r3, r3, #1
 800b35c:	e7ee      	b.n	800b33c <__lshift+0x1c>
 800b35e:	2300      	movs	r3, #0
 800b360:	f100 0114 	add.w	r1, r0, #20
 800b364:	f100 0210 	add.w	r2, r0, #16
 800b368:	4618      	mov	r0, r3
 800b36a:	4553      	cmp	r3, sl
 800b36c:	db33      	blt.n	800b3d6 <__lshift+0xb6>
 800b36e:	6920      	ldr	r0, [r4, #16]
 800b370:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b374:	f104 0314 	add.w	r3, r4, #20
 800b378:	f019 091f 	ands.w	r9, r9, #31
 800b37c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b380:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b384:	d02b      	beq.n	800b3de <__lshift+0xbe>
 800b386:	f1c9 0e20 	rsb	lr, r9, #32
 800b38a:	468a      	mov	sl, r1
 800b38c:	2200      	movs	r2, #0
 800b38e:	6818      	ldr	r0, [r3, #0]
 800b390:	fa00 f009 	lsl.w	r0, r0, r9
 800b394:	4310      	orrs	r0, r2
 800b396:	f84a 0b04 	str.w	r0, [sl], #4
 800b39a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b39e:	459c      	cmp	ip, r3
 800b3a0:	fa22 f20e 	lsr.w	r2, r2, lr
 800b3a4:	d8f3      	bhi.n	800b38e <__lshift+0x6e>
 800b3a6:	ebac 0304 	sub.w	r3, ip, r4
 800b3aa:	3b15      	subs	r3, #21
 800b3ac:	f023 0303 	bic.w	r3, r3, #3
 800b3b0:	3304      	adds	r3, #4
 800b3b2:	f104 0015 	add.w	r0, r4, #21
 800b3b6:	4584      	cmp	ip, r0
 800b3b8:	bf38      	it	cc
 800b3ba:	2304      	movcc	r3, #4
 800b3bc:	50ca      	str	r2, [r1, r3]
 800b3be:	b10a      	cbz	r2, 800b3c4 <__lshift+0xa4>
 800b3c0:	f108 0602 	add.w	r6, r8, #2
 800b3c4:	3e01      	subs	r6, #1
 800b3c6:	4638      	mov	r0, r7
 800b3c8:	612e      	str	r6, [r5, #16]
 800b3ca:	4621      	mov	r1, r4
 800b3cc:	f7ff fd90 	bl	800aef0 <_Bfree>
 800b3d0:	4628      	mov	r0, r5
 800b3d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800b3da:	3301      	adds	r3, #1
 800b3dc:	e7c5      	b.n	800b36a <__lshift+0x4a>
 800b3de:	3904      	subs	r1, #4
 800b3e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3e4:	f841 2f04 	str.w	r2, [r1, #4]!
 800b3e8:	459c      	cmp	ip, r3
 800b3ea:	d8f9      	bhi.n	800b3e0 <__lshift+0xc0>
 800b3ec:	e7ea      	b.n	800b3c4 <__lshift+0xa4>
 800b3ee:	bf00      	nop
 800b3f0:	0800d7a1 	.word	0x0800d7a1
 800b3f4:	0800d7b2 	.word	0x0800d7b2

0800b3f8 <__mcmp>:
 800b3f8:	690a      	ldr	r2, [r1, #16]
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	6900      	ldr	r0, [r0, #16]
 800b3fe:	1a80      	subs	r0, r0, r2
 800b400:	b530      	push	{r4, r5, lr}
 800b402:	d10e      	bne.n	800b422 <__mcmp+0x2a>
 800b404:	3314      	adds	r3, #20
 800b406:	3114      	adds	r1, #20
 800b408:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b40c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b410:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b414:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b418:	4295      	cmp	r5, r2
 800b41a:	d003      	beq.n	800b424 <__mcmp+0x2c>
 800b41c:	d205      	bcs.n	800b42a <__mcmp+0x32>
 800b41e:	f04f 30ff 	mov.w	r0, #4294967295
 800b422:	bd30      	pop	{r4, r5, pc}
 800b424:	42a3      	cmp	r3, r4
 800b426:	d3f3      	bcc.n	800b410 <__mcmp+0x18>
 800b428:	e7fb      	b.n	800b422 <__mcmp+0x2a>
 800b42a:	2001      	movs	r0, #1
 800b42c:	e7f9      	b.n	800b422 <__mcmp+0x2a>
	...

0800b430 <__mdiff>:
 800b430:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b434:	4689      	mov	r9, r1
 800b436:	4606      	mov	r6, r0
 800b438:	4611      	mov	r1, r2
 800b43a:	4648      	mov	r0, r9
 800b43c:	4614      	mov	r4, r2
 800b43e:	f7ff ffdb 	bl	800b3f8 <__mcmp>
 800b442:	1e05      	subs	r5, r0, #0
 800b444:	d112      	bne.n	800b46c <__mdiff+0x3c>
 800b446:	4629      	mov	r1, r5
 800b448:	4630      	mov	r0, r6
 800b44a:	f7ff fd11 	bl	800ae70 <_Balloc>
 800b44e:	4602      	mov	r2, r0
 800b450:	b928      	cbnz	r0, 800b45e <__mdiff+0x2e>
 800b452:	4b3f      	ldr	r3, [pc, #252]	@ (800b550 <__mdiff+0x120>)
 800b454:	f240 2137 	movw	r1, #567	@ 0x237
 800b458:	483e      	ldr	r0, [pc, #248]	@ (800b554 <__mdiff+0x124>)
 800b45a:	f001 fa95 	bl	800c988 <__assert_func>
 800b45e:	2301      	movs	r3, #1
 800b460:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b464:	4610      	mov	r0, r2
 800b466:	b003      	add	sp, #12
 800b468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b46c:	bfbc      	itt	lt
 800b46e:	464b      	movlt	r3, r9
 800b470:	46a1      	movlt	r9, r4
 800b472:	4630      	mov	r0, r6
 800b474:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b478:	bfba      	itte	lt
 800b47a:	461c      	movlt	r4, r3
 800b47c:	2501      	movlt	r5, #1
 800b47e:	2500      	movge	r5, #0
 800b480:	f7ff fcf6 	bl	800ae70 <_Balloc>
 800b484:	4602      	mov	r2, r0
 800b486:	b918      	cbnz	r0, 800b490 <__mdiff+0x60>
 800b488:	4b31      	ldr	r3, [pc, #196]	@ (800b550 <__mdiff+0x120>)
 800b48a:	f240 2145 	movw	r1, #581	@ 0x245
 800b48e:	e7e3      	b.n	800b458 <__mdiff+0x28>
 800b490:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b494:	6926      	ldr	r6, [r4, #16]
 800b496:	60c5      	str	r5, [r0, #12]
 800b498:	f109 0310 	add.w	r3, r9, #16
 800b49c:	f109 0514 	add.w	r5, r9, #20
 800b4a0:	f104 0e14 	add.w	lr, r4, #20
 800b4a4:	f100 0b14 	add.w	fp, r0, #20
 800b4a8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b4ac:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b4b0:	9301      	str	r3, [sp, #4]
 800b4b2:	46d9      	mov	r9, fp
 800b4b4:	f04f 0c00 	mov.w	ip, #0
 800b4b8:	9b01      	ldr	r3, [sp, #4]
 800b4ba:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b4be:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b4c2:	9301      	str	r3, [sp, #4]
 800b4c4:	fa1f f38a 	uxth.w	r3, sl
 800b4c8:	4619      	mov	r1, r3
 800b4ca:	b283      	uxth	r3, r0
 800b4cc:	1acb      	subs	r3, r1, r3
 800b4ce:	0c00      	lsrs	r0, r0, #16
 800b4d0:	4463      	add	r3, ip
 800b4d2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b4d6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b4da:	b29b      	uxth	r3, r3
 800b4dc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b4e0:	4576      	cmp	r6, lr
 800b4e2:	f849 3b04 	str.w	r3, [r9], #4
 800b4e6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b4ea:	d8e5      	bhi.n	800b4b8 <__mdiff+0x88>
 800b4ec:	1b33      	subs	r3, r6, r4
 800b4ee:	3b15      	subs	r3, #21
 800b4f0:	f023 0303 	bic.w	r3, r3, #3
 800b4f4:	3415      	adds	r4, #21
 800b4f6:	3304      	adds	r3, #4
 800b4f8:	42a6      	cmp	r6, r4
 800b4fa:	bf38      	it	cc
 800b4fc:	2304      	movcc	r3, #4
 800b4fe:	441d      	add	r5, r3
 800b500:	445b      	add	r3, fp
 800b502:	461e      	mov	r6, r3
 800b504:	462c      	mov	r4, r5
 800b506:	4544      	cmp	r4, r8
 800b508:	d30e      	bcc.n	800b528 <__mdiff+0xf8>
 800b50a:	f108 0103 	add.w	r1, r8, #3
 800b50e:	1b49      	subs	r1, r1, r5
 800b510:	f021 0103 	bic.w	r1, r1, #3
 800b514:	3d03      	subs	r5, #3
 800b516:	45a8      	cmp	r8, r5
 800b518:	bf38      	it	cc
 800b51a:	2100      	movcc	r1, #0
 800b51c:	440b      	add	r3, r1
 800b51e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b522:	b191      	cbz	r1, 800b54a <__mdiff+0x11a>
 800b524:	6117      	str	r7, [r2, #16]
 800b526:	e79d      	b.n	800b464 <__mdiff+0x34>
 800b528:	f854 1b04 	ldr.w	r1, [r4], #4
 800b52c:	46e6      	mov	lr, ip
 800b52e:	0c08      	lsrs	r0, r1, #16
 800b530:	fa1c fc81 	uxtah	ip, ip, r1
 800b534:	4471      	add	r1, lr
 800b536:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b53a:	b289      	uxth	r1, r1
 800b53c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b540:	f846 1b04 	str.w	r1, [r6], #4
 800b544:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b548:	e7dd      	b.n	800b506 <__mdiff+0xd6>
 800b54a:	3f01      	subs	r7, #1
 800b54c:	e7e7      	b.n	800b51e <__mdiff+0xee>
 800b54e:	bf00      	nop
 800b550:	0800d7a1 	.word	0x0800d7a1
 800b554:	0800d7b2 	.word	0x0800d7b2

0800b558 <__ulp>:
 800b558:	b082      	sub	sp, #8
 800b55a:	ed8d 0b00 	vstr	d0, [sp]
 800b55e:	9a01      	ldr	r2, [sp, #4]
 800b560:	4b0f      	ldr	r3, [pc, #60]	@ (800b5a0 <__ulp+0x48>)
 800b562:	4013      	ands	r3, r2
 800b564:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b568:	2b00      	cmp	r3, #0
 800b56a:	dc08      	bgt.n	800b57e <__ulp+0x26>
 800b56c:	425b      	negs	r3, r3
 800b56e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b572:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b576:	da04      	bge.n	800b582 <__ulp+0x2a>
 800b578:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b57c:	4113      	asrs	r3, r2
 800b57e:	2200      	movs	r2, #0
 800b580:	e008      	b.n	800b594 <__ulp+0x3c>
 800b582:	f1a2 0314 	sub.w	r3, r2, #20
 800b586:	2b1e      	cmp	r3, #30
 800b588:	bfda      	itte	le
 800b58a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b58e:	40da      	lsrle	r2, r3
 800b590:	2201      	movgt	r2, #1
 800b592:	2300      	movs	r3, #0
 800b594:	4619      	mov	r1, r3
 800b596:	4610      	mov	r0, r2
 800b598:	ec41 0b10 	vmov	d0, r0, r1
 800b59c:	b002      	add	sp, #8
 800b59e:	4770      	bx	lr
 800b5a0:	7ff00000 	.word	0x7ff00000

0800b5a4 <__b2d>:
 800b5a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a8:	6906      	ldr	r6, [r0, #16]
 800b5aa:	f100 0814 	add.w	r8, r0, #20
 800b5ae:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b5b2:	1f37      	subs	r7, r6, #4
 800b5b4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b5b8:	4610      	mov	r0, r2
 800b5ba:	f7ff fd4b 	bl	800b054 <__hi0bits>
 800b5be:	f1c0 0320 	rsb	r3, r0, #32
 800b5c2:	280a      	cmp	r0, #10
 800b5c4:	600b      	str	r3, [r1, #0]
 800b5c6:	491b      	ldr	r1, [pc, #108]	@ (800b634 <__b2d+0x90>)
 800b5c8:	dc15      	bgt.n	800b5f6 <__b2d+0x52>
 800b5ca:	f1c0 0c0b 	rsb	ip, r0, #11
 800b5ce:	fa22 f30c 	lsr.w	r3, r2, ip
 800b5d2:	45b8      	cmp	r8, r7
 800b5d4:	ea43 0501 	orr.w	r5, r3, r1
 800b5d8:	bf34      	ite	cc
 800b5da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b5de:	2300      	movcs	r3, #0
 800b5e0:	3015      	adds	r0, #21
 800b5e2:	fa02 f000 	lsl.w	r0, r2, r0
 800b5e6:	fa23 f30c 	lsr.w	r3, r3, ip
 800b5ea:	4303      	orrs	r3, r0
 800b5ec:	461c      	mov	r4, r3
 800b5ee:	ec45 4b10 	vmov	d0, r4, r5
 800b5f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5f6:	45b8      	cmp	r8, r7
 800b5f8:	bf3a      	itte	cc
 800b5fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b5fe:	f1a6 0708 	subcc.w	r7, r6, #8
 800b602:	2300      	movcs	r3, #0
 800b604:	380b      	subs	r0, #11
 800b606:	d012      	beq.n	800b62e <__b2d+0x8a>
 800b608:	f1c0 0120 	rsb	r1, r0, #32
 800b60c:	fa23 f401 	lsr.w	r4, r3, r1
 800b610:	4082      	lsls	r2, r0
 800b612:	4322      	orrs	r2, r4
 800b614:	4547      	cmp	r7, r8
 800b616:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b61a:	bf8c      	ite	hi
 800b61c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b620:	2200      	movls	r2, #0
 800b622:	4083      	lsls	r3, r0
 800b624:	40ca      	lsrs	r2, r1
 800b626:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b62a:	4313      	orrs	r3, r2
 800b62c:	e7de      	b.n	800b5ec <__b2d+0x48>
 800b62e:	ea42 0501 	orr.w	r5, r2, r1
 800b632:	e7db      	b.n	800b5ec <__b2d+0x48>
 800b634:	3ff00000 	.word	0x3ff00000

0800b638 <__d2b>:
 800b638:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b63c:	460f      	mov	r7, r1
 800b63e:	2101      	movs	r1, #1
 800b640:	ec59 8b10 	vmov	r8, r9, d0
 800b644:	4616      	mov	r6, r2
 800b646:	f7ff fc13 	bl	800ae70 <_Balloc>
 800b64a:	4604      	mov	r4, r0
 800b64c:	b930      	cbnz	r0, 800b65c <__d2b+0x24>
 800b64e:	4602      	mov	r2, r0
 800b650:	4b23      	ldr	r3, [pc, #140]	@ (800b6e0 <__d2b+0xa8>)
 800b652:	4824      	ldr	r0, [pc, #144]	@ (800b6e4 <__d2b+0xac>)
 800b654:	f240 310f 	movw	r1, #783	@ 0x30f
 800b658:	f001 f996 	bl	800c988 <__assert_func>
 800b65c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b660:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b664:	b10d      	cbz	r5, 800b66a <__d2b+0x32>
 800b666:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b66a:	9301      	str	r3, [sp, #4]
 800b66c:	f1b8 0300 	subs.w	r3, r8, #0
 800b670:	d023      	beq.n	800b6ba <__d2b+0x82>
 800b672:	4668      	mov	r0, sp
 800b674:	9300      	str	r3, [sp, #0]
 800b676:	f7ff fd0c 	bl	800b092 <__lo0bits>
 800b67a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b67e:	b1d0      	cbz	r0, 800b6b6 <__d2b+0x7e>
 800b680:	f1c0 0320 	rsb	r3, r0, #32
 800b684:	fa02 f303 	lsl.w	r3, r2, r3
 800b688:	430b      	orrs	r3, r1
 800b68a:	40c2      	lsrs	r2, r0
 800b68c:	6163      	str	r3, [r4, #20]
 800b68e:	9201      	str	r2, [sp, #4]
 800b690:	9b01      	ldr	r3, [sp, #4]
 800b692:	61a3      	str	r3, [r4, #24]
 800b694:	2b00      	cmp	r3, #0
 800b696:	bf0c      	ite	eq
 800b698:	2201      	moveq	r2, #1
 800b69a:	2202      	movne	r2, #2
 800b69c:	6122      	str	r2, [r4, #16]
 800b69e:	b1a5      	cbz	r5, 800b6ca <__d2b+0x92>
 800b6a0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b6a4:	4405      	add	r5, r0
 800b6a6:	603d      	str	r5, [r7, #0]
 800b6a8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b6ac:	6030      	str	r0, [r6, #0]
 800b6ae:	4620      	mov	r0, r4
 800b6b0:	b003      	add	sp, #12
 800b6b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b6b6:	6161      	str	r1, [r4, #20]
 800b6b8:	e7ea      	b.n	800b690 <__d2b+0x58>
 800b6ba:	a801      	add	r0, sp, #4
 800b6bc:	f7ff fce9 	bl	800b092 <__lo0bits>
 800b6c0:	9b01      	ldr	r3, [sp, #4]
 800b6c2:	6163      	str	r3, [r4, #20]
 800b6c4:	3020      	adds	r0, #32
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	e7e8      	b.n	800b69c <__d2b+0x64>
 800b6ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b6ce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b6d2:	6038      	str	r0, [r7, #0]
 800b6d4:	6918      	ldr	r0, [r3, #16]
 800b6d6:	f7ff fcbd 	bl	800b054 <__hi0bits>
 800b6da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b6de:	e7e5      	b.n	800b6ac <__d2b+0x74>
 800b6e0:	0800d7a1 	.word	0x0800d7a1
 800b6e4:	0800d7b2 	.word	0x0800d7b2

0800b6e8 <__ratio>:
 800b6e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ec:	b085      	sub	sp, #20
 800b6ee:	e9cd 1000 	strd	r1, r0, [sp]
 800b6f2:	a902      	add	r1, sp, #8
 800b6f4:	f7ff ff56 	bl	800b5a4 <__b2d>
 800b6f8:	9800      	ldr	r0, [sp, #0]
 800b6fa:	a903      	add	r1, sp, #12
 800b6fc:	ec55 4b10 	vmov	r4, r5, d0
 800b700:	f7ff ff50 	bl	800b5a4 <__b2d>
 800b704:	9b01      	ldr	r3, [sp, #4]
 800b706:	6919      	ldr	r1, [r3, #16]
 800b708:	9b00      	ldr	r3, [sp, #0]
 800b70a:	691b      	ldr	r3, [r3, #16]
 800b70c:	1ac9      	subs	r1, r1, r3
 800b70e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b712:	1a9b      	subs	r3, r3, r2
 800b714:	ec5b ab10 	vmov	sl, fp, d0
 800b718:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	bfce      	itee	gt
 800b720:	462a      	movgt	r2, r5
 800b722:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b726:	465a      	movle	r2, fp
 800b728:	462f      	mov	r7, r5
 800b72a:	46d9      	mov	r9, fp
 800b72c:	bfcc      	ite	gt
 800b72e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b732:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b736:	464b      	mov	r3, r9
 800b738:	4652      	mov	r2, sl
 800b73a:	4620      	mov	r0, r4
 800b73c:	4639      	mov	r1, r7
 800b73e:	f7f5 f88d 	bl	800085c <__aeabi_ddiv>
 800b742:	ec41 0b10 	vmov	d0, r0, r1
 800b746:	b005      	add	sp, #20
 800b748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b74c <__copybits>:
 800b74c:	3901      	subs	r1, #1
 800b74e:	b570      	push	{r4, r5, r6, lr}
 800b750:	1149      	asrs	r1, r1, #5
 800b752:	6914      	ldr	r4, [r2, #16]
 800b754:	3101      	adds	r1, #1
 800b756:	f102 0314 	add.w	r3, r2, #20
 800b75a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b75e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b762:	1f05      	subs	r5, r0, #4
 800b764:	42a3      	cmp	r3, r4
 800b766:	d30c      	bcc.n	800b782 <__copybits+0x36>
 800b768:	1aa3      	subs	r3, r4, r2
 800b76a:	3b11      	subs	r3, #17
 800b76c:	f023 0303 	bic.w	r3, r3, #3
 800b770:	3211      	adds	r2, #17
 800b772:	42a2      	cmp	r2, r4
 800b774:	bf88      	it	hi
 800b776:	2300      	movhi	r3, #0
 800b778:	4418      	add	r0, r3
 800b77a:	2300      	movs	r3, #0
 800b77c:	4288      	cmp	r0, r1
 800b77e:	d305      	bcc.n	800b78c <__copybits+0x40>
 800b780:	bd70      	pop	{r4, r5, r6, pc}
 800b782:	f853 6b04 	ldr.w	r6, [r3], #4
 800b786:	f845 6f04 	str.w	r6, [r5, #4]!
 800b78a:	e7eb      	b.n	800b764 <__copybits+0x18>
 800b78c:	f840 3b04 	str.w	r3, [r0], #4
 800b790:	e7f4      	b.n	800b77c <__copybits+0x30>

0800b792 <__any_on>:
 800b792:	f100 0214 	add.w	r2, r0, #20
 800b796:	6900      	ldr	r0, [r0, #16]
 800b798:	114b      	asrs	r3, r1, #5
 800b79a:	4298      	cmp	r0, r3
 800b79c:	b510      	push	{r4, lr}
 800b79e:	db11      	blt.n	800b7c4 <__any_on+0x32>
 800b7a0:	dd0a      	ble.n	800b7b8 <__any_on+0x26>
 800b7a2:	f011 011f 	ands.w	r1, r1, #31
 800b7a6:	d007      	beq.n	800b7b8 <__any_on+0x26>
 800b7a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b7ac:	fa24 f001 	lsr.w	r0, r4, r1
 800b7b0:	fa00 f101 	lsl.w	r1, r0, r1
 800b7b4:	428c      	cmp	r4, r1
 800b7b6:	d10b      	bne.n	800b7d0 <__any_on+0x3e>
 800b7b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d803      	bhi.n	800b7c8 <__any_on+0x36>
 800b7c0:	2000      	movs	r0, #0
 800b7c2:	bd10      	pop	{r4, pc}
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	e7f7      	b.n	800b7b8 <__any_on+0x26>
 800b7c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b7cc:	2900      	cmp	r1, #0
 800b7ce:	d0f5      	beq.n	800b7bc <__any_on+0x2a>
 800b7d0:	2001      	movs	r0, #1
 800b7d2:	e7f6      	b.n	800b7c2 <__any_on+0x30>

0800b7d4 <sulp>:
 800b7d4:	b570      	push	{r4, r5, r6, lr}
 800b7d6:	4604      	mov	r4, r0
 800b7d8:	460d      	mov	r5, r1
 800b7da:	ec45 4b10 	vmov	d0, r4, r5
 800b7de:	4616      	mov	r6, r2
 800b7e0:	f7ff feba 	bl	800b558 <__ulp>
 800b7e4:	ec51 0b10 	vmov	r0, r1, d0
 800b7e8:	b17e      	cbz	r6, 800b80a <sulp+0x36>
 800b7ea:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b7ee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	dd09      	ble.n	800b80a <sulp+0x36>
 800b7f6:	051b      	lsls	r3, r3, #20
 800b7f8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b7fc:	2400      	movs	r4, #0
 800b7fe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b802:	4622      	mov	r2, r4
 800b804:	462b      	mov	r3, r5
 800b806:	f7f4 feff 	bl	8000608 <__aeabi_dmul>
 800b80a:	ec41 0b10 	vmov	d0, r0, r1
 800b80e:	bd70      	pop	{r4, r5, r6, pc}

0800b810 <_strtod_l>:
 800b810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b814:	b09f      	sub	sp, #124	@ 0x7c
 800b816:	460c      	mov	r4, r1
 800b818:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b81a:	2200      	movs	r2, #0
 800b81c:	921a      	str	r2, [sp, #104]	@ 0x68
 800b81e:	9005      	str	r0, [sp, #20]
 800b820:	f04f 0a00 	mov.w	sl, #0
 800b824:	f04f 0b00 	mov.w	fp, #0
 800b828:	460a      	mov	r2, r1
 800b82a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b82c:	7811      	ldrb	r1, [r2, #0]
 800b82e:	292b      	cmp	r1, #43	@ 0x2b
 800b830:	d04a      	beq.n	800b8c8 <_strtod_l+0xb8>
 800b832:	d838      	bhi.n	800b8a6 <_strtod_l+0x96>
 800b834:	290d      	cmp	r1, #13
 800b836:	d832      	bhi.n	800b89e <_strtod_l+0x8e>
 800b838:	2908      	cmp	r1, #8
 800b83a:	d832      	bhi.n	800b8a2 <_strtod_l+0x92>
 800b83c:	2900      	cmp	r1, #0
 800b83e:	d03b      	beq.n	800b8b8 <_strtod_l+0xa8>
 800b840:	2200      	movs	r2, #0
 800b842:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b844:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b846:	782a      	ldrb	r2, [r5, #0]
 800b848:	2a30      	cmp	r2, #48	@ 0x30
 800b84a:	f040 80b3 	bne.w	800b9b4 <_strtod_l+0x1a4>
 800b84e:	786a      	ldrb	r2, [r5, #1]
 800b850:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b854:	2a58      	cmp	r2, #88	@ 0x58
 800b856:	d16e      	bne.n	800b936 <_strtod_l+0x126>
 800b858:	9302      	str	r3, [sp, #8]
 800b85a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b85c:	9301      	str	r3, [sp, #4]
 800b85e:	ab1a      	add	r3, sp, #104	@ 0x68
 800b860:	9300      	str	r3, [sp, #0]
 800b862:	4a8e      	ldr	r2, [pc, #568]	@ (800ba9c <_strtod_l+0x28c>)
 800b864:	9805      	ldr	r0, [sp, #20]
 800b866:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b868:	a919      	add	r1, sp, #100	@ 0x64
 800b86a:	f001 f927 	bl	800cabc <__gethex>
 800b86e:	f010 060f 	ands.w	r6, r0, #15
 800b872:	4604      	mov	r4, r0
 800b874:	d005      	beq.n	800b882 <_strtod_l+0x72>
 800b876:	2e06      	cmp	r6, #6
 800b878:	d128      	bne.n	800b8cc <_strtod_l+0xbc>
 800b87a:	3501      	adds	r5, #1
 800b87c:	2300      	movs	r3, #0
 800b87e:	9519      	str	r5, [sp, #100]	@ 0x64
 800b880:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b882:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b884:	2b00      	cmp	r3, #0
 800b886:	f040 858e 	bne.w	800c3a6 <_strtod_l+0xb96>
 800b88a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b88c:	b1cb      	cbz	r3, 800b8c2 <_strtod_l+0xb2>
 800b88e:	4652      	mov	r2, sl
 800b890:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b894:	ec43 2b10 	vmov	d0, r2, r3
 800b898:	b01f      	add	sp, #124	@ 0x7c
 800b89a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b89e:	2920      	cmp	r1, #32
 800b8a0:	d1ce      	bne.n	800b840 <_strtod_l+0x30>
 800b8a2:	3201      	adds	r2, #1
 800b8a4:	e7c1      	b.n	800b82a <_strtod_l+0x1a>
 800b8a6:	292d      	cmp	r1, #45	@ 0x2d
 800b8a8:	d1ca      	bne.n	800b840 <_strtod_l+0x30>
 800b8aa:	2101      	movs	r1, #1
 800b8ac:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b8ae:	1c51      	adds	r1, r2, #1
 800b8b0:	9119      	str	r1, [sp, #100]	@ 0x64
 800b8b2:	7852      	ldrb	r2, [r2, #1]
 800b8b4:	2a00      	cmp	r2, #0
 800b8b6:	d1c5      	bne.n	800b844 <_strtod_l+0x34>
 800b8b8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b8ba:	9419      	str	r4, [sp, #100]	@ 0x64
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	f040 8570 	bne.w	800c3a2 <_strtod_l+0xb92>
 800b8c2:	4652      	mov	r2, sl
 800b8c4:	465b      	mov	r3, fp
 800b8c6:	e7e5      	b.n	800b894 <_strtod_l+0x84>
 800b8c8:	2100      	movs	r1, #0
 800b8ca:	e7ef      	b.n	800b8ac <_strtod_l+0x9c>
 800b8cc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b8ce:	b13a      	cbz	r2, 800b8e0 <_strtod_l+0xd0>
 800b8d0:	2135      	movs	r1, #53	@ 0x35
 800b8d2:	a81c      	add	r0, sp, #112	@ 0x70
 800b8d4:	f7ff ff3a 	bl	800b74c <__copybits>
 800b8d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b8da:	9805      	ldr	r0, [sp, #20]
 800b8dc:	f7ff fb08 	bl	800aef0 <_Bfree>
 800b8e0:	3e01      	subs	r6, #1
 800b8e2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b8e4:	2e04      	cmp	r6, #4
 800b8e6:	d806      	bhi.n	800b8f6 <_strtod_l+0xe6>
 800b8e8:	e8df f006 	tbb	[pc, r6]
 800b8ec:	201d0314 	.word	0x201d0314
 800b8f0:	14          	.byte	0x14
 800b8f1:	00          	.byte	0x00
 800b8f2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b8f6:	05e1      	lsls	r1, r4, #23
 800b8f8:	bf48      	it	mi
 800b8fa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b8fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b902:	0d1b      	lsrs	r3, r3, #20
 800b904:	051b      	lsls	r3, r3, #20
 800b906:	2b00      	cmp	r3, #0
 800b908:	d1bb      	bne.n	800b882 <_strtod_l+0x72>
 800b90a:	f7fe fb31 	bl	8009f70 <__errno>
 800b90e:	2322      	movs	r3, #34	@ 0x22
 800b910:	6003      	str	r3, [r0, #0]
 800b912:	e7b6      	b.n	800b882 <_strtod_l+0x72>
 800b914:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b918:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b91c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b920:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b924:	e7e7      	b.n	800b8f6 <_strtod_l+0xe6>
 800b926:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800baa4 <_strtod_l+0x294>
 800b92a:	e7e4      	b.n	800b8f6 <_strtod_l+0xe6>
 800b92c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b930:	f04f 3aff 	mov.w	sl, #4294967295
 800b934:	e7df      	b.n	800b8f6 <_strtod_l+0xe6>
 800b936:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b938:	1c5a      	adds	r2, r3, #1
 800b93a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b93c:	785b      	ldrb	r3, [r3, #1]
 800b93e:	2b30      	cmp	r3, #48	@ 0x30
 800b940:	d0f9      	beq.n	800b936 <_strtod_l+0x126>
 800b942:	2b00      	cmp	r3, #0
 800b944:	d09d      	beq.n	800b882 <_strtod_l+0x72>
 800b946:	2301      	movs	r3, #1
 800b948:	9309      	str	r3, [sp, #36]	@ 0x24
 800b94a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b94c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b94e:	2300      	movs	r3, #0
 800b950:	9308      	str	r3, [sp, #32]
 800b952:	930a      	str	r3, [sp, #40]	@ 0x28
 800b954:	461f      	mov	r7, r3
 800b956:	220a      	movs	r2, #10
 800b958:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b95a:	7805      	ldrb	r5, [r0, #0]
 800b95c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b960:	b2d9      	uxtb	r1, r3
 800b962:	2909      	cmp	r1, #9
 800b964:	d928      	bls.n	800b9b8 <_strtod_l+0x1a8>
 800b966:	494e      	ldr	r1, [pc, #312]	@ (800baa0 <_strtod_l+0x290>)
 800b968:	2201      	movs	r2, #1
 800b96a:	f000 ffd5 	bl	800c918 <strncmp>
 800b96e:	2800      	cmp	r0, #0
 800b970:	d032      	beq.n	800b9d8 <_strtod_l+0x1c8>
 800b972:	2000      	movs	r0, #0
 800b974:	462a      	mov	r2, r5
 800b976:	4681      	mov	r9, r0
 800b978:	463d      	mov	r5, r7
 800b97a:	4603      	mov	r3, r0
 800b97c:	2a65      	cmp	r2, #101	@ 0x65
 800b97e:	d001      	beq.n	800b984 <_strtod_l+0x174>
 800b980:	2a45      	cmp	r2, #69	@ 0x45
 800b982:	d114      	bne.n	800b9ae <_strtod_l+0x19e>
 800b984:	b91d      	cbnz	r5, 800b98e <_strtod_l+0x17e>
 800b986:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b988:	4302      	orrs	r2, r0
 800b98a:	d095      	beq.n	800b8b8 <_strtod_l+0xa8>
 800b98c:	2500      	movs	r5, #0
 800b98e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b990:	1c62      	adds	r2, r4, #1
 800b992:	9219      	str	r2, [sp, #100]	@ 0x64
 800b994:	7862      	ldrb	r2, [r4, #1]
 800b996:	2a2b      	cmp	r2, #43	@ 0x2b
 800b998:	d077      	beq.n	800ba8a <_strtod_l+0x27a>
 800b99a:	2a2d      	cmp	r2, #45	@ 0x2d
 800b99c:	d07b      	beq.n	800ba96 <_strtod_l+0x286>
 800b99e:	f04f 0c00 	mov.w	ip, #0
 800b9a2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b9a6:	2909      	cmp	r1, #9
 800b9a8:	f240 8082 	bls.w	800bab0 <_strtod_l+0x2a0>
 800b9ac:	9419      	str	r4, [sp, #100]	@ 0x64
 800b9ae:	f04f 0800 	mov.w	r8, #0
 800b9b2:	e0a2      	b.n	800bafa <_strtod_l+0x2ea>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	e7c7      	b.n	800b948 <_strtod_l+0x138>
 800b9b8:	2f08      	cmp	r7, #8
 800b9ba:	bfd5      	itete	le
 800b9bc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b9be:	9908      	ldrgt	r1, [sp, #32]
 800b9c0:	fb02 3301 	mlale	r3, r2, r1, r3
 800b9c4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b9c8:	f100 0001 	add.w	r0, r0, #1
 800b9cc:	bfd4      	ite	le
 800b9ce:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b9d0:	9308      	strgt	r3, [sp, #32]
 800b9d2:	3701      	adds	r7, #1
 800b9d4:	9019      	str	r0, [sp, #100]	@ 0x64
 800b9d6:	e7bf      	b.n	800b958 <_strtod_l+0x148>
 800b9d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9da:	1c5a      	adds	r2, r3, #1
 800b9dc:	9219      	str	r2, [sp, #100]	@ 0x64
 800b9de:	785a      	ldrb	r2, [r3, #1]
 800b9e0:	b37f      	cbz	r7, 800ba42 <_strtod_l+0x232>
 800b9e2:	4681      	mov	r9, r0
 800b9e4:	463d      	mov	r5, r7
 800b9e6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b9ea:	2b09      	cmp	r3, #9
 800b9ec:	d912      	bls.n	800ba14 <_strtod_l+0x204>
 800b9ee:	2301      	movs	r3, #1
 800b9f0:	e7c4      	b.n	800b97c <_strtod_l+0x16c>
 800b9f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9f4:	1c5a      	adds	r2, r3, #1
 800b9f6:	9219      	str	r2, [sp, #100]	@ 0x64
 800b9f8:	785a      	ldrb	r2, [r3, #1]
 800b9fa:	3001      	adds	r0, #1
 800b9fc:	2a30      	cmp	r2, #48	@ 0x30
 800b9fe:	d0f8      	beq.n	800b9f2 <_strtod_l+0x1e2>
 800ba00:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ba04:	2b08      	cmp	r3, #8
 800ba06:	f200 84d3 	bhi.w	800c3b0 <_strtod_l+0xba0>
 800ba0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba0c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ba0e:	4681      	mov	r9, r0
 800ba10:	2000      	movs	r0, #0
 800ba12:	4605      	mov	r5, r0
 800ba14:	3a30      	subs	r2, #48	@ 0x30
 800ba16:	f100 0301 	add.w	r3, r0, #1
 800ba1a:	d02a      	beq.n	800ba72 <_strtod_l+0x262>
 800ba1c:	4499      	add	r9, r3
 800ba1e:	eb00 0c05 	add.w	ip, r0, r5
 800ba22:	462b      	mov	r3, r5
 800ba24:	210a      	movs	r1, #10
 800ba26:	4563      	cmp	r3, ip
 800ba28:	d10d      	bne.n	800ba46 <_strtod_l+0x236>
 800ba2a:	1c69      	adds	r1, r5, #1
 800ba2c:	4401      	add	r1, r0
 800ba2e:	4428      	add	r0, r5
 800ba30:	2808      	cmp	r0, #8
 800ba32:	dc16      	bgt.n	800ba62 <_strtod_l+0x252>
 800ba34:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ba36:	230a      	movs	r3, #10
 800ba38:	fb03 2300 	mla	r3, r3, r0, r2
 800ba3c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba3e:	2300      	movs	r3, #0
 800ba40:	e018      	b.n	800ba74 <_strtod_l+0x264>
 800ba42:	4638      	mov	r0, r7
 800ba44:	e7da      	b.n	800b9fc <_strtod_l+0x1ec>
 800ba46:	2b08      	cmp	r3, #8
 800ba48:	f103 0301 	add.w	r3, r3, #1
 800ba4c:	dc03      	bgt.n	800ba56 <_strtod_l+0x246>
 800ba4e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ba50:	434e      	muls	r6, r1
 800ba52:	960a      	str	r6, [sp, #40]	@ 0x28
 800ba54:	e7e7      	b.n	800ba26 <_strtod_l+0x216>
 800ba56:	2b10      	cmp	r3, #16
 800ba58:	bfde      	ittt	le
 800ba5a:	9e08      	ldrle	r6, [sp, #32]
 800ba5c:	434e      	mulle	r6, r1
 800ba5e:	9608      	strle	r6, [sp, #32]
 800ba60:	e7e1      	b.n	800ba26 <_strtod_l+0x216>
 800ba62:	280f      	cmp	r0, #15
 800ba64:	dceb      	bgt.n	800ba3e <_strtod_l+0x22e>
 800ba66:	9808      	ldr	r0, [sp, #32]
 800ba68:	230a      	movs	r3, #10
 800ba6a:	fb03 2300 	mla	r3, r3, r0, r2
 800ba6e:	9308      	str	r3, [sp, #32]
 800ba70:	e7e5      	b.n	800ba3e <_strtod_l+0x22e>
 800ba72:	4629      	mov	r1, r5
 800ba74:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ba76:	1c50      	adds	r0, r2, #1
 800ba78:	9019      	str	r0, [sp, #100]	@ 0x64
 800ba7a:	7852      	ldrb	r2, [r2, #1]
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	460d      	mov	r5, r1
 800ba80:	e7b1      	b.n	800b9e6 <_strtod_l+0x1d6>
 800ba82:	f04f 0900 	mov.w	r9, #0
 800ba86:	2301      	movs	r3, #1
 800ba88:	e77d      	b.n	800b986 <_strtod_l+0x176>
 800ba8a:	f04f 0c00 	mov.w	ip, #0
 800ba8e:	1ca2      	adds	r2, r4, #2
 800ba90:	9219      	str	r2, [sp, #100]	@ 0x64
 800ba92:	78a2      	ldrb	r2, [r4, #2]
 800ba94:	e785      	b.n	800b9a2 <_strtod_l+0x192>
 800ba96:	f04f 0c01 	mov.w	ip, #1
 800ba9a:	e7f8      	b.n	800ba8e <_strtod_l+0x27e>
 800ba9c:	0800d920 	.word	0x0800d920
 800baa0:	0800d908 	.word	0x0800d908
 800baa4:	7ff00000 	.word	0x7ff00000
 800baa8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800baaa:	1c51      	adds	r1, r2, #1
 800baac:	9119      	str	r1, [sp, #100]	@ 0x64
 800baae:	7852      	ldrb	r2, [r2, #1]
 800bab0:	2a30      	cmp	r2, #48	@ 0x30
 800bab2:	d0f9      	beq.n	800baa8 <_strtod_l+0x298>
 800bab4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800bab8:	2908      	cmp	r1, #8
 800baba:	f63f af78 	bhi.w	800b9ae <_strtod_l+0x19e>
 800babe:	3a30      	subs	r2, #48	@ 0x30
 800bac0:	920e      	str	r2, [sp, #56]	@ 0x38
 800bac2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bac4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800bac6:	f04f 080a 	mov.w	r8, #10
 800baca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800bacc:	1c56      	adds	r6, r2, #1
 800bace:	9619      	str	r6, [sp, #100]	@ 0x64
 800bad0:	7852      	ldrb	r2, [r2, #1]
 800bad2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800bad6:	f1be 0f09 	cmp.w	lr, #9
 800bada:	d939      	bls.n	800bb50 <_strtod_l+0x340>
 800badc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bade:	1a76      	subs	r6, r6, r1
 800bae0:	2e08      	cmp	r6, #8
 800bae2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800bae6:	dc03      	bgt.n	800baf0 <_strtod_l+0x2e0>
 800bae8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800baea:	4588      	cmp	r8, r1
 800baec:	bfa8      	it	ge
 800baee:	4688      	movge	r8, r1
 800baf0:	f1bc 0f00 	cmp.w	ip, #0
 800baf4:	d001      	beq.n	800bafa <_strtod_l+0x2ea>
 800baf6:	f1c8 0800 	rsb	r8, r8, #0
 800bafa:	2d00      	cmp	r5, #0
 800bafc:	d14e      	bne.n	800bb9c <_strtod_l+0x38c>
 800bafe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bb00:	4308      	orrs	r0, r1
 800bb02:	f47f aebe 	bne.w	800b882 <_strtod_l+0x72>
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	f47f aed6 	bne.w	800b8b8 <_strtod_l+0xa8>
 800bb0c:	2a69      	cmp	r2, #105	@ 0x69
 800bb0e:	d028      	beq.n	800bb62 <_strtod_l+0x352>
 800bb10:	dc25      	bgt.n	800bb5e <_strtod_l+0x34e>
 800bb12:	2a49      	cmp	r2, #73	@ 0x49
 800bb14:	d025      	beq.n	800bb62 <_strtod_l+0x352>
 800bb16:	2a4e      	cmp	r2, #78	@ 0x4e
 800bb18:	f47f aece 	bne.w	800b8b8 <_strtod_l+0xa8>
 800bb1c:	499b      	ldr	r1, [pc, #620]	@ (800bd8c <_strtod_l+0x57c>)
 800bb1e:	a819      	add	r0, sp, #100	@ 0x64
 800bb20:	f001 f9ee 	bl	800cf00 <__match>
 800bb24:	2800      	cmp	r0, #0
 800bb26:	f43f aec7 	beq.w	800b8b8 <_strtod_l+0xa8>
 800bb2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb2c:	781b      	ldrb	r3, [r3, #0]
 800bb2e:	2b28      	cmp	r3, #40	@ 0x28
 800bb30:	d12e      	bne.n	800bb90 <_strtod_l+0x380>
 800bb32:	4997      	ldr	r1, [pc, #604]	@ (800bd90 <_strtod_l+0x580>)
 800bb34:	aa1c      	add	r2, sp, #112	@ 0x70
 800bb36:	a819      	add	r0, sp, #100	@ 0x64
 800bb38:	f001 f9f6 	bl	800cf28 <__hexnan>
 800bb3c:	2805      	cmp	r0, #5
 800bb3e:	d127      	bne.n	800bb90 <_strtod_l+0x380>
 800bb40:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800bb42:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800bb46:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800bb4a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800bb4e:	e698      	b.n	800b882 <_strtod_l+0x72>
 800bb50:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800bb52:	fb08 2101 	mla	r1, r8, r1, r2
 800bb56:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800bb5a:	920e      	str	r2, [sp, #56]	@ 0x38
 800bb5c:	e7b5      	b.n	800baca <_strtod_l+0x2ba>
 800bb5e:	2a6e      	cmp	r2, #110	@ 0x6e
 800bb60:	e7da      	b.n	800bb18 <_strtod_l+0x308>
 800bb62:	498c      	ldr	r1, [pc, #560]	@ (800bd94 <_strtod_l+0x584>)
 800bb64:	a819      	add	r0, sp, #100	@ 0x64
 800bb66:	f001 f9cb 	bl	800cf00 <__match>
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	f43f aea4 	beq.w	800b8b8 <_strtod_l+0xa8>
 800bb70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb72:	4989      	ldr	r1, [pc, #548]	@ (800bd98 <_strtod_l+0x588>)
 800bb74:	3b01      	subs	r3, #1
 800bb76:	a819      	add	r0, sp, #100	@ 0x64
 800bb78:	9319      	str	r3, [sp, #100]	@ 0x64
 800bb7a:	f001 f9c1 	bl	800cf00 <__match>
 800bb7e:	b910      	cbnz	r0, 800bb86 <_strtod_l+0x376>
 800bb80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb82:	3301      	adds	r3, #1
 800bb84:	9319      	str	r3, [sp, #100]	@ 0x64
 800bb86:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800bda8 <_strtod_l+0x598>
 800bb8a:	f04f 0a00 	mov.w	sl, #0
 800bb8e:	e678      	b.n	800b882 <_strtod_l+0x72>
 800bb90:	4882      	ldr	r0, [pc, #520]	@ (800bd9c <_strtod_l+0x58c>)
 800bb92:	f000 fef1 	bl	800c978 <nan>
 800bb96:	ec5b ab10 	vmov	sl, fp, d0
 800bb9a:	e672      	b.n	800b882 <_strtod_l+0x72>
 800bb9c:	eba8 0309 	sub.w	r3, r8, r9
 800bba0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bba2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bba4:	2f00      	cmp	r7, #0
 800bba6:	bf08      	it	eq
 800bba8:	462f      	moveq	r7, r5
 800bbaa:	2d10      	cmp	r5, #16
 800bbac:	462c      	mov	r4, r5
 800bbae:	bfa8      	it	ge
 800bbb0:	2410      	movge	r4, #16
 800bbb2:	f7f4 fcaf 	bl	8000514 <__aeabi_ui2d>
 800bbb6:	2d09      	cmp	r5, #9
 800bbb8:	4682      	mov	sl, r0
 800bbba:	468b      	mov	fp, r1
 800bbbc:	dc13      	bgt.n	800bbe6 <_strtod_l+0x3d6>
 800bbbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	f43f ae5e 	beq.w	800b882 <_strtod_l+0x72>
 800bbc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc8:	dd78      	ble.n	800bcbc <_strtod_l+0x4ac>
 800bbca:	2b16      	cmp	r3, #22
 800bbcc:	dc5f      	bgt.n	800bc8e <_strtod_l+0x47e>
 800bbce:	4974      	ldr	r1, [pc, #464]	@ (800bda0 <_strtod_l+0x590>)
 800bbd0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bbd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbd8:	4652      	mov	r2, sl
 800bbda:	465b      	mov	r3, fp
 800bbdc:	f7f4 fd14 	bl	8000608 <__aeabi_dmul>
 800bbe0:	4682      	mov	sl, r0
 800bbe2:	468b      	mov	fp, r1
 800bbe4:	e64d      	b.n	800b882 <_strtod_l+0x72>
 800bbe6:	4b6e      	ldr	r3, [pc, #440]	@ (800bda0 <_strtod_l+0x590>)
 800bbe8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bbec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800bbf0:	f7f4 fd0a 	bl	8000608 <__aeabi_dmul>
 800bbf4:	4682      	mov	sl, r0
 800bbf6:	9808      	ldr	r0, [sp, #32]
 800bbf8:	468b      	mov	fp, r1
 800bbfa:	f7f4 fc8b 	bl	8000514 <__aeabi_ui2d>
 800bbfe:	4602      	mov	r2, r0
 800bc00:	460b      	mov	r3, r1
 800bc02:	4650      	mov	r0, sl
 800bc04:	4659      	mov	r1, fp
 800bc06:	f7f4 fb49 	bl	800029c <__adddf3>
 800bc0a:	2d0f      	cmp	r5, #15
 800bc0c:	4682      	mov	sl, r0
 800bc0e:	468b      	mov	fp, r1
 800bc10:	ddd5      	ble.n	800bbbe <_strtod_l+0x3ae>
 800bc12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc14:	1b2c      	subs	r4, r5, r4
 800bc16:	441c      	add	r4, r3
 800bc18:	2c00      	cmp	r4, #0
 800bc1a:	f340 8096 	ble.w	800bd4a <_strtod_l+0x53a>
 800bc1e:	f014 030f 	ands.w	r3, r4, #15
 800bc22:	d00a      	beq.n	800bc3a <_strtod_l+0x42a>
 800bc24:	495e      	ldr	r1, [pc, #376]	@ (800bda0 <_strtod_l+0x590>)
 800bc26:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bc2a:	4652      	mov	r2, sl
 800bc2c:	465b      	mov	r3, fp
 800bc2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc32:	f7f4 fce9 	bl	8000608 <__aeabi_dmul>
 800bc36:	4682      	mov	sl, r0
 800bc38:	468b      	mov	fp, r1
 800bc3a:	f034 040f 	bics.w	r4, r4, #15
 800bc3e:	d073      	beq.n	800bd28 <_strtod_l+0x518>
 800bc40:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800bc44:	dd48      	ble.n	800bcd8 <_strtod_l+0x4c8>
 800bc46:	2400      	movs	r4, #0
 800bc48:	46a0      	mov	r8, r4
 800bc4a:	940a      	str	r4, [sp, #40]	@ 0x28
 800bc4c:	46a1      	mov	r9, r4
 800bc4e:	9a05      	ldr	r2, [sp, #20]
 800bc50:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800bda8 <_strtod_l+0x598>
 800bc54:	2322      	movs	r3, #34	@ 0x22
 800bc56:	6013      	str	r3, [r2, #0]
 800bc58:	f04f 0a00 	mov.w	sl, #0
 800bc5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	f43f ae0f 	beq.w	800b882 <_strtod_l+0x72>
 800bc64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bc66:	9805      	ldr	r0, [sp, #20]
 800bc68:	f7ff f942 	bl	800aef0 <_Bfree>
 800bc6c:	9805      	ldr	r0, [sp, #20]
 800bc6e:	4649      	mov	r1, r9
 800bc70:	f7ff f93e 	bl	800aef0 <_Bfree>
 800bc74:	9805      	ldr	r0, [sp, #20]
 800bc76:	4641      	mov	r1, r8
 800bc78:	f7ff f93a 	bl	800aef0 <_Bfree>
 800bc7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bc7e:	9805      	ldr	r0, [sp, #20]
 800bc80:	f7ff f936 	bl	800aef0 <_Bfree>
 800bc84:	9805      	ldr	r0, [sp, #20]
 800bc86:	4621      	mov	r1, r4
 800bc88:	f7ff f932 	bl	800aef0 <_Bfree>
 800bc8c:	e5f9      	b.n	800b882 <_strtod_l+0x72>
 800bc8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc90:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800bc94:	4293      	cmp	r3, r2
 800bc96:	dbbc      	blt.n	800bc12 <_strtod_l+0x402>
 800bc98:	4c41      	ldr	r4, [pc, #260]	@ (800bda0 <_strtod_l+0x590>)
 800bc9a:	f1c5 050f 	rsb	r5, r5, #15
 800bc9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800bca2:	4652      	mov	r2, sl
 800bca4:	465b      	mov	r3, fp
 800bca6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcaa:	f7f4 fcad 	bl	8000608 <__aeabi_dmul>
 800bcae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcb0:	1b5d      	subs	r5, r3, r5
 800bcb2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800bcb6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bcba:	e78f      	b.n	800bbdc <_strtod_l+0x3cc>
 800bcbc:	3316      	adds	r3, #22
 800bcbe:	dba8      	blt.n	800bc12 <_strtod_l+0x402>
 800bcc0:	4b37      	ldr	r3, [pc, #220]	@ (800bda0 <_strtod_l+0x590>)
 800bcc2:	eba9 0808 	sub.w	r8, r9, r8
 800bcc6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800bcca:	e9d8 2300 	ldrd	r2, r3, [r8]
 800bcce:	4650      	mov	r0, sl
 800bcd0:	4659      	mov	r1, fp
 800bcd2:	f7f4 fdc3 	bl	800085c <__aeabi_ddiv>
 800bcd6:	e783      	b.n	800bbe0 <_strtod_l+0x3d0>
 800bcd8:	4b32      	ldr	r3, [pc, #200]	@ (800bda4 <_strtod_l+0x594>)
 800bcda:	9308      	str	r3, [sp, #32]
 800bcdc:	2300      	movs	r3, #0
 800bcde:	1124      	asrs	r4, r4, #4
 800bce0:	4650      	mov	r0, sl
 800bce2:	4659      	mov	r1, fp
 800bce4:	461e      	mov	r6, r3
 800bce6:	2c01      	cmp	r4, #1
 800bce8:	dc21      	bgt.n	800bd2e <_strtod_l+0x51e>
 800bcea:	b10b      	cbz	r3, 800bcf0 <_strtod_l+0x4e0>
 800bcec:	4682      	mov	sl, r0
 800bcee:	468b      	mov	fp, r1
 800bcf0:	492c      	ldr	r1, [pc, #176]	@ (800bda4 <_strtod_l+0x594>)
 800bcf2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800bcf6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800bcfa:	4652      	mov	r2, sl
 800bcfc:	465b      	mov	r3, fp
 800bcfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bd02:	f7f4 fc81 	bl	8000608 <__aeabi_dmul>
 800bd06:	4b28      	ldr	r3, [pc, #160]	@ (800bda8 <_strtod_l+0x598>)
 800bd08:	460a      	mov	r2, r1
 800bd0a:	400b      	ands	r3, r1
 800bd0c:	4927      	ldr	r1, [pc, #156]	@ (800bdac <_strtod_l+0x59c>)
 800bd0e:	428b      	cmp	r3, r1
 800bd10:	4682      	mov	sl, r0
 800bd12:	d898      	bhi.n	800bc46 <_strtod_l+0x436>
 800bd14:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800bd18:	428b      	cmp	r3, r1
 800bd1a:	bf86      	itte	hi
 800bd1c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800bdb0 <_strtod_l+0x5a0>
 800bd20:	f04f 3aff 	movhi.w	sl, #4294967295
 800bd24:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800bd28:	2300      	movs	r3, #0
 800bd2a:	9308      	str	r3, [sp, #32]
 800bd2c:	e07a      	b.n	800be24 <_strtod_l+0x614>
 800bd2e:	07e2      	lsls	r2, r4, #31
 800bd30:	d505      	bpl.n	800bd3e <_strtod_l+0x52e>
 800bd32:	9b08      	ldr	r3, [sp, #32]
 800bd34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd38:	f7f4 fc66 	bl	8000608 <__aeabi_dmul>
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	9a08      	ldr	r2, [sp, #32]
 800bd40:	3208      	adds	r2, #8
 800bd42:	3601      	adds	r6, #1
 800bd44:	1064      	asrs	r4, r4, #1
 800bd46:	9208      	str	r2, [sp, #32]
 800bd48:	e7cd      	b.n	800bce6 <_strtod_l+0x4d6>
 800bd4a:	d0ed      	beq.n	800bd28 <_strtod_l+0x518>
 800bd4c:	4264      	negs	r4, r4
 800bd4e:	f014 020f 	ands.w	r2, r4, #15
 800bd52:	d00a      	beq.n	800bd6a <_strtod_l+0x55a>
 800bd54:	4b12      	ldr	r3, [pc, #72]	@ (800bda0 <_strtod_l+0x590>)
 800bd56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd5a:	4650      	mov	r0, sl
 800bd5c:	4659      	mov	r1, fp
 800bd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd62:	f7f4 fd7b 	bl	800085c <__aeabi_ddiv>
 800bd66:	4682      	mov	sl, r0
 800bd68:	468b      	mov	fp, r1
 800bd6a:	1124      	asrs	r4, r4, #4
 800bd6c:	d0dc      	beq.n	800bd28 <_strtod_l+0x518>
 800bd6e:	2c1f      	cmp	r4, #31
 800bd70:	dd20      	ble.n	800bdb4 <_strtod_l+0x5a4>
 800bd72:	2400      	movs	r4, #0
 800bd74:	46a0      	mov	r8, r4
 800bd76:	940a      	str	r4, [sp, #40]	@ 0x28
 800bd78:	46a1      	mov	r9, r4
 800bd7a:	9a05      	ldr	r2, [sp, #20]
 800bd7c:	2322      	movs	r3, #34	@ 0x22
 800bd7e:	f04f 0a00 	mov.w	sl, #0
 800bd82:	f04f 0b00 	mov.w	fp, #0
 800bd86:	6013      	str	r3, [r2, #0]
 800bd88:	e768      	b.n	800bc5c <_strtod_l+0x44c>
 800bd8a:	bf00      	nop
 800bd8c:	0800d6f9 	.word	0x0800d6f9
 800bd90:	0800d90c 	.word	0x0800d90c
 800bd94:	0800d6f1 	.word	0x0800d6f1
 800bd98:	0800d728 	.word	0x0800d728
 800bd9c:	0800dab5 	.word	0x0800dab5
 800bda0:	0800d840 	.word	0x0800d840
 800bda4:	0800d818 	.word	0x0800d818
 800bda8:	7ff00000 	.word	0x7ff00000
 800bdac:	7ca00000 	.word	0x7ca00000
 800bdb0:	7fefffff 	.word	0x7fefffff
 800bdb4:	f014 0310 	ands.w	r3, r4, #16
 800bdb8:	bf18      	it	ne
 800bdba:	236a      	movne	r3, #106	@ 0x6a
 800bdbc:	4ea9      	ldr	r6, [pc, #676]	@ (800c064 <_strtod_l+0x854>)
 800bdbe:	9308      	str	r3, [sp, #32]
 800bdc0:	4650      	mov	r0, sl
 800bdc2:	4659      	mov	r1, fp
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	07e2      	lsls	r2, r4, #31
 800bdc8:	d504      	bpl.n	800bdd4 <_strtod_l+0x5c4>
 800bdca:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bdce:	f7f4 fc1b 	bl	8000608 <__aeabi_dmul>
 800bdd2:	2301      	movs	r3, #1
 800bdd4:	1064      	asrs	r4, r4, #1
 800bdd6:	f106 0608 	add.w	r6, r6, #8
 800bdda:	d1f4      	bne.n	800bdc6 <_strtod_l+0x5b6>
 800bddc:	b10b      	cbz	r3, 800bde2 <_strtod_l+0x5d2>
 800bdde:	4682      	mov	sl, r0
 800bde0:	468b      	mov	fp, r1
 800bde2:	9b08      	ldr	r3, [sp, #32]
 800bde4:	b1b3      	cbz	r3, 800be14 <_strtod_l+0x604>
 800bde6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bdea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	4659      	mov	r1, fp
 800bdf2:	dd0f      	ble.n	800be14 <_strtod_l+0x604>
 800bdf4:	2b1f      	cmp	r3, #31
 800bdf6:	dd55      	ble.n	800bea4 <_strtod_l+0x694>
 800bdf8:	2b34      	cmp	r3, #52	@ 0x34
 800bdfa:	bfde      	ittt	le
 800bdfc:	f04f 33ff 	movle.w	r3, #4294967295
 800be00:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800be04:	4093      	lslle	r3, r2
 800be06:	f04f 0a00 	mov.w	sl, #0
 800be0a:	bfcc      	ite	gt
 800be0c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800be10:	ea03 0b01 	andle.w	fp, r3, r1
 800be14:	2200      	movs	r2, #0
 800be16:	2300      	movs	r3, #0
 800be18:	4650      	mov	r0, sl
 800be1a:	4659      	mov	r1, fp
 800be1c:	f7f4 fe5c 	bl	8000ad8 <__aeabi_dcmpeq>
 800be20:	2800      	cmp	r0, #0
 800be22:	d1a6      	bne.n	800bd72 <_strtod_l+0x562>
 800be24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be26:	9300      	str	r3, [sp, #0]
 800be28:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800be2a:	9805      	ldr	r0, [sp, #20]
 800be2c:	462b      	mov	r3, r5
 800be2e:	463a      	mov	r2, r7
 800be30:	f7ff f8c6 	bl	800afc0 <__s2b>
 800be34:	900a      	str	r0, [sp, #40]	@ 0x28
 800be36:	2800      	cmp	r0, #0
 800be38:	f43f af05 	beq.w	800bc46 <_strtod_l+0x436>
 800be3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be3e:	2a00      	cmp	r2, #0
 800be40:	eba9 0308 	sub.w	r3, r9, r8
 800be44:	bfa8      	it	ge
 800be46:	2300      	movge	r3, #0
 800be48:	9312      	str	r3, [sp, #72]	@ 0x48
 800be4a:	2400      	movs	r4, #0
 800be4c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800be50:	9316      	str	r3, [sp, #88]	@ 0x58
 800be52:	46a0      	mov	r8, r4
 800be54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be56:	9805      	ldr	r0, [sp, #20]
 800be58:	6859      	ldr	r1, [r3, #4]
 800be5a:	f7ff f809 	bl	800ae70 <_Balloc>
 800be5e:	4681      	mov	r9, r0
 800be60:	2800      	cmp	r0, #0
 800be62:	f43f aef4 	beq.w	800bc4e <_strtod_l+0x43e>
 800be66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be68:	691a      	ldr	r2, [r3, #16]
 800be6a:	3202      	adds	r2, #2
 800be6c:	f103 010c 	add.w	r1, r3, #12
 800be70:	0092      	lsls	r2, r2, #2
 800be72:	300c      	adds	r0, #12
 800be74:	f000 fd72 	bl	800c95c <memcpy>
 800be78:	ec4b ab10 	vmov	d0, sl, fp
 800be7c:	9805      	ldr	r0, [sp, #20]
 800be7e:	aa1c      	add	r2, sp, #112	@ 0x70
 800be80:	a91b      	add	r1, sp, #108	@ 0x6c
 800be82:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800be86:	f7ff fbd7 	bl	800b638 <__d2b>
 800be8a:	901a      	str	r0, [sp, #104]	@ 0x68
 800be8c:	2800      	cmp	r0, #0
 800be8e:	f43f aede 	beq.w	800bc4e <_strtod_l+0x43e>
 800be92:	9805      	ldr	r0, [sp, #20]
 800be94:	2101      	movs	r1, #1
 800be96:	f7ff f929 	bl	800b0ec <__i2b>
 800be9a:	4680      	mov	r8, r0
 800be9c:	b948      	cbnz	r0, 800beb2 <_strtod_l+0x6a2>
 800be9e:	f04f 0800 	mov.w	r8, #0
 800bea2:	e6d4      	b.n	800bc4e <_strtod_l+0x43e>
 800bea4:	f04f 32ff 	mov.w	r2, #4294967295
 800bea8:	fa02 f303 	lsl.w	r3, r2, r3
 800beac:	ea03 0a0a 	and.w	sl, r3, sl
 800beb0:	e7b0      	b.n	800be14 <_strtod_l+0x604>
 800beb2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800beb4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800beb6:	2d00      	cmp	r5, #0
 800beb8:	bfab      	itete	ge
 800beba:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800bebc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800bebe:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800bec0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800bec2:	bfac      	ite	ge
 800bec4:	18ef      	addge	r7, r5, r3
 800bec6:	1b5e      	sublt	r6, r3, r5
 800bec8:	9b08      	ldr	r3, [sp, #32]
 800beca:	1aed      	subs	r5, r5, r3
 800becc:	4415      	add	r5, r2
 800bece:	4b66      	ldr	r3, [pc, #408]	@ (800c068 <_strtod_l+0x858>)
 800bed0:	3d01      	subs	r5, #1
 800bed2:	429d      	cmp	r5, r3
 800bed4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800bed8:	da50      	bge.n	800bf7c <_strtod_l+0x76c>
 800beda:	1b5b      	subs	r3, r3, r5
 800bedc:	2b1f      	cmp	r3, #31
 800bede:	eba2 0203 	sub.w	r2, r2, r3
 800bee2:	f04f 0101 	mov.w	r1, #1
 800bee6:	dc3d      	bgt.n	800bf64 <_strtod_l+0x754>
 800bee8:	fa01 f303 	lsl.w	r3, r1, r3
 800beec:	9313      	str	r3, [sp, #76]	@ 0x4c
 800beee:	2300      	movs	r3, #0
 800bef0:	9310      	str	r3, [sp, #64]	@ 0x40
 800bef2:	18bd      	adds	r5, r7, r2
 800bef4:	9b08      	ldr	r3, [sp, #32]
 800bef6:	42af      	cmp	r7, r5
 800bef8:	4416      	add	r6, r2
 800befa:	441e      	add	r6, r3
 800befc:	463b      	mov	r3, r7
 800befe:	bfa8      	it	ge
 800bf00:	462b      	movge	r3, r5
 800bf02:	42b3      	cmp	r3, r6
 800bf04:	bfa8      	it	ge
 800bf06:	4633      	movge	r3, r6
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	bfc2      	ittt	gt
 800bf0c:	1aed      	subgt	r5, r5, r3
 800bf0e:	1af6      	subgt	r6, r6, r3
 800bf10:	1aff      	subgt	r7, r7, r3
 800bf12:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	dd16      	ble.n	800bf46 <_strtod_l+0x736>
 800bf18:	4641      	mov	r1, r8
 800bf1a:	9805      	ldr	r0, [sp, #20]
 800bf1c:	461a      	mov	r2, r3
 800bf1e:	f7ff f9a5 	bl	800b26c <__pow5mult>
 800bf22:	4680      	mov	r8, r0
 800bf24:	2800      	cmp	r0, #0
 800bf26:	d0ba      	beq.n	800be9e <_strtod_l+0x68e>
 800bf28:	4601      	mov	r1, r0
 800bf2a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bf2c:	9805      	ldr	r0, [sp, #20]
 800bf2e:	f7ff f8f3 	bl	800b118 <__multiply>
 800bf32:	900e      	str	r0, [sp, #56]	@ 0x38
 800bf34:	2800      	cmp	r0, #0
 800bf36:	f43f ae8a 	beq.w	800bc4e <_strtod_l+0x43e>
 800bf3a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bf3c:	9805      	ldr	r0, [sp, #20]
 800bf3e:	f7fe ffd7 	bl	800aef0 <_Bfree>
 800bf42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf44:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf46:	2d00      	cmp	r5, #0
 800bf48:	dc1d      	bgt.n	800bf86 <_strtod_l+0x776>
 800bf4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	dd23      	ble.n	800bf98 <_strtod_l+0x788>
 800bf50:	4649      	mov	r1, r9
 800bf52:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800bf54:	9805      	ldr	r0, [sp, #20]
 800bf56:	f7ff f989 	bl	800b26c <__pow5mult>
 800bf5a:	4681      	mov	r9, r0
 800bf5c:	b9e0      	cbnz	r0, 800bf98 <_strtod_l+0x788>
 800bf5e:	f04f 0900 	mov.w	r9, #0
 800bf62:	e674      	b.n	800bc4e <_strtod_l+0x43e>
 800bf64:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800bf68:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800bf6c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800bf70:	35e2      	adds	r5, #226	@ 0xe2
 800bf72:	fa01 f305 	lsl.w	r3, r1, r5
 800bf76:	9310      	str	r3, [sp, #64]	@ 0x40
 800bf78:	9113      	str	r1, [sp, #76]	@ 0x4c
 800bf7a:	e7ba      	b.n	800bef2 <_strtod_l+0x6e2>
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	9310      	str	r3, [sp, #64]	@ 0x40
 800bf80:	2301      	movs	r3, #1
 800bf82:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bf84:	e7b5      	b.n	800bef2 <_strtod_l+0x6e2>
 800bf86:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bf88:	9805      	ldr	r0, [sp, #20]
 800bf8a:	462a      	mov	r2, r5
 800bf8c:	f7ff f9c8 	bl	800b320 <__lshift>
 800bf90:	901a      	str	r0, [sp, #104]	@ 0x68
 800bf92:	2800      	cmp	r0, #0
 800bf94:	d1d9      	bne.n	800bf4a <_strtod_l+0x73a>
 800bf96:	e65a      	b.n	800bc4e <_strtod_l+0x43e>
 800bf98:	2e00      	cmp	r6, #0
 800bf9a:	dd07      	ble.n	800bfac <_strtod_l+0x79c>
 800bf9c:	4649      	mov	r1, r9
 800bf9e:	9805      	ldr	r0, [sp, #20]
 800bfa0:	4632      	mov	r2, r6
 800bfa2:	f7ff f9bd 	bl	800b320 <__lshift>
 800bfa6:	4681      	mov	r9, r0
 800bfa8:	2800      	cmp	r0, #0
 800bfaa:	d0d8      	beq.n	800bf5e <_strtod_l+0x74e>
 800bfac:	2f00      	cmp	r7, #0
 800bfae:	dd08      	ble.n	800bfc2 <_strtod_l+0x7b2>
 800bfb0:	4641      	mov	r1, r8
 800bfb2:	9805      	ldr	r0, [sp, #20]
 800bfb4:	463a      	mov	r2, r7
 800bfb6:	f7ff f9b3 	bl	800b320 <__lshift>
 800bfba:	4680      	mov	r8, r0
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	f43f ae46 	beq.w	800bc4e <_strtod_l+0x43e>
 800bfc2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bfc4:	9805      	ldr	r0, [sp, #20]
 800bfc6:	464a      	mov	r2, r9
 800bfc8:	f7ff fa32 	bl	800b430 <__mdiff>
 800bfcc:	4604      	mov	r4, r0
 800bfce:	2800      	cmp	r0, #0
 800bfd0:	f43f ae3d 	beq.w	800bc4e <_strtod_l+0x43e>
 800bfd4:	68c3      	ldr	r3, [r0, #12]
 800bfd6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bfd8:	2300      	movs	r3, #0
 800bfda:	60c3      	str	r3, [r0, #12]
 800bfdc:	4641      	mov	r1, r8
 800bfde:	f7ff fa0b 	bl	800b3f8 <__mcmp>
 800bfe2:	2800      	cmp	r0, #0
 800bfe4:	da46      	bge.n	800c074 <_strtod_l+0x864>
 800bfe6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bfe8:	ea53 030a 	orrs.w	r3, r3, sl
 800bfec:	d16c      	bne.n	800c0c8 <_strtod_l+0x8b8>
 800bfee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d168      	bne.n	800c0c8 <_strtod_l+0x8b8>
 800bff6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bffa:	0d1b      	lsrs	r3, r3, #20
 800bffc:	051b      	lsls	r3, r3, #20
 800bffe:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c002:	d961      	bls.n	800c0c8 <_strtod_l+0x8b8>
 800c004:	6963      	ldr	r3, [r4, #20]
 800c006:	b913      	cbnz	r3, 800c00e <_strtod_l+0x7fe>
 800c008:	6923      	ldr	r3, [r4, #16]
 800c00a:	2b01      	cmp	r3, #1
 800c00c:	dd5c      	ble.n	800c0c8 <_strtod_l+0x8b8>
 800c00e:	4621      	mov	r1, r4
 800c010:	2201      	movs	r2, #1
 800c012:	9805      	ldr	r0, [sp, #20]
 800c014:	f7ff f984 	bl	800b320 <__lshift>
 800c018:	4641      	mov	r1, r8
 800c01a:	4604      	mov	r4, r0
 800c01c:	f7ff f9ec 	bl	800b3f8 <__mcmp>
 800c020:	2800      	cmp	r0, #0
 800c022:	dd51      	ble.n	800c0c8 <_strtod_l+0x8b8>
 800c024:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c028:	9a08      	ldr	r2, [sp, #32]
 800c02a:	0d1b      	lsrs	r3, r3, #20
 800c02c:	051b      	lsls	r3, r3, #20
 800c02e:	2a00      	cmp	r2, #0
 800c030:	d06b      	beq.n	800c10a <_strtod_l+0x8fa>
 800c032:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c036:	d868      	bhi.n	800c10a <_strtod_l+0x8fa>
 800c038:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c03c:	f67f ae9d 	bls.w	800bd7a <_strtod_l+0x56a>
 800c040:	4b0a      	ldr	r3, [pc, #40]	@ (800c06c <_strtod_l+0x85c>)
 800c042:	4650      	mov	r0, sl
 800c044:	4659      	mov	r1, fp
 800c046:	2200      	movs	r2, #0
 800c048:	f7f4 fade 	bl	8000608 <__aeabi_dmul>
 800c04c:	4b08      	ldr	r3, [pc, #32]	@ (800c070 <_strtod_l+0x860>)
 800c04e:	400b      	ands	r3, r1
 800c050:	4682      	mov	sl, r0
 800c052:	468b      	mov	fp, r1
 800c054:	2b00      	cmp	r3, #0
 800c056:	f47f ae05 	bne.w	800bc64 <_strtod_l+0x454>
 800c05a:	9a05      	ldr	r2, [sp, #20]
 800c05c:	2322      	movs	r3, #34	@ 0x22
 800c05e:	6013      	str	r3, [r2, #0]
 800c060:	e600      	b.n	800bc64 <_strtod_l+0x454>
 800c062:	bf00      	nop
 800c064:	0800d938 	.word	0x0800d938
 800c068:	fffffc02 	.word	0xfffffc02
 800c06c:	39500000 	.word	0x39500000
 800c070:	7ff00000 	.word	0x7ff00000
 800c074:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c078:	d165      	bne.n	800c146 <_strtod_l+0x936>
 800c07a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c07c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c080:	b35a      	cbz	r2, 800c0da <_strtod_l+0x8ca>
 800c082:	4a9f      	ldr	r2, [pc, #636]	@ (800c300 <_strtod_l+0xaf0>)
 800c084:	4293      	cmp	r3, r2
 800c086:	d12b      	bne.n	800c0e0 <_strtod_l+0x8d0>
 800c088:	9b08      	ldr	r3, [sp, #32]
 800c08a:	4651      	mov	r1, sl
 800c08c:	b303      	cbz	r3, 800c0d0 <_strtod_l+0x8c0>
 800c08e:	4b9d      	ldr	r3, [pc, #628]	@ (800c304 <_strtod_l+0xaf4>)
 800c090:	465a      	mov	r2, fp
 800c092:	4013      	ands	r3, r2
 800c094:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c098:	f04f 32ff 	mov.w	r2, #4294967295
 800c09c:	d81b      	bhi.n	800c0d6 <_strtod_l+0x8c6>
 800c09e:	0d1b      	lsrs	r3, r3, #20
 800c0a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c0a4:	fa02 f303 	lsl.w	r3, r2, r3
 800c0a8:	4299      	cmp	r1, r3
 800c0aa:	d119      	bne.n	800c0e0 <_strtod_l+0x8d0>
 800c0ac:	4b96      	ldr	r3, [pc, #600]	@ (800c308 <_strtod_l+0xaf8>)
 800c0ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	d102      	bne.n	800c0ba <_strtod_l+0x8aa>
 800c0b4:	3101      	adds	r1, #1
 800c0b6:	f43f adca 	beq.w	800bc4e <_strtod_l+0x43e>
 800c0ba:	4b92      	ldr	r3, [pc, #584]	@ (800c304 <_strtod_l+0xaf4>)
 800c0bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0be:	401a      	ands	r2, r3
 800c0c0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c0c4:	f04f 0a00 	mov.w	sl, #0
 800c0c8:	9b08      	ldr	r3, [sp, #32]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d1b8      	bne.n	800c040 <_strtod_l+0x830>
 800c0ce:	e5c9      	b.n	800bc64 <_strtod_l+0x454>
 800c0d0:	f04f 33ff 	mov.w	r3, #4294967295
 800c0d4:	e7e8      	b.n	800c0a8 <_strtod_l+0x898>
 800c0d6:	4613      	mov	r3, r2
 800c0d8:	e7e6      	b.n	800c0a8 <_strtod_l+0x898>
 800c0da:	ea53 030a 	orrs.w	r3, r3, sl
 800c0de:	d0a1      	beq.n	800c024 <_strtod_l+0x814>
 800c0e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0e2:	b1db      	cbz	r3, 800c11c <_strtod_l+0x90c>
 800c0e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0e6:	4213      	tst	r3, r2
 800c0e8:	d0ee      	beq.n	800c0c8 <_strtod_l+0x8b8>
 800c0ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0ec:	9a08      	ldr	r2, [sp, #32]
 800c0ee:	4650      	mov	r0, sl
 800c0f0:	4659      	mov	r1, fp
 800c0f2:	b1bb      	cbz	r3, 800c124 <_strtod_l+0x914>
 800c0f4:	f7ff fb6e 	bl	800b7d4 <sulp>
 800c0f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c0fc:	ec53 2b10 	vmov	r2, r3, d0
 800c100:	f7f4 f8cc 	bl	800029c <__adddf3>
 800c104:	4682      	mov	sl, r0
 800c106:	468b      	mov	fp, r1
 800c108:	e7de      	b.n	800c0c8 <_strtod_l+0x8b8>
 800c10a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c10e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c112:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c116:	f04f 3aff 	mov.w	sl, #4294967295
 800c11a:	e7d5      	b.n	800c0c8 <_strtod_l+0x8b8>
 800c11c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c11e:	ea13 0f0a 	tst.w	r3, sl
 800c122:	e7e1      	b.n	800c0e8 <_strtod_l+0x8d8>
 800c124:	f7ff fb56 	bl	800b7d4 <sulp>
 800c128:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c12c:	ec53 2b10 	vmov	r2, r3, d0
 800c130:	f7f4 f8b2 	bl	8000298 <__aeabi_dsub>
 800c134:	2200      	movs	r2, #0
 800c136:	2300      	movs	r3, #0
 800c138:	4682      	mov	sl, r0
 800c13a:	468b      	mov	fp, r1
 800c13c:	f7f4 fccc 	bl	8000ad8 <__aeabi_dcmpeq>
 800c140:	2800      	cmp	r0, #0
 800c142:	d0c1      	beq.n	800c0c8 <_strtod_l+0x8b8>
 800c144:	e619      	b.n	800bd7a <_strtod_l+0x56a>
 800c146:	4641      	mov	r1, r8
 800c148:	4620      	mov	r0, r4
 800c14a:	f7ff facd 	bl	800b6e8 <__ratio>
 800c14e:	ec57 6b10 	vmov	r6, r7, d0
 800c152:	2200      	movs	r2, #0
 800c154:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c158:	4630      	mov	r0, r6
 800c15a:	4639      	mov	r1, r7
 800c15c:	f7f4 fcd0 	bl	8000b00 <__aeabi_dcmple>
 800c160:	2800      	cmp	r0, #0
 800c162:	d06f      	beq.n	800c244 <_strtod_l+0xa34>
 800c164:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c166:	2b00      	cmp	r3, #0
 800c168:	d17a      	bne.n	800c260 <_strtod_l+0xa50>
 800c16a:	f1ba 0f00 	cmp.w	sl, #0
 800c16e:	d158      	bne.n	800c222 <_strtod_l+0xa12>
 800c170:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c172:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c176:	2b00      	cmp	r3, #0
 800c178:	d15a      	bne.n	800c230 <_strtod_l+0xa20>
 800c17a:	4b64      	ldr	r3, [pc, #400]	@ (800c30c <_strtod_l+0xafc>)
 800c17c:	2200      	movs	r2, #0
 800c17e:	4630      	mov	r0, r6
 800c180:	4639      	mov	r1, r7
 800c182:	f7f4 fcb3 	bl	8000aec <__aeabi_dcmplt>
 800c186:	2800      	cmp	r0, #0
 800c188:	d159      	bne.n	800c23e <_strtod_l+0xa2e>
 800c18a:	4630      	mov	r0, r6
 800c18c:	4639      	mov	r1, r7
 800c18e:	4b60      	ldr	r3, [pc, #384]	@ (800c310 <_strtod_l+0xb00>)
 800c190:	2200      	movs	r2, #0
 800c192:	f7f4 fa39 	bl	8000608 <__aeabi_dmul>
 800c196:	4606      	mov	r6, r0
 800c198:	460f      	mov	r7, r1
 800c19a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c19e:	9606      	str	r6, [sp, #24]
 800c1a0:	9307      	str	r3, [sp, #28]
 800c1a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c1a6:	4d57      	ldr	r5, [pc, #348]	@ (800c304 <_strtod_l+0xaf4>)
 800c1a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c1ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c1ae:	401d      	ands	r5, r3
 800c1b0:	4b58      	ldr	r3, [pc, #352]	@ (800c314 <_strtod_l+0xb04>)
 800c1b2:	429d      	cmp	r5, r3
 800c1b4:	f040 80b2 	bne.w	800c31c <_strtod_l+0xb0c>
 800c1b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c1ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c1be:	ec4b ab10 	vmov	d0, sl, fp
 800c1c2:	f7ff f9c9 	bl	800b558 <__ulp>
 800c1c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c1ca:	ec51 0b10 	vmov	r0, r1, d0
 800c1ce:	f7f4 fa1b 	bl	8000608 <__aeabi_dmul>
 800c1d2:	4652      	mov	r2, sl
 800c1d4:	465b      	mov	r3, fp
 800c1d6:	f7f4 f861 	bl	800029c <__adddf3>
 800c1da:	460b      	mov	r3, r1
 800c1dc:	4949      	ldr	r1, [pc, #292]	@ (800c304 <_strtod_l+0xaf4>)
 800c1de:	4a4e      	ldr	r2, [pc, #312]	@ (800c318 <_strtod_l+0xb08>)
 800c1e0:	4019      	ands	r1, r3
 800c1e2:	4291      	cmp	r1, r2
 800c1e4:	4682      	mov	sl, r0
 800c1e6:	d942      	bls.n	800c26e <_strtod_l+0xa5e>
 800c1e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c1ea:	4b47      	ldr	r3, [pc, #284]	@ (800c308 <_strtod_l+0xaf8>)
 800c1ec:	429a      	cmp	r2, r3
 800c1ee:	d103      	bne.n	800c1f8 <_strtod_l+0x9e8>
 800c1f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c1f2:	3301      	adds	r3, #1
 800c1f4:	f43f ad2b 	beq.w	800bc4e <_strtod_l+0x43e>
 800c1f8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c308 <_strtod_l+0xaf8>
 800c1fc:	f04f 3aff 	mov.w	sl, #4294967295
 800c200:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c202:	9805      	ldr	r0, [sp, #20]
 800c204:	f7fe fe74 	bl	800aef0 <_Bfree>
 800c208:	9805      	ldr	r0, [sp, #20]
 800c20a:	4649      	mov	r1, r9
 800c20c:	f7fe fe70 	bl	800aef0 <_Bfree>
 800c210:	9805      	ldr	r0, [sp, #20]
 800c212:	4641      	mov	r1, r8
 800c214:	f7fe fe6c 	bl	800aef0 <_Bfree>
 800c218:	9805      	ldr	r0, [sp, #20]
 800c21a:	4621      	mov	r1, r4
 800c21c:	f7fe fe68 	bl	800aef0 <_Bfree>
 800c220:	e618      	b.n	800be54 <_strtod_l+0x644>
 800c222:	f1ba 0f01 	cmp.w	sl, #1
 800c226:	d103      	bne.n	800c230 <_strtod_l+0xa20>
 800c228:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	f43f ada5 	beq.w	800bd7a <_strtod_l+0x56a>
 800c230:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800c2e0 <_strtod_l+0xad0>
 800c234:	4f35      	ldr	r7, [pc, #212]	@ (800c30c <_strtod_l+0xafc>)
 800c236:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c23a:	2600      	movs	r6, #0
 800c23c:	e7b1      	b.n	800c1a2 <_strtod_l+0x992>
 800c23e:	4f34      	ldr	r7, [pc, #208]	@ (800c310 <_strtod_l+0xb00>)
 800c240:	2600      	movs	r6, #0
 800c242:	e7aa      	b.n	800c19a <_strtod_l+0x98a>
 800c244:	4b32      	ldr	r3, [pc, #200]	@ (800c310 <_strtod_l+0xb00>)
 800c246:	4630      	mov	r0, r6
 800c248:	4639      	mov	r1, r7
 800c24a:	2200      	movs	r2, #0
 800c24c:	f7f4 f9dc 	bl	8000608 <__aeabi_dmul>
 800c250:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c252:	4606      	mov	r6, r0
 800c254:	460f      	mov	r7, r1
 800c256:	2b00      	cmp	r3, #0
 800c258:	d09f      	beq.n	800c19a <_strtod_l+0x98a>
 800c25a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c25e:	e7a0      	b.n	800c1a2 <_strtod_l+0x992>
 800c260:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c2e8 <_strtod_l+0xad8>
 800c264:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c268:	ec57 6b17 	vmov	r6, r7, d7
 800c26c:	e799      	b.n	800c1a2 <_strtod_l+0x992>
 800c26e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c272:	9b08      	ldr	r3, [sp, #32]
 800c274:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d1c1      	bne.n	800c200 <_strtod_l+0x9f0>
 800c27c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c280:	0d1b      	lsrs	r3, r3, #20
 800c282:	051b      	lsls	r3, r3, #20
 800c284:	429d      	cmp	r5, r3
 800c286:	d1bb      	bne.n	800c200 <_strtod_l+0x9f0>
 800c288:	4630      	mov	r0, r6
 800c28a:	4639      	mov	r1, r7
 800c28c:	f7f4 fd1c 	bl	8000cc8 <__aeabi_d2lz>
 800c290:	f7f4 f98c 	bl	80005ac <__aeabi_l2d>
 800c294:	4602      	mov	r2, r0
 800c296:	460b      	mov	r3, r1
 800c298:	4630      	mov	r0, r6
 800c29a:	4639      	mov	r1, r7
 800c29c:	f7f3 fffc 	bl	8000298 <__aeabi_dsub>
 800c2a0:	460b      	mov	r3, r1
 800c2a2:	4602      	mov	r2, r0
 800c2a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c2a8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c2ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2ae:	ea46 060a 	orr.w	r6, r6, sl
 800c2b2:	431e      	orrs	r6, r3
 800c2b4:	d06f      	beq.n	800c396 <_strtod_l+0xb86>
 800c2b6:	a30e      	add	r3, pc, #56	@ (adr r3, 800c2f0 <_strtod_l+0xae0>)
 800c2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2bc:	f7f4 fc16 	bl	8000aec <__aeabi_dcmplt>
 800c2c0:	2800      	cmp	r0, #0
 800c2c2:	f47f accf 	bne.w	800bc64 <_strtod_l+0x454>
 800c2c6:	a30c      	add	r3, pc, #48	@ (adr r3, 800c2f8 <_strtod_l+0xae8>)
 800c2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c2d0:	f7f4 fc2a 	bl	8000b28 <__aeabi_dcmpgt>
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	d093      	beq.n	800c200 <_strtod_l+0x9f0>
 800c2d8:	e4c4      	b.n	800bc64 <_strtod_l+0x454>
 800c2da:	bf00      	nop
 800c2dc:	f3af 8000 	nop.w
 800c2e0:	00000000 	.word	0x00000000
 800c2e4:	bff00000 	.word	0xbff00000
 800c2e8:	00000000 	.word	0x00000000
 800c2ec:	3ff00000 	.word	0x3ff00000
 800c2f0:	94a03595 	.word	0x94a03595
 800c2f4:	3fdfffff 	.word	0x3fdfffff
 800c2f8:	35afe535 	.word	0x35afe535
 800c2fc:	3fe00000 	.word	0x3fe00000
 800c300:	000fffff 	.word	0x000fffff
 800c304:	7ff00000 	.word	0x7ff00000
 800c308:	7fefffff 	.word	0x7fefffff
 800c30c:	3ff00000 	.word	0x3ff00000
 800c310:	3fe00000 	.word	0x3fe00000
 800c314:	7fe00000 	.word	0x7fe00000
 800c318:	7c9fffff 	.word	0x7c9fffff
 800c31c:	9b08      	ldr	r3, [sp, #32]
 800c31e:	b323      	cbz	r3, 800c36a <_strtod_l+0xb5a>
 800c320:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c324:	d821      	bhi.n	800c36a <_strtod_l+0xb5a>
 800c326:	a328      	add	r3, pc, #160	@ (adr r3, 800c3c8 <_strtod_l+0xbb8>)
 800c328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c32c:	4630      	mov	r0, r6
 800c32e:	4639      	mov	r1, r7
 800c330:	f7f4 fbe6 	bl	8000b00 <__aeabi_dcmple>
 800c334:	b1a0      	cbz	r0, 800c360 <_strtod_l+0xb50>
 800c336:	4639      	mov	r1, r7
 800c338:	4630      	mov	r0, r6
 800c33a:	f7f4 fc3d 	bl	8000bb8 <__aeabi_d2uiz>
 800c33e:	2801      	cmp	r0, #1
 800c340:	bf38      	it	cc
 800c342:	2001      	movcc	r0, #1
 800c344:	f7f4 f8e6 	bl	8000514 <__aeabi_ui2d>
 800c348:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c34a:	4606      	mov	r6, r0
 800c34c:	460f      	mov	r7, r1
 800c34e:	b9fb      	cbnz	r3, 800c390 <_strtod_l+0xb80>
 800c350:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c354:	9014      	str	r0, [sp, #80]	@ 0x50
 800c356:	9315      	str	r3, [sp, #84]	@ 0x54
 800c358:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c35c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c360:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c362:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c366:	1b5b      	subs	r3, r3, r5
 800c368:	9311      	str	r3, [sp, #68]	@ 0x44
 800c36a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c36e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c372:	f7ff f8f1 	bl	800b558 <__ulp>
 800c376:	4650      	mov	r0, sl
 800c378:	ec53 2b10 	vmov	r2, r3, d0
 800c37c:	4659      	mov	r1, fp
 800c37e:	f7f4 f943 	bl	8000608 <__aeabi_dmul>
 800c382:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c386:	f7f3 ff89 	bl	800029c <__adddf3>
 800c38a:	4682      	mov	sl, r0
 800c38c:	468b      	mov	fp, r1
 800c38e:	e770      	b.n	800c272 <_strtod_l+0xa62>
 800c390:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c394:	e7e0      	b.n	800c358 <_strtod_l+0xb48>
 800c396:	a30e      	add	r3, pc, #56	@ (adr r3, 800c3d0 <_strtod_l+0xbc0>)
 800c398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c39c:	f7f4 fba6 	bl	8000aec <__aeabi_dcmplt>
 800c3a0:	e798      	b.n	800c2d4 <_strtod_l+0xac4>
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c3a6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c3a8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3aa:	6013      	str	r3, [r2, #0]
 800c3ac:	f7ff ba6d 	b.w	800b88a <_strtod_l+0x7a>
 800c3b0:	2a65      	cmp	r2, #101	@ 0x65
 800c3b2:	f43f ab66 	beq.w	800ba82 <_strtod_l+0x272>
 800c3b6:	2a45      	cmp	r2, #69	@ 0x45
 800c3b8:	f43f ab63 	beq.w	800ba82 <_strtod_l+0x272>
 800c3bc:	2301      	movs	r3, #1
 800c3be:	f7ff bb9e 	b.w	800bafe <_strtod_l+0x2ee>
 800c3c2:	bf00      	nop
 800c3c4:	f3af 8000 	nop.w
 800c3c8:	ffc00000 	.word	0xffc00000
 800c3cc:	41dfffff 	.word	0x41dfffff
 800c3d0:	94a03595 	.word	0x94a03595
 800c3d4:	3fcfffff 	.word	0x3fcfffff

0800c3d8 <_strtod_r>:
 800c3d8:	4b01      	ldr	r3, [pc, #4]	@ (800c3e0 <_strtod_r+0x8>)
 800c3da:	f7ff ba19 	b.w	800b810 <_strtod_l>
 800c3de:	bf00      	nop
 800c3e0:	20000158 	.word	0x20000158

0800c3e4 <_strtol_l.constprop.0>:
 800c3e4:	2b24      	cmp	r3, #36	@ 0x24
 800c3e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3ea:	4686      	mov	lr, r0
 800c3ec:	4690      	mov	r8, r2
 800c3ee:	d801      	bhi.n	800c3f4 <_strtol_l.constprop.0+0x10>
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d106      	bne.n	800c402 <_strtol_l.constprop.0+0x1e>
 800c3f4:	f7fd fdbc 	bl	8009f70 <__errno>
 800c3f8:	2316      	movs	r3, #22
 800c3fa:	6003      	str	r3, [r0, #0]
 800c3fc:	2000      	movs	r0, #0
 800c3fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c402:	4834      	ldr	r0, [pc, #208]	@ (800c4d4 <_strtol_l.constprop.0+0xf0>)
 800c404:	460d      	mov	r5, r1
 800c406:	462a      	mov	r2, r5
 800c408:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c40c:	5d06      	ldrb	r6, [r0, r4]
 800c40e:	f016 0608 	ands.w	r6, r6, #8
 800c412:	d1f8      	bne.n	800c406 <_strtol_l.constprop.0+0x22>
 800c414:	2c2d      	cmp	r4, #45	@ 0x2d
 800c416:	d12d      	bne.n	800c474 <_strtol_l.constprop.0+0x90>
 800c418:	782c      	ldrb	r4, [r5, #0]
 800c41a:	2601      	movs	r6, #1
 800c41c:	1c95      	adds	r5, r2, #2
 800c41e:	f033 0210 	bics.w	r2, r3, #16
 800c422:	d109      	bne.n	800c438 <_strtol_l.constprop.0+0x54>
 800c424:	2c30      	cmp	r4, #48	@ 0x30
 800c426:	d12a      	bne.n	800c47e <_strtol_l.constprop.0+0x9a>
 800c428:	782a      	ldrb	r2, [r5, #0]
 800c42a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c42e:	2a58      	cmp	r2, #88	@ 0x58
 800c430:	d125      	bne.n	800c47e <_strtol_l.constprop.0+0x9a>
 800c432:	786c      	ldrb	r4, [r5, #1]
 800c434:	2310      	movs	r3, #16
 800c436:	3502      	adds	r5, #2
 800c438:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c43c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c440:	2200      	movs	r2, #0
 800c442:	fbbc f9f3 	udiv	r9, ip, r3
 800c446:	4610      	mov	r0, r2
 800c448:	fb03 ca19 	mls	sl, r3, r9, ip
 800c44c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c450:	2f09      	cmp	r7, #9
 800c452:	d81b      	bhi.n	800c48c <_strtol_l.constprop.0+0xa8>
 800c454:	463c      	mov	r4, r7
 800c456:	42a3      	cmp	r3, r4
 800c458:	dd27      	ble.n	800c4aa <_strtol_l.constprop.0+0xc6>
 800c45a:	1c57      	adds	r7, r2, #1
 800c45c:	d007      	beq.n	800c46e <_strtol_l.constprop.0+0x8a>
 800c45e:	4581      	cmp	r9, r0
 800c460:	d320      	bcc.n	800c4a4 <_strtol_l.constprop.0+0xc0>
 800c462:	d101      	bne.n	800c468 <_strtol_l.constprop.0+0x84>
 800c464:	45a2      	cmp	sl, r4
 800c466:	db1d      	blt.n	800c4a4 <_strtol_l.constprop.0+0xc0>
 800c468:	fb00 4003 	mla	r0, r0, r3, r4
 800c46c:	2201      	movs	r2, #1
 800c46e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c472:	e7eb      	b.n	800c44c <_strtol_l.constprop.0+0x68>
 800c474:	2c2b      	cmp	r4, #43	@ 0x2b
 800c476:	bf04      	itt	eq
 800c478:	782c      	ldrbeq	r4, [r5, #0]
 800c47a:	1c95      	addeq	r5, r2, #2
 800c47c:	e7cf      	b.n	800c41e <_strtol_l.constprop.0+0x3a>
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d1da      	bne.n	800c438 <_strtol_l.constprop.0+0x54>
 800c482:	2c30      	cmp	r4, #48	@ 0x30
 800c484:	bf0c      	ite	eq
 800c486:	2308      	moveq	r3, #8
 800c488:	230a      	movne	r3, #10
 800c48a:	e7d5      	b.n	800c438 <_strtol_l.constprop.0+0x54>
 800c48c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c490:	2f19      	cmp	r7, #25
 800c492:	d801      	bhi.n	800c498 <_strtol_l.constprop.0+0xb4>
 800c494:	3c37      	subs	r4, #55	@ 0x37
 800c496:	e7de      	b.n	800c456 <_strtol_l.constprop.0+0x72>
 800c498:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c49c:	2f19      	cmp	r7, #25
 800c49e:	d804      	bhi.n	800c4aa <_strtol_l.constprop.0+0xc6>
 800c4a0:	3c57      	subs	r4, #87	@ 0x57
 800c4a2:	e7d8      	b.n	800c456 <_strtol_l.constprop.0+0x72>
 800c4a4:	f04f 32ff 	mov.w	r2, #4294967295
 800c4a8:	e7e1      	b.n	800c46e <_strtol_l.constprop.0+0x8a>
 800c4aa:	1c53      	adds	r3, r2, #1
 800c4ac:	d108      	bne.n	800c4c0 <_strtol_l.constprop.0+0xdc>
 800c4ae:	2322      	movs	r3, #34	@ 0x22
 800c4b0:	f8ce 3000 	str.w	r3, [lr]
 800c4b4:	4660      	mov	r0, ip
 800c4b6:	f1b8 0f00 	cmp.w	r8, #0
 800c4ba:	d0a0      	beq.n	800c3fe <_strtol_l.constprop.0+0x1a>
 800c4bc:	1e69      	subs	r1, r5, #1
 800c4be:	e006      	b.n	800c4ce <_strtol_l.constprop.0+0xea>
 800c4c0:	b106      	cbz	r6, 800c4c4 <_strtol_l.constprop.0+0xe0>
 800c4c2:	4240      	negs	r0, r0
 800c4c4:	f1b8 0f00 	cmp.w	r8, #0
 800c4c8:	d099      	beq.n	800c3fe <_strtol_l.constprop.0+0x1a>
 800c4ca:	2a00      	cmp	r2, #0
 800c4cc:	d1f6      	bne.n	800c4bc <_strtol_l.constprop.0+0xd8>
 800c4ce:	f8c8 1000 	str.w	r1, [r8]
 800c4d2:	e794      	b.n	800c3fe <_strtol_l.constprop.0+0x1a>
 800c4d4:	0800d961 	.word	0x0800d961

0800c4d8 <_strtol_r>:
 800c4d8:	f7ff bf84 	b.w	800c3e4 <_strtol_l.constprop.0>

0800c4dc <__ssputs_r>:
 800c4dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4e0:	688e      	ldr	r6, [r1, #8]
 800c4e2:	461f      	mov	r7, r3
 800c4e4:	42be      	cmp	r6, r7
 800c4e6:	680b      	ldr	r3, [r1, #0]
 800c4e8:	4682      	mov	sl, r0
 800c4ea:	460c      	mov	r4, r1
 800c4ec:	4690      	mov	r8, r2
 800c4ee:	d82d      	bhi.n	800c54c <__ssputs_r+0x70>
 800c4f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c4f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c4f8:	d026      	beq.n	800c548 <__ssputs_r+0x6c>
 800c4fa:	6965      	ldr	r5, [r4, #20]
 800c4fc:	6909      	ldr	r1, [r1, #16]
 800c4fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c502:	eba3 0901 	sub.w	r9, r3, r1
 800c506:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c50a:	1c7b      	adds	r3, r7, #1
 800c50c:	444b      	add	r3, r9
 800c50e:	106d      	asrs	r5, r5, #1
 800c510:	429d      	cmp	r5, r3
 800c512:	bf38      	it	cc
 800c514:	461d      	movcc	r5, r3
 800c516:	0553      	lsls	r3, r2, #21
 800c518:	d527      	bpl.n	800c56a <__ssputs_r+0x8e>
 800c51a:	4629      	mov	r1, r5
 800c51c:	f7fe fc1c 	bl	800ad58 <_malloc_r>
 800c520:	4606      	mov	r6, r0
 800c522:	b360      	cbz	r0, 800c57e <__ssputs_r+0xa2>
 800c524:	6921      	ldr	r1, [r4, #16]
 800c526:	464a      	mov	r2, r9
 800c528:	f000 fa18 	bl	800c95c <memcpy>
 800c52c:	89a3      	ldrh	r3, [r4, #12]
 800c52e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c536:	81a3      	strh	r3, [r4, #12]
 800c538:	6126      	str	r6, [r4, #16]
 800c53a:	6165      	str	r5, [r4, #20]
 800c53c:	444e      	add	r6, r9
 800c53e:	eba5 0509 	sub.w	r5, r5, r9
 800c542:	6026      	str	r6, [r4, #0]
 800c544:	60a5      	str	r5, [r4, #8]
 800c546:	463e      	mov	r6, r7
 800c548:	42be      	cmp	r6, r7
 800c54a:	d900      	bls.n	800c54e <__ssputs_r+0x72>
 800c54c:	463e      	mov	r6, r7
 800c54e:	6820      	ldr	r0, [r4, #0]
 800c550:	4632      	mov	r2, r6
 800c552:	4641      	mov	r1, r8
 800c554:	f000 f9c6 	bl	800c8e4 <memmove>
 800c558:	68a3      	ldr	r3, [r4, #8]
 800c55a:	1b9b      	subs	r3, r3, r6
 800c55c:	60a3      	str	r3, [r4, #8]
 800c55e:	6823      	ldr	r3, [r4, #0]
 800c560:	4433      	add	r3, r6
 800c562:	6023      	str	r3, [r4, #0]
 800c564:	2000      	movs	r0, #0
 800c566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c56a:	462a      	mov	r2, r5
 800c56c:	f000 fd89 	bl	800d082 <_realloc_r>
 800c570:	4606      	mov	r6, r0
 800c572:	2800      	cmp	r0, #0
 800c574:	d1e0      	bne.n	800c538 <__ssputs_r+0x5c>
 800c576:	6921      	ldr	r1, [r4, #16]
 800c578:	4650      	mov	r0, sl
 800c57a:	f7fe fb79 	bl	800ac70 <_free_r>
 800c57e:	230c      	movs	r3, #12
 800c580:	f8ca 3000 	str.w	r3, [sl]
 800c584:	89a3      	ldrh	r3, [r4, #12]
 800c586:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c58a:	81a3      	strh	r3, [r4, #12]
 800c58c:	f04f 30ff 	mov.w	r0, #4294967295
 800c590:	e7e9      	b.n	800c566 <__ssputs_r+0x8a>
	...

0800c594 <_svfiprintf_r>:
 800c594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c598:	4698      	mov	r8, r3
 800c59a:	898b      	ldrh	r3, [r1, #12]
 800c59c:	061b      	lsls	r3, r3, #24
 800c59e:	b09d      	sub	sp, #116	@ 0x74
 800c5a0:	4607      	mov	r7, r0
 800c5a2:	460d      	mov	r5, r1
 800c5a4:	4614      	mov	r4, r2
 800c5a6:	d510      	bpl.n	800c5ca <_svfiprintf_r+0x36>
 800c5a8:	690b      	ldr	r3, [r1, #16]
 800c5aa:	b973      	cbnz	r3, 800c5ca <_svfiprintf_r+0x36>
 800c5ac:	2140      	movs	r1, #64	@ 0x40
 800c5ae:	f7fe fbd3 	bl	800ad58 <_malloc_r>
 800c5b2:	6028      	str	r0, [r5, #0]
 800c5b4:	6128      	str	r0, [r5, #16]
 800c5b6:	b930      	cbnz	r0, 800c5c6 <_svfiprintf_r+0x32>
 800c5b8:	230c      	movs	r3, #12
 800c5ba:	603b      	str	r3, [r7, #0]
 800c5bc:	f04f 30ff 	mov.w	r0, #4294967295
 800c5c0:	b01d      	add	sp, #116	@ 0x74
 800c5c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5c6:	2340      	movs	r3, #64	@ 0x40
 800c5c8:	616b      	str	r3, [r5, #20]
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c5ce:	2320      	movs	r3, #32
 800c5d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c5d4:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5d8:	2330      	movs	r3, #48	@ 0x30
 800c5da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c778 <_svfiprintf_r+0x1e4>
 800c5de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c5e2:	f04f 0901 	mov.w	r9, #1
 800c5e6:	4623      	mov	r3, r4
 800c5e8:	469a      	mov	sl, r3
 800c5ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5ee:	b10a      	cbz	r2, 800c5f4 <_svfiprintf_r+0x60>
 800c5f0:	2a25      	cmp	r2, #37	@ 0x25
 800c5f2:	d1f9      	bne.n	800c5e8 <_svfiprintf_r+0x54>
 800c5f4:	ebba 0b04 	subs.w	fp, sl, r4
 800c5f8:	d00b      	beq.n	800c612 <_svfiprintf_r+0x7e>
 800c5fa:	465b      	mov	r3, fp
 800c5fc:	4622      	mov	r2, r4
 800c5fe:	4629      	mov	r1, r5
 800c600:	4638      	mov	r0, r7
 800c602:	f7ff ff6b 	bl	800c4dc <__ssputs_r>
 800c606:	3001      	adds	r0, #1
 800c608:	f000 80a7 	beq.w	800c75a <_svfiprintf_r+0x1c6>
 800c60c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c60e:	445a      	add	r2, fp
 800c610:	9209      	str	r2, [sp, #36]	@ 0x24
 800c612:	f89a 3000 	ldrb.w	r3, [sl]
 800c616:	2b00      	cmp	r3, #0
 800c618:	f000 809f 	beq.w	800c75a <_svfiprintf_r+0x1c6>
 800c61c:	2300      	movs	r3, #0
 800c61e:	f04f 32ff 	mov.w	r2, #4294967295
 800c622:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c626:	f10a 0a01 	add.w	sl, sl, #1
 800c62a:	9304      	str	r3, [sp, #16]
 800c62c:	9307      	str	r3, [sp, #28]
 800c62e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c632:	931a      	str	r3, [sp, #104]	@ 0x68
 800c634:	4654      	mov	r4, sl
 800c636:	2205      	movs	r2, #5
 800c638:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c63c:	484e      	ldr	r0, [pc, #312]	@ (800c778 <_svfiprintf_r+0x1e4>)
 800c63e:	f7f3 fdcf 	bl	80001e0 <memchr>
 800c642:	9a04      	ldr	r2, [sp, #16]
 800c644:	b9d8      	cbnz	r0, 800c67e <_svfiprintf_r+0xea>
 800c646:	06d0      	lsls	r0, r2, #27
 800c648:	bf44      	itt	mi
 800c64a:	2320      	movmi	r3, #32
 800c64c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c650:	0711      	lsls	r1, r2, #28
 800c652:	bf44      	itt	mi
 800c654:	232b      	movmi	r3, #43	@ 0x2b
 800c656:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c65a:	f89a 3000 	ldrb.w	r3, [sl]
 800c65e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c660:	d015      	beq.n	800c68e <_svfiprintf_r+0xfa>
 800c662:	9a07      	ldr	r2, [sp, #28]
 800c664:	4654      	mov	r4, sl
 800c666:	2000      	movs	r0, #0
 800c668:	f04f 0c0a 	mov.w	ip, #10
 800c66c:	4621      	mov	r1, r4
 800c66e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c672:	3b30      	subs	r3, #48	@ 0x30
 800c674:	2b09      	cmp	r3, #9
 800c676:	d94b      	bls.n	800c710 <_svfiprintf_r+0x17c>
 800c678:	b1b0      	cbz	r0, 800c6a8 <_svfiprintf_r+0x114>
 800c67a:	9207      	str	r2, [sp, #28]
 800c67c:	e014      	b.n	800c6a8 <_svfiprintf_r+0x114>
 800c67e:	eba0 0308 	sub.w	r3, r0, r8
 800c682:	fa09 f303 	lsl.w	r3, r9, r3
 800c686:	4313      	orrs	r3, r2
 800c688:	9304      	str	r3, [sp, #16]
 800c68a:	46a2      	mov	sl, r4
 800c68c:	e7d2      	b.n	800c634 <_svfiprintf_r+0xa0>
 800c68e:	9b03      	ldr	r3, [sp, #12]
 800c690:	1d19      	adds	r1, r3, #4
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	9103      	str	r1, [sp, #12]
 800c696:	2b00      	cmp	r3, #0
 800c698:	bfbb      	ittet	lt
 800c69a:	425b      	neglt	r3, r3
 800c69c:	f042 0202 	orrlt.w	r2, r2, #2
 800c6a0:	9307      	strge	r3, [sp, #28]
 800c6a2:	9307      	strlt	r3, [sp, #28]
 800c6a4:	bfb8      	it	lt
 800c6a6:	9204      	strlt	r2, [sp, #16]
 800c6a8:	7823      	ldrb	r3, [r4, #0]
 800c6aa:	2b2e      	cmp	r3, #46	@ 0x2e
 800c6ac:	d10a      	bne.n	800c6c4 <_svfiprintf_r+0x130>
 800c6ae:	7863      	ldrb	r3, [r4, #1]
 800c6b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6b2:	d132      	bne.n	800c71a <_svfiprintf_r+0x186>
 800c6b4:	9b03      	ldr	r3, [sp, #12]
 800c6b6:	1d1a      	adds	r2, r3, #4
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	9203      	str	r2, [sp, #12]
 800c6bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c6c0:	3402      	adds	r4, #2
 800c6c2:	9305      	str	r3, [sp, #20]
 800c6c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c788 <_svfiprintf_r+0x1f4>
 800c6c8:	7821      	ldrb	r1, [r4, #0]
 800c6ca:	2203      	movs	r2, #3
 800c6cc:	4650      	mov	r0, sl
 800c6ce:	f7f3 fd87 	bl	80001e0 <memchr>
 800c6d2:	b138      	cbz	r0, 800c6e4 <_svfiprintf_r+0x150>
 800c6d4:	9b04      	ldr	r3, [sp, #16]
 800c6d6:	eba0 000a 	sub.w	r0, r0, sl
 800c6da:	2240      	movs	r2, #64	@ 0x40
 800c6dc:	4082      	lsls	r2, r0
 800c6de:	4313      	orrs	r3, r2
 800c6e0:	3401      	adds	r4, #1
 800c6e2:	9304      	str	r3, [sp, #16]
 800c6e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6e8:	4824      	ldr	r0, [pc, #144]	@ (800c77c <_svfiprintf_r+0x1e8>)
 800c6ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c6ee:	2206      	movs	r2, #6
 800c6f0:	f7f3 fd76 	bl	80001e0 <memchr>
 800c6f4:	2800      	cmp	r0, #0
 800c6f6:	d036      	beq.n	800c766 <_svfiprintf_r+0x1d2>
 800c6f8:	4b21      	ldr	r3, [pc, #132]	@ (800c780 <_svfiprintf_r+0x1ec>)
 800c6fa:	bb1b      	cbnz	r3, 800c744 <_svfiprintf_r+0x1b0>
 800c6fc:	9b03      	ldr	r3, [sp, #12]
 800c6fe:	3307      	adds	r3, #7
 800c700:	f023 0307 	bic.w	r3, r3, #7
 800c704:	3308      	adds	r3, #8
 800c706:	9303      	str	r3, [sp, #12]
 800c708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c70a:	4433      	add	r3, r6
 800c70c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c70e:	e76a      	b.n	800c5e6 <_svfiprintf_r+0x52>
 800c710:	fb0c 3202 	mla	r2, ip, r2, r3
 800c714:	460c      	mov	r4, r1
 800c716:	2001      	movs	r0, #1
 800c718:	e7a8      	b.n	800c66c <_svfiprintf_r+0xd8>
 800c71a:	2300      	movs	r3, #0
 800c71c:	3401      	adds	r4, #1
 800c71e:	9305      	str	r3, [sp, #20]
 800c720:	4619      	mov	r1, r3
 800c722:	f04f 0c0a 	mov.w	ip, #10
 800c726:	4620      	mov	r0, r4
 800c728:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c72c:	3a30      	subs	r2, #48	@ 0x30
 800c72e:	2a09      	cmp	r2, #9
 800c730:	d903      	bls.n	800c73a <_svfiprintf_r+0x1a6>
 800c732:	2b00      	cmp	r3, #0
 800c734:	d0c6      	beq.n	800c6c4 <_svfiprintf_r+0x130>
 800c736:	9105      	str	r1, [sp, #20]
 800c738:	e7c4      	b.n	800c6c4 <_svfiprintf_r+0x130>
 800c73a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c73e:	4604      	mov	r4, r0
 800c740:	2301      	movs	r3, #1
 800c742:	e7f0      	b.n	800c726 <_svfiprintf_r+0x192>
 800c744:	ab03      	add	r3, sp, #12
 800c746:	9300      	str	r3, [sp, #0]
 800c748:	462a      	mov	r2, r5
 800c74a:	4b0e      	ldr	r3, [pc, #56]	@ (800c784 <_svfiprintf_r+0x1f0>)
 800c74c:	a904      	add	r1, sp, #16
 800c74e:	4638      	mov	r0, r7
 800c750:	f7fc fcca 	bl	80090e8 <_printf_float>
 800c754:	1c42      	adds	r2, r0, #1
 800c756:	4606      	mov	r6, r0
 800c758:	d1d6      	bne.n	800c708 <_svfiprintf_r+0x174>
 800c75a:	89ab      	ldrh	r3, [r5, #12]
 800c75c:	065b      	lsls	r3, r3, #25
 800c75e:	f53f af2d 	bmi.w	800c5bc <_svfiprintf_r+0x28>
 800c762:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c764:	e72c      	b.n	800c5c0 <_svfiprintf_r+0x2c>
 800c766:	ab03      	add	r3, sp, #12
 800c768:	9300      	str	r3, [sp, #0]
 800c76a:	462a      	mov	r2, r5
 800c76c:	4b05      	ldr	r3, [pc, #20]	@ (800c784 <_svfiprintf_r+0x1f0>)
 800c76e:	a904      	add	r1, sp, #16
 800c770:	4638      	mov	r0, r7
 800c772:	f7fc ff51 	bl	8009618 <_printf_i>
 800c776:	e7ed      	b.n	800c754 <_svfiprintf_r+0x1c0>
 800c778:	0800da61 	.word	0x0800da61
 800c77c:	0800da6b 	.word	0x0800da6b
 800c780:	080090e9 	.word	0x080090e9
 800c784:	0800c4dd 	.word	0x0800c4dd
 800c788:	0800da67 	.word	0x0800da67

0800c78c <__sflush_r>:
 800c78c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c794:	0716      	lsls	r6, r2, #28
 800c796:	4605      	mov	r5, r0
 800c798:	460c      	mov	r4, r1
 800c79a:	d454      	bmi.n	800c846 <__sflush_r+0xba>
 800c79c:	684b      	ldr	r3, [r1, #4]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	dc02      	bgt.n	800c7a8 <__sflush_r+0x1c>
 800c7a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	dd48      	ble.n	800c83a <__sflush_r+0xae>
 800c7a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c7aa:	2e00      	cmp	r6, #0
 800c7ac:	d045      	beq.n	800c83a <__sflush_r+0xae>
 800c7ae:	2300      	movs	r3, #0
 800c7b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c7b4:	682f      	ldr	r7, [r5, #0]
 800c7b6:	6a21      	ldr	r1, [r4, #32]
 800c7b8:	602b      	str	r3, [r5, #0]
 800c7ba:	d030      	beq.n	800c81e <__sflush_r+0x92>
 800c7bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c7be:	89a3      	ldrh	r3, [r4, #12]
 800c7c0:	0759      	lsls	r1, r3, #29
 800c7c2:	d505      	bpl.n	800c7d0 <__sflush_r+0x44>
 800c7c4:	6863      	ldr	r3, [r4, #4]
 800c7c6:	1ad2      	subs	r2, r2, r3
 800c7c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c7ca:	b10b      	cbz	r3, 800c7d0 <__sflush_r+0x44>
 800c7cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c7ce:	1ad2      	subs	r2, r2, r3
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c7d4:	6a21      	ldr	r1, [r4, #32]
 800c7d6:	4628      	mov	r0, r5
 800c7d8:	47b0      	blx	r6
 800c7da:	1c43      	adds	r3, r0, #1
 800c7dc:	89a3      	ldrh	r3, [r4, #12]
 800c7de:	d106      	bne.n	800c7ee <__sflush_r+0x62>
 800c7e0:	6829      	ldr	r1, [r5, #0]
 800c7e2:	291d      	cmp	r1, #29
 800c7e4:	d82b      	bhi.n	800c83e <__sflush_r+0xb2>
 800c7e6:	4a2a      	ldr	r2, [pc, #168]	@ (800c890 <__sflush_r+0x104>)
 800c7e8:	410a      	asrs	r2, r1
 800c7ea:	07d6      	lsls	r6, r2, #31
 800c7ec:	d427      	bmi.n	800c83e <__sflush_r+0xb2>
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	6062      	str	r2, [r4, #4]
 800c7f2:	04d9      	lsls	r1, r3, #19
 800c7f4:	6922      	ldr	r2, [r4, #16]
 800c7f6:	6022      	str	r2, [r4, #0]
 800c7f8:	d504      	bpl.n	800c804 <__sflush_r+0x78>
 800c7fa:	1c42      	adds	r2, r0, #1
 800c7fc:	d101      	bne.n	800c802 <__sflush_r+0x76>
 800c7fe:	682b      	ldr	r3, [r5, #0]
 800c800:	b903      	cbnz	r3, 800c804 <__sflush_r+0x78>
 800c802:	6560      	str	r0, [r4, #84]	@ 0x54
 800c804:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c806:	602f      	str	r7, [r5, #0]
 800c808:	b1b9      	cbz	r1, 800c83a <__sflush_r+0xae>
 800c80a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c80e:	4299      	cmp	r1, r3
 800c810:	d002      	beq.n	800c818 <__sflush_r+0x8c>
 800c812:	4628      	mov	r0, r5
 800c814:	f7fe fa2c 	bl	800ac70 <_free_r>
 800c818:	2300      	movs	r3, #0
 800c81a:	6363      	str	r3, [r4, #52]	@ 0x34
 800c81c:	e00d      	b.n	800c83a <__sflush_r+0xae>
 800c81e:	2301      	movs	r3, #1
 800c820:	4628      	mov	r0, r5
 800c822:	47b0      	blx	r6
 800c824:	4602      	mov	r2, r0
 800c826:	1c50      	adds	r0, r2, #1
 800c828:	d1c9      	bne.n	800c7be <__sflush_r+0x32>
 800c82a:	682b      	ldr	r3, [r5, #0]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d0c6      	beq.n	800c7be <__sflush_r+0x32>
 800c830:	2b1d      	cmp	r3, #29
 800c832:	d001      	beq.n	800c838 <__sflush_r+0xac>
 800c834:	2b16      	cmp	r3, #22
 800c836:	d11e      	bne.n	800c876 <__sflush_r+0xea>
 800c838:	602f      	str	r7, [r5, #0]
 800c83a:	2000      	movs	r0, #0
 800c83c:	e022      	b.n	800c884 <__sflush_r+0xf8>
 800c83e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c842:	b21b      	sxth	r3, r3
 800c844:	e01b      	b.n	800c87e <__sflush_r+0xf2>
 800c846:	690f      	ldr	r7, [r1, #16]
 800c848:	2f00      	cmp	r7, #0
 800c84a:	d0f6      	beq.n	800c83a <__sflush_r+0xae>
 800c84c:	0793      	lsls	r3, r2, #30
 800c84e:	680e      	ldr	r6, [r1, #0]
 800c850:	bf08      	it	eq
 800c852:	694b      	ldreq	r3, [r1, #20]
 800c854:	600f      	str	r7, [r1, #0]
 800c856:	bf18      	it	ne
 800c858:	2300      	movne	r3, #0
 800c85a:	eba6 0807 	sub.w	r8, r6, r7
 800c85e:	608b      	str	r3, [r1, #8]
 800c860:	f1b8 0f00 	cmp.w	r8, #0
 800c864:	dde9      	ble.n	800c83a <__sflush_r+0xae>
 800c866:	6a21      	ldr	r1, [r4, #32]
 800c868:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c86a:	4643      	mov	r3, r8
 800c86c:	463a      	mov	r2, r7
 800c86e:	4628      	mov	r0, r5
 800c870:	47b0      	blx	r6
 800c872:	2800      	cmp	r0, #0
 800c874:	dc08      	bgt.n	800c888 <__sflush_r+0xfc>
 800c876:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c87a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c87e:	81a3      	strh	r3, [r4, #12]
 800c880:	f04f 30ff 	mov.w	r0, #4294967295
 800c884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c888:	4407      	add	r7, r0
 800c88a:	eba8 0800 	sub.w	r8, r8, r0
 800c88e:	e7e7      	b.n	800c860 <__sflush_r+0xd4>
 800c890:	dfbffffe 	.word	0xdfbffffe

0800c894 <_fflush_r>:
 800c894:	b538      	push	{r3, r4, r5, lr}
 800c896:	690b      	ldr	r3, [r1, #16]
 800c898:	4605      	mov	r5, r0
 800c89a:	460c      	mov	r4, r1
 800c89c:	b913      	cbnz	r3, 800c8a4 <_fflush_r+0x10>
 800c89e:	2500      	movs	r5, #0
 800c8a0:	4628      	mov	r0, r5
 800c8a2:	bd38      	pop	{r3, r4, r5, pc}
 800c8a4:	b118      	cbz	r0, 800c8ae <_fflush_r+0x1a>
 800c8a6:	6a03      	ldr	r3, [r0, #32]
 800c8a8:	b90b      	cbnz	r3, 800c8ae <_fflush_r+0x1a>
 800c8aa:	f7fd fa75 	bl	8009d98 <__sinit>
 800c8ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d0f3      	beq.n	800c89e <_fflush_r+0xa>
 800c8b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c8b8:	07d0      	lsls	r0, r2, #31
 800c8ba:	d404      	bmi.n	800c8c6 <_fflush_r+0x32>
 800c8bc:	0599      	lsls	r1, r3, #22
 800c8be:	d402      	bmi.n	800c8c6 <_fflush_r+0x32>
 800c8c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c8c2:	f7fd fb80 	bl	8009fc6 <__retarget_lock_acquire_recursive>
 800c8c6:	4628      	mov	r0, r5
 800c8c8:	4621      	mov	r1, r4
 800c8ca:	f7ff ff5f 	bl	800c78c <__sflush_r>
 800c8ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c8d0:	07da      	lsls	r2, r3, #31
 800c8d2:	4605      	mov	r5, r0
 800c8d4:	d4e4      	bmi.n	800c8a0 <_fflush_r+0xc>
 800c8d6:	89a3      	ldrh	r3, [r4, #12]
 800c8d8:	059b      	lsls	r3, r3, #22
 800c8da:	d4e1      	bmi.n	800c8a0 <_fflush_r+0xc>
 800c8dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c8de:	f7fd fb73 	bl	8009fc8 <__retarget_lock_release_recursive>
 800c8e2:	e7dd      	b.n	800c8a0 <_fflush_r+0xc>

0800c8e4 <memmove>:
 800c8e4:	4288      	cmp	r0, r1
 800c8e6:	b510      	push	{r4, lr}
 800c8e8:	eb01 0402 	add.w	r4, r1, r2
 800c8ec:	d902      	bls.n	800c8f4 <memmove+0x10>
 800c8ee:	4284      	cmp	r4, r0
 800c8f0:	4623      	mov	r3, r4
 800c8f2:	d807      	bhi.n	800c904 <memmove+0x20>
 800c8f4:	1e43      	subs	r3, r0, #1
 800c8f6:	42a1      	cmp	r1, r4
 800c8f8:	d008      	beq.n	800c90c <memmove+0x28>
 800c8fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c8fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c902:	e7f8      	b.n	800c8f6 <memmove+0x12>
 800c904:	4402      	add	r2, r0
 800c906:	4601      	mov	r1, r0
 800c908:	428a      	cmp	r2, r1
 800c90a:	d100      	bne.n	800c90e <memmove+0x2a>
 800c90c:	bd10      	pop	{r4, pc}
 800c90e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c912:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c916:	e7f7      	b.n	800c908 <memmove+0x24>

0800c918 <strncmp>:
 800c918:	b510      	push	{r4, lr}
 800c91a:	b16a      	cbz	r2, 800c938 <strncmp+0x20>
 800c91c:	3901      	subs	r1, #1
 800c91e:	1884      	adds	r4, r0, r2
 800c920:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c924:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c928:	429a      	cmp	r2, r3
 800c92a:	d103      	bne.n	800c934 <strncmp+0x1c>
 800c92c:	42a0      	cmp	r0, r4
 800c92e:	d001      	beq.n	800c934 <strncmp+0x1c>
 800c930:	2a00      	cmp	r2, #0
 800c932:	d1f5      	bne.n	800c920 <strncmp+0x8>
 800c934:	1ad0      	subs	r0, r2, r3
 800c936:	bd10      	pop	{r4, pc}
 800c938:	4610      	mov	r0, r2
 800c93a:	e7fc      	b.n	800c936 <strncmp+0x1e>

0800c93c <_sbrk_r>:
 800c93c:	b538      	push	{r3, r4, r5, lr}
 800c93e:	4d06      	ldr	r5, [pc, #24]	@ (800c958 <_sbrk_r+0x1c>)
 800c940:	2300      	movs	r3, #0
 800c942:	4604      	mov	r4, r0
 800c944:	4608      	mov	r0, r1
 800c946:	602b      	str	r3, [r5, #0]
 800c948:	f7f4 fed6 	bl	80016f8 <_sbrk>
 800c94c:	1c43      	adds	r3, r0, #1
 800c94e:	d102      	bne.n	800c956 <_sbrk_r+0x1a>
 800c950:	682b      	ldr	r3, [r5, #0]
 800c952:	b103      	cbz	r3, 800c956 <_sbrk_r+0x1a>
 800c954:	6023      	str	r3, [r4, #0]
 800c956:	bd38      	pop	{r3, r4, r5, pc}
 800c958:	2000209c 	.word	0x2000209c

0800c95c <memcpy>:
 800c95c:	440a      	add	r2, r1
 800c95e:	4291      	cmp	r1, r2
 800c960:	f100 33ff 	add.w	r3, r0, #4294967295
 800c964:	d100      	bne.n	800c968 <memcpy+0xc>
 800c966:	4770      	bx	lr
 800c968:	b510      	push	{r4, lr}
 800c96a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c96e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c972:	4291      	cmp	r1, r2
 800c974:	d1f9      	bne.n	800c96a <memcpy+0xe>
 800c976:	bd10      	pop	{r4, pc}

0800c978 <nan>:
 800c978:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c980 <nan+0x8>
 800c97c:	4770      	bx	lr
 800c97e:	bf00      	nop
 800c980:	00000000 	.word	0x00000000
 800c984:	7ff80000 	.word	0x7ff80000

0800c988 <__assert_func>:
 800c988:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c98a:	4614      	mov	r4, r2
 800c98c:	461a      	mov	r2, r3
 800c98e:	4b09      	ldr	r3, [pc, #36]	@ (800c9b4 <__assert_func+0x2c>)
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	4605      	mov	r5, r0
 800c994:	68d8      	ldr	r0, [r3, #12]
 800c996:	b954      	cbnz	r4, 800c9ae <__assert_func+0x26>
 800c998:	4b07      	ldr	r3, [pc, #28]	@ (800c9b8 <__assert_func+0x30>)
 800c99a:	461c      	mov	r4, r3
 800c99c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c9a0:	9100      	str	r1, [sp, #0]
 800c9a2:	462b      	mov	r3, r5
 800c9a4:	4905      	ldr	r1, [pc, #20]	@ (800c9bc <__assert_func+0x34>)
 800c9a6:	f000 fba7 	bl	800d0f8 <fiprintf>
 800c9aa:	f000 fbb7 	bl	800d11c <abort>
 800c9ae:	4b04      	ldr	r3, [pc, #16]	@ (800c9c0 <__assert_func+0x38>)
 800c9b0:	e7f4      	b.n	800c99c <__assert_func+0x14>
 800c9b2:	bf00      	nop
 800c9b4:	20000108 	.word	0x20000108
 800c9b8:	0800dab5 	.word	0x0800dab5
 800c9bc:	0800da87 	.word	0x0800da87
 800c9c0:	0800da7a 	.word	0x0800da7a

0800c9c4 <_calloc_r>:
 800c9c4:	b570      	push	{r4, r5, r6, lr}
 800c9c6:	fba1 5402 	umull	r5, r4, r1, r2
 800c9ca:	b93c      	cbnz	r4, 800c9dc <_calloc_r+0x18>
 800c9cc:	4629      	mov	r1, r5
 800c9ce:	f7fe f9c3 	bl	800ad58 <_malloc_r>
 800c9d2:	4606      	mov	r6, r0
 800c9d4:	b928      	cbnz	r0, 800c9e2 <_calloc_r+0x1e>
 800c9d6:	2600      	movs	r6, #0
 800c9d8:	4630      	mov	r0, r6
 800c9da:	bd70      	pop	{r4, r5, r6, pc}
 800c9dc:	220c      	movs	r2, #12
 800c9de:	6002      	str	r2, [r0, #0]
 800c9e0:	e7f9      	b.n	800c9d6 <_calloc_r+0x12>
 800c9e2:	462a      	mov	r2, r5
 800c9e4:	4621      	mov	r1, r4
 800c9e6:	f7fd fa70 	bl	8009eca <memset>
 800c9ea:	e7f5      	b.n	800c9d8 <_calloc_r+0x14>

0800c9ec <rshift>:
 800c9ec:	6903      	ldr	r3, [r0, #16]
 800c9ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c9f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c9f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c9fa:	f100 0414 	add.w	r4, r0, #20
 800c9fe:	dd45      	ble.n	800ca8c <rshift+0xa0>
 800ca00:	f011 011f 	ands.w	r1, r1, #31
 800ca04:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ca08:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ca0c:	d10c      	bne.n	800ca28 <rshift+0x3c>
 800ca0e:	f100 0710 	add.w	r7, r0, #16
 800ca12:	4629      	mov	r1, r5
 800ca14:	42b1      	cmp	r1, r6
 800ca16:	d334      	bcc.n	800ca82 <rshift+0x96>
 800ca18:	1a9b      	subs	r3, r3, r2
 800ca1a:	009b      	lsls	r3, r3, #2
 800ca1c:	1eea      	subs	r2, r5, #3
 800ca1e:	4296      	cmp	r6, r2
 800ca20:	bf38      	it	cc
 800ca22:	2300      	movcc	r3, #0
 800ca24:	4423      	add	r3, r4
 800ca26:	e015      	b.n	800ca54 <rshift+0x68>
 800ca28:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ca2c:	f1c1 0820 	rsb	r8, r1, #32
 800ca30:	40cf      	lsrs	r7, r1
 800ca32:	f105 0e04 	add.w	lr, r5, #4
 800ca36:	46a1      	mov	r9, r4
 800ca38:	4576      	cmp	r6, lr
 800ca3a:	46f4      	mov	ip, lr
 800ca3c:	d815      	bhi.n	800ca6a <rshift+0x7e>
 800ca3e:	1a9a      	subs	r2, r3, r2
 800ca40:	0092      	lsls	r2, r2, #2
 800ca42:	3a04      	subs	r2, #4
 800ca44:	3501      	adds	r5, #1
 800ca46:	42ae      	cmp	r6, r5
 800ca48:	bf38      	it	cc
 800ca4a:	2200      	movcc	r2, #0
 800ca4c:	18a3      	adds	r3, r4, r2
 800ca4e:	50a7      	str	r7, [r4, r2]
 800ca50:	b107      	cbz	r7, 800ca54 <rshift+0x68>
 800ca52:	3304      	adds	r3, #4
 800ca54:	1b1a      	subs	r2, r3, r4
 800ca56:	42a3      	cmp	r3, r4
 800ca58:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ca5c:	bf08      	it	eq
 800ca5e:	2300      	moveq	r3, #0
 800ca60:	6102      	str	r2, [r0, #16]
 800ca62:	bf08      	it	eq
 800ca64:	6143      	streq	r3, [r0, #20]
 800ca66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca6a:	f8dc c000 	ldr.w	ip, [ip]
 800ca6e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ca72:	ea4c 0707 	orr.w	r7, ip, r7
 800ca76:	f849 7b04 	str.w	r7, [r9], #4
 800ca7a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ca7e:	40cf      	lsrs	r7, r1
 800ca80:	e7da      	b.n	800ca38 <rshift+0x4c>
 800ca82:	f851 cb04 	ldr.w	ip, [r1], #4
 800ca86:	f847 cf04 	str.w	ip, [r7, #4]!
 800ca8a:	e7c3      	b.n	800ca14 <rshift+0x28>
 800ca8c:	4623      	mov	r3, r4
 800ca8e:	e7e1      	b.n	800ca54 <rshift+0x68>

0800ca90 <__hexdig_fun>:
 800ca90:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ca94:	2b09      	cmp	r3, #9
 800ca96:	d802      	bhi.n	800ca9e <__hexdig_fun+0xe>
 800ca98:	3820      	subs	r0, #32
 800ca9a:	b2c0      	uxtb	r0, r0
 800ca9c:	4770      	bx	lr
 800ca9e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800caa2:	2b05      	cmp	r3, #5
 800caa4:	d801      	bhi.n	800caaa <__hexdig_fun+0x1a>
 800caa6:	3847      	subs	r0, #71	@ 0x47
 800caa8:	e7f7      	b.n	800ca9a <__hexdig_fun+0xa>
 800caaa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800caae:	2b05      	cmp	r3, #5
 800cab0:	d801      	bhi.n	800cab6 <__hexdig_fun+0x26>
 800cab2:	3827      	subs	r0, #39	@ 0x27
 800cab4:	e7f1      	b.n	800ca9a <__hexdig_fun+0xa>
 800cab6:	2000      	movs	r0, #0
 800cab8:	4770      	bx	lr
	...

0800cabc <__gethex>:
 800cabc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cac0:	b085      	sub	sp, #20
 800cac2:	468a      	mov	sl, r1
 800cac4:	9302      	str	r3, [sp, #8]
 800cac6:	680b      	ldr	r3, [r1, #0]
 800cac8:	9001      	str	r0, [sp, #4]
 800caca:	4690      	mov	r8, r2
 800cacc:	1c9c      	adds	r4, r3, #2
 800cace:	46a1      	mov	r9, r4
 800cad0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cad4:	2830      	cmp	r0, #48	@ 0x30
 800cad6:	d0fa      	beq.n	800cace <__gethex+0x12>
 800cad8:	eba9 0303 	sub.w	r3, r9, r3
 800cadc:	f1a3 0b02 	sub.w	fp, r3, #2
 800cae0:	f7ff ffd6 	bl	800ca90 <__hexdig_fun>
 800cae4:	4605      	mov	r5, r0
 800cae6:	2800      	cmp	r0, #0
 800cae8:	d168      	bne.n	800cbbc <__gethex+0x100>
 800caea:	49a0      	ldr	r1, [pc, #640]	@ (800cd6c <__gethex+0x2b0>)
 800caec:	2201      	movs	r2, #1
 800caee:	4648      	mov	r0, r9
 800caf0:	f7ff ff12 	bl	800c918 <strncmp>
 800caf4:	4607      	mov	r7, r0
 800caf6:	2800      	cmp	r0, #0
 800caf8:	d167      	bne.n	800cbca <__gethex+0x10e>
 800cafa:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cafe:	4626      	mov	r6, r4
 800cb00:	f7ff ffc6 	bl	800ca90 <__hexdig_fun>
 800cb04:	2800      	cmp	r0, #0
 800cb06:	d062      	beq.n	800cbce <__gethex+0x112>
 800cb08:	4623      	mov	r3, r4
 800cb0a:	7818      	ldrb	r0, [r3, #0]
 800cb0c:	2830      	cmp	r0, #48	@ 0x30
 800cb0e:	4699      	mov	r9, r3
 800cb10:	f103 0301 	add.w	r3, r3, #1
 800cb14:	d0f9      	beq.n	800cb0a <__gethex+0x4e>
 800cb16:	f7ff ffbb 	bl	800ca90 <__hexdig_fun>
 800cb1a:	fab0 f580 	clz	r5, r0
 800cb1e:	096d      	lsrs	r5, r5, #5
 800cb20:	f04f 0b01 	mov.w	fp, #1
 800cb24:	464a      	mov	r2, r9
 800cb26:	4616      	mov	r6, r2
 800cb28:	3201      	adds	r2, #1
 800cb2a:	7830      	ldrb	r0, [r6, #0]
 800cb2c:	f7ff ffb0 	bl	800ca90 <__hexdig_fun>
 800cb30:	2800      	cmp	r0, #0
 800cb32:	d1f8      	bne.n	800cb26 <__gethex+0x6a>
 800cb34:	498d      	ldr	r1, [pc, #564]	@ (800cd6c <__gethex+0x2b0>)
 800cb36:	2201      	movs	r2, #1
 800cb38:	4630      	mov	r0, r6
 800cb3a:	f7ff feed 	bl	800c918 <strncmp>
 800cb3e:	2800      	cmp	r0, #0
 800cb40:	d13f      	bne.n	800cbc2 <__gethex+0x106>
 800cb42:	b944      	cbnz	r4, 800cb56 <__gethex+0x9a>
 800cb44:	1c74      	adds	r4, r6, #1
 800cb46:	4622      	mov	r2, r4
 800cb48:	4616      	mov	r6, r2
 800cb4a:	3201      	adds	r2, #1
 800cb4c:	7830      	ldrb	r0, [r6, #0]
 800cb4e:	f7ff ff9f 	bl	800ca90 <__hexdig_fun>
 800cb52:	2800      	cmp	r0, #0
 800cb54:	d1f8      	bne.n	800cb48 <__gethex+0x8c>
 800cb56:	1ba4      	subs	r4, r4, r6
 800cb58:	00a7      	lsls	r7, r4, #2
 800cb5a:	7833      	ldrb	r3, [r6, #0]
 800cb5c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cb60:	2b50      	cmp	r3, #80	@ 0x50
 800cb62:	d13e      	bne.n	800cbe2 <__gethex+0x126>
 800cb64:	7873      	ldrb	r3, [r6, #1]
 800cb66:	2b2b      	cmp	r3, #43	@ 0x2b
 800cb68:	d033      	beq.n	800cbd2 <__gethex+0x116>
 800cb6a:	2b2d      	cmp	r3, #45	@ 0x2d
 800cb6c:	d034      	beq.n	800cbd8 <__gethex+0x11c>
 800cb6e:	1c71      	adds	r1, r6, #1
 800cb70:	2400      	movs	r4, #0
 800cb72:	7808      	ldrb	r0, [r1, #0]
 800cb74:	f7ff ff8c 	bl	800ca90 <__hexdig_fun>
 800cb78:	1e43      	subs	r3, r0, #1
 800cb7a:	b2db      	uxtb	r3, r3
 800cb7c:	2b18      	cmp	r3, #24
 800cb7e:	d830      	bhi.n	800cbe2 <__gethex+0x126>
 800cb80:	f1a0 0210 	sub.w	r2, r0, #16
 800cb84:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cb88:	f7ff ff82 	bl	800ca90 <__hexdig_fun>
 800cb8c:	f100 3cff 	add.w	ip, r0, #4294967295
 800cb90:	fa5f fc8c 	uxtb.w	ip, ip
 800cb94:	f1bc 0f18 	cmp.w	ip, #24
 800cb98:	f04f 030a 	mov.w	r3, #10
 800cb9c:	d91e      	bls.n	800cbdc <__gethex+0x120>
 800cb9e:	b104      	cbz	r4, 800cba2 <__gethex+0xe6>
 800cba0:	4252      	negs	r2, r2
 800cba2:	4417      	add	r7, r2
 800cba4:	f8ca 1000 	str.w	r1, [sl]
 800cba8:	b1ed      	cbz	r5, 800cbe6 <__gethex+0x12a>
 800cbaa:	f1bb 0f00 	cmp.w	fp, #0
 800cbae:	bf0c      	ite	eq
 800cbb0:	2506      	moveq	r5, #6
 800cbb2:	2500      	movne	r5, #0
 800cbb4:	4628      	mov	r0, r5
 800cbb6:	b005      	add	sp, #20
 800cbb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbbc:	2500      	movs	r5, #0
 800cbbe:	462c      	mov	r4, r5
 800cbc0:	e7b0      	b.n	800cb24 <__gethex+0x68>
 800cbc2:	2c00      	cmp	r4, #0
 800cbc4:	d1c7      	bne.n	800cb56 <__gethex+0x9a>
 800cbc6:	4627      	mov	r7, r4
 800cbc8:	e7c7      	b.n	800cb5a <__gethex+0x9e>
 800cbca:	464e      	mov	r6, r9
 800cbcc:	462f      	mov	r7, r5
 800cbce:	2501      	movs	r5, #1
 800cbd0:	e7c3      	b.n	800cb5a <__gethex+0x9e>
 800cbd2:	2400      	movs	r4, #0
 800cbd4:	1cb1      	adds	r1, r6, #2
 800cbd6:	e7cc      	b.n	800cb72 <__gethex+0xb6>
 800cbd8:	2401      	movs	r4, #1
 800cbda:	e7fb      	b.n	800cbd4 <__gethex+0x118>
 800cbdc:	fb03 0002 	mla	r0, r3, r2, r0
 800cbe0:	e7ce      	b.n	800cb80 <__gethex+0xc4>
 800cbe2:	4631      	mov	r1, r6
 800cbe4:	e7de      	b.n	800cba4 <__gethex+0xe8>
 800cbe6:	eba6 0309 	sub.w	r3, r6, r9
 800cbea:	3b01      	subs	r3, #1
 800cbec:	4629      	mov	r1, r5
 800cbee:	2b07      	cmp	r3, #7
 800cbf0:	dc0a      	bgt.n	800cc08 <__gethex+0x14c>
 800cbf2:	9801      	ldr	r0, [sp, #4]
 800cbf4:	f7fe f93c 	bl	800ae70 <_Balloc>
 800cbf8:	4604      	mov	r4, r0
 800cbfa:	b940      	cbnz	r0, 800cc0e <__gethex+0x152>
 800cbfc:	4b5c      	ldr	r3, [pc, #368]	@ (800cd70 <__gethex+0x2b4>)
 800cbfe:	4602      	mov	r2, r0
 800cc00:	21e4      	movs	r1, #228	@ 0xe4
 800cc02:	485c      	ldr	r0, [pc, #368]	@ (800cd74 <__gethex+0x2b8>)
 800cc04:	f7ff fec0 	bl	800c988 <__assert_func>
 800cc08:	3101      	adds	r1, #1
 800cc0a:	105b      	asrs	r3, r3, #1
 800cc0c:	e7ef      	b.n	800cbee <__gethex+0x132>
 800cc0e:	f100 0a14 	add.w	sl, r0, #20
 800cc12:	2300      	movs	r3, #0
 800cc14:	4655      	mov	r5, sl
 800cc16:	469b      	mov	fp, r3
 800cc18:	45b1      	cmp	r9, r6
 800cc1a:	d337      	bcc.n	800cc8c <__gethex+0x1d0>
 800cc1c:	f845 bb04 	str.w	fp, [r5], #4
 800cc20:	eba5 050a 	sub.w	r5, r5, sl
 800cc24:	10ad      	asrs	r5, r5, #2
 800cc26:	6125      	str	r5, [r4, #16]
 800cc28:	4658      	mov	r0, fp
 800cc2a:	f7fe fa13 	bl	800b054 <__hi0bits>
 800cc2e:	016d      	lsls	r5, r5, #5
 800cc30:	f8d8 6000 	ldr.w	r6, [r8]
 800cc34:	1a2d      	subs	r5, r5, r0
 800cc36:	42b5      	cmp	r5, r6
 800cc38:	dd54      	ble.n	800cce4 <__gethex+0x228>
 800cc3a:	1bad      	subs	r5, r5, r6
 800cc3c:	4629      	mov	r1, r5
 800cc3e:	4620      	mov	r0, r4
 800cc40:	f7fe fda7 	bl	800b792 <__any_on>
 800cc44:	4681      	mov	r9, r0
 800cc46:	b178      	cbz	r0, 800cc68 <__gethex+0x1ac>
 800cc48:	1e6b      	subs	r3, r5, #1
 800cc4a:	1159      	asrs	r1, r3, #5
 800cc4c:	f003 021f 	and.w	r2, r3, #31
 800cc50:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cc54:	f04f 0901 	mov.w	r9, #1
 800cc58:	fa09 f202 	lsl.w	r2, r9, r2
 800cc5c:	420a      	tst	r2, r1
 800cc5e:	d003      	beq.n	800cc68 <__gethex+0x1ac>
 800cc60:	454b      	cmp	r3, r9
 800cc62:	dc36      	bgt.n	800ccd2 <__gethex+0x216>
 800cc64:	f04f 0902 	mov.w	r9, #2
 800cc68:	4629      	mov	r1, r5
 800cc6a:	4620      	mov	r0, r4
 800cc6c:	f7ff febe 	bl	800c9ec <rshift>
 800cc70:	442f      	add	r7, r5
 800cc72:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cc76:	42bb      	cmp	r3, r7
 800cc78:	da42      	bge.n	800cd00 <__gethex+0x244>
 800cc7a:	9801      	ldr	r0, [sp, #4]
 800cc7c:	4621      	mov	r1, r4
 800cc7e:	f7fe f937 	bl	800aef0 <_Bfree>
 800cc82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc84:	2300      	movs	r3, #0
 800cc86:	6013      	str	r3, [r2, #0]
 800cc88:	25a3      	movs	r5, #163	@ 0xa3
 800cc8a:	e793      	b.n	800cbb4 <__gethex+0xf8>
 800cc8c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cc90:	2a2e      	cmp	r2, #46	@ 0x2e
 800cc92:	d012      	beq.n	800ccba <__gethex+0x1fe>
 800cc94:	2b20      	cmp	r3, #32
 800cc96:	d104      	bne.n	800cca2 <__gethex+0x1e6>
 800cc98:	f845 bb04 	str.w	fp, [r5], #4
 800cc9c:	f04f 0b00 	mov.w	fp, #0
 800cca0:	465b      	mov	r3, fp
 800cca2:	7830      	ldrb	r0, [r6, #0]
 800cca4:	9303      	str	r3, [sp, #12]
 800cca6:	f7ff fef3 	bl	800ca90 <__hexdig_fun>
 800ccaa:	9b03      	ldr	r3, [sp, #12]
 800ccac:	f000 000f 	and.w	r0, r0, #15
 800ccb0:	4098      	lsls	r0, r3
 800ccb2:	ea4b 0b00 	orr.w	fp, fp, r0
 800ccb6:	3304      	adds	r3, #4
 800ccb8:	e7ae      	b.n	800cc18 <__gethex+0x15c>
 800ccba:	45b1      	cmp	r9, r6
 800ccbc:	d8ea      	bhi.n	800cc94 <__gethex+0x1d8>
 800ccbe:	492b      	ldr	r1, [pc, #172]	@ (800cd6c <__gethex+0x2b0>)
 800ccc0:	9303      	str	r3, [sp, #12]
 800ccc2:	2201      	movs	r2, #1
 800ccc4:	4630      	mov	r0, r6
 800ccc6:	f7ff fe27 	bl	800c918 <strncmp>
 800ccca:	9b03      	ldr	r3, [sp, #12]
 800cccc:	2800      	cmp	r0, #0
 800ccce:	d1e1      	bne.n	800cc94 <__gethex+0x1d8>
 800ccd0:	e7a2      	b.n	800cc18 <__gethex+0x15c>
 800ccd2:	1ea9      	subs	r1, r5, #2
 800ccd4:	4620      	mov	r0, r4
 800ccd6:	f7fe fd5c 	bl	800b792 <__any_on>
 800ccda:	2800      	cmp	r0, #0
 800ccdc:	d0c2      	beq.n	800cc64 <__gethex+0x1a8>
 800ccde:	f04f 0903 	mov.w	r9, #3
 800cce2:	e7c1      	b.n	800cc68 <__gethex+0x1ac>
 800cce4:	da09      	bge.n	800ccfa <__gethex+0x23e>
 800cce6:	1b75      	subs	r5, r6, r5
 800cce8:	4621      	mov	r1, r4
 800ccea:	9801      	ldr	r0, [sp, #4]
 800ccec:	462a      	mov	r2, r5
 800ccee:	f7fe fb17 	bl	800b320 <__lshift>
 800ccf2:	1b7f      	subs	r7, r7, r5
 800ccf4:	4604      	mov	r4, r0
 800ccf6:	f100 0a14 	add.w	sl, r0, #20
 800ccfa:	f04f 0900 	mov.w	r9, #0
 800ccfe:	e7b8      	b.n	800cc72 <__gethex+0x1b6>
 800cd00:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cd04:	42bd      	cmp	r5, r7
 800cd06:	dd6f      	ble.n	800cde8 <__gethex+0x32c>
 800cd08:	1bed      	subs	r5, r5, r7
 800cd0a:	42ae      	cmp	r6, r5
 800cd0c:	dc34      	bgt.n	800cd78 <__gethex+0x2bc>
 800cd0e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cd12:	2b02      	cmp	r3, #2
 800cd14:	d022      	beq.n	800cd5c <__gethex+0x2a0>
 800cd16:	2b03      	cmp	r3, #3
 800cd18:	d024      	beq.n	800cd64 <__gethex+0x2a8>
 800cd1a:	2b01      	cmp	r3, #1
 800cd1c:	d115      	bne.n	800cd4a <__gethex+0x28e>
 800cd1e:	42ae      	cmp	r6, r5
 800cd20:	d113      	bne.n	800cd4a <__gethex+0x28e>
 800cd22:	2e01      	cmp	r6, #1
 800cd24:	d10b      	bne.n	800cd3e <__gethex+0x282>
 800cd26:	9a02      	ldr	r2, [sp, #8]
 800cd28:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cd2c:	6013      	str	r3, [r2, #0]
 800cd2e:	2301      	movs	r3, #1
 800cd30:	6123      	str	r3, [r4, #16]
 800cd32:	f8ca 3000 	str.w	r3, [sl]
 800cd36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd38:	2562      	movs	r5, #98	@ 0x62
 800cd3a:	601c      	str	r4, [r3, #0]
 800cd3c:	e73a      	b.n	800cbb4 <__gethex+0xf8>
 800cd3e:	1e71      	subs	r1, r6, #1
 800cd40:	4620      	mov	r0, r4
 800cd42:	f7fe fd26 	bl	800b792 <__any_on>
 800cd46:	2800      	cmp	r0, #0
 800cd48:	d1ed      	bne.n	800cd26 <__gethex+0x26a>
 800cd4a:	9801      	ldr	r0, [sp, #4]
 800cd4c:	4621      	mov	r1, r4
 800cd4e:	f7fe f8cf 	bl	800aef0 <_Bfree>
 800cd52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd54:	2300      	movs	r3, #0
 800cd56:	6013      	str	r3, [r2, #0]
 800cd58:	2550      	movs	r5, #80	@ 0x50
 800cd5a:	e72b      	b.n	800cbb4 <__gethex+0xf8>
 800cd5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d1f3      	bne.n	800cd4a <__gethex+0x28e>
 800cd62:	e7e0      	b.n	800cd26 <__gethex+0x26a>
 800cd64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d1dd      	bne.n	800cd26 <__gethex+0x26a>
 800cd6a:	e7ee      	b.n	800cd4a <__gethex+0x28e>
 800cd6c:	0800d908 	.word	0x0800d908
 800cd70:	0800d7a1 	.word	0x0800d7a1
 800cd74:	0800dab6 	.word	0x0800dab6
 800cd78:	1e6f      	subs	r7, r5, #1
 800cd7a:	f1b9 0f00 	cmp.w	r9, #0
 800cd7e:	d130      	bne.n	800cde2 <__gethex+0x326>
 800cd80:	b127      	cbz	r7, 800cd8c <__gethex+0x2d0>
 800cd82:	4639      	mov	r1, r7
 800cd84:	4620      	mov	r0, r4
 800cd86:	f7fe fd04 	bl	800b792 <__any_on>
 800cd8a:	4681      	mov	r9, r0
 800cd8c:	117a      	asrs	r2, r7, #5
 800cd8e:	2301      	movs	r3, #1
 800cd90:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cd94:	f007 071f 	and.w	r7, r7, #31
 800cd98:	40bb      	lsls	r3, r7
 800cd9a:	4213      	tst	r3, r2
 800cd9c:	4629      	mov	r1, r5
 800cd9e:	4620      	mov	r0, r4
 800cda0:	bf18      	it	ne
 800cda2:	f049 0902 	orrne.w	r9, r9, #2
 800cda6:	f7ff fe21 	bl	800c9ec <rshift>
 800cdaa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cdae:	1b76      	subs	r6, r6, r5
 800cdb0:	2502      	movs	r5, #2
 800cdb2:	f1b9 0f00 	cmp.w	r9, #0
 800cdb6:	d047      	beq.n	800ce48 <__gethex+0x38c>
 800cdb8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cdbc:	2b02      	cmp	r3, #2
 800cdbe:	d015      	beq.n	800cdec <__gethex+0x330>
 800cdc0:	2b03      	cmp	r3, #3
 800cdc2:	d017      	beq.n	800cdf4 <__gethex+0x338>
 800cdc4:	2b01      	cmp	r3, #1
 800cdc6:	d109      	bne.n	800cddc <__gethex+0x320>
 800cdc8:	f019 0f02 	tst.w	r9, #2
 800cdcc:	d006      	beq.n	800cddc <__gethex+0x320>
 800cdce:	f8da 3000 	ldr.w	r3, [sl]
 800cdd2:	ea49 0903 	orr.w	r9, r9, r3
 800cdd6:	f019 0f01 	tst.w	r9, #1
 800cdda:	d10e      	bne.n	800cdfa <__gethex+0x33e>
 800cddc:	f045 0510 	orr.w	r5, r5, #16
 800cde0:	e032      	b.n	800ce48 <__gethex+0x38c>
 800cde2:	f04f 0901 	mov.w	r9, #1
 800cde6:	e7d1      	b.n	800cd8c <__gethex+0x2d0>
 800cde8:	2501      	movs	r5, #1
 800cdea:	e7e2      	b.n	800cdb2 <__gethex+0x2f6>
 800cdec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdee:	f1c3 0301 	rsb	r3, r3, #1
 800cdf2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cdf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d0f0      	beq.n	800cddc <__gethex+0x320>
 800cdfa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cdfe:	f104 0314 	add.w	r3, r4, #20
 800ce02:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ce06:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ce0a:	f04f 0c00 	mov.w	ip, #0
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce14:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ce18:	d01b      	beq.n	800ce52 <__gethex+0x396>
 800ce1a:	3201      	adds	r2, #1
 800ce1c:	6002      	str	r2, [r0, #0]
 800ce1e:	2d02      	cmp	r5, #2
 800ce20:	f104 0314 	add.w	r3, r4, #20
 800ce24:	d13c      	bne.n	800cea0 <__gethex+0x3e4>
 800ce26:	f8d8 2000 	ldr.w	r2, [r8]
 800ce2a:	3a01      	subs	r2, #1
 800ce2c:	42b2      	cmp	r2, r6
 800ce2e:	d109      	bne.n	800ce44 <__gethex+0x388>
 800ce30:	1171      	asrs	r1, r6, #5
 800ce32:	2201      	movs	r2, #1
 800ce34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ce38:	f006 061f 	and.w	r6, r6, #31
 800ce3c:	fa02 f606 	lsl.w	r6, r2, r6
 800ce40:	421e      	tst	r6, r3
 800ce42:	d13a      	bne.n	800ceba <__gethex+0x3fe>
 800ce44:	f045 0520 	orr.w	r5, r5, #32
 800ce48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce4a:	601c      	str	r4, [r3, #0]
 800ce4c:	9b02      	ldr	r3, [sp, #8]
 800ce4e:	601f      	str	r7, [r3, #0]
 800ce50:	e6b0      	b.n	800cbb4 <__gethex+0xf8>
 800ce52:	4299      	cmp	r1, r3
 800ce54:	f843 cc04 	str.w	ip, [r3, #-4]
 800ce58:	d8d9      	bhi.n	800ce0e <__gethex+0x352>
 800ce5a:	68a3      	ldr	r3, [r4, #8]
 800ce5c:	459b      	cmp	fp, r3
 800ce5e:	db17      	blt.n	800ce90 <__gethex+0x3d4>
 800ce60:	6861      	ldr	r1, [r4, #4]
 800ce62:	9801      	ldr	r0, [sp, #4]
 800ce64:	3101      	adds	r1, #1
 800ce66:	f7fe f803 	bl	800ae70 <_Balloc>
 800ce6a:	4681      	mov	r9, r0
 800ce6c:	b918      	cbnz	r0, 800ce76 <__gethex+0x3ba>
 800ce6e:	4b1a      	ldr	r3, [pc, #104]	@ (800ced8 <__gethex+0x41c>)
 800ce70:	4602      	mov	r2, r0
 800ce72:	2184      	movs	r1, #132	@ 0x84
 800ce74:	e6c5      	b.n	800cc02 <__gethex+0x146>
 800ce76:	6922      	ldr	r2, [r4, #16]
 800ce78:	3202      	adds	r2, #2
 800ce7a:	f104 010c 	add.w	r1, r4, #12
 800ce7e:	0092      	lsls	r2, r2, #2
 800ce80:	300c      	adds	r0, #12
 800ce82:	f7ff fd6b 	bl	800c95c <memcpy>
 800ce86:	4621      	mov	r1, r4
 800ce88:	9801      	ldr	r0, [sp, #4]
 800ce8a:	f7fe f831 	bl	800aef0 <_Bfree>
 800ce8e:	464c      	mov	r4, r9
 800ce90:	6923      	ldr	r3, [r4, #16]
 800ce92:	1c5a      	adds	r2, r3, #1
 800ce94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ce98:	6122      	str	r2, [r4, #16]
 800ce9a:	2201      	movs	r2, #1
 800ce9c:	615a      	str	r2, [r3, #20]
 800ce9e:	e7be      	b.n	800ce1e <__gethex+0x362>
 800cea0:	6922      	ldr	r2, [r4, #16]
 800cea2:	455a      	cmp	r2, fp
 800cea4:	dd0b      	ble.n	800cebe <__gethex+0x402>
 800cea6:	2101      	movs	r1, #1
 800cea8:	4620      	mov	r0, r4
 800ceaa:	f7ff fd9f 	bl	800c9ec <rshift>
 800ceae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ceb2:	3701      	adds	r7, #1
 800ceb4:	42bb      	cmp	r3, r7
 800ceb6:	f6ff aee0 	blt.w	800cc7a <__gethex+0x1be>
 800ceba:	2501      	movs	r5, #1
 800cebc:	e7c2      	b.n	800ce44 <__gethex+0x388>
 800cebe:	f016 061f 	ands.w	r6, r6, #31
 800cec2:	d0fa      	beq.n	800ceba <__gethex+0x3fe>
 800cec4:	4453      	add	r3, sl
 800cec6:	f1c6 0620 	rsb	r6, r6, #32
 800ceca:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cece:	f7fe f8c1 	bl	800b054 <__hi0bits>
 800ced2:	42b0      	cmp	r0, r6
 800ced4:	dbe7      	blt.n	800cea6 <__gethex+0x3ea>
 800ced6:	e7f0      	b.n	800ceba <__gethex+0x3fe>
 800ced8:	0800d7a1 	.word	0x0800d7a1

0800cedc <L_shift>:
 800cedc:	f1c2 0208 	rsb	r2, r2, #8
 800cee0:	0092      	lsls	r2, r2, #2
 800cee2:	b570      	push	{r4, r5, r6, lr}
 800cee4:	f1c2 0620 	rsb	r6, r2, #32
 800cee8:	6843      	ldr	r3, [r0, #4]
 800ceea:	6804      	ldr	r4, [r0, #0]
 800ceec:	fa03 f506 	lsl.w	r5, r3, r6
 800cef0:	432c      	orrs	r4, r5
 800cef2:	40d3      	lsrs	r3, r2
 800cef4:	6004      	str	r4, [r0, #0]
 800cef6:	f840 3f04 	str.w	r3, [r0, #4]!
 800cefa:	4288      	cmp	r0, r1
 800cefc:	d3f4      	bcc.n	800cee8 <L_shift+0xc>
 800cefe:	bd70      	pop	{r4, r5, r6, pc}

0800cf00 <__match>:
 800cf00:	b530      	push	{r4, r5, lr}
 800cf02:	6803      	ldr	r3, [r0, #0]
 800cf04:	3301      	adds	r3, #1
 800cf06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf0a:	b914      	cbnz	r4, 800cf12 <__match+0x12>
 800cf0c:	6003      	str	r3, [r0, #0]
 800cf0e:	2001      	movs	r0, #1
 800cf10:	bd30      	pop	{r4, r5, pc}
 800cf12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf16:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cf1a:	2d19      	cmp	r5, #25
 800cf1c:	bf98      	it	ls
 800cf1e:	3220      	addls	r2, #32
 800cf20:	42a2      	cmp	r2, r4
 800cf22:	d0f0      	beq.n	800cf06 <__match+0x6>
 800cf24:	2000      	movs	r0, #0
 800cf26:	e7f3      	b.n	800cf10 <__match+0x10>

0800cf28 <__hexnan>:
 800cf28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf2c:	680b      	ldr	r3, [r1, #0]
 800cf2e:	6801      	ldr	r1, [r0, #0]
 800cf30:	115e      	asrs	r6, r3, #5
 800cf32:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cf36:	f013 031f 	ands.w	r3, r3, #31
 800cf3a:	b087      	sub	sp, #28
 800cf3c:	bf18      	it	ne
 800cf3e:	3604      	addne	r6, #4
 800cf40:	2500      	movs	r5, #0
 800cf42:	1f37      	subs	r7, r6, #4
 800cf44:	4682      	mov	sl, r0
 800cf46:	4690      	mov	r8, r2
 800cf48:	9301      	str	r3, [sp, #4]
 800cf4a:	f846 5c04 	str.w	r5, [r6, #-4]
 800cf4e:	46b9      	mov	r9, r7
 800cf50:	463c      	mov	r4, r7
 800cf52:	9502      	str	r5, [sp, #8]
 800cf54:	46ab      	mov	fp, r5
 800cf56:	784a      	ldrb	r2, [r1, #1]
 800cf58:	1c4b      	adds	r3, r1, #1
 800cf5a:	9303      	str	r3, [sp, #12]
 800cf5c:	b342      	cbz	r2, 800cfb0 <__hexnan+0x88>
 800cf5e:	4610      	mov	r0, r2
 800cf60:	9105      	str	r1, [sp, #20]
 800cf62:	9204      	str	r2, [sp, #16]
 800cf64:	f7ff fd94 	bl	800ca90 <__hexdig_fun>
 800cf68:	2800      	cmp	r0, #0
 800cf6a:	d151      	bne.n	800d010 <__hexnan+0xe8>
 800cf6c:	9a04      	ldr	r2, [sp, #16]
 800cf6e:	9905      	ldr	r1, [sp, #20]
 800cf70:	2a20      	cmp	r2, #32
 800cf72:	d818      	bhi.n	800cfa6 <__hexnan+0x7e>
 800cf74:	9b02      	ldr	r3, [sp, #8]
 800cf76:	459b      	cmp	fp, r3
 800cf78:	dd13      	ble.n	800cfa2 <__hexnan+0x7a>
 800cf7a:	454c      	cmp	r4, r9
 800cf7c:	d206      	bcs.n	800cf8c <__hexnan+0x64>
 800cf7e:	2d07      	cmp	r5, #7
 800cf80:	dc04      	bgt.n	800cf8c <__hexnan+0x64>
 800cf82:	462a      	mov	r2, r5
 800cf84:	4649      	mov	r1, r9
 800cf86:	4620      	mov	r0, r4
 800cf88:	f7ff ffa8 	bl	800cedc <L_shift>
 800cf8c:	4544      	cmp	r4, r8
 800cf8e:	d952      	bls.n	800d036 <__hexnan+0x10e>
 800cf90:	2300      	movs	r3, #0
 800cf92:	f1a4 0904 	sub.w	r9, r4, #4
 800cf96:	f844 3c04 	str.w	r3, [r4, #-4]
 800cf9a:	f8cd b008 	str.w	fp, [sp, #8]
 800cf9e:	464c      	mov	r4, r9
 800cfa0:	461d      	mov	r5, r3
 800cfa2:	9903      	ldr	r1, [sp, #12]
 800cfa4:	e7d7      	b.n	800cf56 <__hexnan+0x2e>
 800cfa6:	2a29      	cmp	r2, #41	@ 0x29
 800cfa8:	d157      	bne.n	800d05a <__hexnan+0x132>
 800cfaa:	3102      	adds	r1, #2
 800cfac:	f8ca 1000 	str.w	r1, [sl]
 800cfb0:	f1bb 0f00 	cmp.w	fp, #0
 800cfb4:	d051      	beq.n	800d05a <__hexnan+0x132>
 800cfb6:	454c      	cmp	r4, r9
 800cfb8:	d206      	bcs.n	800cfc8 <__hexnan+0xa0>
 800cfba:	2d07      	cmp	r5, #7
 800cfbc:	dc04      	bgt.n	800cfc8 <__hexnan+0xa0>
 800cfbe:	462a      	mov	r2, r5
 800cfc0:	4649      	mov	r1, r9
 800cfc2:	4620      	mov	r0, r4
 800cfc4:	f7ff ff8a 	bl	800cedc <L_shift>
 800cfc8:	4544      	cmp	r4, r8
 800cfca:	d936      	bls.n	800d03a <__hexnan+0x112>
 800cfcc:	f1a8 0204 	sub.w	r2, r8, #4
 800cfd0:	4623      	mov	r3, r4
 800cfd2:	f853 1b04 	ldr.w	r1, [r3], #4
 800cfd6:	f842 1f04 	str.w	r1, [r2, #4]!
 800cfda:	429f      	cmp	r7, r3
 800cfdc:	d2f9      	bcs.n	800cfd2 <__hexnan+0xaa>
 800cfde:	1b3b      	subs	r3, r7, r4
 800cfe0:	f023 0303 	bic.w	r3, r3, #3
 800cfe4:	3304      	adds	r3, #4
 800cfe6:	3401      	adds	r4, #1
 800cfe8:	3e03      	subs	r6, #3
 800cfea:	42b4      	cmp	r4, r6
 800cfec:	bf88      	it	hi
 800cfee:	2304      	movhi	r3, #4
 800cff0:	4443      	add	r3, r8
 800cff2:	2200      	movs	r2, #0
 800cff4:	f843 2b04 	str.w	r2, [r3], #4
 800cff8:	429f      	cmp	r7, r3
 800cffa:	d2fb      	bcs.n	800cff4 <__hexnan+0xcc>
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	b91b      	cbnz	r3, 800d008 <__hexnan+0xe0>
 800d000:	4547      	cmp	r7, r8
 800d002:	d128      	bne.n	800d056 <__hexnan+0x12e>
 800d004:	2301      	movs	r3, #1
 800d006:	603b      	str	r3, [r7, #0]
 800d008:	2005      	movs	r0, #5
 800d00a:	b007      	add	sp, #28
 800d00c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d010:	3501      	adds	r5, #1
 800d012:	2d08      	cmp	r5, #8
 800d014:	f10b 0b01 	add.w	fp, fp, #1
 800d018:	dd06      	ble.n	800d028 <__hexnan+0x100>
 800d01a:	4544      	cmp	r4, r8
 800d01c:	d9c1      	bls.n	800cfa2 <__hexnan+0x7a>
 800d01e:	2300      	movs	r3, #0
 800d020:	f844 3c04 	str.w	r3, [r4, #-4]
 800d024:	2501      	movs	r5, #1
 800d026:	3c04      	subs	r4, #4
 800d028:	6822      	ldr	r2, [r4, #0]
 800d02a:	f000 000f 	and.w	r0, r0, #15
 800d02e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d032:	6020      	str	r0, [r4, #0]
 800d034:	e7b5      	b.n	800cfa2 <__hexnan+0x7a>
 800d036:	2508      	movs	r5, #8
 800d038:	e7b3      	b.n	800cfa2 <__hexnan+0x7a>
 800d03a:	9b01      	ldr	r3, [sp, #4]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d0dd      	beq.n	800cffc <__hexnan+0xd4>
 800d040:	f1c3 0320 	rsb	r3, r3, #32
 800d044:	f04f 32ff 	mov.w	r2, #4294967295
 800d048:	40da      	lsrs	r2, r3
 800d04a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d04e:	4013      	ands	r3, r2
 800d050:	f846 3c04 	str.w	r3, [r6, #-4]
 800d054:	e7d2      	b.n	800cffc <__hexnan+0xd4>
 800d056:	3f04      	subs	r7, #4
 800d058:	e7d0      	b.n	800cffc <__hexnan+0xd4>
 800d05a:	2004      	movs	r0, #4
 800d05c:	e7d5      	b.n	800d00a <__hexnan+0xe2>

0800d05e <__ascii_mbtowc>:
 800d05e:	b082      	sub	sp, #8
 800d060:	b901      	cbnz	r1, 800d064 <__ascii_mbtowc+0x6>
 800d062:	a901      	add	r1, sp, #4
 800d064:	b142      	cbz	r2, 800d078 <__ascii_mbtowc+0x1a>
 800d066:	b14b      	cbz	r3, 800d07c <__ascii_mbtowc+0x1e>
 800d068:	7813      	ldrb	r3, [r2, #0]
 800d06a:	600b      	str	r3, [r1, #0]
 800d06c:	7812      	ldrb	r2, [r2, #0]
 800d06e:	1e10      	subs	r0, r2, #0
 800d070:	bf18      	it	ne
 800d072:	2001      	movne	r0, #1
 800d074:	b002      	add	sp, #8
 800d076:	4770      	bx	lr
 800d078:	4610      	mov	r0, r2
 800d07a:	e7fb      	b.n	800d074 <__ascii_mbtowc+0x16>
 800d07c:	f06f 0001 	mvn.w	r0, #1
 800d080:	e7f8      	b.n	800d074 <__ascii_mbtowc+0x16>

0800d082 <_realloc_r>:
 800d082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d086:	4680      	mov	r8, r0
 800d088:	4615      	mov	r5, r2
 800d08a:	460c      	mov	r4, r1
 800d08c:	b921      	cbnz	r1, 800d098 <_realloc_r+0x16>
 800d08e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d092:	4611      	mov	r1, r2
 800d094:	f7fd be60 	b.w	800ad58 <_malloc_r>
 800d098:	b92a      	cbnz	r2, 800d0a6 <_realloc_r+0x24>
 800d09a:	f7fd fde9 	bl	800ac70 <_free_r>
 800d09e:	2400      	movs	r4, #0
 800d0a0:	4620      	mov	r0, r4
 800d0a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0a6:	f000 f840 	bl	800d12a <_malloc_usable_size_r>
 800d0aa:	4285      	cmp	r5, r0
 800d0ac:	4606      	mov	r6, r0
 800d0ae:	d802      	bhi.n	800d0b6 <_realloc_r+0x34>
 800d0b0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d0b4:	d8f4      	bhi.n	800d0a0 <_realloc_r+0x1e>
 800d0b6:	4629      	mov	r1, r5
 800d0b8:	4640      	mov	r0, r8
 800d0ba:	f7fd fe4d 	bl	800ad58 <_malloc_r>
 800d0be:	4607      	mov	r7, r0
 800d0c0:	2800      	cmp	r0, #0
 800d0c2:	d0ec      	beq.n	800d09e <_realloc_r+0x1c>
 800d0c4:	42b5      	cmp	r5, r6
 800d0c6:	462a      	mov	r2, r5
 800d0c8:	4621      	mov	r1, r4
 800d0ca:	bf28      	it	cs
 800d0cc:	4632      	movcs	r2, r6
 800d0ce:	f7ff fc45 	bl	800c95c <memcpy>
 800d0d2:	4621      	mov	r1, r4
 800d0d4:	4640      	mov	r0, r8
 800d0d6:	f7fd fdcb 	bl	800ac70 <_free_r>
 800d0da:	463c      	mov	r4, r7
 800d0dc:	e7e0      	b.n	800d0a0 <_realloc_r+0x1e>

0800d0de <__ascii_wctomb>:
 800d0de:	4603      	mov	r3, r0
 800d0e0:	4608      	mov	r0, r1
 800d0e2:	b141      	cbz	r1, 800d0f6 <__ascii_wctomb+0x18>
 800d0e4:	2aff      	cmp	r2, #255	@ 0xff
 800d0e6:	d904      	bls.n	800d0f2 <__ascii_wctomb+0x14>
 800d0e8:	228a      	movs	r2, #138	@ 0x8a
 800d0ea:	601a      	str	r2, [r3, #0]
 800d0ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d0f0:	4770      	bx	lr
 800d0f2:	700a      	strb	r2, [r1, #0]
 800d0f4:	2001      	movs	r0, #1
 800d0f6:	4770      	bx	lr

0800d0f8 <fiprintf>:
 800d0f8:	b40e      	push	{r1, r2, r3}
 800d0fa:	b503      	push	{r0, r1, lr}
 800d0fc:	4601      	mov	r1, r0
 800d0fe:	ab03      	add	r3, sp, #12
 800d100:	4805      	ldr	r0, [pc, #20]	@ (800d118 <fiprintf+0x20>)
 800d102:	f853 2b04 	ldr.w	r2, [r3], #4
 800d106:	6800      	ldr	r0, [r0, #0]
 800d108:	9301      	str	r3, [sp, #4]
 800d10a:	f000 f83f 	bl	800d18c <_vfiprintf_r>
 800d10e:	b002      	add	sp, #8
 800d110:	f85d eb04 	ldr.w	lr, [sp], #4
 800d114:	b003      	add	sp, #12
 800d116:	4770      	bx	lr
 800d118:	20000108 	.word	0x20000108

0800d11c <abort>:
 800d11c:	b508      	push	{r3, lr}
 800d11e:	2006      	movs	r0, #6
 800d120:	f000 fa08 	bl	800d534 <raise>
 800d124:	2001      	movs	r0, #1
 800d126:	f7f4 fa6f 	bl	8001608 <_exit>

0800d12a <_malloc_usable_size_r>:
 800d12a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d12e:	1f18      	subs	r0, r3, #4
 800d130:	2b00      	cmp	r3, #0
 800d132:	bfbc      	itt	lt
 800d134:	580b      	ldrlt	r3, [r1, r0]
 800d136:	18c0      	addlt	r0, r0, r3
 800d138:	4770      	bx	lr

0800d13a <__sfputc_r>:
 800d13a:	6893      	ldr	r3, [r2, #8]
 800d13c:	3b01      	subs	r3, #1
 800d13e:	2b00      	cmp	r3, #0
 800d140:	b410      	push	{r4}
 800d142:	6093      	str	r3, [r2, #8]
 800d144:	da08      	bge.n	800d158 <__sfputc_r+0x1e>
 800d146:	6994      	ldr	r4, [r2, #24]
 800d148:	42a3      	cmp	r3, r4
 800d14a:	db01      	blt.n	800d150 <__sfputc_r+0x16>
 800d14c:	290a      	cmp	r1, #10
 800d14e:	d103      	bne.n	800d158 <__sfputc_r+0x1e>
 800d150:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d154:	f000 b932 	b.w	800d3bc <__swbuf_r>
 800d158:	6813      	ldr	r3, [r2, #0]
 800d15a:	1c58      	adds	r0, r3, #1
 800d15c:	6010      	str	r0, [r2, #0]
 800d15e:	7019      	strb	r1, [r3, #0]
 800d160:	4608      	mov	r0, r1
 800d162:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d166:	4770      	bx	lr

0800d168 <__sfputs_r>:
 800d168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d16a:	4606      	mov	r6, r0
 800d16c:	460f      	mov	r7, r1
 800d16e:	4614      	mov	r4, r2
 800d170:	18d5      	adds	r5, r2, r3
 800d172:	42ac      	cmp	r4, r5
 800d174:	d101      	bne.n	800d17a <__sfputs_r+0x12>
 800d176:	2000      	movs	r0, #0
 800d178:	e007      	b.n	800d18a <__sfputs_r+0x22>
 800d17a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d17e:	463a      	mov	r2, r7
 800d180:	4630      	mov	r0, r6
 800d182:	f7ff ffda 	bl	800d13a <__sfputc_r>
 800d186:	1c43      	adds	r3, r0, #1
 800d188:	d1f3      	bne.n	800d172 <__sfputs_r+0xa>
 800d18a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d18c <_vfiprintf_r>:
 800d18c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d190:	460d      	mov	r5, r1
 800d192:	b09d      	sub	sp, #116	@ 0x74
 800d194:	4614      	mov	r4, r2
 800d196:	4698      	mov	r8, r3
 800d198:	4606      	mov	r6, r0
 800d19a:	b118      	cbz	r0, 800d1a4 <_vfiprintf_r+0x18>
 800d19c:	6a03      	ldr	r3, [r0, #32]
 800d19e:	b90b      	cbnz	r3, 800d1a4 <_vfiprintf_r+0x18>
 800d1a0:	f7fc fdfa 	bl	8009d98 <__sinit>
 800d1a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1a6:	07d9      	lsls	r1, r3, #31
 800d1a8:	d405      	bmi.n	800d1b6 <_vfiprintf_r+0x2a>
 800d1aa:	89ab      	ldrh	r3, [r5, #12]
 800d1ac:	059a      	lsls	r2, r3, #22
 800d1ae:	d402      	bmi.n	800d1b6 <_vfiprintf_r+0x2a>
 800d1b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1b2:	f7fc ff08 	bl	8009fc6 <__retarget_lock_acquire_recursive>
 800d1b6:	89ab      	ldrh	r3, [r5, #12]
 800d1b8:	071b      	lsls	r3, r3, #28
 800d1ba:	d501      	bpl.n	800d1c0 <_vfiprintf_r+0x34>
 800d1bc:	692b      	ldr	r3, [r5, #16]
 800d1be:	b99b      	cbnz	r3, 800d1e8 <_vfiprintf_r+0x5c>
 800d1c0:	4629      	mov	r1, r5
 800d1c2:	4630      	mov	r0, r6
 800d1c4:	f000 f938 	bl	800d438 <__swsetup_r>
 800d1c8:	b170      	cbz	r0, 800d1e8 <_vfiprintf_r+0x5c>
 800d1ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1cc:	07dc      	lsls	r4, r3, #31
 800d1ce:	d504      	bpl.n	800d1da <_vfiprintf_r+0x4e>
 800d1d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d1d4:	b01d      	add	sp, #116	@ 0x74
 800d1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1da:	89ab      	ldrh	r3, [r5, #12]
 800d1dc:	0598      	lsls	r0, r3, #22
 800d1de:	d4f7      	bmi.n	800d1d0 <_vfiprintf_r+0x44>
 800d1e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1e2:	f7fc fef1 	bl	8009fc8 <__retarget_lock_release_recursive>
 800d1e6:	e7f3      	b.n	800d1d0 <_vfiprintf_r+0x44>
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1ec:	2320      	movs	r3, #32
 800d1ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d1f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1f6:	2330      	movs	r3, #48	@ 0x30
 800d1f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d3a8 <_vfiprintf_r+0x21c>
 800d1fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d200:	f04f 0901 	mov.w	r9, #1
 800d204:	4623      	mov	r3, r4
 800d206:	469a      	mov	sl, r3
 800d208:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d20c:	b10a      	cbz	r2, 800d212 <_vfiprintf_r+0x86>
 800d20e:	2a25      	cmp	r2, #37	@ 0x25
 800d210:	d1f9      	bne.n	800d206 <_vfiprintf_r+0x7a>
 800d212:	ebba 0b04 	subs.w	fp, sl, r4
 800d216:	d00b      	beq.n	800d230 <_vfiprintf_r+0xa4>
 800d218:	465b      	mov	r3, fp
 800d21a:	4622      	mov	r2, r4
 800d21c:	4629      	mov	r1, r5
 800d21e:	4630      	mov	r0, r6
 800d220:	f7ff ffa2 	bl	800d168 <__sfputs_r>
 800d224:	3001      	adds	r0, #1
 800d226:	f000 80a7 	beq.w	800d378 <_vfiprintf_r+0x1ec>
 800d22a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d22c:	445a      	add	r2, fp
 800d22e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d230:	f89a 3000 	ldrb.w	r3, [sl]
 800d234:	2b00      	cmp	r3, #0
 800d236:	f000 809f 	beq.w	800d378 <_vfiprintf_r+0x1ec>
 800d23a:	2300      	movs	r3, #0
 800d23c:	f04f 32ff 	mov.w	r2, #4294967295
 800d240:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d244:	f10a 0a01 	add.w	sl, sl, #1
 800d248:	9304      	str	r3, [sp, #16]
 800d24a:	9307      	str	r3, [sp, #28]
 800d24c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d250:	931a      	str	r3, [sp, #104]	@ 0x68
 800d252:	4654      	mov	r4, sl
 800d254:	2205      	movs	r2, #5
 800d256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d25a:	4853      	ldr	r0, [pc, #332]	@ (800d3a8 <_vfiprintf_r+0x21c>)
 800d25c:	f7f2 ffc0 	bl	80001e0 <memchr>
 800d260:	9a04      	ldr	r2, [sp, #16]
 800d262:	b9d8      	cbnz	r0, 800d29c <_vfiprintf_r+0x110>
 800d264:	06d1      	lsls	r1, r2, #27
 800d266:	bf44      	itt	mi
 800d268:	2320      	movmi	r3, #32
 800d26a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d26e:	0713      	lsls	r3, r2, #28
 800d270:	bf44      	itt	mi
 800d272:	232b      	movmi	r3, #43	@ 0x2b
 800d274:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d278:	f89a 3000 	ldrb.w	r3, [sl]
 800d27c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d27e:	d015      	beq.n	800d2ac <_vfiprintf_r+0x120>
 800d280:	9a07      	ldr	r2, [sp, #28]
 800d282:	4654      	mov	r4, sl
 800d284:	2000      	movs	r0, #0
 800d286:	f04f 0c0a 	mov.w	ip, #10
 800d28a:	4621      	mov	r1, r4
 800d28c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d290:	3b30      	subs	r3, #48	@ 0x30
 800d292:	2b09      	cmp	r3, #9
 800d294:	d94b      	bls.n	800d32e <_vfiprintf_r+0x1a2>
 800d296:	b1b0      	cbz	r0, 800d2c6 <_vfiprintf_r+0x13a>
 800d298:	9207      	str	r2, [sp, #28]
 800d29a:	e014      	b.n	800d2c6 <_vfiprintf_r+0x13a>
 800d29c:	eba0 0308 	sub.w	r3, r0, r8
 800d2a0:	fa09 f303 	lsl.w	r3, r9, r3
 800d2a4:	4313      	orrs	r3, r2
 800d2a6:	9304      	str	r3, [sp, #16]
 800d2a8:	46a2      	mov	sl, r4
 800d2aa:	e7d2      	b.n	800d252 <_vfiprintf_r+0xc6>
 800d2ac:	9b03      	ldr	r3, [sp, #12]
 800d2ae:	1d19      	adds	r1, r3, #4
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	9103      	str	r1, [sp, #12]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	bfbb      	ittet	lt
 800d2b8:	425b      	neglt	r3, r3
 800d2ba:	f042 0202 	orrlt.w	r2, r2, #2
 800d2be:	9307      	strge	r3, [sp, #28]
 800d2c0:	9307      	strlt	r3, [sp, #28]
 800d2c2:	bfb8      	it	lt
 800d2c4:	9204      	strlt	r2, [sp, #16]
 800d2c6:	7823      	ldrb	r3, [r4, #0]
 800d2c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d2ca:	d10a      	bne.n	800d2e2 <_vfiprintf_r+0x156>
 800d2cc:	7863      	ldrb	r3, [r4, #1]
 800d2ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2d0:	d132      	bne.n	800d338 <_vfiprintf_r+0x1ac>
 800d2d2:	9b03      	ldr	r3, [sp, #12]
 800d2d4:	1d1a      	adds	r2, r3, #4
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	9203      	str	r2, [sp, #12]
 800d2da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d2de:	3402      	adds	r4, #2
 800d2e0:	9305      	str	r3, [sp, #20]
 800d2e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d3b8 <_vfiprintf_r+0x22c>
 800d2e6:	7821      	ldrb	r1, [r4, #0]
 800d2e8:	2203      	movs	r2, #3
 800d2ea:	4650      	mov	r0, sl
 800d2ec:	f7f2 ff78 	bl	80001e0 <memchr>
 800d2f0:	b138      	cbz	r0, 800d302 <_vfiprintf_r+0x176>
 800d2f2:	9b04      	ldr	r3, [sp, #16]
 800d2f4:	eba0 000a 	sub.w	r0, r0, sl
 800d2f8:	2240      	movs	r2, #64	@ 0x40
 800d2fa:	4082      	lsls	r2, r0
 800d2fc:	4313      	orrs	r3, r2
 800d2fe:	3401      	adds	r4, #1
 800d300:	9304      	str	r3, [sp, #16]
 800d302:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d306:	4829      	ldr	r0, [pc, #164]	@ (800d3ac <_vfiprintf_r+0x220>)
 800d308:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d30c:	2206      	movs	r2, #6
 800d30e:	f7f2 ff67 	bl	80001e0 <memchr>
 800d312:	2800      	cmp	r0, #0
 800d314:	d03f      	beq.n	800d396 <_vfiprintf_r+0x20a>
 800d316:	4b26      	ldr	r3, [pc, #152]	@ (800d3b0 <_vfiprintf_r+0x224>)
 800d318:	bb1b      	cbnz	r3, 800d362 <_vfiprintf_r+0x1d6>
 800d31a:	9b03      	ldr	r3, [sp, #12]
 800d31c:	3307      	adds	r3, #7
 800d31e:	f023 0307 	bic.w	r3, r3, #7
 800d322:	3308      	adds	r3, #8
 800d324:	9303      	str	r3, [sp, #12]
 800d326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d328:	443b      	add	r3, r7
 800d32a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d32c:	e76a      	b.n	800d204 <_vfiprintf_r+0x78>
 800d32e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d332:	460c      	mov	r4, r1
 800d334:	2001      	movs	r0, #1
 800d336:	e7a8      	b.n	800d28a <_vfiprintf_r+0xfe>
 800d338:	2300      	movs	r3, #0
 800d33a:	3401      	adds	r4, #1
 800d33c:	9305      	str	r3, [sp, #20]
 800d33e:	4619      	mov	r1, r3
 800d340:	f04f 0c0a 	mov.w	ip, #10
 800d344:	4620      	mov	r0, r4
 800d346:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d34a:	3a30      	subs	r2, #48	@ 0x30
 800d34c:	2a09      	cmp	r2, #9
 800d34e:	d903      	bls.n	800d358 <_vfiprintf_r+0x1cc>
 800d350:	2b00      	cmp	r3, #0
 800d352:	d0c6      	beq.n	800d2e2 <_vfiprintf_r+0x156>
 800d354:	9105      	str	r1, [sp, #20]
 800d356:	e7c4      	b.n	800d2e2 <_vfiprintf_r+0x156>
 800d358:	fb0c 2101 	mla	r1, ip, r1, r2
 800d35c:	4604      	mov	r4, r0
 800d35e:	2301      	movs	r3, #1
 800d360:	e7f0      	b.n	800d344 <_vfiprintf_r+0x1b8>
 800d362:	ab03      	add	r3, sp, #12
 800d364:	9300      	str	r3, [sp, #0]
 800d366:	462a      	mov	r2, r5
 800d368:	4b12      	ldr	r3, [pc, #72]	@ (800d3b4 <_vfiprintf_r+0x228>)
 800d36a:	a904      	add	r1, sp, #16
 800d36c:	4630      	mov	r0, r6
 800d36e:	f7fb febb 	bl	80090e8 <_printf_float>
 800d372:	4607      	mov	r7, r0
 800d374:	1c78      	adds	r0, r7, #1
 800d376:	d1d6      	bne.n	800d326 <_vfiprintf_r+0x19a>
 800d378:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d37a:	07d9      	lsls	r1, r3, #31
 800d37c:	d405      	bmi.n	800d38a <_vfiprintf_r+0x1fe>
 800d37e:	89ab      	ldrh	r3, [r5, #12]
 800d380:	059a      	lsls	r2, r3, #22
 800d382:	d402      	bmi.n	800d38a <_vfiprintf_r+0x1fe>
 800d384:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d386:	f7fc fe1f 	bl	8009fc8 <__retarget_lock_release_recursive>
 800d38a:	89ab      	ldrh	r3, [r5, #12]
 800d38c:	065b      	lsls	r3, r3, #25
 800d38e:	f53f af1f 	bmi.w	800d1d0 <_vfiprintf_r+0x44>
 800d392:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d394:	e71e      	b.n	800d1d4 <_vfiprintf_r+0x48>
 800d396:	ab03      	add	r3, sp, #12
 800d398:	9300      	str	r3, [sp, #0]
 800d39a:	462a      	mov	r2, r5
 800d39c:	4b05      	ldr	r3, [pc, #20]	@ (800d3b4 <_vfiprintf_r+0x228>)
 800d39e:	a904      	add	r1, sp, #16
 800d3a0:	4630      	mov	r0, r6
 800d3a2:	f7fc f939 	bl	8009618 <_printf_i>
 800d3a6:	e7e4      	b.n	800d372 <_vfiprintf_r+0x1e6>
 800d3a8:	0800da61 	.word	0x0800da61
 800d3ac:	0800da6b 	.word	0x0800da6b
 800d3b0:	080090e9 	.word	0x080090e9
 800d3b4:	0800d169 	.word	0x0800d169
 800d3b8:	0800da67 	.word	0x0800da67

0800d3bc <__swbuf_r>:
 800d3bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3be:	460e      	mov	r6, r1
 800d3c0:	4614      	mov	r4, r2
 800d3c2:	4605      	mov	r5, r0
 800d3c4:	b118      	cbz	r0, 800d3ce <__swbuf_r+0x12>
 800d3c6:	6a03      	ldr	r3, [r0, #32]
 800d3c8:	b90b      	cbnz	r3, 800d3ce <__swbuf_r+0x12>
 800d3ca:	f7fc fce5 	bl	8009d98 <__sinit>
 800d3ce:	69a3      	ldr	r3, [r4, #24]
 800d3d0:	60a3      	str	r3, [r4, #8]
 800d3d2:	89a3      	ldrh	r3, [r4, #12]
 800d3d4:	071a      	lsls	r2, r3, #28
 800d3d6:	d501      	bpl.n	800d3dc <__swbuf_r+0x20>
 800d3d8:	6923      	ldr	r3, [r4, #16]
 800d3da:	b943      	cbnz	r3, 800d3ee <__swbuf_r+0x32>
 800d3dc:	4621      	mov	r1, r4
 800d3de:	4628      	mov	r0, r5
 800d3e0:	f000 f82a 	bl	800d438 <__swsetup_r>
 800d3e4:	b118      	cbz	r0, 800d3ee <__swbuf_r+0x32>
 800d3e6:	f04f 37ff 	mov.w	r7, #4294967295
 800d3ea:	4638      	mov	r0, r7
 800d3ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3ee:	6823      	ldr	r3, [r4, #0]
 800d3f0:	6922      	ldr	r2, [r4, #16]
 800d3f2:	1a98      	subs	r0, r3, r2
 800d3f4:	6963      	ldr	r3, [r4, #20]
 800d3f6:	b2f6      	uxtb	r6, r6
 800d3f8:	4283      	cmp	r3, r0
 800d3fa:	4637      	mov	r7, r6
 800d3fc:	dc05      	bgt.n	800d40a <__swbuf_r+0x4e>
 800d3fe:	4621      	mov	r1, r4
 800d400:	4628      	mov	r0, r5
 800d402:	f7ff fa47 	bl	800c894 <_fflush_r>
 800d406:	2800      	cmp	r0, #0
 800d408:	d1ed      	bne.n	800d3e6 <__swbuf_r+0x2a>
 800d40a:	68a3      	ldr	r3, [r4, #8]
 800d40c:	3b01      	subs	r3, #1
 800d40e:	60a3      	str	r3, [r4, #8]
 800d410:	6823      	ldr	r3, [r4, #0]
 800d412:	1c5a      	adds	r2, r3, #1
 800d414:	6022      	str	r2, [r4, #0]
 800d416:	701e      	strb	r6, [r3, #0]
 800d418:	6962      	ldr	r2, [r4, #20]
 800d41a:	1c43      	adds	r3, r0, #1
 800d41c:	429a      	cmp	r2, r3
 800d41e:	d004      	beq.n	800d42a <__swbuf_r+0x6e>
 800d420:	89a3      	ldrh	r3, [r4, #12]
 800d422:	07db      	lsls	r3, r3, #31
 800d424:	d5e1      	bpl.n	800d3ea <__swbuf_r+0x2e>
 800d426:	2e0a      	cmp	r6, #10
 800d428:	d1df      	bne.n	800d3ea <__swbuf_r+0x2e>
 800d42a:	4621      	mov	r1, r4
 800d42c:	4628      	mov	r0, r5
 800d42e:	f7ff fa31 	bl	800c894 <_fflush_r>
 800d432:	2800      	cmp	r0, #0
 800d434:	d0d9      	beq.n	800d3ea <__swbuf_r+0x2e>
 800d436:	e7d6      	b.n	800d3e6 <__swbuf_r+0x2a>

0800d438 <__swsetup_r>:
 800d438:	b538      	push	{r3, r4, r5, lr}
 800d43a:	4b29      	ldr	r3, [pc, #164]	@ (800d4e0 <__swsetup_r+0xa8>)
 800d43c:	4605      	mov	r5, r0
 800d43e:	6818      	ldr	r0, [r3, #0]
 800d440:	460c      	mov	r4, r1
 800d442:	b118      	cbz	r0, 800d44c <__swsetup_r+0x14>
 800d444:	6a03      	ldr	r3, [r0, #32]
 800d446:	b90b      	cbnz	r3, 800d44c <__swsetup_r+0x14>
 800d448:	f7fc fca6 	bl	8009d98 <__sinit>
 800d44c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d450:	0719      	lsls	r1, r3, #28
 800d452:	d422      	bmi.n	800d49a <__swsetup_r+0x62>
 800d454:	06da      	lsls	r2, r3, #27
 800d456:	d407      	bmi.n	800d468 <__swsetup_r+0x30>
 800d458:	2209      	movs	r2, #9
 800d45a:	602a      	str	r2, [r5, #0]
 800d45c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d460:	81a3      	strh	r3, [r4, #12]
 800d462:	f04f 30ff 	mov.w	r0, #4294967295
 800d466:	e033      	b.n	800d4d0 <__swsetup_r+0x98>
 800d468:	0758      	lsls	r0, r3, #29
 800d46a:	d512      	bpl.n	800d492 <__swsetup_r+0x5a>
 800d46c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d46e:	b141      	cbz	r1, 800d482 <__swsetup_r+0x4a>
 800d470:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d474:	4299      	cmp	r1, r3
 800d476:	d002      	beq.n	800d47e <__swsetup_r+0x46>
 800d478:	4628      	mov	r0, r5
 800d47a:	f7fd fbf9 	bl	800ac70 <_free_r>
 800d47e:	2300      	movs	r3, #0
 800d480:	6363      	str	r3, [r4, #52]	@ 0x34
 800d482:	89a3      	ldrh	r3, [r4, #12]
 800d484:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d488:	81a3      	strh	r3, [r4, #12]
 800d48a:	2300      	movs	r3, #0
 800d48c:	6063      	str	r3, [r4, #4]
 800d48e:	6923      	ldr	r3, [r4, #16]
 800d490:	6023      	str	r3, [r4, #0]
 800d492:	89a3      	ldrh	r3, [r4, #12]
 800d494:	f043 0308 	orr.w	r3, r3, #8
 800d498:	81a3      	strh	r3, [r4, #12]
 800d49a:	6923      	ldr	r3, [r4, #16]
 800d49c:	b94b      	cbnz	r3, 800d4b2 <__swsetup_r+0x7a>
 800d49e:	89a3      	ldrh	r3, [r4, #12]
 800d4a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d4a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d4a8:	d003      	beq.n	800d4b2 <__swsetup_r+0x7a>
 800d4aa:	4621      	mov	r1, r4
 800d4ac:	4628      	mov	r0, r5
 800d4ae:	f000 f883 	bl	800d5b8 <__smakebuf_r>
 800d4b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4b6:	f013 0201 	ands.w	r2, r3, #1
 800d4ba:	d00a      	beq.n	800d4d2 <__swsetup_r+0x9a>
 800d4bc:	2200      	movs	r2, #0
 800d4be:	60a2      	str	r2, [r4, #8]
 800d4c0:	6962      	ldr	r2, [r4, #20]
 800d4c2:	4252      	negs	r2, r2
 800d4c4:	61a2      	str	r2, [r4, #24]
 800d4c6:	6922      	ldr	r2, [r4, #16]
 800d4c8:	b942      	cbnz	r2, 800d4dc <__swsetup_r+0xa4>
 800d4ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d4ce:	d1c5      	bne.n	800d45c <__swsetup_r+0x24>
 800d4d0:	bd38      	pop	{r3, r4, r5, pc}
 800d4d2:	0799      	lsls	r1, r3, #30
 800d4d4:	bf58      	it	pl
 800d4d6:	6962      	ldrpl	r2, [r4, #20]
 800d4d8:	60a2      	str	r2, [r4, #8]
 800d4da:	e7f4      	b.n	800d4c6 <__swsetup_r+0x8e>
 800d4dc:	2000      	movs	r0, #0
 800d4de:	e7f7      	b.n	800d4d0 <__swsetup_r+0x98>
 800d4e0:	20000108 	.word	0x20000108

0800d4e4 <_raise_r>:
 800d4e4:	291f      	cmp	r1, #31
 800d4e6:	b538      	push	{r3, r4, r5, lr}
 800d4e8:	4605      	mov	r5, r0
 800d4ea:	460c      	mov	r4, r1
 800d4ec:	d904      	bls.n	800d4f8 <_raise_r+0x14>
 800d4ee:	2316      	movs	r3, #22
 800d4f0:	6003      	str	r3, [r0, #0]
 800d4f2:	f04f 30ff 	mov.w	r0, #4294967295
 800d4f6:	bd38      	pop	{r3, r4, r5, pc}
 800d4f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d4fa:	b112      	cbz	r2, 800d502 <_raise_r+0x1e>
 800d4fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d500:	b94b      	cbnz	r3, 800d516 <_raise_r+0x32>
 800d502:	4628      	mov	r0, r5
 800d504:	f000 f830 	bl	800d568 <_getpid_r>
 800d508:	4622      	mov	r2, r4
 800d50a:	4601      	mov	r1, r0
 800d50c:	4628      	mov	r0, r5
 800d50e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d512:	f000 b817 	b.w	800d544 <_kill_r>
 800d516:	2b01      	cmp	r3, #1
 800d518:	d00a      	beq.n	800d530 <_raise_r+0x4c>
 800d51a:	1c59      	adds	r1, r3, #1
 800d51c:	d103      	bne.n	800d526 <_raise_r+0x42>
 800d51e:	2316      	movs	r3, #22
 800d520:	6003      	str	r3, [r0, #0]
 800d522:	2001      	movs	r0, #1
 800d524:	e7e7      	b.n	800d4f6 <_raise_r+0x12>
 800d526:	2100      	movs	r1, #0
 800d528:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d52c:	4620      	mov	r0, r4
 800d52e:	4798      	blx	r3
 800d530:	2000      	movs	r0, #0
 800d532:	e7e0      	b.n	800d4f6 <_raise_r+0x12>

0800d534 <raise>:
 800d534:	4b02      	ldr	r3, [pc, #8]	@ (800d540 <raise+0xc>)
 800d536:	4601      	mov	r1, r0
 800d538:	6818      	ldr	r0, [r3, #0]
 800d53a:	f7ff bfd3 	b.w	800d4e4 <_raise_r>
 800d53e:	bf00      	nop
 800d540:	20000108 	.word	0x20000108

0800d544 <_kill_r>:
 800d544:	b538      	push	{r3, r4, r5, lr}
 800d546:	4d07      	ldr	r5, [pc, #28]	@ (800d564 <_kill_r+0x20>)
 800d548:	2300      	movs	r3, #0
 800d54a:	4604      	mov	r4, r0
 800d54c:	4608      	mov	r0, r1
 800d54e:	4611      	mov	r1, r2
 800d550:	602b      	str	r3, [r5, #0]
 800d552:	f7f4 f849 	bl	80015e8 <_kill>
 800d556:	1c43      	adds	r3, r0, #1
 800d558:	d102      	bne.n	800d560 <_kill_r+0x1c>
 800d55a:	682b      	ldr	r3, [r5, #0]
 800d55c:	b103      	cbz	r3, 800d560 <_kill_r+0x1c>
 800d55e:	6023      	str	r3, [r4, #0]
 800d560:	bd38      	pop	{r3, r4, r5, pc}
 800d562:	bf00      	nop
 800d564:	2000209c 	.word	0x2000209c

0800d568 <_getpid_r>:
 800d568:	f7f4 b836 	b.w	80015d8 <_getpid>

0800d56c <__swhatbuf_r>:
 800d56c:	b570      	push	{r4, r5, r6, lr}
 800d56e:	460c      	mov	r4, r1
 800d570:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d574:	2900      	cmp	r1, #0
 800d576:	b096      	sub	sp, #88	@ 0x58
 800d578:	4615      	mov	r5, r2
 800d57a:	461e      	mov	r6, r3
 800d57c:	da0d      	bge.n	800d59a <__swhatbuf_r+0x2e>
 800d57e:	89a3      	ldrh	r3, [r4, #12]
 800d580:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d584:	f04f 0100 	mov.w	r1, #0
 800d588:	bf14      	ite	ne
 800d58a:	2340      	movne	r3, #64	@ 0x40
 800d58c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d590:	2000      	movs	r0, #0
 800d592:	6031      	str	r1, [r6, #0]
 800d594:	602b      	str	r3, [r5, #0]
 800d596:	b016      	add	sp, #88	@ 0x58
 800d598:	bd70      	pop	{r4, r5, r6, pc}
 800d59a:	466a      	mov	r2, sp
 800d59c:	f000 f848 	bl	800d630 <_fstat_r>
 800d5a0:	2800      	cmp	r0, #0
 800d5a2:	dbec      	blt.n	800d57e <__swhatbuf_r+0x12>
 800d5a4:	9901      	ldr	r1, [sp, #4]
 800d5a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d5aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d5ae:	4259      	negs	r1, r3
 800d5b0:	4159      	adcs	r1, r3
 800d5b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d5b6:	e7eb      	b.n	800d590 <__swhatbuf_r+0x24>

0800d5b8 <__smakebuf_r>:
 800d5b8:	898b      	ldrh	r3, [r1, #12]
 800d5ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5bc:	079d      	lsls	r5, r3, #30
 800d5be:	4606      	mov	r6, r0
 800d5c0:	460c      	mov	r4, r1
 800d5c2:	d507      	bpl.n	800d5d4 <__smakebuf_r+0x1c>
 800d5c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d5c8:	6023      	str	r3, [r4, #0]
 800d5ca:	6123      	str	r3, [r4, #16]
 800d5cc:	2301      	movs	r3, #1
 800d5ce:	6163      	str	r3, [r4, #20]
 800d5d0:	b003      	add	sp, #12
 800d5d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5d4:	ab01      	add	r3, sp, #4
 800d5d6:	466a      	mov	r2, sp
 800d5d8:	f7ff ffc8 	bl	800d56c <__swhatbuf_r>
 800d5dc:	9f00      	ldr	r7, [sp, #0]
 800d5de:	4605      	mov	r5, r0
 800d5e0:	4639      	mov	r1, r7
 800d5e2:	4630      	mov	r0, r6
 800d5e4:	f7fd fbb8 	bl	800ad58 <_malloc_r>
 800d5e8:	b948      	cbnz	r0, 800d5fe <__smakebuf_r+0x46>
 800d5ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5ee:	059a      	lsls	r2, r3, #22
 800d5f0:	d4ee      	bmi.n	800d5d0 <__smakebuf_r+0x18>
 800d5f2:	f023 0303 	bic.w	r3, r3, #3
 800d5f6:	f043 0302 	orr.w	r3, r3, #2
 800d5fa:	81a3      	strh	r3, [r4, #12]
 800d5fc:	e7e2      	b.n	800d5c4 <__smakebuf_r+0xc>
 800d5fe:	89a3      	ldrh	r3, [r4, #12]
 800d600:	6020      	str	r0, [r4, #0]
 800d602:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d606:	81a3      	strh	r3, [r4, #12]
 800d608:	9b01      	ldr	r3, [sp, #4]
 800d60a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d60e:	b15b      	cbz	r3, 800d628 <__smakebuf_r+0x70>
 800d610:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d614:	4630      	mov	r0, r6
 800d616:	f000 f81d 	bl	800d654 <_isatty_r>
 800d61a:	b128      	cbz	r0, 800d628 <__smakebuf_r+0x70>
 800d61c:	89a3      	ldrh	r3, [r4, #12]
 800d61e:	f023 0303 	bic.w	r3, r3, #3
 800d622:	f043 0301 	orr.w	r3, r3, #1
 800d626:	81a3      	strh	r3, [r4, #12]
 800d628:	89a3      	ldrh	r3, [r4, #12]
 800d62a:	431d      	orrs	r5, r3
 800d62c:	81a5      	strh	r5, [r4, #12]
 800d62e:	e7cf      	b.n	800d5d0 <__smakebuf_r+0x18>

0800d630 <_fstat_r>:
 800d630:	b538      	push	{r3, r4, r5, lr}
 800d632:	4d07      	ldr	r5, [pc, #28]	@ (800d650 <_fstat_r+0x20>)
 800d634:	2300      	movs	r3, #0
 800d636:	4604      	mov	r4, r0
 800d638:	4608      	mov	r0, r1
 800d63a:	4611      	mov	r1, r2
 800d63c:	602b      	str	r3, [r5, #0]
 800d63e:	f7f4 f833 	bl	80016a8 <_fstat>
 800d642:	1c43      	adds	r3, r0, #1
 800d644:	d102      	bne.n	800d64c <_fstat_r+0x1c>
 800d646:	682b      	ldr	r3, [r5, #0]
 800d648:	b103      	cbz	r3, 800d64c <_fstat_r+0x1c>
 800d64a:	6023      	str	r3, [r4, #0]
 800d64c:	bd38      	pop	{r3, r4, r5, pc}
 800d64e:	bf00      	nop
 800d650:	2000209c 	.word	0x2000209c

0800d654 <_isatty_r>:
 800d654:	b538      	push	{r3, r4, r5, lr}
 800d656:	4d06      	ldr	r5, [pc, #24]	@ (800d670 <_isatty_r+0x1c>)
 800d658:	2300      	movs	r3, #0
 800d65a:	4604      	mov	r4, r0
 800d65c:	4608      	mov	r0, r1
 800d65e:	602b      	str	r3, [r5, #0]
 800d660:	f7f4 f832 	bl	80016c8 <_isatty>
 800d664:	1c43      	adds	r3, r0, #1
 800d666:	d102      	bne.n	800d66e <_isatty_r+0x1a>
 800d668:	682b      	ldr	r3, [r5, #0]
 800d66a:	b103      	cbz	r3, 800d66e <_isatty_r+0x1a>
 800d66c:	6023      	str	r3, [r4, #0]
 800d66e:	bd38      	pop	{r3, r4, r5, pc}
 800d670:	2000209c 	.word	0x2000209c

0800d674 <_init>:
 800d674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d676:	bf00      	nop
 800d678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d67a:	bc08      	pop	{r3}
 800d67c:	469e      	mov	lr, r3
 800d67e:	4770      	bx	lr

0800d680 <_fini>:
 800d680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d682:	bf00      	nop
 800d684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d686:	bc08      	pop	{r3}
 800d688:	469e      	mov	lr, r3
 800d68a:	4770      	bx	lr
