Fitter Route Stage Report for quartus_compile
Thu Mar 16 08:55:36 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Route Messages
  4. Estimated Delay Added for Hold Timing Summary
  5. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 3,896 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 1 / 56,741 ( < 1 % )        ;
; C4 interconnects             ; 1,223 / 2,570,048 ( < 1 % ) ;
; Direct links                 ; 1,307 / 3,375,986 ( < 1 % ) ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 1,018 / 1,214,760 ( < 1 % ) ;
; R32 interconnects            ; 6 / 99,472 ( < 1 % )        ;
; R32/C27 interconnect drivers ; 7 / 385,136 ( < 1 % )       ;
; R6 interconnects             ; 1,539 / 2,336,152 ( < 1 % ) ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 5 / 704 ( < 1 % )           ;
; Spine clocks                 ; 5 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Thu Mar 16 08:51:23 2023
    Info: System process ID: 233790
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/example/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 0.51 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:49


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 294.7             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_q[18]                                                                                                                                                 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[18]                                                                                                                  ; 0.341             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_q[24]                                                                                                                                                 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[24]                                                                                                                  ; 0.337             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_q[31]                                                                                                                                                 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[31]                                                                                                                  ; 0.314             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_q[25]                                                                                                                                                 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[25]                                                                                                                  ; 0.314             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[25]                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[25]                                                                                                                                                    ; 0.302             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_q[7]                                                                                                                                                  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[7]                                                                                                                   ; 0.300             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[1]                                                                                                      ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[1]                                                                                                                                                     ; 0.293             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[18]                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[18]                                                                                                                                                    ; 0.281             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_examples_c1_exit_example0|ms.acl_mid_speed_fifo_inst|addr_match_inst|threshold_reached ; 0.281             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_q[29]                                                                                                                                                 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[29]                                                                                                                  ; 0.276             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[12]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[12]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.275             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[3]                                                                                                                                                                                                                                                                                                                                                                                    ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[3]                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.275             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[54]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[54]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.274             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[6]                                                                                                                                                                                                                                                                                                                                                                                    ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[6]                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.272             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[18]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[18]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.271             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_q[28]                                                                                                                                                 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[28]                                                                                                                  ; 0.269             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                      ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                        ; 0.269             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[20]                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[20]                                                                                                                                                    ; 0.268             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[42]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.268             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thei_llvm_fpga_mem_unnamed_example5_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                             ; 0.268             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_q[27]                                                                                                                                                 ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[27]                                                                                                                  ; 0.267             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[12]                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[12]                                                                                                                                                    ; 0.266             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[31]                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[31]                                                                                                                                                    ; 0.265             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[13]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[13]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.265             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[16]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.264             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[56]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[56]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.264             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[43]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.264             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.data_reg[29]                                                                                                                                                                                                                 ; example_returndata[29]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.262             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[10]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[10]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.261             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[28]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[28]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.261             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[49]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[49]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.258             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[19]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[19]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.258             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[34]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.258             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[39]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.258             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.data_reg[16]                                                                                                                                                                                                                 ; example_returndata[16]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.258             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.data_reg[8]                                                                                                                                                                                                                  ; example_returndata[8]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 0.258             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[20]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[20]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.258             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[25]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[25]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.258             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[28]                                                                                                                                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[28]                                                                                                                                                        ; 0.258             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[57]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[57]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.258             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[15]                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[15]                                                                                                                                                    ; 0.256             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[32]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.255             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[51]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[51]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.255             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[45]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.255             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[38]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.255             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[7]                                                                                                                                                                                                                                                                                                                                                                                    ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[7]                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.254             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[9]                                                                                                                                        ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[9]                                                                                                                                                         ; 0.252             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[46]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.252             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[10]                                                                                                                                                                                                                                                                                                                                                                                   ; example_avmm_0_rw_address[13]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.252             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[31]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.251             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[11]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[11]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.251             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[24]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[24]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.251             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[14]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[14]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.251             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.data_reg[25]                                                                                                                                                                                                                 ; example_returndata[25]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.251             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[35]                                                                                                                                                                                                                                                                                                                                                                                   ; example_avmm_0_rw_address[38]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 0.251             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n                                                                                                                                                             ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                                                                                                                                     ; 0.251             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|valid_counter[0]~SynDup_4                                                                                                                                                                                                                   ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_downstream                                                                                                                                                                                                                             ; 0.251             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[23]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[23]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.251             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[38]                                                                                                                                                                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example14|thei_llvm_fpga_ffwd_dest_p1024f32_a121_example1|gen_stallable.data_reg[37]                                                                                                   ; 0.250             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[31]                                                                                                                                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[31]                                                                                                                                                        ; 0.248             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist1_sync_together16_aunroll_x_in_c1_eni5_3_tpl_3_q[0]                                                                                                                                                            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_valid                                                                                                                     ; 0.248             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[60]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[60]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.248             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[48]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.248             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[17]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[17]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.248             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[4]                                                                                                                                                                                                                                                                                                                                                                                    ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[4]                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.248             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thereaddata_reg_unnamed_example5_example0|readdata_reg_unnamed_example5_example0_data_reg_q[2]                                                                                                                                                                                                              ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2|block_rsrvd_fix_impl_DSP0~register_clock0                                                                                                                                                                       ; 0.248             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                                                                                                                                                  ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                    ; 0.245             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[55]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[55]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.245             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[2]                                                                                                                                                                                                                                                                                                                                                                               ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|wptr_copy[1]                                                                                                                                                                                                                                                                                                                                                                                            ; 0.245             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[10]                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[10]                                                                                                                                                    ; 0.245             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[20]                                                                                                                                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[20]                                                                                                                                                        ; 0.245             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[24]                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[24]                                                                                                                                                    ; 0.245             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                        ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                     ; 0.244             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_example2|thei_llvm_fpga_push_token_i1_throttle_push_example1|fifo|valid_counter[0]~SynDup_3                                                                                                                                                                                                                   ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_iowr_bl_return_example_unnamed_example10_example1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|GEN_BLOCKING.consumed_sidepath                                                                                                                                                                                                                               ; 0.242             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[5]                                                                                                                                                                                                                                                                                                                                                                                    ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[5]                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.242             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example6_example4|thei_llvm_fpga_mem_unnamed_example6_example1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                             ; 0.242             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[26]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[26]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.242             ;
; example_inst|example_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|readdatavalid_sr[0]                                                                                                                                                                                                                                                                                                                                                                                    ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|agent_read_pipe.valid                                                                                                                                                                                                                                                                                                                                                                                             ; 0.242             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_push_f32_s_010_push8_example7|thei_llvm_fpga_push_f32_s_010_push8_example1|staging_reg|r_data[27]                                                                                                     ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[27]                                                                                                                                                    ; 0.242             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[52]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[52]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.241             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[41]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.241             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[9]                                                                                                                                                                                                                                                                                                                                                                                    ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[9]                                                                                                                                                                                                                                                                                                                                                                                                 ; 0.241             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[30]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.241             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example4_example1|source_NO_SHIFT_REG[18]                                                                                                                                                                                          ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_examples_c0_enter82_example0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example16|thei_llvm_fpga_ffwd_dest_p1024f32_b132_example1|gen_stallable.data_reg[18]                                                                                                   ; 0.239             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_iord_bl_call_example_unnamed_example2_example2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_data[63]                                                                                                                                                                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B1_start|thebb_example_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_example3_example1|source_NO_SHIFT_REG[62]                                                                                                                                                                                                       ; 0.239             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.data_reg[22]                                                                                                                                                                                                                 ; example_returndata[22]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.238             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                                                                                   ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                ; 0.238             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_llvm_fpga_mem_unnamed_example5_example3|thereaddata_reg_unnamed_example5_example0|readdata_reg_unnamed_example5_example0_data_reg_q[21]                                                                                                                                                                                                             ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_sub_example2|block_rsrvd_fix_impl_DSP0~register_clock0                                                                                                                                                                       ; 0.238             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[30]                                                                                                                                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[30]                                                                                                                                                        ; 0.238             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                                                                                                                          ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                       ; 0.238             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_inputreg0_q[25]                                                                                                                                       ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[25]                                                                                                                                                        ; 0.238             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_delay_0[29]                                                                                                                                           ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|redist6_i_llvm_fpga_pop_f32_s_010_pop8_example4_out_data_out_3_q[29]                                                                                                                                                              ; 0.238             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.data_reg[23]                                                                                                                                                                                                                 ; example_returndata[23]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 0.238             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example1|source_NO_SHIFT_REG[30]                                                                            ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.data_reg[30]                                                                                                                                                                                                                              ; 0.238             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.upper_zeros                                                                                                                                               ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|theredist2_i_sfc_s_c0_in_for_body_examples_c0_enter82_example1_aunroll_x_out_c0_exit10_5_tpl_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.count_at_target                                                                                                                                                        ; 0.238             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[22]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[22]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.238             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[33]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.238             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[29]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.238             ;
; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B2|thebb_example_B2_stall_region|thei_sfc_s_c1_in_for_body_examples_c1_enter_example6_aunroll_x|thei_sfc_logic_s_c1_in_for_body_examples_c1_enter_example0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example8|thei_llvm_fpga_ffwd_source_f32_unnamed_example7_example1|source_NO_SHIFT_REG[9]                                                                             ; example_inst|example_internal_inst|example_internal|theexample_function|thebb_example_B3|thebb_example_B3_stall_region|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example0|thei_llvm_fpga_ffwd_dest_f32_unnamed_example9_example1|gen_stallable.data_reg[9]                                                                                                                                                                                                                               ; 0.238             ;
; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                   ; example_inst|example_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.address[37]                                                                                                                                                                                                                                                                                                                                                                                                ; 0.238             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


