Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu May  8 14:50:45 2025
| Host         : DESKTOP-K2PR65N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  239         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (239)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (606)
5. checking no_input_delay (4)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (239)
--------------------------
 There are 149 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: main0/clk_1MHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (606)
--------------------------------------------------
 There are 606 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  628          inf        0.000                      0                  628           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           628 Endpoints
Min Delay           628 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/local_min3/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            display/ones_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.861ns  (logic 19.530ns (39.169%)  route 30.331ns (60.831%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  display/local_min3/CLK
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 f  display/local_min3/P[7]
                         net (fo=13, routed)          2.244     6.253    display/local_min3_n_98
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.150     6.403 r  display/min_dist[7]_i_406/O
                         net (fo=2, routed)           0.654     7.057    display/min_dist[7]_i_406_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.791 r  display/min_dist_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000     7.791    display/min_dist_reg[7]_i_331_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  display/min_dist_reg[7]_i_255/CO[3]
                         net (fo=1, routed)           0.000     7.905    display/min_dist_reg[7]_i_255_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  display/min_dist_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000     8.019    display/min_dist_reg[7]_i_181_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  display/min_dist_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.133    display/min_dist_reg[7]_i_105_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.446 r  display/min_dist_reg[7]_i_57/O[3]
                         net (fo=2, routed)           0.821     9.268    display/min_dist_reg[7]_i_57_n_4
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.334     9.602 r  display/min_dist[7]_i_26/O
                         net (fo=2, routed)           0.869    10.471    display/min_dist[7]_i_26_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.326    10.797 r  display/min_dist[7]_i_30/O
                         net (fo=1, routed)           0.000    10.797    display/min_dist[7]_i_30_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.347 r  display/min_dist_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.347    display/min_dist_reg[7]_i_9_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.569 r  display/min_sensor_reg[1]_i_29/O[0]
                         net (fo=17, routed)          0.863    12.431    display/min_sensor_reg[1]_i_29_n_7
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.327    12.758 r  display/min_dist[7]_i_357/O
                         net (fo=2, routed)           1.048    13.806    display/min_dist[7]_i_357_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.326    14.132 r  display/min_dist[7]_i_361/O
                         net (fo=1, routed)           0.000    14.132    display/min_dist[7]_i_361_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.682 r  display/min_dist_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.682    display/min_dist_reg[7]_i_277_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.016 r  display/min_dist_reg[7]_i_207/O[1]
                         net (fo=2, routed)           0.989    16.006    display/min_dist_reg[7]_i_207_n_6
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.335 r  display/min_dist[7]_i_127/O
                         net (fo=2, routed)           0.857    17.191    display/min_dist[7]_i_127_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.328    17.519 r  display/min_dist[7]_i_131/O
                         net (fo=1, routed)           0.000    17.519    display/min_dist[7]_i_131_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.052 r  display/min_dist_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.052    display/min_dist_reg[7]_i_63_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.375 r  display/min_dist_reg[7]_i_33/O[1]
                         net (fo=4, routed)           0.952    19.328    display/min_dist_reg[7]_i_33_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.306    19.634 r  display/min_dist[7]_i_61/O
                         net (fo=1, routed)           0.000    19.634    display/min_dist[7]_i_61_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.125 f  display/min_dist_reg[7]_i_32/CO[1]
                         net (fo=3, routed)           1.401    21.525    display/min_dist_reg[7]_i_32_n_2
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.854 r  display/min_dist[7]_i_11/O
                         net (fo=18, routed)          1.071    22.926    display/min_dist[7]_i_11_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I1_O)        0.124    23.050 r  display/min_sensor[1]_i_28/O
                         net (fo=2, routed)           0.650    23.700    display/min_sensor[1]_i_28_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    23.824 r  display/min_sensor[1]_i_8/O
                         net (fo=1, routed)           0.568    24.392    display/min_sensor[1]_i_8_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    24.785 r  display/min_sensor_reg[1]_i_3/CO[0]
                         net (fo=21, routed)          1.175    25.960    display/min_sensor_reg[1]_i_3_n_3
    SLICE_X13Y33         LUT3 (Prop_lut3_I1_O)        0.367    26.327 r  display/min_sensor[1]_i_34/O
                         net (fo=2, routed)           0.444    26.771    display/min_sensor[1]_i_34_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.895 r  display/min_sensor[1]_i_36/O
                         net (fo=1, routed)           0.727    27.622    display/min_sensor[1]_i_36_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    27.746 r  display/min_sensor[1]_i_16/O
                         net (fo=1, routed)           0.000    27.746    display/min_sensor[1]_i_16_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.279 r  display/min_sensor_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.279    display/min_sensor_reg[1]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.533 r  display/min_sensor_reg[1]_i_2/CO[0]
                         net (fo=15, routed)          1.120    29.653    display/min_sensor_reg[1]_i_2_n_3
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.367    30.020 r  display/min_dist[3]_i_3/O
                         net (fo=30, routed)          2.630    32.651    display/min_dist[3]_i_3_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    32.775 r  display/min_sensor[2]_i_21/O
                         net (fo=1, routed)           0.655    33.430    display/min_sensor[2]_i_21_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    33.554 r  display/min_sensor[2]_i_11/O
                         net (fo=1, routed)           0.000    33.554    display/min_sensor[2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.104 r  display/min_sensor_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.104    display/min_sensor_reg[2]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.397 r  display/min_sensor_reg[2]_i_1/CO[0]
                         net (fo=96, routed)          1.943    36.340    display/min_sensor_reg[2]_i_1_n_3
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.373    36.713 f  display/min_dist[4]_i_1/O
                         net (fo=63, routed)          1.592    38.305    display/min_dist[4]_i_1_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.124    38.429 r  display/ones[0]_i_215/O
                         net (fo=1, routed)           0.000    38.429    display/ones[0]_i_215_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.979 r  display/ones_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    38.979    display/ones_reg[0]_i_187_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.093 r  display/ones_reg[0]_i_155/CO[3]
                         net (fo=1, routed)           0.000    39.093    display/ones_reg[0]_i_155_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.207 r  display/ones_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    39.207    display/ones_reg[0]_i_123_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.321 r  display/ones_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    39.321    display/ones_reg[0]_i_90_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.655 r  display/ones_reg[0]_i_50/O[1]
                         net (fo=3, routed)           0.981    40.636    display/ones_reg[0]_i_50_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.303    40.939 r  display/ones[0]_i_87/O
                         net (fo=2, routed)           1.420    42.359    display/ones[0]_i_87_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I0_O)        0.124    42.483 r  display/ones[0]_i_39/O
                         net (fo=2, routed)           0.969    43.452    display/ones[0]_i_39_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124    43.576 r  display/ones[0]_i_43/O
                         net (fo=1, routed)           0.000    43.576    display/ones[0]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.952 r  display/ones_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.952    display/ones_reg[0]_i_21_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.069 r  display/ones_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.069    display/ones_reg[0]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.384 r  display/ones_reg[0]_i_8/O[3]
                         net (fo=2, routed)           0.957    45.341    display/ones_reg[0]_i_8_n_4
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.307    45.648 r  display/ones[0]_i_10/O
                         net (fo=1, routed)           0.000    45.648    display/ones[0]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    45.878 r  display/ones_reg[0]_i_7/O[1]
                         net (fo=1, routed)           1.009    46.887    display/ones_reg[0]_i_7_n_6
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.306    47.193 r  display/ones[0]_i_3/O
                         net (fo=1, routed)           0.000    47.193    display/ones[0]_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.594 r  display/ones_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.594    display/ones_reg[0]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.816 r  display/ones_reg[2]_i_7/O[0]
                         net (fo=3, routed)           1.034    48.850    display/ones_reg[2]_i_7_n_7
    SLICE_X4Y37          LUT4 (Prop_lut4_I3_O)        0.325    49.175 r  display/ones[2]_i_2/O
                         net (fo=1, routed)           0.686    49.861    display/ones[2]_i_2_n_0
    SLICE_X5Y37          FDRE                                         r  display/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/local_min3/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            display/ones_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.855ns  (logic 19.628ns (39.370%)  route 30.227ns (60.630%))
  Logic Levels:           55  (CARRY4=28 DSP48E1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  display/local_min3/CLK
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 f  display/local_min3/P[7]
                         net (fo=13, routed)          2.244     6.253    display/local_min3_n_98
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.150     6.403 r  display/min_dist[7]_i_406/O
                         net (fo=2, routed)           0.654     7.057    display/min_dist[7]_i_406_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.791 r  display/min_dist_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000     7.791    display/min_dist_reg[7]_i_331_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  display/min_dist_reg[7]_i_255/CO[3]
                         net (fo=1, routed)           0.000     7.905    display/min_dist_reg[7]_i_255_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  display/min_dist_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000     8.019    display/min_dist_reg[7]_i_181_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  display/min_dist_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.133    display/min_dist_reg[7]_i_105_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.446 r  display/min_dist_reg[7]_i_57/O[3]
                         net (fo=2, routed)           0.821     9.268    display/min_dist_reg[7]_i_57_n_4
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.334     9.602 r  display/min_dist[7]_i_26/O
                         net (fo=2, routed)           0.869    10.471    display/min_dist[7]_i_26_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.326    10.797 r  display/min_dist[7]_i_30/O
                         net (fo=1, routed)           0.000    10.797    display/min_dist[7]_i_30_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.347 r  display/min_dist_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.347    display/min_dist_reg[7]_i_9_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.569 r  display/min_sensor_reg[1]_i_29/O[0]
                         net (fo=17, routed)          0.863    12.431    display/min_sensor_reg[1]_i_29_n_7
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.327    12.758 r  display/min_dist[7]_i_357/O
                         net (fo=2, routed)           1.048    13.806    display/min_dist[7]_i_357_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.326    14.132 r  display/min_dist[7]_i_361/O
                         net (fo=1, routed)           0.000    14.132    display/min_dist[7]_i_361_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.682 r  display/min_dist_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.682    display/min_dist_reg[7]_i_277_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.016 r  display/min_dist_reg[7]_i_207/O[1]
                         net (fo=2, routed)           0.989    16.006    display/min_dist_reg[7]_i_207_n_6
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.335 r  display/min_dist[7]_i_127/O
                         net (fo=2, routed)           0.857    17.191    display/min_dist[7]_i_127_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.328    17.519 r  display/min_dist[7]_i_131/O
                         net (fo=1, routed)           0.000    17.519    display/min_dist[7]_i_131_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.052 r  display/min_dist_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.052    display/min_dist_reg[7]_i_63_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.375 r  display/min_dist_reg[7]_i_33/O[1]
                         net (fo=4, routed)           0.952    19.328    display/min_dist_reg[7]_i_33_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.306    19.634 r  display/min_dist[7]_i_61/O
                         net (fo=1, routed)           0.000    19.634    display/min_dist[7]_i_61_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.125 f  display/min_dist_reg[7]_i_32/CO[1]
                         net (fo=3, routed)           1.401    21.525    display/min_dist_reg[7]_i_32_n_2
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.854 r  display/min_dist[7]_i_11/O
                         net (fo=18, routed)          1.071    22.926    display/min_dist[7]_i_11_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I1_O)        0.124    23.050 r  display/min_sensor[1]_i_28/O
                         net (fo=2, routed)           0.650    23.700    display/min_sensor[1]_i_28_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    23.824 r  display/min_sensor[1]_i_8/O
                         net (fo=1, routed)           0.568    24.392    display/min_sensor[1]_i_8_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    24.785 r  display/min_sensor_reg[1]_i_3/CO[0]
                         net (fo=21, routed)          1.175    25.960    display/min_sensor_reg[1]_i_3_n_3
    SLICE_X13Y33         LUT3 (Prop_lut3_I1_O)        0.367    26.327 r  display/min_sensor[1]_i_34/O
                         net (fo=2, routed)           0.444    26.771    display/min_sensor[1]_i_34_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.895 r  display/min_sensor[1]_i_36/O
                         net (fo=1, routed)           0.727    27.622    display/min_sensor[1]_i_36_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    27.746 r  display/min_sensor[1]_i_16/O
                         net (fo=1, routed)           0.000    27.746    display/min_sensor[1]_i_16_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.279 r  display/min_sensor_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.279    display/min_sensor_reg[1]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.533 r  display/min_sensor_reg[1]_i_2/CO[0]
                         net (fo=15, routed)          1.120    29.653    display/min_sensor_reg[1]_i_2_n_3
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.367    30.020 r  display/min_dist[3]_i_3/O
                         net (fo=30, routed)          2.630    32.651    display/min_dist[3]_i_3_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    32.775 r  display/min_sensor[2]_i_21/O
                         net (fo=1, routed)           0.655    33.430    display/min_sensor[2]_i_21_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    33.554 r  display/min_sensor[2]_i_11/O
                         net (fo=1, routed)           0.000    33.554    display/min_sensor[2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.104 r  display/min_sensor_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.104    display/min_sensor_reg[2]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.397 r  display/min_sensor_reg[2]_i_1/CO[0]
                         net (fo=96, routed)          1.943    36.340    display/min_sensor_reg[2]_i_1_n_3
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.373    36.713 f  display/min_dist[4]_i_1/O
                         net (fo=63, routed)          1.592    38.305    display/min_dist[4]_i_1_n_0
    SLICE_X9Y33          LUT2 (Prop_lut2_I0_O)        0.124    38.429 r  display/ones[0]_i_215/O
                         net (fo=1, routed)           0.000    38.429    display/ones[0]_i_215_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.979 r  display/ones_reg[0]_i_187/CO[3]
                         net (fo=1, routed)           0.000    38.979    display/ones_reg[0]_i_187_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.093 r  display/ones_reg[0]_i_155/CO[3]
                         net (fo=1, routed)           0.000    39.093    display/ones_reg[0]_i_155_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.207 r  display/ones_reg[0]_i_123/CO[3]
                         net (fo=1, routed)           0.000    39.207    display/ones_reg[0]_i_123_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.321 r  display/ones_reg[0]_i_90/CO[3]
                         net (fo=1, routed)           0.000    39.321    display/ones_reg[0]_i_90_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.655 r  display/ones_reg[0]_i_50/O[1]
                         net (fo=3, routed)           0.981    40.636    display/ones_reg[0]_i_50_n_6
    SLICE_X11Y39         LUT3 (Prop_lut3_I0_O)        0.303    40.939 r  display/ones[0]_i_87/O
                         net (fo=2, routed)           1.420    42.359    display/ones[0]_i_87_n_0
    SLICE_X12Y36         LUT5 (Prop_lut5_I0_O)        0.124    42.483 r  display/ones[0]_i_39/O
                         net (fo=2, routed)           0.969    43.452    display/ones[0]_i_39_n_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I0_O)        0.124    43.576 r  display/ones[0]_i_43/O
                         net (fo=1, routed)           0.000    43.576    display/ones[0]_i_43_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    43.952 r  display/ones_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.952    display/ones_reg[0]_i_21_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.069 r  display/ones_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.069    display/ones_reg[0]_i_11_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.384 r  display/ones_reg[0]_i_8/O[3]
                         net (fo=2, routed)           0.957    45.341    display/ones_reg[0]_i_8_n_4
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.307    45.648 r  display/ones[0]_i_10/O
                         net (fo=1, routed)           0.000    45.648    display/ones[0]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    45.878 r  display/ones_reg[0]_i_7/O[1]
                         net (fo=1, routed)           1.009    46.887    display/ones_reg[0]_i_7_n_6
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.306    47.193 r  display/ones[0]_i_3/O
                         net (fo=1, routed)           0.000    47.193    display/ones[0]_i_3_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.594 r  display/ones_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.594    display/ones_reg[0]_i_1_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.816 r  display/ones_reg[2]_i_7/O[0]
                         net (fo=3, routed)           1.034    48.850    display/ones_reg[2]_i_7_n_7
    SLICE_X4Y37          LUT4 (Prop_lut4_I0_O)        0.299    49.149 r  display/ones[1]_i_2/O
                         net (fo=1, routed)           0.582    49.731    display/ones[1]_i_2_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124    49.855 r  display/ones[1]_i_1/O
                         net (fo=1, routed)           0.000    49.855    display/ones[1]_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  display/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/local_min3/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            display/tens_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.473ns  (logic 20.147ns (40.723%)  route 29.326ns (59.277%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=1 LUT3=10 LUT4=5 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  display/local_min3/CLK
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 f  display/local_min3/P[7]
                         net (fo=13, routed)          2.244     6.253    display/local_min3_n_98
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.150     6.403 r  display/min_dist[7]_i_406/O
                         net (fo=2, routed)           0.654     7.057    display/min_dist[7]_i_406_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.791 r  display/min_dist_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000     7.791    display/min_dist_reg[7]_i_331_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  display/min_dist_reg[7]_i_255/CO[3]
                         net (fo=1, routed)           0.000     7.905    display/min_dist_reg[7]_i_255_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  display/min_dist_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000     8.019    display/min_dist_reg[7]_i_181_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  display/min_dist_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.133    display/min_dist_reg[7]_i_105_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.446 r  display/min_dist_reg[7]_i_57/O[3]
                         net (fo=2, routed)           0.821     9.268    display/min_dist_reg[7]_i_57_n_4
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.334     9.602 r  display/min_dist[7]_i_26/O
                         net (fo=2, routed)           0.869    10.471    display/min_dist[7]_i_26_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.326    10.797 r  display/min_dist[7]_i_30/O
                         net (fo=1, routed)           0.000    10.797    display/min_dist[7]_i_30_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.347 r  display/min_dist_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.347    display/min_dist_reg[7]_i_9_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.569 r  display/min_sensor_reg[1]_i_29/O[0]
                         net (fo=17, routed)          0.863    12.431    display/min_sensor_reg[1]_i_29_n_7
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.327    12.758 r  display/min_dist[7]_i_357/O
                         net (fo=2, routed)           1.048    13.806    display/min_dist[7]_i_357_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.326    14.132 r  display/min_dist[7]_i_361/O
                         net (fo=1, routed)           0.000    14.132    display/min_dist[7]_i_361_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.682 r  display/min_dist_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.682    display/min_dist_reg[7]_i_277_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.016 r  display/min_dist_reg[7]_i_207/O[1]
                         net (fo=2, routed)           0.989    16.006    display/min_dist_reg[7]_i_207_n_6
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.335 r  display/min_dist[7]_i_127/O
                         net (fo=2, routed)           0.857    17.191    display/min_dist[7]_i_127_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.328    17.519 r  display/min_dist[7]_i_131/O
                         net (fo=1, routed)           0.000    17.519    display/min_dist[7]_i_131_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.052 r  display/min_dist_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.052    display/min_dist_reg[7]_i_63_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.375 r  display/min_dist_reg[7]_i_33/O[1]
                         net (fo=4, routed)           0.952    19.328    display/min_dist_reg[7]_i_33_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.306    19.634 r  display/min_dist[7]_i_61/O
                         net (fo=1, routed)           0.000    19.634    display/min_dist[7]_i_61_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.125 f  display/min_dist_reg[7]_i_32/CO[1]
                         net (fo=3, routed)           1.401    21.525    display/min_dist_reg[7]_i_32_n_2
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.854 r  display/min_dist[7]_i_11/O
                         net (fo=18, routed)          1.071    22.926    display/min_dist[7]_i_11_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I1_O)        0.124    23.050 r  display/min_sensor[1]_i_28/O
                         net (fo=2, routed)           0.650    23.700    display/min_sensor[1]_i_28_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    23.824 r  display/min_sensor[1]_i_8/O
                         net (fo=1, routed)           0.568    24.392    display/min_sensor[1]_i_8_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    24.785 r  display/min_sensor_reg[1]_i_3/CO[0]
                         net (fo=21, routed)          1.175    25.960    display/min_sensor_reg[1]_i_3_n_3
    SLICE_X13Y33         LUT3 (Prop_lut3_I1_O)        0.367    26.327 r  display/min_sensor[1]_i_34/O
                         net (fo=2, routed)           0.444    26.771    display/min_sensor[1]_i_34_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.895 r  display/min_sensor[1]_i_36/O
                         net (fo=1, routed)           0.727    27.622    display/min_sensor[1]_i_36_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    27.746 r  display/min_sensor[1]_i_16/O
                         net (fo=1, routed)           0.000    27.746    display/min_sensor[1]_i_16_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.279 r  display/min_sensor_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.279    display/min_sensor_reg[1]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.533 r  display/min_sensor_reg[1]_i_2/CO[0]
                         net (fo=15, routed)          1.120    29.653    display/min_sensor_reg[1]_i_2_n_3
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.367    30.020 r  display/min_dist[3]_i_3/O
                         net (fo=30, routed)          2.630    32.651    display/min_dist[3]_i_3_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    32.775 r  display/min_sensor[2]_i_21/O
                         net (fo=1, routed)           0.655    33.430    display/min_sensor[2]_i_21_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    33.554 r  display/min_sensor[2]_i_11/O
                         net (fo=1, routed)           0.000    33.554    display/min_sensor[2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.104 r  display/min_sensor_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.104    display/min_sensor_reg[2]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.397 r  display/min_sensor_reg[2]_i_1/CO[0]
                         net (fo=96, routed)          1.941    36.338    display/min_sensor_reg[2]_i_1_n_3
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.373    36.711 r  display/min_dist[3]_i_1/O
                         net (fo=39, routed)          2.185    38.896    display/min_dist[3]_i_1_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124    39.020 r  display/tens[2]_i_194/O
                         net (fo=1, routed)           0.000    39.020    display/tens[2]_i_194_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.552 r  display/tens_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    39.552    display/tens_reg[2]_i_163_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.666 r  display/tens_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000    39.666    display/tens_reg[2]_i_132_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.000 r  display/tens_reg[2]_i_100/O[1]
                         net (fo=3, routed)           0.976    40.976    display/tens_reg[2]_i_100_n_6
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.303    41.279 r  display/tens[2]_i_129/O
                         net (fo=2, routed)           0.667    41.946    display/tens[2]_i_129_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124    42.070 r  display/tens[2]_i_89/O
                         net (fo=2, routed)           0.950    43.020    display/tens[2]_i_89_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124    43.144 r  display/tens[2]_i_93/O
                         net (fo=1, routed)           0.000    43.144    display/tens[2]_i_93_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.545 r  display/tens_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.545    display/tens_reg[2]_i_56_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.659 r  display/tens_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.659    display/tens_reg[2]_i_26_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.773 r  display/tens_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.773    display/tens_reg[2]_i_12_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.887 r  display/tens_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.887    display/tens_reg[2]_i_3_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  display/tens_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.001    display/tens_reg[2]_i_2_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.335 r  display/tens_reg[6]_i_2/O[1]
                         net (fo=5, routed)           1.005    45.340    display/tens_reg[6]_i_2_n_6
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.303    45.643 r  display/tens[7]_i_34/O
                         net (fo=1, routed)           0.000    45.643    display/tens[7]_i_34_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.019 r  display/tens_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.019    display/tens_reg[7]_i_30_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.334 r  display/tens_reg[7]_i_20/O[3]
                         net (fo=3, routed)           0.879    47.214    display/tens_reg[7]_i_20_n_4
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.307    47.521 r  display/tens[7]_i_16/O
                         net (fo=1, routed)           0.000    47.521    display/tens[7]_i_16_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.922 r  display/tens_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.922    display/tens_reg[7]_i_5_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.150 r  display/tens_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.983    49.132    display/tens_reg[7]_i_3_n_1
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.341    49.473 r  display/tens[2]_i_1/O
                         net (fo=1, routed)           0.000    49.473    display/tens[2]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  display/tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/local_min3/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            display/tens_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.445ns  (logic 20.119ns (40.689%)  route 29.326ns (59.311%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=1 LUT3=10 LUT4=5 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  display/local_min3/CLK
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 f  display/local_min3/P[7]
                         net (fo=13, routed)          2.244     6.253    display/local_min3_n_98
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.150     6.403 r  display/min_dist[7]_i_406/O
                         net (fo=2, routed)           0.654     7.057    display/min_dist[7]_i_406_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.791 r  display/min_dist_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000     7.791    display/min_dist_reg[7]_i_331_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  display/min_dist_reg[7]_i_255/CO[3]
                         net (fo=1, routed)           0.000     7.905    display/min_dist_reg[7]_i_255_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  display/min_dist_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000     8.019    display/min_dist_reg[7]_i_181_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  display/min_dist_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.133    display/min_dist_reg[7]_i_105_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.446 r  display/min_dist_reg[7]_i_57/O[3]
                         net (fo=2, routed)           0.821     9.268    display/min_dist_reg[7]_i_57_n_4
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.334     9.602 r  display/min_dist[7]_i_26/O
                         net (fo=2, routed)           0.869    10.471    display/min_dist[7]_i_26_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.326    10.797 r  display/min_dist[7]_i_30/O
                         net (fo=1, routed)           0.000    10.797    display/min_dist[7]_i_30_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.347 r  display/min_dist_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.347    display/min_dist_reg[7]_i_9_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.569 r  display/min_sensor_reg[1]_i_29/O[0]
                         net (fo=17, routed)          0.863    12.431    display/min_sensor_reg[1]_i_29_n_7
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.327    12.758 r  display/min_dist[7]_i_357/O
                         net (fo=2, routed)           1.048    13.806    display/min_dist[7]_i_357_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.326    14.132 r  display/min_dist[7]_i_361/O
                         net (fo=1, routed)           0.000    14.132    display/min_dist[7]_i_361_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.682 r  display/min_dist_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.682    display/min_dist_reg[7]_i_277_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.016 r  display/min_dist_reg[7]_i_207/O[1]
                         net (fo=2, routed)           0.989    16.006    display/min_dist_reg[7]_i_207_n_6
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.335 r  display/min_dist[7]_i_127/O
                         net (fo=2, routed)           0.857    17.191    display/min_dist[7]_i_127_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.328    17.519 r  display/min_dist[7]_i_131/O
                         net (fo=1, routed)           0.000    17.519    display/min_dist[7]_i_131_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.052 r  display/min_dist_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.052    display/min_dist_reg[7]_i_63_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.375 r  display/min_dist_reg[7]_i_33/O[1]
                         net (fo=4, routed)           0.952    19.328    display/min_dist_reg[7]_i_33_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.306    19.634 r  display/min_dist[7]_i_61/O
                         net (fo=1, routed)           0.000    19.634    display/min_dist[7]_i_61_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.125 f  display/min_dist_reg[7]_i_32/CO[1]
                         net (fo=3, routed)           1.401    21.525    display/min_dist_reg[7]_i_32_n_2
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.854 r  display/min_dist[7]_i_11/O
                         net (fo=18, routed)          1.071    22.926    display/min_dist[7]_i_11_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I1_O)        0.124    23.050 r  display/min_sensor[1]_i_28/O
                         net (fo=2, routed)           0.650    23.700    display/min_sensor[1]_i_28_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    23.824 r  display/min_sensor[1]_i_8/O
                         net (fo=1, routed)           0.568    24.392    display/min_sensor[1]_i_8_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    24.785 r  display/min_sensor_reg[1]_i_3/CO[0]
                         net (fo=21, routed)          1.175    25.960    display/min_sensor_reg[1]_i_3_n_3
    SLICE_X13Y33         LUT3 (Prop_lut3_I1_O)        0.367    26.327 r  display/min_sensor[1]_i_34/O
                         net (fo=2, routed)           0.444    26.771    display/min_sensor[1]_i_34_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.895 r  display/min_sensor[1]_i_36/O
                         net (fo=1, routed)           0.727    27.622    display/min_sensor[1]_i_36_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    27.746 r  display/min_sensor[1]_i_16/O
                         net (fo=1, routed)           0.000    27.746    display/min_sensor[1]_i_16_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.279 r  display/min_sensor_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.279    display/min_sensor_reg[1]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.533 r  display/min_sensor_reg[1]_i_2/CO[0]
                         net (fo=15, routed)          1.120    29.653    display/min_sensor_reg[1]_i_2_n_3
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.367    30.020 r  display/min_dist[3]_i_3/O
                         net (fo=30, routed)          2.630    32.651    display/min_dist[3]_i_3_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    32.775 r  display/min_sensor[2]_i_21/O
                         net (fo=1, routed)           0.655    33.430    display/min_sensor[2]_i_21_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    33.554 r  display/min_sensor[2]_i_11/O
                         net (fo=1, routed)           0.000    33.554    display/min_sensor[2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.104 r  display/min_sensor_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.104    display/min_sensor_reg[2]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.397 r  display/min_sensor_reg[2]_i_1/CO[0]
                         net (fo=96, routed)          1.941    36.338    display/min_sensor_reg[2]_i_1_n_3
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.373    36.711 r  display/min_dist[3]_i_1/O
                         net (fo=39, routed)          2.185    38.896    display/min_dist[3]_i_1_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124    39.020 r  display/tens[2]_i_194/O
                         net (fo=1, routed)           0.000    39.020    display/tens[2]_i_194_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.552 r  display/tens_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    39.552    display/tens_reg[2]_i_163_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.666 r  display/tens_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000    39.666    display/tens_reg[2]_i_132_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.000 r  display/tens_reg[2]_i_100/O[1]
                         net (fo=3, routed)           0.976    40.976    display/tens_reg[2]_i_100_n_6
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.303    41.279 r  display/tens[2]_i_129/O
                         net (fo=2, routed)           0.667    41.946    display/tens[2]_i_129_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124    42.070 r  display/tens[2]_i_89/O
                         net (fo=2, routed)           0.950    43.020    display/tens[2]_i_89_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124    43.144 r  display/tens[2]_i_93/O
                         net (fo=1, routed)           0.000    43.144    display/tens[2]_i_93_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.545 r  display/tens_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.545    display/tens_reg[2]_i_56_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.659 r  display/tens_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.659    display/tens_reg[2]_i_26_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.773 r  display/tens_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.773    display/tens_reg[2]_i_12_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.887 r  display/tens_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.887    display/tens_reg[2]_i_3_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  display/tens_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.001    display/tens_reg[2]_i_2_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.335 r  display/tens_reg[6]_i_2/O[1]
                         net (fo=5, routed)           1.005    45.340    display/tens_reg[6]_i_2_n_6
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.303    45.643 r  display/tens[7]_i_34/O
                         net (fo=1, routed)           0.000    45.643    display/tens[7]_i_34_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.019 r  display/tens_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.019    display/tens_reg[7]_i_30_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.334 r  display/tens_reg[7]_i_20/O[3]
                         net (fo=3, routed)           0.879    47.214    display/tens_reg[7]_i_20_n_4
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.307    47.521 r  display/tens[7]_i_16/O
                         net (fo=1, routed)           0.000    47.521    display/tens[7]_i_16_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.922 r  display/tens_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.922    display/tens_reg[7]_i_5_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.150 r  display/tens_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.983    49.132    display/tens_reg[7]_i_3_n_1
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.313    49.445 r  display/tens[0]_i_1/O
                         net (fo=1, routed)           0.000    49.445    display/tens[0]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  display/tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/local_min3/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            display/tens_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.314ns  (logic 20.147ns (40.854%)  route 29.167ns (59.146%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=1 LUT3=10 LUT4=5 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  display/local_min3/CLK
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 f  display/local_min3/P[7]
                         net (fo=13, routed)          2.244     6.253    display/local_min3_n_98
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.150     6.403 r  display/min_dist[7]_i_406/O
                         net (fo=2, routed)           0.654     7.057    display/min_dist[7]_i_406_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.791 r  display/min_dist_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000     7.791    display/min_dist_reg[7]_i_331_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  display/min_dist_reg[7]_i_255/CO[3]
                         net (fo=1, routed)           0.000     7.905    display/min_dist_reg[7]_i_255_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  display/min_dist_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000     8.019    display/min_dist_reg[7]_i_181_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  display/min_dist_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.133    display/min_dist_reg[7]_i_105_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.446 r  display/min_dist_reg[7]_i_57/O[3]
                         net (fo=2, routed)           0.821     9.268    display/min_dist_reg[7]_i_57_n_4
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.334     9.602 r  display/min_dist[7]_i_26/O
                         net (fo=2, routed)           0.869    10.471    display/min_dist[7]_i_26_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.326    10.797 r  display/min_dist[7]_i_30/O
                         net (fo=1, routed)           0.000    10.797    display/min_dist[7]_i_30_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.347 r  display/min_dist_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.347    display/min_dist_reg[7]_i_9_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.569 r  display/min_sensor_reg[1]_i_29/O[0]
                         net (fo=17, routed)          0.863    12.431    display/min_sensor_reg[1]_i_29_n_7
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.327    12.758 r  display/min_dist[7]_i_357/O
                         net (fo=2, routed)           1.048    13.806    display/min_dist[7]_i_357_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.326    14.132 r  display/min_dist[7]_i_361/O
                         net (fo=1, routed)           0.000    14.132    display/min_dist[7]_i_361_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.682 r  display/min_dist_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.682    display/min_dist_reg[7]_i_277_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.016 r  display/min_dist_reg[7]_i_207/O[1]
                         net (fo=2, routed)           0.989    16.006    display/min_dist_reg[7]_i_207_n_6
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.335 r  display/min_dist[7]_i_127/O
                         net (fo=2, routed)           0.857    17.191    display/min_dist[7]_i_127_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.328    17.519 r  display/min_dist[7]_i_131/O
                         net (fo=1, routed)           0.000    17.519    display/min_dist[7]_i_131_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.052 r  display/min_dist_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.052    display/min_dist_reg[7]_i_63_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.375 r  display/min_dist_reg[7]_i_33/O[1]
                         net (fo=4, routed)           0.952    19.328    display/min_dist_reg[7]_i_33_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.306    19.634 r  display/min_dist[7]_i_61/O
                         net (fo=1, routed)           0.000    19.634    display/min_dist[7]_i_61_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.125 f  display/min_dist_reg[7]_i_32/CO[1]
                         net (fo=3, routed)           1.401    21.525    display/min_dist_reg[7]_i_32_n_2
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.854 r  display/min_dist[7]_i_11/O
                         net (fo=18, routed)          1.071    22.926    display/min_dist[7]_i_11_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I1_O)        0.124    23.050 r  display/min_sensor[1]_i_28/O
                         net (fo=2, routed)           0.650    23.700    display/min_sensor[1]_i_28_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    23.824 r  display/min_sensor[1]_i_8/O
                         net (fo=1, routed)           0.568    24.392    display/min_sensor[1]_i_8_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    24.785 r  display/min_sensor_reg[1]_i_3/CO[0]
                         net (fo=21, routed)          1.175    25.960    display/min_sensor_reg[1]_i_3_n_3
    SLICE_X13Y33         LUT3 (Prop_lut3_I1_O)        0.367    26.327 r  display/min_sensor[1]_i_34/O
                         net (fo=2, routed)           0.444    26.771    display/min_sensor[1]_i_34_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.895 r  display/min_sensor[1]_i_36/O
                         net (fo=1, routed)           0.727    27.622    display/min_sensor[1]_i_36_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    27.746 r  display/min_sensor[1]_i_16/O
                         net (fo=1, routed)           0.000    27.746    display/min_sensor[1]_i_16_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.279 r  display/min_sensor_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.279    display/min_sensor_reg[1]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.533 r  display/min_sensor_reg[1]_i_2/CO[0]
                         net (fo=15, routed)          1.120    29.653    display/min_sensor_reg[1]_i_2_n_3
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.367    30.020 r  display/min_dist[3]_i_3/O
                         net (fo=30, routed)          2.630    32.651    display/min_dist[3]_i_3_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    32.775 r  display/min_sensor[2]_i_21/O
                         net (fo=1, routed)           0.655    33.430    display/min_sensor[2]_i_21_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    33.554 r  display/min_sensor[2]_i_11/O
                         net (fo=1, routed)           0.000    33.554    display/min_sensor[2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.104 r  display/min_sensor_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.104    display/min_sensor_reg[2]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.397 r  display/min_sensor_reg[2]_i_1/CO[0]
                         net (fo=96, routed)          1.941    36.338    display/min_sensor_reg[2]_i_1_n_3
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.373    36.711 r  display/min_dist[3]_i_1/O
                         net (fo=39, routed)          2.185    38.896    display/min_dist[3]_i_1_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124    39.020 r  display/tens[2]_i_194/O
                         net (fo=1, routed)           0.000    39.020    display/tens[2]_i_194_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.552 r  display/tens_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    39.552    display/tens_reg[2]_i_163_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.666 r  display/tens_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000    39.666    display/tens_reg[2]_i_132_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.000 r  display/tens_reg[2]_i_100/O[1]
                         net (fo=3, routed)           0.976    40.976    display/tens_reg[2]_i_100_n_6
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.303    41.279 r  display/tens[2]_i_129/O
                         net (fo=2, routed)           0.667    41.946    display/tens[2]_i_129_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124    42.070 r  display/tens[2]_i_89/O
                         net (fo=2, routed)           0.950    43.020    display/tens[2]_i_89_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124    43.144 r  display/tens[2]_i_93/O
                         net (fo=1, routed)           0.000    43.144    display/tens[2]_i_93_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.545 r  display/tens_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.545    display/tens_reg[2]_i_56_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.659 r  display/tens_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.659    display/tens_reg[2]_i_26_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.773 r  display/tens_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.773    display/tens_reg[2]_i_12_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.887 r  display/tens_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.887    display/tens_reg[2]_i_3_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  display/tens_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.001    display/tens_reg[2]_i_2_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.335 r  display/tens_reg[6]_i_2/O[1]
                         net (fo=5, routed)           1.005    45.340    display/tens_reg[6]_i_2_n_6
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.303    45.643 r  display/tens[7]_i_34/O
                         net (fo=1, routed)           0.000    45.643    display/tens[7]_i_34_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.019 r  display/tens_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.019    display/tens_reg[7]_i_30_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.334 r  display/tens_reg[7]_i_20/O[3]
                         net (fo=3, routed)           0.879    47.214    display/tens_reg[7]_i_20_n_4
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.307    47.521 r  display/tens[7]_i_16/O
                         net (fo=1, routed)           0.000    47.521    display/tens[7]_i_16_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.922 r  display/tens_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.922    display/tens_reg[7]_i_5_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.150 r  display/tens_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.824    48.973    display/tens_reg[7]_i_3_n_1
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.341    49.314 r  display/tens[7]_i_1/O
                         net (fo=1, routed)           0.000    49.314    display/tens[7]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  display/tens_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/local_min3/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            display/tens_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.309ns  (logic 20.148ns (40.860%)  route 29.161ns (59.140%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=1 LUT3=10 LUT4=5 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  display/local_min3/CLK
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 f  display/local_min3/P[7]
                         net (fo=13, routed)          2.244     6.253    display/local_min3_n_98
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.150     6.403 r  display/min_dist[7]_i_406/O
                         net (fo=2, routed)           0.654     7.057    display/min_dist[7]_i_406_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.791 r  display/min_dist_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000     7.791    display/min_dist_reg[7]_i_331_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  display/min_dist_reg[7]_i_255/CO[3]
                         net (fo=1, routed)           0.000     7.905    display/min_dist_reg[7]_i_255_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  display/min_dist_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000     8.019    display/min_dist_reg[7]_i_181_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  display/min_dist_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.133    display/min_dist_reg[7]_i_105_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.446 r  display/min_dist_reg[7]_i_57/O[3]
                         net (fo=2, routed)           0.821     9.268    display/min_dist_reg[7]_i_57_n_4
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.334     9.602 r  display/min_dist[7]_i_26/O
                         net (fo=2, routed)           0.869    10.471    display/min_dist[7]_i_26_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.326    10.797 r  display/min_dist[7]_i_30/O
                         net (fo=1, routed)           0.000    10.797    display/min_dist[7]_i_30_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.347 r  display/min_dist_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.347    display/min_dist_reg[7]_i_9_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.569 r  display/min_sensor_reg[1]_i_29/O[0]
                         net (fo=17, routed)          0.863    12.431    display/min_sensor_reg[1]_i_29_n_7
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.327    12.758 r  display/min_dist[7]_i_357/O
                         net (fo=2, routed)           1.048    13.806    display/min_dist[7]_i_357_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.326    14.132 r  display/min_dist[7]_i_361/O
                         net (fo=1, routed)           0.000    14.132    display/min_dist[7]_i_361_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.682 r  display/min_dist_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.682    display/min_dist_reg[7]_i_277_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.016 r  display/min_dist_reg[7]_i_207/O[1]
                         net (fo=2, routed)           0.989    16.006    display/min_dist_reg[7]_i_207_n_6
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.335 r  display/min_dist[7]_i_127/O
                         net (fo=2, routed)           0.857    17.191    display/min_dist[7]_i_127_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.328    17.519 r  display/min_dist[7]_i_131/O
                         net (fo=1, routed)           0.000    17.519    display/min_dist[7]_i_131_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.052 r  display/min_dist_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.052    display/min_dist_reg[7]_i_63_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.375 r  display/min_dist_reg[7]_i_33/O[1]
                         net (fo=4, routed)           0.952    19.328    display/min_dist_reg[7]_i_33_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.306    19.634 r  display/min_dist[7]_i_61/O
                         net (fo=1, routed)           0.000    19.634    display/min_dist[7]_i_61_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.125 f  display/min_dist_reg[7]_i_32/CO[1]
                         net (fo=3, routed)           1.401    21.525    display/min_dist_reg[7]_i_32_n_2
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.854 r  display/min_dist[7]_i_11/O
                         net (fo=18, routed)          1.071    22.926    display/min_dist[7]_i_11_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I1_O)        0.124    23.050 r  display/min_sensor[1]_i_28/O
                         net (fo=2, routed)           0.650    23.700    display/min_sensor[1]_i_28_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    23.824 r  display/min_sensor[1]_i_8/O
                         net (fo=1, routed)           0.568    24.392    display/min_sensor[1]_i_8_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    24.785 r  display/min_sensor_reg[1]_i_3/CO[0]
                         net (fo=21, routed)          1.175    25.960    display/min_sensor_reg[1]_i_3_n_3
    SLICE_X13Y33         LUT3 (Prop_lut3_I1_O)        0.367    26.327 r  display/min_sensor[1]_i_34/O
                         net (fo=2, routed)           0.444    26.771    display/min_sensor[1]_i_34_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.895 r  display/min_sensor[1]_i_36/O
                         net (fo=1, routed)           0.727    27.622    display/min_sensor[1]_i_36_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    27.746 r  display/min_sensor[1]_i_16/O
                         net (fo=1, routed)           0.000    27.746    display/min_sensor[1]_i_16_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.279 r  display/min_sensor_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.279    display/min_sensor_reg[1]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.533 r  display/min_sensor_reg[1]_i_2/CO[0]
                         net (fo=15, routed)          1.120    29.653    display/min_sensor_reg[1]_i_2_n_3
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.367    30.020 r  display/min_dist[3]_i_3/O
                         net (fo=30, routed)          2.630    32.651    display/min_dist[3]_i_3_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    32.775 r  display/min_sensor[2]_i_21/O
                         net (fo=1, routed)           0.655    33.430    display/min_sensor[2]_i_21_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    33.554 r  display/min_sensor[2]_i_11/O
                         net (fo=1, routed)           0.000    33.554    display/min_sensor[2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.104 r  display/min_sensor_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.104    display/min_sensor_reg[2]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.397 r  display/min_sensor_reg[2]_i_1/CO[0]
                         net (fo=96, routed)          1.941    36.338    display/min_sensor_reg[2]_i_1_n_3
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.373    36.711 r  display/min_dist[3]_i_1/O
                         net (fo=39, routed)          2.185    38.896    display/min_dist[3]_i_1_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124    39.020 r  display/tens[2]_i_194/O
                         net (fo=1, routed)           0.000    39.020    display/tens[2]_i_194_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.552 r  display/tens_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    39.552    display/tens_reg[2]_i_163_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.666 r  display/tens_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000    39.666    display/tens_reg[2]_i_132_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.000 r  display/tens_reg[2]_i_100/O[1]
                         net (fo=3, routed)           0.976    40.976    display/tens_reg[2]_i_100_n_6
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.303    41.279 r  display/tens[2]_i_129/O
                         net (fo=2, routed)           0.667    41.946    display/tens[2]_i_129_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124    42.070 r  display/tens[2]_i_89/O
                         net (fo=2, routed)           0.950    43.020    display/tens[2]_i_89_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124    43.144 r  display/tens[2]_i_93/O
                         net (fo=1, routed)           0.000    43.144    display/tens[2]_i_93_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.545 r  display/tens_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.545    display/tens_reg[2]_i_56_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.659 r  display/tens_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.659    display/tens_reg[2]_i_26_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.773 r  display/tens_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.773    display/tens_reg[2]_i_12_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.887 r  display/tens_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.887    display/tens_reg[2]_i_3_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  display/tens_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.001    display/tens_reg[2]_i_2_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.335 r  display/tens_reg[6]_i_2/O[1]
                         net (fo=5, routed)           1.005    45.340    display/tens_reg[6]_i_2_n_6
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.303    45.643 r  display/tens[7]_i_34/O
                         net (fo=1, routed)           0.000    45.643    display/tens[7]_i_34_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.019 r  display/tens_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.019    display/tens_reg[7]_i_30_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.334 r  display/tens_reg[7]_i_20/O[3]
                         net (fo=3, routed)           0.879    47.214    display/tens_reg[7]_i_20_n_4
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.307    47.521 r  display/tens[7]_i_16/O
                         net (fo=1, routed)           0.000    47.521    display/tens[7]_i_16_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.922 r  display/tens_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.922    display/tens_reg[7]_i_5_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.150 r  display/tens_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.818    48.967    display/tens_reg[7]_i_3_n_1
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.342    49.309 r  display/tens[5]_i_1/O
                         net (fo=1, routed)           0.000    49.309    display/tens[5]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  display/tens_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/local_min3/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            display/tens_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.286ns  (logic 20.119ns (40.821%)  route 29.167ns (59.179%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=1 LUT3=10 LUT4=5 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  display/local_min3/CLK
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 f  display/local_min3/P[7]
                         net (fo=13, routed)          2.244     6.253    display/local_min3_n_98
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.150     6.403 r  display/min_dist[7]_i_406/O
                         net (fo=2, routed)           0.654     7.057    display/min_dist[7]_i_406_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.791 r  display/min_dist_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000     7.791    display/min_dist_reg[7]_i_331_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  display/min_dist_reg[7]_i_255/CO[3]
                         net (fo=1, routed)           0.000     7.905    display/min_dist_reg[7]_i_255_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  display/min_dist_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000     8.019    display/min_dist_reg[7]_i_181_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  display/min_dist_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.133    display/min_dist_reg[7]_i_105_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.446 r  display/min_dist_reg[7]_i_57/O[3]
                         net (fo=2, routed)           0.821     9.268    display/min_dist_reg[7]_i_57_n_4
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.334     9.602 r  display/min_dist[7]_i_26/O
                         net (fo=2, routed)           0.869    10.471    display/min_dist[7]_i_26_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.326    10.797 r  display/min_dist[7]_i_30/O
                         net (fo=1, routed)           0.000    10.797    display/min_dist[7]_i_30_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.347 r  display/min_dist_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.347    display/min_dist_reg[7]_i_9_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.569 r  display/min_sensor_reg[1]_i_29/O[0]
                         net (fo=17, routed)          0.863    12.431    display/min_sensor_reg[1]_i_29_n_7
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.327    12.758 r  display/min_dist[7]_i_357/O
                         net (fo=2, routed)           1.048    13.806    display/min_dist[7]_i_357_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.326    14.132 r  display/min_dist[7]_i_361/O
                         net (fo=1, routed)           0.000    14.132    display/min_dist[7]_i_361_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.682 r  display/min_dist_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.682    display/min_dist_reg[7]_i_277_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.016 r  display/min_dist_reg[7]_i_207/O[1]
                         net (fo=2, routed)           0.989    16.006    display/min_dist_reg[7]_i_207_n_6
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.335 r  display/min_dist[7]_i_127/O
                         net (fo=2, routed)           0.857    17.191    display/min_dist[7]_i_127_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.328    17.519 r  display/min_dist[7]_i_131/O
                         net (fo=1, routed)           0.000    17.519    display/min_dist[7]_i_131_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.052 r  display/min_dist_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.052    display/min_dist_reg[7]_i_63_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.375 r  display/min_dist_reg[7]_i_33/O[1]
                         net (fo=4, routed)           0.952    19.328    display/min_dist_reg[7]_i_33_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.306    19.634 r  display/min_dist[7]_i_61/O
                         net (fo=1, routed)           0.000    19.634    display/min_dist[7]_i_61_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.125 f  display/min_dist_reg[7]_i_32/CO[1]
                         net (fo=3, routed)           1.401    21.525    display/min_dist_reg[7]_i_32_n_2
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.854 r  display/min_dist[7]_i_11/O
                         net (fo=18, routed)          1.071    22.926    display/min_dist[7]_i_11_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I1_O)        0.124    23.050 r  display/min_sensor[1]_i_28/O
                         net (fo=2, routed)           0.650    23.700    display/min_sensor[1]_i_28_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    23.824 r  display/min_sensor[1]_i_8/O
                         net (fo=1, routed)           0.568    24.392    display/min_sensor[1]_i_8_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    24.785 r  display/min_sensor_reg[1]_i_3/CO[0]
                         net (fo=21, routed)          1.175    25.960    display/min_sensor_reg[1]_i_3_n_3
    SLICE_X13Y33         LUT3 (Prop_lut3_I1_O)        0.367    26.327 r  display/min_sensor[1]_i_34/O
                         net (fo=2, routed)           0.444    26.771    display/min_sensor[1]_i_34_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.895 r  display/min_sensor[1]_i_36/O
                         net (fo=1, routed)           0.727    27.622    display/min_sensor[1]_i_36_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    27.746 r  display/min_sensor[1]_i_16/O
                         net (fo=1, routed)           0.000    27.746    display/min_sensor[1]_i_16_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.279 r  display/min_sensor_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.279    display/min_sensor_reg[1]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.533 r  display/min_sensor_reg[1]_i_2/CO[0]
                         net (fo=15, routed)          1.120    29.653    display/min_sensor_reg[1]_i_2_n_3
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.367    30.020 r  display/min_dist[3]_i_3/O
                         net (fo=30, routed)          2.630    32.651    display/min_dist[3]_i_3_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    32.775 r  display/min_sensor[2]_i_21/O
                         net (fo=1, routed)           0.655    33.430    display/min_sensor[2]_i_21_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    33.554 r  display/min_sensor[2]_i_11/O
                         net (fo=1, routed)           0.000    33.554    display/min_sensor[2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.104 r  display/min_sensor_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.104    display/min_sensor_reg[2]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.397 r  display/min_sensor_reg[2]_i_1/CO[0]
                         net (fo=96, routed)          1.941    36.338    display/min_sensor_reg[2]_i_1_n_3
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.373    36.711 r  display/min_dist[3]_i_1/O
                         net (fo=39, routed)          2.185    38.896    display/min_dist[3]_i_1_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124    39.020 r  display/tens[2]_i_194/O
                         net (fo=1, routed)           0.000    39.020    display/tens[2]_i_194_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.552 r  display/tens_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    39.552    display/tens_reg[2]_i_163_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.666 r  display/tens_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000    39.666    display/tens_reg[2]_i_132_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.000 r  display/tens_reg[2]_i_100/O[1]
                         net (fo=3, routed)           0.976    40.976    display/tens_reg[2]_i_100_n_6
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.303    41.279 r  display/tens[2]_i_129/O
                         net (fo=2, routed)           0.667    41.946    display/tens[2]_i_129_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124    42.070 r  display/tens[2]_i_89/O
                         net (fo=2, routed)           0.950    43.020    display/tens[2]_i_89_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124    43.144 r  display/tens[2]_i_93/O
                         net (fo=1, routed)           0.000    43.144    display/tens[2]_i_93_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.545 r  display/tens_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.545    display/tens_reg[2]_i_56_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.659 r  display/tens_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.659    display/tens_reg[2]_i_26_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.773 r  display/tens_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.773    display/tens_reg[2]_i_12_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.887 r  display/tens_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.887    display/tens_reg[2]_i_3_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  display/tens_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.001    display/tens_reg[2]_i_2_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.335 r  display/tens_reg[6]_i_2/O[1]
                         net (fo=5, routed)           1.005    45.340    display/tens_reg[6]_i_2_n_6
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.303    45.643 r  display/tens[7]_i_34/O
                         net (fo=1, routed)           0.000    45.643    display/tens[7]_i_34_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.019 r  display/tens_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.019    display/tens_reg[7]_i_30_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.334 r  display/tens_reg[7]_i_20/O[3]
                         net (fo=3, routed)           0.879    47.214    display/tens_reg[7]_i_20_n_4
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.307    47.521 r  display/tens[7]_i_16/O
                         net (fo=1, routed)           0.000    47.521    display/tens[7]_i_16_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.922 r  display/tens_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.922    display/tens_reg[7]_i_5_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.150 r  display/tens_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.824    48.973    display/tens_reg[7]_i_3_n_1
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.313    49.286 r  display/tens[6]_i_1/O
                         net (fo=1, routed)           0.000    49.286    display/tens[6]_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  display/tens_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/local_min3/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            display/tens_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.280ns  (logic 20.119ns (40.826%)  route 29.161ns (59.174%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=1 LUT3=10 LUT4=5 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  display/local_min3/CLK
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 f  display/local_min3/P[7]
                         net (fo=13, routed)          2.244     6.253    display/local_min3_n_98
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.150     6.403 r  display/min_dist[7]_i_406/O
                         net (fo=2, routed)           0.654     7.057    display/min_dist[7]_i_406_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.791 r  display/min_dist_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000     7.791    display/min_dist_reg[7]_i_331_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  display/min_dist_reg[7]_i_255/CO[3]
                         net (fo=1, routed)           0.000     7.905    display/min_dist_reg[7]_i_255_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  display/min_dist_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000     8.019    display/min_dist_reg[7]_i_181_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  display/min_dist_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.133    display/min_dist_reg[7]_i_105_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.446 r  display/min_dist_reg[7]_i_57/O[3]
                         net (fo=2, routed)           0.821     9.268    display/min_dist_reg[7]_i_57_n_4
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.334     9.602 r  display/min_dist[7]_i_26/O
                         net (fo=2, routed)           0.869    10.471    display/min_dist[7]_i_26_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.326    10.797 r  display/min_dist[7]_i_30/O
                         net (fo=1, routed)           0.000    10.797    display/min_dist[7]_i_30_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.347 r  display/min_dist_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.347    display/min_dist_reg[7]_i_9_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.569 r  display/min_sensor_reg[1]_i_29/O[0]
                         net (fo=17, routed)          0.863    12.431    display/min_sensor_reg[1]_i_29_n_7
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.327    12.758 r  display/min_dist[7]_i_357/O
                         net (fo=2, routed)           1.048    13.806    display/min_dist[7]_i_357_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.326    14.132 r  display/min_dist[7]_i_361/O
                         net (fo=1, routed)           0.000    14.132    display/min_dist[7]_i_361_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.682 r  display/min_dist_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.682    display/min_dist_reg[7]_i_277_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.016 r  display/min_dist_reg[7]_i_207/O[1]
                         net (fo=2, routed)           0.989    16.006    display/min_dist_reg[7]_i_207_n_6
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.335 r  display/min_dist[7]_i_127/O
                         net (fo=2, routed)           0.857    17.191    display/min_dist[7]_i_127_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.328    17.519 r  display/min_dist[7]_i_131/O
                         net (fo=1, routed)           0.000    17.519    display/min_dist[7]_i_131_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.052 r  display/min_dist_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.052    display/min_dist_reg[7]_i_63_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.375 r  display/min_dist_reg[7]_i_33/O[1]
                         net (fo=4, routed)           0.952    19.328    display/min_dist_reg[7]_i_33_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.306    19.634 r  display/min_dist[7]_i_61/O
                         net (fo=1, routed)           0.000    19.634    display/min_dist[7]_i_61_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.125 f  display/min_dist_reg[7]_i_32/CO[1]
                         net (fo=3, routed)           1.401    21.525    display/min_dist_reg[7]_i_32_n_2
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.854 r  display/min_dist[7]_i_11/O
                         net (fo=18, routed)          1.071    22.926    display/min_dist[7]_i_11_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I1_O)        0.124    23.050 r  display/min_sensor[1]_i_28/O
                         net (fo=2, routed)           0.650    23.700    display/min_sensor[1]_i_28_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    23.824 r  display/min_sensor[1]_i_8/O
                         net (fo=1, routed)           0.568    24.392    display/min_sensor[1]_i_8_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    24.785 r  display/min_sensor_reg[1]_i_3/CO[0]
                         net (fo=21, routed)          1.175    25.960    display/min_sensor_reg[1]_i_3_n_3
    SLICE_X13Y33         LUT3 (Prop_lut3_I1_O)        0.367    26.327 r  display/min_sensor[1]_i_34/O
                         net (fo=2, routed)           0.444    26.771    display/min_sensor[1]_i_34_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.895 r  display/min_sensor[1]_i_36/O
                         net (fo=1, routed)           0.727    27.622    display/min_sensor[1]_i_36_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    27.746 r  display/min_sensor[1]_i_16/O
                         net (fo=1, routed)           0.000    27.746    display/min_sensor[1]_i_16_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.279 r  display/min_sensor_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.279    display/min_sensor_reg[1]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.533 r  display/min_sensor_reg[1]_i_2/CO[0]
                         net (fo=15, routed)          1.120    29.653    display/min_sensor_reg[1]_i_2_n_3
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.367    30.020 r  display/min_dist[3]_i_3/O
                         net (fo=30, routed)          2.630    32.651    display/min_dist[3]_i_3_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    32.775 r  display/min_sensor[2]_i_21/O
                         net (fo=1, routed)           0.655    33.430    display/min_sensor[2]_i_21_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    33.554 r  display/min_sensor[2]_i_11/O
                         net (fo=1, routed)           0.000    33.554    display/min_sensor[2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.104 r  display/min_sensor_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.104    display/min_sensor_reg[2]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.397 r  display/min_sensor_reg[2]_i_1/CO[0]
                         net (fo=96, routed)          1.941    36.338    display/min_sensor_reg[2]_i_1_n_3
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.373    36.711 r  display/min_dist[3]_i_1/O
                         net (fo=39, routed)          2.185    38.896    display/min_dist[3]_i_1_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124    39.020 r  display/tens[2]_i_194/O
                         net (fo=1, routed)           0.000    39.020    display/tens[2]_i_194_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.552 r  display/tens_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    39.552    display/tens_reg[2]_i_163_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.666 r  display/tens_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000    39.666    display/tens_reg[2]_i_132_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.000 r  display/tens_reg[2]_i_100/O[1]
                         net (fo=3, routed)           0.976    40.976    display/tens_reg[2]_i_100_n_6
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.303    41.279 r  display/tens[2]_i_129/O
                         net (fo=2, routed)           0.667    41.946    display/tens[2]_i_129_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124    42.070 r  display/tens[2]_i_89/O
                         net (fo=2, routed)           0.950    43.020    display/tens[2]_i_89_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124    43.144 r  display/tens[2]_i_93/O
                         net (fo=1, routed)           0.000    43.144    display/tens[2]_i_93_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.545 r  display/tens_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.545    display/tens_reg[2]_i_56_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.659 r  display/tens_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.659    display/tens_reg[2]_i_26_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.773 r  display/tens_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.773    display/tens_reg[2]_i_12_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.887 r  display/tens_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.887    display/tens_reg[2]_i_3_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  display/tens_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.001    display/tens_reg[2]_i_2_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.335 r  display/tens_reg[6]_i_2/O[1]
                         net (fo=5, routed)           1.005    45.340    display/tens_reg[6]_i_2_n_6
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.303    45.643 r  display/tens[7]_i_34/O
                         net (fo=1, routed)           0.000    45.643    display/tens[7]_i_34_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.019 r  display/tens_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.019    display/tens_reg[7]_i_30_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.334 r  display/tens_reg[7]_i_20/O[3]
                         net (fo=3, routed)           0.879    47.214    display/tens_reg[7]_i_20_n_4
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.307    47.521 r  display/tens[7]_i_16/O
                         net (fo=1, routed)           0.000    47.521    display/tens[7]_i_16_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.922 r  display/tens_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.922    display/tens_reg[7]_i_5_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.150 r  display/tens_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.818    48.967    display/tens_reg[7]_i_3_n_1
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.313    49.280 r  display/tens[4]_i_1/O
                         net (fo=1, routed)           0.000    49.280    display/tens[4]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  display/tens_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/local_min3/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            display/tens_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.186ns  (logic 20.119ns (40.904%)  route 29.067ns (59.096%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=1 LUT3=10 LUT4=5 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  display/local_min3/CLK
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 f  display/local_min3/P[7]
                         net (fo=13, routed)          2.244     6.253    display/local_min3_n_98
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.150     6.403 r  display/min_dist[7]_i_406/O
                         net (fo=2, routed)           0.654     7.057    display/min_dist[7]_i_406_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.791 r  display/min_dist_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000     7.791    display/min_dist_reg[7]_i_331_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  display/min_dist_reg[7]_i_255/CO[3]
                         net (fo=1, routed)           0.000     7.905    display/min_dist_reg[7]_i_255_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  display/min_dist_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000     8.019    display/min_dist_reg[7]_i_181_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  display/min_dist_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.133    display/min_dist_reg[7]_i_105_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.446 r  display/min_dist_reg[7]_i_57/O[3]
                         net (fo=2, routed)           0.821     9.268    display/min_dist_reg[7]_i_57_n_4
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.334     9.602 r  display/min_dist[7]_i_26/O
                         net (fo=2, routed)           0.869    10.471    display/min_dist[7]_i_26_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.326    10.797 r  display/min_dist[7]_i_30/O
                         net (fo=1, routed)           0.000    10.797    display/min_dist[7]_i_30_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.347 r  display/min_dist_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.347    display/min_dist_reg[7]_i_9_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.569 r  display/min_sensor_reg[1]_i_29/O[0]
                         net (fo=17, routed)          0.863    12.431    display/min_sensor_reg[1]_i_29_n_7
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.327    12.758 r  display/min_dist[7]_i_357/O
                         net (fo=2, routed)           1.048    13.806    display/min_dist[7]_i_357_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.326    14.132 r  display/min_dist[7]_i_361/O
                         net (fo=1, routed)           0.000    14.132    display/min_dist[7]_i_361_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.682 r  display/min_dist_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.682    display/min_dist_reg[7]_i_277_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.016 r  display/min_dist_reg[7]_i_207/O[1]
                         net (fo=2, routed)           0.989    16.006    display/min_dist_reg[7]_i_207_n_6
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.335 r  display/min_dist[7]_i_127/O
                         net (fo=2, routed)           0.857    17.191    display/min_dist[7]_i_127_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.328    17.519 r  display/min_dist[7]_i_131/O
                         net (fo=1, routed)           0.000    17.519    display/min_dist[7]_i_131_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.052 r  display/min_dist_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.052    display/min_dist_reg[7]_i_63_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.375 r  display/min_dist_reg[7]_i_33/O[1]
                         net (fo=4, routed)           0.952    19.328    display/min_dist_reg[7]_i_33_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.306    19.634 r  display/min_dist[7]_i_61/O
                         net (fo=1, routed)           0.000    19.634    display/min_dist[7]_i_61_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.125 f  display/min_dist_reg[7]_i_32/CO[1]
                         net (fo=3, routed)           1.401    21.525    display/min_dist_reg[7]_i_32_n_2
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.854 r  display/min_dist[7]_i_11/O
                         net (fo=18, routed)          1.071    22.926    display/min_dist[7]_i_11_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I1_O)        0.124    23.050 r  display/min_sensor[1]_i_28/O
                         net (fo=2, routed)           0.650    23.700    display/min_sensor[1]_i_28_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    23.824 r  display/min_sensor[1]_i_8/O
                         net (fo=1, routed)           0.568    24.392    display/min_sensor[1]_i_8_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    24.785 r  display/min_sensor_reg[1]_i_3/CO[0]
                         net (fo=21, routed)          1.175    25.960    display/min_sensor_reg[1]_i_3_n_3
    SLICE_X13Y33         LUT3 (Prop_lut3_I1_O)        0.367    26.327 r  display/min_sensor[1]_i_34/O
                         net (fo=2, routed)           0.444    26.771    display/min_sensor[1]_i_34_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.895 r  display/min_sensor[1]_i_36/O
                         net (fo=1, routed)           0.727    27.622    display/min_sensor[1]_i_36_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    27.746 r  display/min_sensor[1]_i_16/O
                         net (fo=1, routed)           0.000    27.746    display/min_sensor[1]_i_16_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.279 r  display/min_sensor_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.279    display/min_sensor_reg[1]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.533 r  display/min_sensor_reg[1]_i_2/CO[0]
                         net (fo=15, routed)          1.120    29.653    display/min_sensor_reg[1]_i_2_n_3
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.367    30.020 r  display/min_dist[3]_i_3/O
                         net (fo=30, routed)          2.630    32.651    display/min_dist[3]_i_3_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    32.775 r  display/min_sensor[2]_i_21/O
                         net (fo=1, routed)           0.655    33.430    display/min_sensor[2]_i_21_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    33.554 r  display/min_sensor[2]_i_11/O
                         net (fo=1, routed)           0.000    33.554    display/min_sensor[2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.104 r  display/min_sensor_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.104    display/min_sensor_reg[2]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.397 r  display/min_sensor_reg[2]_i_1/CO[0]
                         net (fo=96, routed)          1.941    36.338    display/min_sensor_reg[2]_i_1_n_3
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.373    36.711 r  display/min_dist[3]_i_1/O
                         net (fo=39, routed)          2.185    38.896    display/min_dist[3]_i_1_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124    39.020 r  display/tens[2]_i_194/O
                         net (fo=1, routed)           0.000    39.020    display/tens[2]_i_194_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.552 r  display/tens_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    39.552    display/tens_reg[2]_i_163_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.666 r  display/tens_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000    39.666    display/tens_reg[2]_i_132_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.000 r  display/tens_reg[2]_i_100/O[1]
                         net (fo=3, routed)           0.976    40.976    display/tens_reg[2]_i_100_n_6
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.303    41.279 r  display/tens[2]_i_129/O
                         net (fo=2, routed)           0.667    41.946    display/tens[2]_i_129_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124    42.070 r  display/tens[2]_i_89/O
                         net (fo=2, routed)           0.950    43.020    display/tens[2]_i_89_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124    43.144 r  display/tens[2]_i_93/O
                         net (fo=1, routed)           0.000    43.144    display/tens[2]_i_93_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.545 r  display/tens_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.545    display/tens_reg[2]_i_56_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.659 r  display/tens_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.659    display/tens_reg[2]_i_26_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.773 r  display/tens_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.773    display/tens_reg[2]_i_12_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.887 r  display/tens_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.887    display/tens_reg[2]_i_3_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  display/tens_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.001    display/tens_reg[2]_i_2_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.335 r  display/tens_reg[6]_i_2/O[1]
                         net (fo=5, routed)           1.005    45.340    display/tens_reg[6]_i_2_n_6
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.303    45.643 r  display/tens[7]_i_34/O
                         net (fo=1, routed)           0.000    45.643    display/tens[7]_i_34_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.019 r  display/tens_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.019    display/tens_reg[7]_i_30_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.334 r  display/tens_reg[7]_i_20/O[3]
                         net (fo=3, routed)           0.879    47.214    display/tens_reg[7]_i_20_n_4
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.307    47.521 r  display/tens[7]_i_16/O
                         net (fo=1, routed)           0.000    47.521    display/tens[7]_i_16_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.922 r  display/tens_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.922    display/tens_reg[7]_i_5_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.150 r  display/tens_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.724    48.873    display/tens_reg[7]_i_3_n_1
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.313    49.186 r  display/tens[1]_i_1/O
                         net (fo=1, routed)           0.000    49.186    display/tens[1]_i_1_n_0
    SLICE_X5Y38          FDSE                                         r  display/tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/local_min3/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            display/tens_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.181ns  (logic 20.114ns (40.898%)  route 29.067ns (59.102%))
  Logic Levels:           56  (CARRY4=30 DSP48E1=1 LUT2=1 LUT3=10 LUT4=5 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1                      0.000     0.000 r  display/local_min3/CLK
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     4.009 f  display/local_min3/P[7]
                         net (fo=13, routed)          2.244     6.253    display/local_min3_n_98
    SLICE_X28Y11         LUT3 (Prop_lut3_I0_O)        0.150     6.403 r  display/min_dist[7]_i_406/O
                         net (fo=2, routed)           0.654     7.057    display/min_dist[7]_i_406_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     7.791 r  display/min_dist_reg[7]_i_331/CO[3]
                         net (fo=1, routed)           0.000     7.791    display/min_dist_reg[7]_i_331_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.905 r  display/min_dist_reg[7]_i_255/CO[3]
                         net (fo=1, routed)           0.000     7.905    display/min_dist_reg[7]_i_255_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  display/min_dist_reg[7]_i_181/CO[3]
                         net (fo=1, routed)           0.000     8.019    display/min_dist_reg[7]_i_181_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.133 r  display/min_dist_reg[7]_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.133    display/min_dist_reg[7]_i_105_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.446 r  display/min_dist_reg[7]_i_57/O[3]
                         net (fo=2, routed)           0.821     9.268    display/min_dist_reg[7]_i_57_n_4
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.334     9.602 r  display/min_dist[7]_i_26/O
                         net (fo=2, routed)           0.869    10.471    display/min_dist[7]_i_26_n_0
    SLICE_X31Y17         LUT4 (Prop_lut4_I3_O)        0.326    10.797 r  display/min_dist[7]_i_30/O
                         net (fo=1, routed)           0.000    10.797    display/min_dist[7]_i_30_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.347 r  display/min_dist_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.347    display/min_dist_reg[7]_i_9_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.569 r  display/min_sensor_reg[1]_i_29/O[0]
                         net (fo=17, routed)          0.863    12.431    display/min_sensor_reg[1]_i_29_n_7
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.327    12.758 r  display/min_dist[7]_i_357/O
                         net (fo=2, routed)           1.048    13.806    display/min_dist[7]_i_357_n_0
    SLICE_X29Y18         LUT4 (Prop_lut4_I0_O)        0.326    14.132 r  display/min_dist[7]_i_361/O
                         net (fo=1, routed)           0.000    14.132    display/min_dist[7]_i_361_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.682 r  display/min_dist_reg[7]_i_277/CO[3]
                         net (fo=1, routed)           0.000    14.682    display/min_dist_reg[7]_i_277_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.016 r  display/min_dist_reg[7]_i_207/O[1]
                         net (fo=2, routed)           0.989    16.006    display/min_dist_reg[7]_i_207_n_6
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.329    16.335 r  display/min_dist[7]_i_127/O
                         net (fo=2, routed)           0.857    17.191    display/min_dist[7]_i_127_n_0
    SLICE_X30Y19         LUT4 (Prop_lut4_I3_O)        0.328    17.519 r  display/min_dist[7]_i_131/O
                         net (fo=1, routed)           0.000    17.519    display/min_dist[7]_i_131_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.052 r  display/min_dist_reg[7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    18.052    display/min_dist_reg[7]_i_63_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.375 r  display/min_dist_reg[7]_i_33/O[1]
                         net (fo=4, routed)           0.952    19.328    display/min_dist_reg[7]_i_33_n_6
    SLICE_X32Y18         LUT4 (Prop_lut4_I2_O)        0.306    19.634 r  display/min_dist[7]_i_61/O
                         net (fo=1, routed)           0.000    19.634    display/min_dist[7]_i_61_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.125 f  display/min_dist_reg[7]_i_32/CO[1]
                         net (fo=3, routed)           1.401    21.525    display/min_dist_reg[7]_i_32_n_2
    SLICE_X14Y26         LUT3 (Prop_lut3_I0_O)        0.329    21.854 r  display/min_dist[7]_i_11/O
                         net (fo=18, routed)          1.071    22.926    display/min_dist[7]_i_11_n_0
    SLICE_X14Y28         LUT5 (Prop_lut5_I1_O)        0.124    23.050 r  display/min_sensor[1]_i_28/O
                         net (fo=2, routed)           0.650    23.700    display/min_sensor[1]_i_28_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I0_O)        0.124    23.824 r  display/min_sensor[1]_i_8/O
                         net (fo=1, routed)           0.568    24.392    display/min_sensor[1]_i_8_n_0
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    24.785 r  display/min_sensor_reg[1]_i_3/CO[0]
                         net (fo=21, routed)          1.175    25.960    display/min_sensor_reg[1]_i_3_n_3
    SLICE_X13Y33         LUT3 (Prop_lut3_I1_O)        0.367    26.327 r  display/min_sensor[1]_i_34/O
                         net (fo=2, routed)           0.444    26.771    display/min_sensor[1]_i_34_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.895 r  display/min_sensor[1]_i_36/O
                         net (fo=1, routed)           0.727    27.622    display/min_sensor[1]_i_36_n_0
    SLICE_X14Y35         LUT6 (Prop_lut6_I0_O)        0.124    27.746 r  display/min_sensor[1]_i_16/O
                         net (fo=1, routed)           0.000    27.746    display/min_sensor[1]_i_16_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.279 r  display/min_sensor_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.279    display/min_sensor_reg[1]_i_4_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.533 r  display/min_sensor_reg[1]_i_2/CO[0]
                         net (fo=15, routed)          1.120    29.653    display/min_sensor_reg[1]_i_2_n_3
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.367    30.020 r  display/min_dist[3]_i_3/O
                         net (fo=30, routed)          2.630    32.651    display/min_dist[3]_i_3_n_0
    SLICE_X6Y28          LUT6 (Prop_lut6_I5_O)        0.124    32.775 r  display/min_sensor[2]_i_21/O
                         net (fo=1, routed)           0.655    33.430    display/min_sensor[2]_i_21_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124    33.554 r  display/min_sensor[2]_i_11/O
                         net (fo=1, routed)           0.000    33.554    display/min_sensor[2]_i_11_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.104 r  display/min_sensor_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.104    display/min_sensor_reg[2]_i_2_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    34.397 r  display/min_sensor_reg[2]_i_1/CO[0]
                         net (fo=96, routed)          1.941    36.338    display/min_sensor_reg[2]_i_1_n_3
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.373    36.711 r  display/min_dist[3]_i_1/O
                         net (fo=39, routed)          2.185    38.896    display/min_dist[3]_i_1_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I0_O)        0.124    39.020 r  display/tens[2]_i_194/O
                         net (fo=1, routed)           0.000    39.020    display/tens[2]_i_194_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.552 r  display/tens_reg[2]_i_163/CO[3]
                         net (fo=1, routed)           0.000    39.552    display/tens_reg[2]_i_163_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.666 r  display/tens_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000    39.666    display/tens_reg[2]_i_132_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.000 r  display/tens_reg[2]_i_100/O[1]
                         net (fo=3, routed)           0.976    40.976    display/tens_reg[2]_i_100_n_6
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.303    41.279 r  display/tens[2]_i_129/O
                         net (fo=2, routed)           0.667    41.946    display/tens[2]_i_129_n_0
    SLICE_X3Y31          LUT5 (Prop_lut5_I0_O)        0.124    42.070 r  display/tens[2]_i_89/O
                         net (fo=2, routed)           0.950    43.020    display/tens[2]_i_89_n_0
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.124    43.144 r  display/tens[2]_i_93/O
                         net (fo=1, routed)           0.000    43.144    display/tens[2]_i_93_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.545 r  display/tens_reg[2]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.545    display/tens_reg[2]_i_56_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.659 r  display/tens_reg[2]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.659    display/tens_reg[2]_i_26_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.773 r  display/tens_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.773    display/tens_reg[2]_i_12_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.887 r  display/tens_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.887    display/tens_reg[2]_i_3_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.001 r  display/tens_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.001    display/tens_reg[2]_i_2_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.335 r  display/tens_reg[6]_i_2/O[1]
                         net (fo=5, routed)           1.005    45.340    display/tens_reg[6]_i_2_n_6
    SLICE_X2Y38          LUT2 (Prop_lut2_I0_O)        0.303    45.643 r  display/tens[7]_i_34/O
                         net (fo=1, routed)           0.000    45.643    display/tens[7]_i_34_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.019 r  display/tens_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.019    display/tens_reg[7]_i_30_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.334 r  display/tens_reg[7]_i_20/O[3]
                         net (fo=3, routed)           0.879    47.214    display/tens_reg[7]_i_20_n_4
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.307    47.521 r  display/tens[7]_i_16/O
                         net (fo=1, routed)           0.000    47.521    display/tens[7]_i_16_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.922 r  display/tens_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.922    display/tens_reg[7]_i_5_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.150 r  display/tens_reg[7]_i_3/CO[2]
                         net (fo=8, routed)           0.724    48.873    display/tens_reg[7]_i_3_n_1
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.308    49.181 r  display/tens[3]_i_1/O
                         net (fo=1, routed)           0.000    49.181    display/tens[3]_i_1_n_0
    SLICE_X5Y38          FDSE                                         r  display/tens_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main0/trig_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            main0/trig1_reg_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  main0/trig_active_reg/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main0/trig_active_reg/Q
                         net (fo=8, routed)           0.125     0.266    main0/trig_active_reg_n_0
    SLICE_X0Y71          FDRE                                         r  main0/trig1_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzz/beep_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzz/beep_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  buzz/beep_state_reg/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buzz/beep_state_reg/Q
                         net (fo=2, routed)           0.133     0.274    buzz/beep_state
    SLICE_X0Y30          FDRE                                         r  buzz/beep_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/pwm_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  led/pwm_counter_reg[3]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  led/pwm_counter_reg[3]/Q
                         net (fo=9, routed)           0.083     0.211    led/pwm_counter_reg[3]
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.099     0.310 r  led/pwm_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.310    led/plusOp[5]
    SLICE_X3Y21          FDRE                                         r  led/pwm_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led/pwm_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led/pwm_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE                         0.000     0.000 r  led/pwm_counter_reg[2]/C
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led/pwm_counter_reg[2]/Q
                         net (fo=10, routed)          0.134     0.275    led/pwm_counter_reg[2]
    SLICE_X2Y21          LUT5 (Prop_lut5_I4_O)        0.045     0.320 r  led/pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.320    led/plusOp[4]
    SLICE_X2Y21          FDRE                                         r  led/pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzz/beep_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzz/beep_state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE                         0.000     0.000 r  buzz/beep_state_reg/C
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buzz/beep_state_reg/Q
                         net (fo=2, routed)           0.167     0.308    buzz/beep_state
    SLICE_X1Y30          LUT4 (Prop_lut4_I2_O)        0.045     0.353 r  buzz/beep_state_i_1/O
                         net (fo=1, routed)           0.000     0.353    buzz/beep_state_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  buzz/beep_state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main0/sig_count3_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/local_min3__1/A[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.860%)  route 0.213ns (60.140%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE                         0.000     0.000 r  main0/sig_count3_reg[14]/C
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main0/sig_count3_reg[14]/Q
                         net (fo=3, routed)           0.213     0.354    display/O27[14]
    DSP48_X0Y16          DSP48E1                                      r  display/local_min3__1/A[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main0/clk_1MHz_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            main0/clk_1MHz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  main0/clk_1MHz_reg/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main0/clk_1MHz_reg/Q
                         net (fo=2, routed)           0.168     0.309    main0/clk
    SLICE_X37Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  main0/clk_1MHz_i_1/O
                         net (fo=1, routed)           0.000     0.354    main0/clk_1MHz_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  main0/clk_1MHz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzz/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  buzz/counter_reg[3]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buzz/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    buzz/counter_reg_n_0_[3]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  buzz/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.357    buzz/counter_reg[0]_i_2_n_4
    SLICE_X1Y22          FDRE                                         r  buzz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main0/clk_1MHz_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main0/clk_1MHz_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.857%)  route 0.173ns (48.143%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  main0/clk_1MHz_counter_reg[3]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main0/clk_1MHz_counter_reg[3]/Q
                         net (fo=4, routed)           0.173     0.314    main0/clk_1MHz_counter[3]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.359 r  main0/clk_1MHz_counter[5]_i_2/O
                         net (fo=1, routed)           0.000     0.359    main0/clk_1MHz_counter[5]_i_2_n_0
    SLICE_X36Y45         FDRE                                         r  main0/clk_1MHz_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main0/counter_10us_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main0/trig_active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.227ns (63.247%)  route 0.132ns (36.753%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  main0/counter_10us_reg[2]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  main0/counter_10us_reg[2]/Q
                         net (fo=4, routed)           0.132     0.260    main0/counter_10us_reg_n_0_[2]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.099     0.359 r  main0/trig_active_i_1/O
                         net (fo=1, routed)           0.000     0.359    main0/trig_active_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  main0/trig_active_reg/D
  -------------------------------------------------------------------    -------------------





