// Seed: 2381548975
module module_0 (
    .id_6(id_1),
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_7 = 1, id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd71,
    parameter id_6 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_3
  );
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_7 = 1;
  wire id_8;
  bit [id_4 : id_6] id_9;
  logic [7:0] id_10;
  assign id_8 = id_5;
  always_ff @(-1 or negedge -1'b0) begin : LABEL_0
    if (-1) disable id_11;
    else id_9 <= id_11;
    $signed(3);
    ;
  end
endmodule
