================================================================================ 
Commit: c084ec23fe4f178c6a0c580dc4ad682019f41cd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 27 15:42:48 2018 -0700 
-------------------------------------------------------------------------------- 
Sync CannonLakeFspPkg and CannonLakeFspPkg

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd
CannonLakeFspBinPkg/Include/FspmUpd.h
CannonLakeFspBinPkg/Include/FspsUpd.h
CannonLakeFspBinPkg/Include/FsptUpd.h
CannonLakeFspBinPkg/Include/GpioConfig.h
CannonLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
CannonLakeFspPkg/Include/FspUpd.h
CannonLakeFspPkg/Include/FspmUpd.h
CannonLakeFspPkg/Include/FspsUpd.h
CannonLakeFspPkg/Include/FsptUpd.h
CannonLakeFspPkg/Include/HobUsageDataHob.h

================================================================================ 
Commit: 55f35a8ec35f1a01ad285e5f355ec7af6a0bfcc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:29:21 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v146.2

Fri Jun 15 16:53:43 2018 +0800
Original commit date: Fri Jun 15 16:53:43 2018 +0800
Change-Id: I7f0971644ba1fd353d8bff646af96057478fbfa0
Original commit hash: 9e52b7dbc3e14aaff418b6b475b3c5e501d91fde

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e39fcc6c935b60a975886e43ef1e01212e22706a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:29:17 2018 -0700 
-------------------------------------------------------------------------------- 
Klocwork issues for Platform based on CNL Daily_146_00_229 - PCR7DataPtr in DxeTbtSecurityLib.c

Check "PCR7DataPtr" pointer brefore use.

Original commit date: Fri Jun 15 14:43:42 2018 +0800
Change-Id: Ie71edbbb0ceb768bb92ea2ee2adecbf7e51fb078
Original commit hash: 77aee399dec4322ede1ed35bda7cc68c56cd7394

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c

================================================================================ 
Commit: 3da0ba17dc87d4129ffdca0ee719b3a2073a6373 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:29:15 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v146.1

Hsd-es-id: N/A
Original commit date: Fri Jun 15 09:47:04 2018 +0800
Change-Id: Id49c02abbfda382f918ab9e9bbfb84f7c7332a86
Original commit hash: de59fd56c7602a32b44f4651b7324347f4e44d25

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 4668e839901e6d2b947360af089da90b63af54d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:29:13 2018 -0700 
-------------------------------------------------------------------------------- 
[PATCH] [CFL-H62_CNP_H][HLK][RS4]:-USB Exposed Port System Test

Add RP21 for CFL-H TBT.

Hsd-es-id: 1605294143
Original commit date: Thu Jun 14 21:30:51 2018 +0800
Change-Id: Ibaa4301745f747e11b8b089e1553a8c32d931f5b
Original commit hash: e68be976b5d0dafe0fda19215a03e31a03c29897

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflHDdr4TbtRvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl

================================================================================ 
Commit: b291443b948c8020e66142aee30e20a71fd92a8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:29:11 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate CFL S82 Patch 0x98

Hsd-es-id: NO HSD
Original commit date: Thu Jun 14 12:30:10 2018 -0700
Change-Id: Ib00f354e6ebf4f0e0f4886ad2074da1a038f7fb2
Original commit hash: bd653b6d5825206d7e5e77bbb4fc4fe012003978

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: bcd1d575711555c3a4922152f580b338fd5debe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:29:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Jun 14 11:34:54 2018 -0700
Original commit date: Thu Jun 14 11:34:54 2018 -0700
Original commit hash: 6f8cba24919cf88a3a122ca76dfa5b3b6d438fa0

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 24dbdb27b0c715c4af14938bec6bc4895be01799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:19:23 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit NVS

Wed Jun 13 19:00:13 2018 -0700
Original commit date: Wed Jun 13 19:00:13 2018 -0700
Original commit hash: 5307fa8993f514bab92f83b67dac0791c7923217

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 0ca6f36756d7f6b1373e35de78f962a358fea3d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:19:21 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit FSP

Wed Jun 13 18:33:48 2018 -0700
Original commit date: Wed Jun 13 18:33:48 2018 -0700
Original commit hash: 9b24bf67381365455252640d9ee94cc3349f1cf8

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: c7978a001b45a2749bd83f1b019b452aa3256cf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:19:19 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Weekly Update BIOS ID

Increment BIOS Major Version and reset Minor Version to 0

Wed Jun 13 16:03:00 2018 -0700
Original commit date: Wed Jun 13 16:03:00 2018 -0700
Original commit hash: abff8a42cd3147e4a1e529f55bad9a05fb6e029f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: c8fbe4f93228b61a834ec29b7ecac659c65a7b44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:19:17 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "Nifty Rock for dynamic attestation of Copper Point with/using TXT launch (corp Whiskey Lake, corp CFL S 8+2, corp CFL H 8+2)"

This reverts commit db3e03869cf0e13a36453fdd0740e0f2f882a1c6.

Hsd-es-id: N/A
Original commit date: Wed Jun 13 15:37:23 2018 -0700
Change-Id: Id2750190d434cb2fcdf27bfb67e868751d07ccb3
Original commit hash: 7256eedb704d4694dfb1834701f3640f74837253

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
CannonLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
CannonLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
CannonLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/PlatformPkgConfig.dsc
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmiEntry.S
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmiEntry.asm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmiEntry.nasm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmmFuncsArch.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.h
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveStateMsr.h
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.S
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.asm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.S
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.asm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmmPpamSupport.c
CannonLakeSiliconPkg/SampleCode/Include/Library/SocketLga1156Lib.h
CannonLakeSiliconPkg/SampleCode/Include/Library/SocketLga775Lib.h
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 46f1a98c32b45038f983503444652e7125191617 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:19:12 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL-H Beta] [Revisit]The system is still honoring Legacy Critical Trip point when DPTF
is enabled and ignoring the TCPU Critical Trip point

When DPTF enabled, OS will show down at TjMax

Hsd-es-id: 2202647629
Original commit date: Tue May 8 16:52:09 2018 +0800
Change-Id: I5056a32ff375ce2b5965bf17c74e71efb70a536e
Original commit hash: f6bae6f72cc52f534bdb3c5d1270816a962918b6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRvp/THERMAL.ASL
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtSds/ThermalSds.ASL
CannonLakePlatSamplePkg/EC/EC.c
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: cbe86c4a082045a433bca32b975738abe359466f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:19:10 2018 -0700 
-------------------------------------------------------------------------------- 
Subscription to PCR[7] in SL1 if DMA-R for TBT is disabled

Task 1 - EXIT_SX command should be sent in S3 only,
         other sleep state should be skipped when Securitylevel = 1 and Thunderbolt Boot Support is disabled.
Task 2 - Re-design Security Level option flow,
         compare current security level and setup data value,
		 if not equal then sync setup data value to TBT device.
		 if current security level is 0, then subscribe PCR[7] if Thunderbolt Boot Support is disabled.

Original commit date: Wed May 30 13:33:13 2018 +0800
Change-Id: I03c9ac1d9a6fbe0d2874944d9f38542261432a3c
Original commit hash: 34468b2c8da359c7fc4bde37d17498638a37db66

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Include/Library/DxeTbtSecurityLib.h
CannonLakePlatSamplePkg/Features/Tbt/Include/TbtPolicyCommonDefinition.h
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/DxeTbtSecurityLib/DxeTbtSecurityLib.inf
CannonLakePlatSamplePkg/Features/Tbt/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.c
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Pei/PeiTbtInit.c
CannonLakePlatSamplePkg/Include/PlatformPostCode.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Setup/Setup.inf
CannonLakePlatSamplePkg/Setup/TbtSetup.c
CannonLakePlatSamplePkg/Setup/TbtSetup.hfr
CannonLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 82cbf04e4aaf7b9f8268735b29a55072c20f4e30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:19:08 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS declares \_SB.PCI0.SAT0.SATD method twice when ACPI D3cold is enabled for Thunderbolt

The CflHRvpTbtRtd3.asl was not aligned with CflHRvpRtd3.asl on the ASL code,
so I change method name from SATD to ZPOD and remove SATC method in CflHRvpTbtRtd3.asl.

Original commit date: Fri May 18 10:17:17 2018 +0800
Change-Id: I1640af42dcd1a6145e245f0a663370e90d3a617b
Original commit hash: f1aab31bd95a781c24e883233b1407105a72951c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpTbtRtd3.asl

================================================================================ 
Commit: abe58f7180616be5e09786f45a50d29bd35f8041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:19:04 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL-H][CNP-H] CFL H 82/62 compatibility: BIOS should override platform VR parameters based on Platform ID and not CPU ID

Added CFL-H skus to the VrPowerDeliveryDesign BIOS UI option

Original commit date: Fri Jun 1 14:49:29 2018 -0700
Change-Id: I0f5b7ebec834b20dbf80eeba126f1eaf2e2cbf36
Original commit hash: 9a2ae60f5784b4576d4545f1b7435d8631b6623a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr
CannonLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: db4b2a576b7f889d796e4cb8d2240e7fe0f89570 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:19:02 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL]Port IMOK ACPI method from ICL to WHL

IMOK was added to ICL and later platforms. HP has filed an RCR to support IMOK ACPI method on WHL, so porting method from ICL to WHL.

Hsd-es-id: <2204070543>
Tracker-link: <https://hsdes.intel.com/appstore/article/#/2204070543>
Original commit date: Fri Jun 8 14:45:22 2018 -0700
Change-Id: Iab8c7e08b6c80e1f6f2ede8dd89bfcfd9d56dde0
Original commit hash: ccedce7977054c5cf058f722253aa1df7968b0e3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: 08a8255e16378d7684bbef7211e1b4ff6822fa05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:19:00 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL]Remove the unnecessary WWAN power cycle during WHL-U42 G3->S0 Power-on

Removing the unnecessary WWAN power cycling

Hsd-es-id: 1506079386
Original commit date: Wed Jun 6 13:35:52 2018 +0800
Change-Id: Idd72e131c4cced7e1634cb0d820824717b0aee2b
Original commit hash: e95e284c75043088032b9ecbe1eb9b097dd7615d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
CannonLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4PreMem.h

================================================================================ 
Commit: 715835218386b82050b75a6c941877d785f2d39d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:58 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: CFL OC BIOS: LAN GBe showing as NA in BIOS and getting Yellow Bang for LAN controller

Fixed after clock LAN assigment

Hsd-es-id: 1504733322
Original commit date: Wed Jun 6 14:55:19 2018 -0700
Change-Id: Ib2dca276fb6196abe8ec5cd7792a44773d8dfc5d
Original commit hash: f8428b0aef8823934eb24a5d28d0878245d1fa79

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 6b23858bc0295a3a20760964c60403d20df1cd07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:56 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL-S BIOS]{CNPH}_OC]:Memory Reference Clock values for 133/100 set in BIOS are not reflecting in XTU tool.

Original commit date: Fri Jun 1 13:59:24 2018 -0700
Change-Id: I0f224f30404dd443bc41946d6ba3f098593126b6
Original commit hash: 59475c1eeddfa4abcdbccd344b16cc30ecbd6879

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl

================================================================================ 
Commit: 8f0783cb15ffbd137423d274499fdc061c1968d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:54 2018 -0700 
-------------------------------------------------------------------------------- 
[CNL-Y RS4 PV] CAM1 Participant Performance Depth Limit has an extra line in the drop down menu called "100 Missing P-State in ppss table"

There was some confusion in 1st requirements received as description said: PPDL should to always return 100, instead of mentioning that PPDL need to return index 4 which has value 100. Correcting PPDL return value to refect right value.

Hsd-es-id: <2202765578>
Tracker-link: <https://hsdes.intel.com/appstore/article/#/2202765578>
Original commit date: Thu May 17 20:29:52 2018 -0700
Change-Id: I20c80e037e7d4526d470c8613fb41416064ea94b
Original commit hash: 1ab738faa914165be28a84cc2393fd3e30574880

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/CameraParticipant.asl

================================================================================ 
Commit: 6b6651231fb9dfa022cdb90a430e6a94f7b11b11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:52 2018 -0700 
-------------------------------------------------------------------------------- 
VTIO Face Biometric XHCI SB EPMASK Set

Adding locking SB access to xHCI, xDCI and USB2 through P2SB

Original commit date: Thu May 24 15:22:39 2018 +0200
Change-Id: I342ffd3bd27386ccc1e7fca745b2386cad457a43
Original commit hash: e2f4c0e2714391bf1b63507bef187d87d64cf1b3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c

================================================================================ 
Commit: 9a88060c027d05c90449ab645a9866bc2a776d18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:49 2018 -0700 
-------------------------------------------------------------------------------- 
Nifty Rock for dynamic attestation of Copper Point with/using TXT launch (corp Whiskey Lake, corp CFL S 8+2, corp CFL H 8+2)

 1) Include Ppam binary in BIOS source
 2) Load PPAM binary in to MSEG and activate Monitor Control MSR 0x9B
 3) UPdate SmmEntry code to include SMM_INFO table
 4) Include PPAM manifest file in BIOS
 5) Locate and install PPAM manifest in EFI configuration table

Hsd-es-id: 2202752675
Original commit date: Tue Jun 12 03:31:16 2018 -0700
Change-Id: I5e750f8c2f93eaf1384229811597402d58941d83
Original commit hash: db3e03869cf0e13a36453fdd0740e0f2f882a1c6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
CannonLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
CannonLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
CannonLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/PlatformPkgConfig.dsc
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmiEntry.S
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmiEntry.asm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmiEntry.nasm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmmFuncsArch.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.uni
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.h
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveStateMsr.h
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.S
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.asm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.S
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.asm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmmFuncsArch.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmmPpamSupport.c
CannonLakeSiliconPkg/SampleCode/Include/Library/SocketLga1156Lib.h
CannonLakeSiliconPkg/SampleCode/Include/Library/SocketLga775Lib.h
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e6edab5a4058024599c7fd6ceae8b4b1020119ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:46 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Jun 13 11:35:28 2018 -0700
Original commit date: Wed Jun 13 11:35:28 2018 -0700
Original commit hash: 1a9b6c8cd9ebebe0605fa90513c5d7d0222e95a2

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8918b04dba49760a044f9e1e526c8156ca698be9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:44 2018 -0700 
-------------------------------------------------------------------------------- 
KVM Switch having duplicate entry field
Change description of ForcMebxSyncUp.

Impacted Platform: All platforms.

Original commit date: Wed Jun 13 10:10:44 2018 +0800
Change-Id: Id441a4a60c2af4ab661f841d1b82b60c83b1cb7e
Original commit hash: 665dce22a4befcbacdd51f601fcd55772467f43e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 60ba82eae10ce0723b6a6ae66bcf5ffaba2ee552 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:41 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Jun 12 11:35:55 2018 -0700
Original commit date: Tue Jun 12 11:35:55 2018 -0700
Original commit hash: 8c95f5e009912511c2a80ea0d21a540306b41a1a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2d19921b61b9d7c7a0fd95f317353fdcbead3d2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:39 2018 -0700 
-------------------------------------------------------------------------------- 
[CNL] Klocwork issues for Platform based on CNL Daily_145_03_224

CPUSMM_GUID should use size of CPU_SMM struct.

Original commit date: Tue Jun 12 13:02:20 2018 +0800
Change-Id: I8a89b8a4e187cf1361fa4ba4a877127674ae3664
Original commit hash: c496d9121c055e2412c76e18a81c768fb0362e35

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/HiiConfigAccess.c

================================================================================ 
Commit: f1d82e001c7ace1cbee00659b99424bcd6fd8072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:37 2018 -0700 
-------------------------------------------------------------------------------- 
Fix Klocwork issue

Hsd-es-id: 1506125505, 1506125821
Original commit date: Tue Jun 12 10:44:50 2018 +0800
Change-Id: I86d69d5460378752812196a25b1c039b1b932356
Original commit hash: 5a94cae08e84d8f704c01e366aebac031e53d3ee

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/PchHdaLib.c

================================================================================ 
Commit: b44e8a224984a311ff854f914e8f0bdbef9b792a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:35 2018 -0700 
-------------------------------------------------------------------------------- 
Fix JHI validation test fail.

Impacted: All SKUs

Original commit date: Mon May 28 15:10:47 2018 +0800
Change-Id: I76ab650f32954941d7d9f3926ee89ce22b3fc30d
Original commit hash: fc09f8691eee3b223b6763e0d86ad72925175a74

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Library/Private/DxeBeihaiLib/BeihaiPlugin.c

================================================================================ 
Commit: 389e38b1d93a57fdb338ab6f72202cf3d591564b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:33 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeFspPkg: Klocwork issues in FSP.

sizeof should be use on type and not on const values.
Modified the code to use macro directly without sizeof.

Hsd-es-id: 1506124311
Original commit date: Mon Jun 11 08:39:25 2018 +0800
Change-Id: Ifc7ab2a1c3cbd82c150cc440bc93bc99efa8e467
Original commit hash: 64198b9a0e5730b238f43080e5ec43469f39e246

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: c660a72bd96efa6f5ce189f84e0022da485a85df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:31 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Jun 11 11:35:59 2018 -0700
Original commit date: Mon Jun 11 11:35:59 2018 -0700
Original commit hash: 2c722ee45dc20e5b5bb79755bc4dc0e841f5f3dc

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e5bd415ef96246d924f3bfe284755373621fcf6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:29 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] CNL Weekly Update_FSP/RC

Sun Jun 10 12:05:17 2018 -0700
Original commit date: Sun Jun 10 12:05:17 2018 -0700
Original commit hash: 69bdd5d9ad4a7121965437663830ea200763ad0c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2eddd63eca9e45085ef70999f255c2e6ea09e3a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Jun 10 11:35:59 2018 -0700
Original commit date: Sun Jun 10 11:35:59 2018 -0700
Original commit hash: 6081b9df14054f32161d663b3a441bc61003e761

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 10d784af6f25c59108201a493ddb30cddef9b7be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:25 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Jun 9 11:37:16 2018 -0700
Original commit date: Sat Jun 9 11:37:16 2018 -0700
Original commit hash: 964ed12a3359474ed37c96e16781789d88fef6bb

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8a59152ab46959b68aa135b888843dde5fdf3054 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:23 2018 -0700 
-------------------------------------------------------------------------------- 
[[CFL-H62-CNP][Audio][I2S]]:Observing red cross mark in audio icon and YB for Realtec HW codec in device manager for I2S codec
Revert "[WHL] Add additional resources for INT34C2 device."
This reverts commit 882420213b81a14049cf98ad4995f211ed1c57a4.

Hsd-es-id: 1605312614
Original commit date: Fri Jun 8 12:29:00 2018 -0700
Change-Id: Ic1f2742635cc3769431a53c8275e3c03e921ce5e
Original commit hash: fa599eb55f1d606e718c12bd946ec402fa513c4b

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl

================================================================================ 
Commit: 328ebdc16297b6b3b8f1517d2804754fd7d7f3ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:21 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL-U42] [BIOS]:GT INFORMATION OF SILICON INCORRECTLY DISPLAYED IN PLATFORM INFORMATION MENU
Resolution : New GttMmAdr offset 0x9120 to be used to read GT Sku information for Gen9.
Impacted Platforms : CFL/WHL all

Hsd-es-id: 1505378578
Original commit date: Tue Jun 5 22:05:25 2018 +0530
Change-Id: I75f39675d876485c6c3b98fd7e1e61754851d6ed
Original commit hash: 533a2efddcca0ce5875e3f3e5c2bbd4a9d8586b9

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: cfa97d9937d06b28641416e1d61d8a6d55a9e955 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:19 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Jun 8 11:35:23 2018 -0700
Original commit date: Fri Jun 8 11:35:23 2018 -0700
Original commit hash: 8c4e405a45789edf1614f7151eaa7b5e50582f48

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 750be16ccd12dbc193ff5b7b4123c9a016e4ced5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:15 2018 -0700 
-------------------------------------------------------------------------------- 
Delay Authentication Mode enablement at the bios is not set
Added option grayout after EoP

Original commit date: Wed Jun 6 08:08:09 2018 +0200
Change-Id: I4aa9d9a882cac22e991d08390ffafe1ded840059
Original commit hash: a9c1f3c3a9d387e27b57d56ddab9c076e6887609

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: 4fceeebf9c9a59418254fc4f10dbeb8db796ead2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:14 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v145.3

Hsd-es-id: N/A
Original commit date: Fri Jun 8 10:38:09 2018 +0800
Change-Id: Idf7756548fd569a1097f01a282d10cd402c0688d
Original commit hash: 835299a57475c4d0faee09e57b01924258c59444

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 48550ff14fad072eae1e1effe404b8d59b7a7704 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:12 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [CFL-S][MRC]Frequency limitation should be applied to 2DPC U-DIMM Configurations with Mixed Part Numbers

As Per CFL EDS, CFL-S will only support 2667 for 2DPC memory configurations if both DIMMs within a channel have the same DIMM Part Number

Solution:
During SPD Processing, if MRC detects a 2DPC Mixed U-DIMM configuration and the frequency is set to 2667, then MRC will reduce the frequency requested to 2400.

Original commit date: Mon Jun 4 01:44:43 2018 -0700
Change-Id: I10c7fcdec171074e9aa3a09b90c251b376fc1ed4
Original commit hash: dff23e068c5057287e944076cc8d6e536d9f625e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcSpdData.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 96dd7c68753dc60f7a30f985e85718dccc680de3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:09 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg: [CFL][MRC] - Limit MRC values for CMDEQ, CMDDS and CMDSR training

Due to system failures related to CMD Drive Strength, Tx Eqalization and Slew Rate training steps new information has been provided from design to limit CMD EQ to 1 and EV SIV measurements recommend the following changes to be made to CMD Parameter sweep ranges:

Set the following CMD parameter sweep ranges: CMDEQ[0,1], CMDDS[-6,7], CMDSR[2,8].

Original commit date: Fri Jun 1 01:27:18 2018 -0700
Change-Id: I7a5a527f24a4cdad7212afd432f5999731652289
Original commit hash: d2446f7d40170ffdaadc06845e7f7d257aaee9b3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 7da7c04475b314d40bc1b2605b463dd4c338fd59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:07 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL-U42-ULT-2 ]:Onboard audio speaker not working in HDA configuration
Revert "[WHL-U]Update verb table to enable DMIC connected to codec"
This reverts commit 6152f31bf21d0dce5bb0342d7911d8d195b4d99f.

Hsd-es-id: 1605282602
Original commit date: Wed Jun 6 09:53:41 2018 -0700
Change-Id: I7f005669dc76630053b73a96fd61a6894177b0be
Original commit hash: 47743c0f5b4fde0443f9bd9bf0823befd991ea76

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h

================================================================================ 
Commit: 05ec8ff93ecbc0d83fcdabe3a584c4f22b76a553 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:05 2018 -0700 
-------------------------------------------------------------------------------- 
[WHL-U42] GPIO B9 is not programmed as native 1 mode by PCH RC as expected

 we can't reproduce that GPIO B9 is not programmed as native 1 mode so remove the current workaround.
 The workaround is only programming GPIO B9 as native 1 mode in platform code only when TBT is enabled.

Hsd-es-id: 1504779401
Original commit date: Thu May 24 15:47:58 2018 +0800
Change-Id: I9588df3d5b659515721402c8123f461c7d7a837f
Original commit hash: cf56d1b31b90f10e2c47d11af1bfc430843fd97e

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: a2cedc73df2ef8f6d360da9602843313dc6f5660 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:03 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Thu Jun 7 11:35:23 2018 -0700
Original commit date: Thu Jun 7 11:35:23 2018 -0700
Original commit hash: 5aab241a1db99d7868ef135b8b36818f389fb813

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 782b1c5a74c2ff32aca584ddc762c49f774067e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:18:01 2018 -0700 
-------------------------------------------------------------------------------- 
Audio noise on HDA codec (ALC700)

Move HDA codec initialization after CPL reset

Original commit date: Thu May 24 09:29:56 2018 +0200
Change-Id: I5d6e18bc8c41b00e438c17402ed6a3dd03cabed3
Original commit hash: 1d60d38efd3debae46aae6c203a6cadd00dc5bb3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 946322b82428d05a0fa886b6bc7a618560ff4120 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:59 2018 -0700 
-------------------------------------------------------------------------------- 
CNP-LP D1 Chipsetinit Version 7

Hsd-es-id: 1407233403
Original commit date: Tue Jun 5 08:38:36 2018 -0700
Change-Id: I90f063fefb598a367b8653a5588e2bfd370efa0b
Original commit hash: a30b847cd012c9daa28663adcf449a58e4bd34c6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchLpChipsetInitTable_Dx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchLpChipsetInitTable_Dx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioDx.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioDx.c

================================================================================ 
Commit: 1f6227a0d7eb22e875196fc6d66a1fa7aa16e37f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:57 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Wed Jun 6 11:37:57 2018 -0700
Original commit date: Wed Jun 6 11:37:57 2018 -0700
Original commit hash: 5f68455da56894104ecf3ac9851dac22d6e7118f

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3d3b449a2631bfc758f85764d1a39cd7292c9cd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:55 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] Auto-Commit NVS

Wed Jun 6 08:20:43 2018 -0700
Original commit date: Wed Jun 6 08:20:43 2018 -0700
Original commit hash: 50337b93409ca51b51afab6b9d005f8499c4efaf

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 04079feecc942764ac9c2739f4ba108037f48746 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:53 2018 -0700 
-------------------------------------------------------------------------------- 
[NO_HSD] Update BIOS version to v145.1

Hsd-es-id: N/A
Original commit date: Wed Jun 6 19:24:46 2018 +0800
Change-Id: I08feaae0dd360557af3519fd917a427c27f5a966
Original commit hash: 3f8e8d69603b71020ebe0d544eea1680e70ec156

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 09423a74a94f48785155f9d990eef0ba9bdf7c6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:51 2018 -0700 
-------------------------------------------------------------------------------- 
[RCR][WHL][TBT][AR +RTD3][TR+ RTD3][SL1]Host Router context not needed to save in S5 flow in BIOS as per TBT BIOS guide

Hsd-es-id: 1605312689
Original commit date: Wed Jun 6 21:22:15 2018 +0800
Change-Id: I4edab45f246cdbfe26b52ff4eb2f3fd62410d36a
Original commit hash: e75b8787eaede6091fcb5ccc29dc61b904803c32

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c

================================================================================ 
Commit: 379a1b166f4dcf0a515f65f5fd5c4eda7ef91bf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:49 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakeSiliconPkg:[CFL][MRC] - Bug fixes candidates for ver 0_1_7_67

Issue:
[CFL][MRC] - Bug fixes candidates for ver 0_1_7_67

Root
Cause:
Bug fixes

Change:

1. [CFL H_S][MRC] - WR ODT initial value should be set to 80ohm instead 240ohm for 1R:1R also for 2400, https://hsdes.intel.com/appstore/article/#/1305710454

2. [CFL][MRC] - MrcEarlyWrDsEqTraining should do optimization for margin training instead of power training, https://hsdes.intel.com/appstore/article/#/1806145997

3. [CFL][MRC] - Early Read Timing Centering RX vref to be in a byte resolution instead of channel, https://hsdes.intel.com/appstore/article/#/1305710570

Original commit date: Thu May 10 16:14:27 2018 +0300
Change-Id: Ifac2fea5408ffa4deffccfe9869bc376c8ac845b
Original commit hash: bbcf64d94ae8a6cf8a88d2cefebee58f2080b72a

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c

================================================================================ 
Commit: 87e96386982236a0cc06d2ead0f6c747327b0898 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:46 2018 -0700 
-------------------------------------------------------------------------------- 
Data lost in SMBUS(PEC enable will get error)

SMBUS clock abnormal, return boot option protocol should have 14 bytes data(13byte data+1byte PEC)
but not 13 bytes w/o PEC,it looks like master side stop to send SMBUS clock for PEC.
BIOS should not set AAC and PEC_EN at the same time.
BIOS will only set AAC for HW PEC.

Hsd-es-id: 1506077833
Original commit date: Mon May 21 17:21:58 2018 +0800
Change-Id: I48169f515d2da7b2760520c9dd994e173108930e
Original commit hash: fdb906996c4a3c283c9f0b5ba9690f68792a816d

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/BaseSmbusLib/BaseSmbusLib.c

================================================================================ 
Commit: b72676ff927da6cdc9833eedef40c657552122a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:44 2018 -0700 
-------------------------------------------------------------------------------- 
[CFL-H62_CNP][CFL-H-uSFF][S&S][Corp/Cons][PM]:Live kernal dump is observed during S3 ,S4 and WR cycle (Pointing to UcmUcsi_IMAGE_ACPI.sys)

Merge from KBL CL#510493.
Add setup option to enable/disable retry mechanism of read/write from UCSI to EC through ACPI to avoid timeout before EC goes out of burst mode.
Default is disabled.
Impacted Platform: All CFL/CNL/WHL platform.

Hsd-es-id: 1604550183
Original commit date: Tue Jun 5 14:27:59 2018 +0800
Change-Id: Ie26fa95d8fd15c5af9e2a1893203eec82e784a97
Original commit hash: ed8bc799123f5e39d30993ba3c327a91bbaf3529

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/EC/Asl/EC.ASL
CannonLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
CannonLakePlatSamplePkg/Include/Protocol/PlatformNvsArea.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 21c68c4c76066f19133ddf773b82b79c718992d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:42 2018 -0700 
-------------------------------------------------------------------------------- 
Wake from Sx via TBT is not working for the 1st time (works in subsequent cycles).

Default ownership of Slot1 Wake GPIO pin is ACPI. So no need to change the GPIO ownership to Driver.

Hsd-es-id: <HSD-ES bug id>
Tracker-link: <http link to related tracker>
Attestation-link: <link to attestation statement>
Original commit date: Fri Jun 1 01:51:50 2018 +0530
Change-Id: I4d69b674fdd7afdc7c1ff6bb212eeb9c8e595452
Original commit hash: a105a4c1f4a64946d22426ea0a278a260989b2fd

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/WhlErbTbtRtd3.asl

================================================================================ 
Commit: c8d1cb9e5eaf0dcd63cba48d9cd0f313f8556114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:40 2018 -0700 
-------------------------------------------------------------------------------- 
QS RC1 WHL-U42 BIOS - CPU can't reach Multi Core turbo frequencies.

The VR override values for WHL U 4+2 and 2+2 were switched.Fixing that in this review.

Hsd-es-id: 1305735756
Original commit date: Mon Jun 4 11:29:36 2018 -0700
Change-Id: Id11c10353437ba98e2866a978edaa57766e39a7f
Original commit hash: 5d505eb291950bb056e389ec1159db4492e51b00

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 51518535775ceeb05217b4cadc53701721b72c7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:37 2018 -0700 
-------------------------------------------------------------------------------- 
CannonLakePlatSamplePkg: Recovery Capsule build failing during Recovery FIT Table Generation

This issue happens when FIT tool tries to parse BiosInfo provide by BiosInfoRecovery PEIM on BIOS ROM but gets an unexpected error.
The change 9d3fda4293a0dca6299d190d2e7491328a942a8b enlarged the number of PcdPeiCoreMaxFvSupported and added one entry to BiosInfo PEIM, BiosInfoRecovery needs to change accordingly.

Original commit date: Tue Jun 5 16:44:53 2018 +0800
Change-Id: I86cfd276cda5477c2183111c02df346a380cca24
Original commit hash: 7d0de50ad67373b9ababa64a20e83c6e22bf90ee

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf

================================================================================ 
Commit: 370fe5c28f27149009d0e5d305345b4100c3590c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 18:17:35 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Jun 5 11:35:40 2018 -0700
Original commit date: Tue Jun 5 11:35:40 2018 -0700
Original commit hash: 817eb821fcafee5a372b229faf50cea3af0f09e4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 954909e1c47158ada0060a7f7804eb4197b543e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 26 17:36:51 2018 -0700 
-------------------------------------------------------------------------------- 
SUT is not booting and Hangs at Post Code 0000 After flashing daily CI bios

Missing Startup ACM entry in the FIT Table.  Corrected the tool scipt to scan in the FW_BINARIES_FV_SIGNED FV.

Original commit date: Mon Jun 4 15:12:55 2018 -0700
Change-Id: Ie670913f6ccfa9b013dd712323f9aa81c9bbd229
Original commit hash: a765cda290c7984ca1e6ce89b2976125ae039531

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/FMMT.exe
BpCommonPkg/Tools/FMMT/ReadMe.txt
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c
CFL_CNL_version decode WW25'18.pdf
CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.chm
CannonLakeFspBinPkg/Docs/CannonLake_FSP_Integration_Guide.pdf
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PAC193x.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/WhlErbTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCflHDdr4TbtRvp.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
CannonLakePlatSamplePkg/BiosInfo/BiosInfo.c
CannonLakePlatSamplePkg/BiosInfo/BiosInfo.inf
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
CannonLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h
CannonLakePlatSamplePkg/Docs/PlatApi.chm
CannonLakePlatSamplePkg/EC/Asl/EC.ASL
CannonLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
CannonLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c
CannonLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.inf
CannonLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
CannonLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c
CannonLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakePlatSamplePkg/Include/Library/Tcg2PhysicalPresenceLib.h
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
CannonLakePlatSamplePkg/Include/Protocol/PlatformNvsArea.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
CannonLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ComponentName.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatform.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatform.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxeExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/PartitionDxe/ComponentName.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/PartitionDxe/ElTorito.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/PartitionDxe/Gpt.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/PartitionDxe/Mbr.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/PartitionDxe/Partition.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/PartitionDxe/Partition.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxeExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDisk.asl
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDiskBlockIo.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDiskDriver.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDiskDxe.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDiskDxe.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDiskFileExplorer.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDiskHii.vfr
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDiskHiiStrings.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDiskImpl.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDiskImpl.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDiskNVData.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Disk/RamDiskDxe/RamDiskProtocol.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/ConfigKeywordHandler.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/ConfigRouting.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/Database.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/Font.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabase.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabase.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseEntry.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/Image.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/ImageEx.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/HiiDatabaseDxe/String.c
CannonLakePlatSamplePkg/Override/NetworkPkg/DnsDxe/ComponentName.c
CannonLakePlatSamplePkg/Override/NetworkPkg/DnsDxe/DnsDhcp.c
CannonLakePlatSamplePkg/Override/NetworkPkg/DnsDxe/DnsDhcp.h
CannonLakePlatSamplePkg/Override/NetworkPkg/DnsDxe/DnsDriver.c
CannonLakePlatSamplePkg/Override/NetworkPkg/DnsDxe/DnsDriver.h
CannonLakePlatSamplePkg/Override/NetworkPkg/DnsDxe/DnsDxe.inf
CannonLakePlatSamplePkg/Override/NetworkPkg/DnsDxe/DnsDxe.uni
CannonLakePlatSamplePkg/Override/NetworkPkg/DnsDxe/DnsDxeExtra.uni
CannonLakePlatSamplePkg/Override/NetworkPkg/DnsDxe/DnsImpl.c
CannonLakePlatSamplePkg/Override/NetworkPkg/DnsDxe/DnsImpl.h
CannonLakePlatSamplePkg/Override/NetworkPkg/DnsDxe/DnsProtocol.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Library/SmmTcg2PhysicalPresenceLib/SmmTcg2PhysicalPresenceLib.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Library/TcgStorageOpalLib/TcgStorageOpalCore.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Library/TcgStorageOpalLib/TcgStorageOpalLib.inf
CannonLakePlatSamplePkg/Override/SecurityPkg/Library/TcgStorageOpalLib/TcgStorageOpalUtil.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPasswordDxe/OpalDriver.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPasswordDxe/OpalPasswordDxe.inf
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPasswordSmm/OpalPasswordSmm.c
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPasswordSmm/OpalPasswordSmm.h
CannonLakePlatSamplePkg/Override/SecurityPkg/Tcg/Opal/OpalPasswordSmm/OpalPasswordSmm.inf
CannonLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
CannonLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/Setup/FwConfig.uni
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat
CannonLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh
CannonLakeSiliconPkg/CannonLakeSiliconPkg.dsc
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Ist.asl
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuTestConfig.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
CannonLakeSiliconPkg/Docs/SiPkgApi.chm
CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
CannonLakeSiliconPkg/Me/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
CannonLakeSiliconPkg/Me/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
CannonLakeSiliconPkg/Me/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.c
CannonLakeSiliconPkg/Me/Library/DxeAsfLib/DxeAsfLib.c
CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MeInitPostMem.c
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchLpChipsetInitTable_Dx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchLpChipsetInitTable_Dx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/Library/PchSerialIoUartLib.h
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioDx.h
CannonLakeSiliconPkg/Pch/Include/Protocol/PchSecureRegisterAccess.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c
CannonLakeSiliconPkg/Pch/Library/Private/DxePchHdaLib/PchHdaLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioDx.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
CannonLakeSiliconPkg/Pch/SecureRegisterAccess/Dxe/SraSmmCommunication.h
CannonLakeSiliconPkg/Pch/SecureRegisterAccess/Dxe/SraSmmDxe.c
CannonLakeSiliconPkg/Pch/SecureRegisterAccess/Dxe/SraSmmDxe.inf
CannonLakeSiliconPkg/Pch/SecureRegisterAccess/Dxe/SraSmmStub.c
CannonLakeSiliconPkg/Pch/SecureRegisterAccess/Dxe/SraSmmStub.inf
CannonLakeSiliconPkg/SiPkg.dec
CannonLakeSiliconPkg/SiPkgDxe.dsc
CannonLakeSiliconPkg/SystemAgent/AcpiTables/PegSsdt/PegCommon.asl
CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl
CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Ipu.asl
CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcSpdData.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c
ClientCommonPkg/Docs/ClientCommonPkgApi.chm
ClientCommonPkg/Docs/ClientCommonPkgApi.pdf
ClientSiliconPkg/Docs/ClientSiliconPkg.chm
ClientSiliconPkg/Docs/ClientSiliconPkg.pdf
