// Seed: 1677378671
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri id_3,
    input supply0 id_4,
    output tri0 id_5,
    input wor id_6,
    input wor id_7,
    input supply0 id_8
);
  wire  id_10;
  logic id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4
    , id_12,
    output wire id_5,
    input uwire id_6,
    output supply0 id_7,
    input supply0 id_8,
    output uwire id_9,
    input supply0 id_10
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_5,
      id_6,
      id_5,
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
