# MAX10 FPGA subsystem

This project implements a FIFO-based streaming interface exposed over a
32-bit FMC/SRAM-like bus for the STM32H745. Built with Intel Quartus.
