// Seed: 3887049055
module module_0 (
    input  wand id_0,
    input  wire id_1,
    output tri0 id_2,
    input  wand id_3,
    input  tri1 id_4
);
  assign id_2 = id_3;
  assign id_2 = id_0 | -1'b0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wire void id_1,
    input wire id_2,
    input tri id_3,
    output tri0 id_4,
    output tri id_5,
    input supply1 id_6,
    output tri id_7,
    input tri id_8,
    input tri1 id_9
    , id_20,
    output tri0 id_10,
    output supply1 id_11,
    output wire id_12,
    output wire id_13,
    input wire id_14,
    input wor id_15,
    output uwire id_16,
    input wire id_17,
    output uwire id_18
);
  assign id_16 = id_20 << id_15;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_11,
      id_9,
      id_6
  );
  assign id_12 = id_2;
endmodule
