Language File-Name             IP                Library             File-Path                                                                         
VHDL,    blk_mem_gen_v8_3.vhd, outputMemoryCore, blk_mem_gen_v8_3_1, ../../../ipstatic/blk_mem_gen_v8_3_1/simulation/blk_mem_gen_v8_3.vhd              
VHDL,    outputMemoryCore.vhd, outputMemoryCore, xil_defaultlib,     ../../../../PrimaProva.srcs/sources_1/ip/outputMemoryCore/sim/outputMemoryCore.vhd
