
*** Running vivado
    with args -log encrypt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source encrypt.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source encrypt.tcl -notrace
Command: synth_design -top encrypt -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14768 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 564.930 ; gain = 184.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'encrypt' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/encrypt.vhd:60]
INFO: [Synth 8-3491] module 'blake512' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:37' bound to instance 'blake512_inst' of component 'blake512' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/encrypt.vhd:168]
INFO: [Synth 8-638] synthesizing module 'blake512' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:51]
INFO: [Synth 8-3491] module 'reg_64_v00' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v00.vhd:34' bound to instance 'register_64_v00' of component 'reg_64_v00' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:472]
INFO: [Synth 8-638] synthesizing module 'reg_64_v00' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v00.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v00' (1#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v00.vhd:44]
INFO: [Synth 8-3491] module 'reg_64_v01' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v01.vhd:34' bound to instance 'register_64_v01' of component 'reg_64_v01' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:481]
INFO: [Synth 8-638] synthesizing module 'reg_64_v01' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v01.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v01' (2#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v01.vhd:44]
INFO: [Synth 8-3491] module 'reg_64_v02' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v02.vhd:34' bound to instance 'register_64_v02' of component 'reg_64_v02' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:490]
INFO: [Synth 8-638] synthesizing module 'reg_64_v02' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v02.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v02' (3#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v02.vhd:44]
INFO: [Synth 8-3491] module 'reg_64_v03' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v03.vhd:34' bound to instance 'register_64_v03' of component 'reg_64_v03' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:499]
INFO: [Synth 8-638] synthesizing module 'reg_64_v03' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v03.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v03' (4#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v03.vhd:44]
INFO: [Synth 8-3491] module 'reg_64_v04' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v04.vhd:34' bound to instance 'register_64_v04' of component 'reg_64_v04' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:508]
INFO: [Synth 8-638] synthesizing module 'reg_64_v04' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v04.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v04' (5#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v04.vhd:44]
INFO: [Synth 8-3491] module 'reg_64_v05' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v05.vhd:34' bound to instance 'register_64_v05' of component 'reg_64_v05' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:517]
INFO: [Synth 8-638] synthesizing module 'reg_64_v05' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v05.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v05' (6#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v05.vhd:44]
INFO: [Synth 8-3491] module 'reg_64_v06' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v06.vhd:34' bound to instance 'register_64_v06' of component 'reg_64_v06' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:526]
INFO: [Synth 8-638] synthesizing module 'reg_64_v06' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v06.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v06' (7#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v06.vhd:44]
INFO: [Synth 8-3491] module 'reg_64_v07' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v07.vhd:34' bound to instance 'register_64_v07' of component 'reg_64_v07' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:535]
INFO: [Synth 8-638] synthesizing module 'reg_64_v07' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v07.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v07' (8#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v07.vhd:44]
INFO: [Synth 8-3491] module 'reg_64_v08' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v08.vhd:34' bound to instance 'register_64_v08' of component 'reg_64_v08' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:544]
INFO: [Synth 8-638] synthesizing module 'reg_64_v08' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v08.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v08' (9#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v08.vhd:45]
INFO: [Synth 8-3491] module 'reg_64_v09' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v09.vhd:34' bound to instance 'register_64_v09' of component 'reg_64_v09' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:554]
INFO: [Synth 8-638] synthesizing module 'reg_64_v09' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v09.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v09' (10#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v09.vhd:45]
INFO: [Synth 8-3491] module 'reg_64_v10' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v10.vhd:34' bound to instance 'register_64_v10' of component 'reg_64_v10' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:564]
INFO: [Synth 8-638] synthesizing module 'reg_64_v10' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v10.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v10' (11#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v10.vhd:45]
INFO: [Synth 8-3491] module 'reg_64_v11' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v11.vhd:34' bound to instance 'register_64_v11' of component 'reg_64_v11' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:574]
INFO: [Synth 8-638] synthesizing module 'reg_64_v11' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v11.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v11' (12#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v11.vhd:45]
INFO: [Synth 8-3491] module 'reg_64_v12' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v12.vhd:34' bound to instance 'register_64_v12' of component 'reg_64_v12' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:584]
INFO: [Synth 8-638] synthesizing module 'reg_64_v12' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v12.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v12' (13#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v12.vhd:45]
INFO: [Synth 8-3491] module 'reg_64_v13' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v13.vhd:34' bound to instance 'register_64_v13' of component 'reg_64_v13' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:594]
INFO: [Synth 8-638] synthesizing module 'reg_64_v13' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v13.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v13' (14#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v13.vhd:45]
INFO: [Synth 8-3491] module 'reg_64_v14' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v14.vhd:34' bound to instance 'register_64_v14' of component 'reg_64_v14' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:604]
INFO: [Synth 8-638] synthesizing module 'reg_64_v14' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v14.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v14' (15#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v14.vhd:45]
INFO: [Synth 8-3491] module 'reg_64_v15' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v15.vhd:34' bound to instance 'register_64_v15' of component 'reg_64_v15' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:614]
INFO: [Synth 8-638] synthesizing module 'reg_64_v15' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v15.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'reg_64_v15' (16#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/reg_64_v15.vhd:45]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_r0_i0' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:624]
INFO: [Synth 8-638] synthesizing module 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'perm' (17#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:43]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_1_r0_i0' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:631]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_r0_i1' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:638]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_1_r0_i1' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:645]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_r0_i2' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:652]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_1_r0_i2' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:659]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_r0_i3' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:666]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_1_r0_i3' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:673]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_r0_i4' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:680]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_1_r0_i4' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:687]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_r0_i5' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:694]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_1_r0_i5' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:701]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_r0_i6' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:708]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_1_r0_i6' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:715]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_r0_i7' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:722]
INFO: [Synth 8-3491] module 'perm' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/perm.vhd:35' bound to instance 'perm_2i_1_r0_i7' of component 'perm' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:729]
INFO: [Synth 8-3491] module 'g_function' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/g_function_1.vhd:35' bound to instance 'g00_function' of component 'g_function' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:742]
INFO: [Synth 8-638] synthesizing module 'g_function' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/g_function_1.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'g_function' (18#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/g_function_1.vhd:50]
INFO: [Synth 8-3491] module 'g_function' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/g_function_1.vhd:35' bound to instance 'g01_function' of component 'g_function' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:762]
INFO: [Synth 8-3491] module 'g_function' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/g_function_1.vhd:35' bound to instance 'g02_function' of component 'g_function' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:782]
INFO: [Synth 8-3491] module 'g_function' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/g_function_1.vhd:35' bound to instance 'g03_function' of component 'g_function' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:802]
INFO: [Synth 8-3491] module 'g_function' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/g_function_1.vhd:35' bound to instance 'g04_function' of component 'g_function' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:822]
INFO: [Synth 8-3491] module 'g_function' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/g_function_1.vhd:35' bound to instance 'g05_function' of component 'g_function' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:842]
INFO: [Synth 8-3491] module 'g_function' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/g_function_1.vhd:35' bound to instance 'g06_function' of component 'g_function' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:862]
INFO: [Synth 8-3491] module 'g_function' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/g_function_1.vhd:35' bound to instance 'g07_function' of component 'g_function' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:882]
INFO: [Synth 8-3491] module 'round_f_controller' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/round_f_controller.vhd:34' bound to instance 'controller' of component 'round_f_controller' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:897]
INFO: [Synth 8-638] synthesizing module 'round_f_controller' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/round_f_controller.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'round_f_controller' (19#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/round_f_controller.vhd:47]
INFO: [Synth 8-3491] module 'mux2_1' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/mux2_1.vhd:34' bound to instance 'hash64_00' of component 'mux2_1' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:920]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/mux2_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (20#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/mux2_1.vhd:43]
INFO: [Synth 8-3491] module 'mux2_1' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/mux2_1.vhd:34' bound to instance 'hash64_01' of component 'mux2_1' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:928]
INFO: [Synth 8-3491] module 'mux2_1' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/mux2_1.vhd:34' bound to instance 'hash64_02' of component 'mux2_1' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:936]
INFO: [Synth 8-3491] module 'mux2_1' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/mux2_1.vhd:34' bound to instance 'hash64_03' of component 'mux2_1' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:945]
INFO: [Synth 8-3491] module 'mux2_1' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/mux2_1.vhd:34' bound to instance 'hash64_04' of component 'mux2_1' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:953]
INFO: [Synth 8-3491] module 'mux2_1' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/mux2_1.vhd:34' bound to instance 'hash64_05' of component 'mux2_1' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:961]
INFO: [Synth 8-3491] module 'mux2_1' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/mux2_1.vhd:34' bound to instance 'hash64_06' of component 'mux2_1' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:969]
INFO: [Synth 8-3491] module 'mux2_1' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/imports/new/mux2_1.vhd:34' bound to instance 'hash64_07' of component 'mux2_1' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:977]
INFO: [Synth 8-256] done synthesizing module 'blake512' (21#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/blake512.vhd:51]
INFO: [Synth 8-3491] module 'omd_controller' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/new/omd_controller.vhd:36' bound to instance 'omd_controller_inst' of component 'omd_controller' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/encrypt.vhd:180]
INFO: [Synth 8-638] synthesizing module 'omd_controller' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/omd_controller.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'omd_controller' (22#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/omd_controller.vhd:56]
INFO: [Synth 8-3491] module 'mux2_1_1024' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/new/mux2_1_1024.vhd:34' bound to instance 'mux_msg_blake' of component 'mux2_1_1024' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/encrypt.vhd:201]
INFO: [Synth 8-638] synthesizing module 'mux2_1_1024' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/mux2_1_1024.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2_1_1024' (23#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/mux2_1_1024.vhd:41]
INFO: [Synth 8-3491] module 'mux2_1_512' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/new/mux2_1_512.vhd:34' bound to instance 'mux_IV512_blake' of component 'mux2_1_512' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/encrypt.vhd:208]
INFO: [Synth 8-638] synthesizing module 'mux2_1_512' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/mux2_1_512.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux2_1_512' (24#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/mux2_1_512.vhd:41]
INFO: [Synth 8-3491] module 'ram256x512' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/new/ram256x512.vhd:28' bound to instance 'ram_delta' of component 'ram256x512' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/encrypt.vhd:216]
INFO: [Synth 8-638] synthesizing module 'ram256x512' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/ram256x512.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ram256x512' (25#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/ram256x512.vhd:37]
INFO: [Synth 8-3491] module 'reg_en_1024' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/new/reg_en_1024.vhd:34' bound to instance 'register_msg' of component 'reg_en_1024' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/encrypt.vhd:227]
INFO: [Synth 8-638] synthesizing module 'reg_en_1024' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/reg_en_1024.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'reg_en_1024' (26#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/reg_en_1024.vhd:42]
INFO: [Synth 8-3491] module 'reg_en_512' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/new/reg_en_512.vhd:34' bound to instance 'register_ctxt' of component 'reg_en_512' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/encrypt.vhd:235]
INFO: [Synth 8-638] synthesizing module 'reg_en_512' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/reg_en_512.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'reg_en_512' (27#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/reg_en_512.vhd:42]
INFO: [Synth 8-3491] module 'reg_en_512' declared at 'D:/Projects/2019/OMD/template/template.srcs/sources_1/new/reg_en_512.vhd:34' bound to instance 'register_tage' of component 'reg_en_512' [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/encrypt.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'encrypt' (28#1) [D:/Projects/2019/OMD/template/template.srcs/sources_1/new/encrypt.vhd:60]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 629.910 ; gain = 249.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 629.910 ; gain = 249.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 629.910 ; gain = 249.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'round_f_controller'
INFO: [Synth 8-5546] ROM "en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "round_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'omd_controller'
INFO: [Synth 8-5546] ROM "rd_addr_ram_delta_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_en_msg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sel_mux_blake" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "START_BLAKE" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "CTXT_CTRL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CTXT_DATA_VALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PTXT_RDY" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE8 |                            00000 |                            00000
                 iSTATE6 |                            00001 |                            00001
                 iSTATE4 |                            00010 |                            00010
                 iSTATE2 |                            00011 |                            00011
                iSTATE15 |                            00100 |                            00100
                iSTATE14 |                            00101 |                            00101
                iSTATE11 |                            00110 |                            00110
                iSTATE10 |                            00111 |                            00111
                iSTATE13 |                            01000 |                            01000
                iSTATE12 |                            01001 |                            01001
                 iSTATE9 |                            01010 |                            01010
                 iSTATE7 |                            01011 |                            01011
                 iSTATE1 |                            01100 |                            01100
                 iSTATE0 |                            01101 |                            01101
                  iSTATE |                            01110 |                            01110
                iSTATE16 |                            01111 |                            01111
                 iSTATE5 |                            10000 |                            10000
                 iSTATE3 |                            10001 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'round_f_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE14 |                            00000 |                            00000
                iSTATE11 |                            00001 |                            00001
                 iSTATE6 |                            00010 |                            00010
                 iSTATE4 |                            00011 |                            00011
                iSTATE27 |                            00100 |                            00100
                iSTATE25 |                            00101 |                            00101
                iSTATE20 |                            00110 |                            00110
                iSTATE17 |                            00111 |                            00111
                iSTATE23 |                            01000 |                            01000
                iSTATE22 |                            01001 |                            01001
                iSTATE15 |                            01010 |                            01010
                iSTATE13 |                            01011 |                            01011
                 iSTATE3 |                            01100 |                            01100
                 iSTATE2 |                            01101 |                            01101
                  iSTATE |                            01110 |                            01110
                iSTATE26 |                            01111 |                            01111
                 iSTATE7 |                            10000 |                            10000
                iSTATE18 |                            10001 |                            11000
                iSTATE16 |                            10010 |                            11001
                 iSTATE9 |                            10011 |                            11010
                 iSTATE8 |                            10100 |                            11011
                 iSTATE1 |                            10101 |                            11100
                 iSTATE0 |                            10110 |                            11101
                iSTATE24 |                            10111 |                            11110
                 iSTATE5 |                            11000 |                            10001
                iSTATE21 |                            11001 |                            10100
                iSTATE19 |                            11010 |                            10101
                iSTATE12 |                            11011 |                            10110
                iSTATE10 |                            11100 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'omd_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1984.938 ; gain = 1604.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |blake512__GB0          |           1|     32640|
|2     |case__109_blake512__GD |           1|     16320|
|3     |blake512__GB2          |           1|     32640|
|4     |blake512__GB3          |           1|     32640|
|5     |blake512__GB4          |           1|     32640|
|6     |blake512__GB5          |           1|     32640|
|7     |case__117_blake512__GD |           1|     16320|
|8     |blake512__GB7          |           1|     32640|
|9     |case__133_blake512__GD |           1|     16320|
|10    |case__157_blake512__GD |           1|     16320|
|11    |blake512__GB10         |           1|     32640|
|12    |case__142_blake512__GD |           1|     16320|
|13    |blake512__GB12         |           1|     32640|
|14    |blake512__GB13         |           1|     32640|
|15    |blake512__GB14         |           1|     32640|
|16    |blake512__GB15         |           1|     32640|
|17    |case__150_blake512__GD |           1|     16320|
|18    |blake512__GB17         |           1|     32640|
|19    |case__70_blake512__GD  |           1|     16320|
|20    |case__86_blake512__GD  |           1|     16320|
|21    |blake512__GB20         |           1|     32640|
|22    |case__159_blake512__GD |           1|     16320|
|23    |blake512__GB22         |           1|     32640|
|24    |blake512__GB23         |           1|     32640|
|25    |blake512__GB24         |           1|     32640|
|26    |blake512__GB25         |           1|     32640|
|27    |case__167_blake512__GD |           1|     16320|
|28    |blake512__GB27         |           1|     32640|
|29    |case__175_blake512__GD |           1|     16320|
|30    |case__183_blake512__GD |           1|     16320|
|31    |blake512__GB30         |           1|     33536|
|32    |blake512__GB31         |           1|     16768|
|33    |blake512__GB32         |           1|     33536|
|34    |blake512__GB33         |           1|     33536|
|35    |blake512__GB34         |           1|     33536|
|36    |blake512__GB35         |           1|     33088|
|37    |blake512__GB36         |           1|     16768|
|38    |blake512__GB37         |           1|     27008|
|39    |blake512__GB38         |           1|      7169|
|40    |blake512__GB39         |           1|      9675|
|41    |blake512__GB40         |           1|     13066|
|42    |blake512__GB41         |           1|     32640|
|43    |blake512__GB42         |           1|     16768|
|44    |blake512__GB43         |           1|     16768|
|45    |blake512__GB44         |           1|     32640|
|46    |case__147_blake512__GD |           1|     16320|
|47    |blake512__GB46         |           1|     32640|
|48    |blake512__GB47         |           1|     32640|
|49    |blake512__GB48         |           1|     32640|
|50    |blake512__GB49         |           1|     32640|
|51    |case__171_blake512__GD |           1|     16320|
|52    |blake512__GB51         |           1|     32640|
|53    |case__123_blake512__GD |           1|     16320|
|54    |case__99_blake512__GD  |           1|     16320|
|55    |blake512__GB54         |           1|     32640|
|56    |case__154_blake512__GD |           1|     16320|
|57    |blake512__GB56         |           1|     32640|
|58    |blake512__GB57         |           1|     32640|
|59    |blake512__GB58         |           1|     32640|
|60    |blake512__GB59         |           1|     32640|
|61    |case__122_blake512__GD |           1|     16320|
|62    |blake512__GB61         |           1|     32640|
|63    |case__82_blake512__GD  |           1|     16320|
|64    |case__58_blake512__GD  |           1|     16320|
|65    |blake512__GB64         |           1|     32640|
|66    |case__161_blake512__GD |           1|     16320|
|67    |case__145_blake512__GD |           1|     16320|
|68    |blake512__GB67         |           1|     32640|
|69    |blake512__GB68         |           1|     32640|
|70    |case__152_blake512__GD |           1|     16320|
|71    |blake512__GB70         |           1|     32640|
|72    |blake512__GB71         |           1|     32640|
|73    |case__168_blake512__GD |           1|     16320|
|74    |blake512__GB73         |           1|     32640|
|75    |case__56_blake512__GD  |           1|     16320|
|76    |case__104_blake512__GD |           1|     16320|
|77    |blake512__GB76         |           1|     32640|
|78    |blake512__GB77         |           1|     32640|
|79    |case__81_blake512__GD  |           1|     16320|
|80    |blake512__GB79         |           1|     32640|
|81    |blake512__GB80         |           1|     32640|
|82    |case__72_blake512__GD  |           1|     16320|
|83    |case__64_blake512__GD  |           1|     16320|
|84    |blake512__GB83         |           1|     32640|
|85    |case__121_blake512__GD |           1|     16320|
|86    |encrypt__GC0           |           1|      5547|
+------+-----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 16    
	   2 Input     64 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input    512 Bit         XORs := 3     
	   4 Input     64 Bit         XORs := 8     
	   2 Input     64 Bit         XORs := 56    
+---Registers : 
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 4     
	               64 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 24    
	  29 Input      8 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  18 Input      1 Bit        Muxes := 10    
	  29 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module encrypt 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    512 Bit         XORs := 3     
Module mux2_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module mux2_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module mux2_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module g_function__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 6     
Module mux2_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module g_function__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 6     
Module g_function__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 6     
Module g_function__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 6     
Module mux2_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module reg_64_v01 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux2_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module g_function__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 6     
Module g_function__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 6     
Module g_function__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 6     
Module mux2_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module reg_64_v00 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module g_function 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 6     
Module reg_64_v09 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v03 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v04 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v02 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v05 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v06 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v08 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg_64_v07 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module round_f_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  18 Input      5 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 10    
Module blake512 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     64 Bit         XORs := 8     
+---Registers : 
	              512 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module omd_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  29 Input      8 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 20    
Module mux2_1_1024 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
Module mux2_1_512 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
Module ram256x512 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module reg_en_1024 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
Module reg_en_512__1 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
Module reg_en_512 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
