read -sv run_verilog_mid/adder_32b_8_86_c700baed6789967b4c46fbf164e56627.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_86_c700baed6789967b4c46fbf164e56627_yosys.v
