`timescale 1ns / 1ps


module modcnt_1to6( input wire clk, rst, inc, output reg [2:0] Q, output wire tc

    );
    always@(posedge clk)
        if(rst)
            Q<= 3'b001;
         else if (inc) begin
            Q <= Q+1;
            if(Q == 3'B110)
                Q<=3'B001;
          end
     assign tc = (Q ==3'B110 && inc) ?1:0;
               
endmodule
