
nucleo-f303k8-library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d98  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002f20  08002f20  00012f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f58  08002f58  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08002f58  08002f58  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f58  08002f58  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f58  08002f58  00012f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f5c  08002f5c  00012f5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08002f60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020018  2**0
                  CONTENTS
 10 .bss          00000108  20000018  20000018  00020018  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000120  20000120  00020018  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a1f9  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001447  00000000  00000000  0002a241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000800  00000000  00000000  0002b688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000788  00000000  00000000  0002be88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019c44  00000000  00000000  0002c610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a270  00000000  00000000  00046254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00098c39  00000000  00000000  000504c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000e90fd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000208c  00000000  00000000  000e9150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000018 	.word	0x20000018
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002f08 	.word	0x08002f08

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000001c 	.word	0x2000001c
 80001c4:	08002f08 	.word	0x08002f08

080001c8 <sendSPIdata>:
/*
 * @param  hspi to a SPI_HandleTypeDef structure that contains
 *               the configuration information for SPI module.
 * @param  Data address to data buffer
 */
{
 80001c8:	b084      	sub	sp, #16
 80001ca:	b580      	push	{r7, lr}
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	f107 0c08 	add.w	ip, r7, #8
 80001d2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	// clear the shift register buffer
	HAL_GPIO_WritePin(REGISTER_PORT, MASTER_CLEAR_PIN, GPIO_PIN_RESET);	// Low Active
 80001d6:	2200      	movs	r2, #0
 80001d8:	2110      	movs	r1, #16
 80001da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001de:	f000 fd23 	bl	8000c28 <HAL_GPIO_WritePin>

	// open shift register buffer
	HAL_GPIO_WritePin(REGISTER_PORT, MASTER_CLEAR_PIN, GPIO_PIN_SET);
 80001e2:	2201      	movs	r2, #1
 80001e4:	2110      	movs	r1, #16
 80001e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001ea:	f000 fd1d 	bl	8000c28 <HAL_GPIO_WritePin>

	// transmit data
	HAL_SPI_Transmit(&hspi1, &data[0], BYTE_SIZE, 10); 					//controls SPI1_MOSI and SPI1_SCLK
 80001ee:	230a      	movs	r3, #10
 80001f0:	2201      	movs	r2, #1
 80001f2:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80001f4:	f107 0008 	add.w	r0, r7, #8
 80001f8:	f002 f845 	bl	8002286 <HAL_SPI_Transmit>

	// parallel load into storage register
	HAL_GPIO_WritePin(REGISTER_PORT, STORAGE_REGISTER_CLOCK_PIN, GPIO_PIN_SET);
 80001fc:	2201      	movs	r2, #1
 80001fe:	2140      	movs	r1, #64	; 0x40
 8000200:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000204:	f000 fd10 	bl	8000c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(REGISTER_PORT, STORAGE_REGISTER_CLOCK_PIN, GPIO_PIN_RESET);
 8000208:	2200      	movs	r2, #0
 800020a:	2140      	movs	r1, #64	; 0x40
 800020c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000210:	f000 fd0a 	bl	8000c28 <HAL_GPIO_WritePin>
}
 8000214:	bf00      	nop
 8000216:	46bd      	mov	sp, r7
 8000218:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b097      	sub	sp, #92	; 0x5c
 8000224:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fa1d 	bl	8000664 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f81d 	bl	8000268 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f8c5 	bl	80003bc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000232:	f000 f893 	bl	800035c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000236:	f000 f853 	bl	80002e0 <MX_SPI1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */	// ----------------------------------------------------------------------------------
  while (1)
  {
    /* USER CODE END WHILE */
	  sendSPIdata(hspi1, &SPIdata[8]);
 800023a:	4c09      	ldr	r4, [pc, #36]	; (8000260 <main+0x40>)
 800023c:	4b09      	ldr	r3, [pc, #36]	; (8000264 <main+0x44>)
 800023e:	9315      	str	r3, [sp, #84]	; 0x54
 8000240:	4668      	mov	r0, sp
 8000242:	f104 0310 	add.w	r3, r4, #16
 8000246:	2254      	movs	r2, #84	; 0x54
 8000248:	4619      	mov	r1, r3
 800024a:	f002 fe47 	bl	8002edc <memcpy>
 800024e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000252:	f7ff ffb9 	bl	80001c8 <sendSPIdata>
	  HAL_Delay(500);
 8000256:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800025a:	f000 fa69 	bl	8000730 <HAL_Delay>
	  sendSPIdata(hspi1, &SPIdata[8]);
 800025e:	e7ec      	b.n	800023a <main+0x1a>
 8000260:	20000034 	.word	0x20000034
 8000264:	20000008 	.word	0x20000008

08000268 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b090      	sub	sp, #64	; 0x40
 800026c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026e:	f107 0318 	add.w	r3, r7, #24
 8000272:	2228      	movs	r2, #40	; 0x28
 8000274:	2100      	movs	r1, #0
 8000276:	4618      	mov	r0, r3
 8000278:	f002 fe3e 	bl	8002ef8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800027c:	1d3b      	adds	r3, r7, #4
 800027e:	2200      	movs	r2, #0
 8000280:	601a      	str	r2, [r3, #0]
 8000282:	605a      	str	r2, [r3, #4]
 8000284:	609a      	str	r2, [r3, #8]
 8000286:	60da      	str	r2, [r3, #12]
 8000288:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800028a:	2302      	movs	r3, #2
 800028c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028e:	2301      	movs	r3, #1
 8000290:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000292:	2310      	movs	r3, #16
 8000294:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000296:	2300      	movs	r3, #0
 8000298:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029a:	f107 0318 	add.w	r3, r7, #24
 800029e:	4618      	mov	r0, r3
 80002a0:	f000 fcda 	bl	8000c58 <HAL_RCC_OscConfig>
 80002a4:	4603      	mov	r3, r0
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d001      	beq.n	80002ae <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002aa:	f000 f8c5 	bl	8000438 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ae:	230f      	movs	r3, #15
 80002b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002b2:	2300      	movs	r3, #0
 80002b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002b6:	2300      	movs	r3, #0
 80002b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ba:	2300      	movs	r3, #0
 80002bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002be:	2300      	movs	r3, #0
 80002c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002c2:	1d3b      	adds	r3, r7, #4
 80002c4:	2100      	movs	r1, #0
 80002c6:	4618      	mov	r0, r3
 80002c8:	f001 fd04 	bl	8001cd4 <HAL_RCC_ClockConfig>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002d2:	f000 f8b1 	bl	8000438 <Error_Handler>
  }
}
 80002d6:	bf00      	nop
 80002d8:	3740      	adds	r7, #64	; 0x40
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
	...

080002e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002e4:	4b1b      	ldr	r3, [pc, #108]	; (8000354 <MX_SPI1_Init+0x74>)
 80002e6:	4a1c      	ldr	r2, [pc, #112]	; (8000358 <MX_SPI1_Init+0x78>)
 80002e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002ea:	4b1a      	ldr	r3, [pc, #104]	; (8000354 <MX_SPI1_Init+0x74>)
 80002ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80002f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002f2:	4b18      	ldr	r3, [pc, #96]	; (8000354 <MX_SPI1_Init+0x74>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80002f8:	4b16      	ldr	r3, [pc, #88]	; (8000354 <MX_SPI1_Init+0x74>)
 80002fa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80002fe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000300:	4b14      	ldr	r3, [pc, #80]	; (8000354 <MX_SPI1_Init+0x74>)
 8000302:	2200      	movs	r2, #0
 8000304:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000306:	4b13      	ldr	r3, [pc, #76]	; (8000354 <MX_SPI1_Init+0x74>)
 8000308:	2200      	movs	r2, #0
 800030a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800030c:	4b11      	ldr	r3, [pc, #68]	; (8000354 <MX_SPI1_Init+0x74>)
 800030e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000312:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000314:	4b0f      	ldr	r3, [pc, #60]	; (8000354 <MX_SPI1_Init+0x74>)
 8000316:	2200      	movs	r2, #0
 8000318:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800031a:	4b0e      	ldr	r3, [pc, #56]	; (8000354 <MX_SPI1_Init+0x74>)
 800031c:	2200      	movs	r2, #0
 800031e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000320:	4b0c      	ldr	r3, [pc, #48]	; (8000354 <MX_SPI1_Init+0x74>)
 8000322:	2200      	movs	r2, #0
 8000324:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000326:	4b0b      	ldr	r3, [pc, #44]	; (8000354 <MX_SPI1_Init+0x74>)
 8000328:	2200      	movs	r2, #0
 800032a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800032c:	4b09      	ldr	r3, [pc, #36]	; (8000354 <MX_SPI1_Init+0x74>)
 800032e:	2207      	movs	r2, #7
 8000330:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000332:	4b08      	ldr	r3, [pc, #32]	; (8000354 <MX_SPI1_Init+0x74>)
 8000334:	2200      	movs	r2, #0
 8000336:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000338:	4b06      	ldr	r3, [pc, #24]	; (8000354 <MX_SPI1_Init+0x74>)
 800033a:	2208      	movs	r2, #8
 800033c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800033e:	4805      	ldr	r0, [pc, #20]	; (8000354 <MX_SPI1_Init+0x74>)
 8000340:	f001 fefe 	bl	8002140 <HAL_SPI_Init>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800034a:	f000 f875 	bl	8000438 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800034e:	bf00      	nop
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	20000034 	.word	0x20000034
 8000358:	40013000 	.word	0x40013000

0800035c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000360:	4b14      	ldr	r3, [pc, #80]	; (80003b4 <MX_USART2_UART_Init+0x58>)
 8000362:	4a15      	ldr	r2, [pc, #84]	; (80003b8 <MX_USART2_UART_Init+0x5c>)
 8000364:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000366:	4b13      	ldr	r3, [pc, #76]	; (80003b4 <MX_USART2_UART_Init+0x58>)
 8000368:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800036c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800036e:	4b11      	ldr	r3, [pc, #68]	; (80003b4 <MX_USART2_UART_Init+0x58>)
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000374:	4b0f      	ldr	r3, [pc, #60]	; (80003b4 <MX_USART2_UART_Init+0x58>)
 8000376:	2200      	movs	r2, #0
 8000378:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800037a:	4b0e      	ldr	r3, [pc, #56]	; (80003b4 <MX_USART2_UART_Init+0x58>)
 800037c:	2200      	movs	r2, #0
 800037e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000380:	4b0c      	ldr	r3, [pc, #48]	; (80003b4 <MX_USART2_UART_Init+0x58>)
 8000382:	220c      	movs	r2, #12
 8000384:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000386:	4b0b      	ldr	r3, [pc, #44]	; (80003b4 <MX_USART2_UART_Init+0x58>)
 8000388:	2200      	movs	r2, #0
 800038a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800038c:	4b09      	ldr	r3, [pc, #36]	; (80003b4 <MX_USART2_UART_Init+0x58>)
 800038e:	2200      	movs	r2, #0
 8000390:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000392:	4b08      	ldr	r3, [pc, #32]	; (80003b4 <MX_USART2_UART_Init+0x58>)
 8000394:	2200      	movs	r2, #0
 8000396:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000398:	4b06      	ldr	r3, [pc, #24]	; (80003b4 <MX_USART2_UART_Init+0x58>)
 800039a:	2200      	movs	r2, #0
 800039c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800039e:	4805      	ldr	r0, [pc, #20]	; (80003b4 <MX_USART2_UART_Init+0x58>)
 80003a0:	f002 fa44 	bl	800282c <HAL_UART_Init>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d001      	beq.n	80003ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80003aa:	f000 f845 	bl	8000438 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003ae:	bf00      	nop
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	20000098 	.word	0x20000098
 80003b8:	40004400 	.word	0x40004400

080003bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b088      	sub	sp, #32
 80003c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c2:	f107 030c 	add.w	r3, r7, #12
 80003c6:	2200      	movs	r2, #0
 80003c8:	601a      	str	r2, [r3, #0]
 80003ca:	605a      	str	r2, [r3, #4]
 80003cc:	609a      	str	r2, [r3, #8]
 80003ce:	60da      	str	r2, [r3, #12]
 80003d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003d2:	4b18      	ldr	r3, [pc, #96]	; (8000434 <MX_GPIO_Init+0x78>)
 80003d4:	695b      	ldr	r3, [r3, #20]
 80003d6:	4a17      	ldr	r2, [pc, #92]	; (8000434 <MX_GPIO_Init+0x78>)
 80003d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003dc:	6153      	str	r3, [r2, #20]
 80003de:	4b15      	ldr	r3, [pc, #84]	; (8000434 <MX_GPIO_Init+0x78>)
 80003e0:	695b      	ldr	r3, [r3, #20]
 80003e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003e6:	60bb      	str	r3, [r7, #8]
 80003e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ea:	4b12      	ldr	r3, [pc, #72]	; (8000434 <MX_GPIO_Init+0x78>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	4a11      	ldr	r2, [pc, #68]	; (8000434 <MX_GPIO_Init+0x78>)
 80003f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003f4:	6153      	str	r3, [r2, #20]
 80003f6:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <MX_GPIO_Init+0x78>)
 80003f8:	695b      	ldr	r3, [r3, #20]
 80003fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003fe:	607b      	str	r3, [r7, #4]
 8000400:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8000402:	2200      	movs	r2, #0
 8000404:	2150      	movs	r1, #80	; 0x50
 8000406:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800040a:	f000 fc0d 	bl	8000c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800040e:	2350      	movs	r3, #80	; 0x50
 8000410:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000412:	2301      	movs	r3, #1
 8000414:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000416:	2300      	movs	r3, #0
 8000418:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800041a:	2300      	movs	r3, #0
 800041c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800041e:	f107 030c 	add.w	r3, r7, #12
 8000422:	4619      	mov	r1, r3
 8000424:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000428:	f000 fa8c 	bl	8000944 <HAL_GPIO_Init>

}
 800042c:	bf00      	nop
 800042e:	3720      	adds	r7, #32
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	40021000 	.word	0x40021000

08000438 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800043c:	b672      	cpsid	i
}
 800043e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000440:	e7fe      	b.n	8000440 <Error_Handler+0x8>
	...

08000444 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800044a:	4b0f      	ldr	r3, [pc, #60]	; (8000488 <HAL_MspInit+0x44>)
 800044c:	699b      	ldr	r3, [r3, #24]
 800044e:	4a0e      	ldr	r2, [pc, #56]	; (8000488 <HAL_MspInit+0x44>)
 8000450:	f043 0301 	orr.w	r3, r3, #1
 8000454:	6193      	str	r3, [r2, #24]
 8000456:	4b0c      	ldr	r3, [pc, #48]	; (8000488 <HAL_MspInit+0x44>)
 8000458:	699b      	ldr	r3, [r3, #24]
 800045a:	f003 0301 	and.w	r3, r3, #1
 800045e:	607b      	str	r3, [r7, #4]
 8000460:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000462:	4b09      	ldr	r3, [pc, #36]	; (8000488 <HAL_MspInit+0x44>)
 8000464:	69db      	ldr	r3, [r3, #28]
 8000466:	4a08      	ldr	r2, [pc, #32]	; (8000488 <HAL_MspInit+0x44>)
 8000468:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800046c:	61d3      	str	r3, [r2, #28]
 800046e:	4b06      	ldr	r3, [pc, #24]	; (8000488 <HAL_MspInit+0x44>)
 8000470:	69db      	ldr	r3, [r3, #28]
 8000472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000476:	603b      	str	r3, [r7, #0]
 8000478:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800047a:	bf00      	nop
 800047c:	370c      	adds	r7, #12
 800047e:	46bd      	mov	sp, r7
 8000480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop
 8000488:	40021000 	.word	0x40021000

0800048c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b08a      	sub	sp, #40	; 0x28
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000494:	f107 0314 	add.w	r3, r7, #20
 8000498:	2200      	movs	r2, #0
 800049a:	601a      	str	r2, [r3, #0]
 800049c:	605a      	str	r2, [r3, #4]
 800049e:	609a      	str	r2, [r3, #8]
 80004a0:	60da      	str	r2, [r3, #12]
 80004a2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4a17      	ldr	r2, [pc, #92]	; (8000508 <HAL_SPI_MspInit+0x7c>)
 80004aa:	4293      	cmp	r3, r2
 80004ac:	d128      	bne.n	8000500 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80004ae:	4b17      	ldr	r3, [pc, #92]	; (800050c <HAL_SPI_MspInit+0x80>)
 80004b0:	699b      	ldr	r3, [r3, #24]
 80004b2:	4a16      	ldr	r2, [pc, #88]	; (800050c <HAL_SPI_MspInit+0x80>)
 80004b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80004b8:	6193      	str	r3, [r2, #24]
 80004ba:	4b14      	ldr	r3, [pc, #80]	; (800050c <HAL_SPI_MspInit+0x80>)
 80004bc:	699b      	ldr	r3, [r3, #24]
 80004be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80004c2:	613b      	str	r3, [r7, #16]
 80004c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004c6:	4b11      	ldr	r3, [pc, #68]	; (800050c <HAL_SPI_MspInit+0x80>)
 80004c8:	695b      	ldr	r3, [r3, #20]
 80004ca:	4a10      	ldr	r2, [pc, #64]	; (800050c <HAL_SPI_MspInit+0x80>)
 80004cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004d0:	6153      	str	r3, [r2, #20]
 80004d2:	4b0e      	ldr	r3, [pc, #56]	; (800050c <HAL_SPI_MspInit+0x80>)
 80004d4:	695b      	ldr	r3, [r3, #20]
 80004d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004da:	60fb      	str	r3, [r7, #12]
 80004dc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80004de:	23a0      	movs	r3, #160	; 0xa0
 80004e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004e2:	2302      	movs	r3, #2
 80004e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e6:	2300      	movs	r3, #0
 80004e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004ea:	2303      	movs	r3, #3
 80004ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80004ee:	2305      	movs	r3, #5
 80004f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f2:	f107 0314 	add.w	r3, r7, #20
 80004f6:	4619      	mov	r1, r3
 80004f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004fc:	f000 fa22 	bl	8000944 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000500:	bf00      	nop
 8000502:	3728      	adds	r7, #40	; 0x28
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	40013000 	.word	0x40013000
 800050c:	40021000 	.word	0x40021000

08000510 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b08a      	sub	sp, #40	; 0x28
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000518:	f107 0314 	add.w	r3, r7, #20
 800051c:	2200      	movs	r2, #0
 800051e:	601a      	str	r2, [r3, #0]
 8000520:	605a      	str	r2, [r3, #4]
 8000522:	609a      	str	r2, [r3, #8]
 8000524:	60da      	str	r2, [r3, #12]
 8000526:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a18      	ldr	r2, [pc, #96]	; (8000590 <HAL_UART_MspInit+0x80>)
 800052e:	4293      	cmp	r3, r2
 8000530:	d129      	bne.n	8000586 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000532:	4b18      	ldr	r3, [pc, #96]	; (8000594 <HAL_UART_MspInit+0x84>)
 8000534:	69db      	ldr	r3, [r3, #28]
 8000536:	4a17      	ldr	r2, [pc, #92]	; (8000594 <HAL_UART_MspInit+0x84>)
 8000538:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800053c:	61d3      	str	r3, [r2, #28]
 800053e:	4b15      	ldr	r3, [pc, #84]	; (8000594 <HAL_UART_MspInit+0x84>)
 8000540:	69db      	ldr	r3, [r3, #28]
 8000542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000546:	613b      	str	r3, [r7, #16]
 8000548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800054a:	4b12      	ldr	r3, [pc, #72]	; (8000594 <HAL_UART_MspInit+0x84>)
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	4a11      	ldr	r2, [pc, #68]	; (8000594 <HAL_UART_MspInit+0x84>)
 8000550:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000554:	6153      	str	r3, [r2, #20]
 8000556:	4b0f      	ldr	r3, [pc, #60]	; (8000594 <HAL_UART_MspInit+0x84>)
 8000558:	695b      	ldr	r3, [r3, #20]
 800055a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800055e:	60fb      	str	r3, [r7, #12]
 8000560:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000562:	f248 0304 	movw	r3, #32772	; 0x8004
 8000566:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000568:	2302      	movs	r3, #2
 800056a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056c:	2300      	movs	r3, #0
 800056e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000570:	2303      	movs	r3, #3
 8000572:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000574:	2307      	movs	r3, #7
 8000576:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000578:	f107 0314 	add.w	r3, r7, #20
 800057c:	4619      	mov	r1, r3
 800057e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000582:	f000 f9df 	bl	8000944 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000586:	bf00      	nop
 8000588:	3728      	adds	r7, #40	; 0x28
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	40004400 	.word	0x40004400
 8000594:	40021000 	.word	0x40021000

08000598 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800059c:	e7fe      	b.n	800059c <NMI_Handler+0x4>

0800059e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005a2:	e7fe      	b.n	80005a2 <HardFault_Handler+0x4>

080005a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005a8:	e7fe      	b.n	80005a8 <MemManage_Handler+0x4>

080005aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005ae:	e7fe      	b.n	80005ae <BusFault_Handler+0x4>

080005b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005b4:	e7fe      	b.n	80005b4 <UsageFault_Handler+0x4>

080005b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005b6:	b480      	push	{r7}
 80005b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005ba:	bf00      	nop
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr

080005c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005c8:	bf00      	nop
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr

080005d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005d2:	b480      	push	{r7}
 80005d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005d6:	bf00      	nop
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr

080005e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005e4:	f000 f884 	bl	80006f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005e8:	bf00      	nop
 80005ea:	bd80      	pop	{r7, pc}

080005ec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <SystemInit+0x20>)
 80005f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005f6:	4a05      	ldr	r2, [pc, #20]	; (800060c <SystemInit+0x20>)
 80005f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000600:	bf00      	nop
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000610:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000648 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000614:	480d      	ldr	r0, [pc, #52]	; (800064c <LoopForever+0x6>)
  ldr r1, =_edata
 8000616:	490e      	ldr	r1, [pc, #56]	; (8000650 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000618:	4a0e      	ldr	r2, [pc, #56]	; (8000654 <LoopForever+0xe>)
  movs r3, #0
 800061a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800061c:	e002      	b.n	8000624 <LoopCopyDataInit>

0800061e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800061e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000620:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000622:	3304      	adds	r3, #4

08000624 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000624:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000626:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000628:	d3f9      	bcc.n	800061e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800062a:	4a0b      	ldr	r2, [pc, #44]	; (8000658 <LoopForever+0x12>)
  ldr r4, =_ebss
 800062c:	4c0b      	ldr	r4, [pc, #44]	; (800065c <LoopForever+0x16>)
  movs r3, #0
 800062e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000630:	e001      	b.n	8000636 <LoopFillZerobss>

08000632 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000632:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000634:	3204      	adds	r2, #4

08000636 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000636:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000638:	d3fb      	bcc.n	8000632 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800063a:	f7ff ffd7 	bl	80005ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800063e:	f002 fc29 	bl	8002e94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000642:	f7ff fded 	bl	8000220 <main>

08000646 <LoopForever>:

LoopForever:
    b LoopForever
 8000646:	e7fe      	b.n	8000646 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000648:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800064c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000650:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000654:	08002f60 	.word	0x08002f60
  ldr r2, =_sbss
 8000658:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 800065c:	20000120 	.word	0x20000120

08000660 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000660:	e7fe      	b.n	8000660 <ADC1_2_IRQHandler>
	...

08000664 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000668:	4b08      	ldr	r3, [pc, #32]	; (800068c <HAL_Init+0x28>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a07      	ldr	r2, [pc, #28]	; (800068c <HAL_Init+0x28>)
 800066e:	f043 0310 	orr.w	r3, r3, #16
 8000672:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000674:	2003      	movs	r0, #3
 8000676:	f000 f931 	bl	80008dc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800067a:	2000      	movs	r0, #0
 800067c:	f000 f808 	bl	8000690 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000680:	f7ff fee0 	bl	8000444 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000684:	2300      	movs	r3, #0
}
 8000686:	4618      	mov	r0, r3
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	40022000 	.word	0x40022000

08000690 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000698:	4b12      	ldr	r3, [pc, #72]	; (80006e4 <HAL_InitTick+0x54>)
 800069a:	681a      	ldr	r2, [r3, #0]
 800069c:	4b12      	ldr	r3, [pc, #72]	; (80006e8 <HAL_InitTick+0x58>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	4619      	mov	r1, r3
 80006a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80006aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ae:	4618      	mov	r0, r3
 80006b0:	f000 f93b 	bl	800092a <HAL_SYSTICK_Config>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006ba:	2301      	movs	r3, #1
 80006bc:	e00e      	b.n	80006dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	2b0f      	cmp	r3, #15
 80006c2:	d80a      	bhi.n	80006da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006c4:	2200      	movs	r2, #0
 80006c6:	6879      	ldr	r1, [r7, #4]
 80006c8:	f04f 30ff 	mov.w	r0, #4294967295
 80006cc:	f000 f911 	bl	80008f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006d0:	4a06      	ldr	r2, [pc, #24]	; (80006ec <HAL_InitTick+0x5c>)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80006d6:	2300      	movs	r3, #0
 80006d8:	e000      	b.n	80006dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006da:	2301      	movs	r3, #1
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3708      	adds	r7, #8
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	2000000c 	.word	0x2000000c
 80006e8:	20000014 	.word	0x20000014
 80006ec:	20000010 	.word	0x20000010

080006f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006f4:	4b06      	ldr	r3, [pc, #24]	; (8000710 <HAL_IncTick+0x20>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	461a      	mov	r2, r3
 80006fa:	4b06      	ldr	r3, [pc, #24]	; (8000714 <HAL_IncTick+0x24>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4413      	add	r3, r2
 8000700:	4a04      	ldr	r2, [pc, #16]	; (8000714 <HAL_IncTick+0x24>)
 8000702:	6013      	str	r3, [r2, #0]
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop
 8000710:	20000014 	.word	0x20000014
 8000714:	2000011c 	.word	0x2000011c

08000718 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  return uwTick;  
 800071c:	4b03      	ldr	r3, [pc, #12]	; (800072c <HAL_GetTick+0x14>)
 800071e:	681b      	ldr	r3, [r3, #0]
}
 8000720:	4618      	mov	r0, r3
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	2000011c 	.word	0x2000011c

08000730 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b084      	sub	sp, #16
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000738:	f7ff ffee 	bl	8000718 <HAL_GetTick>
 800073c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000748:	d005      	beq.n	8000756 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800074a:	4b0a      	ldr	r3, [pc, #40]	; (8000774 <HAL_Delay+0x44>)
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	461a      	mov	r2, r3
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	4413      	add	r3, r2
 8000754:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000756:	bf00      	nop
 8000758:	f7ff ffde 	bl	8000718 <HAL_GetTick>
 800075c:	4602      	mov	r2, r0
 800075e:	68bb      	ldr	r3, [r7, #8]
 8000760:	1ad3      	subs	r3, r2, r3
 8000762:	68fa      	ldr	r2, [r7, #12]
 8000764:	429a      	cmp	r2, r3
 8000766:	d8f7      	bhi.n	8000758 <HAL_Delay+0x28>
  {
  }
}
 8000768:	bf00      	nop
 800076a:	bf00      	nop
 800076c:	3710      	adds	r7, #16
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	20000014 	.word	0x20000014

08000778 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	f003 0307 	and.w	r3, r3, #7
 8000786:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000788:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <__NVIC_SetPriorityGrouping+0x44>)
 800078a:	68db      	ldr	r3, [r3, #12]
 800078c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800078e:	68ba      	ldr	r2, [r7, #8]
 8000790:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000794:	4013      	ands	r3, r2
 8000796:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007aa:	4a04      	ldr	r2, [pc, #16]	; (80007bc <__NVIC_SetPriorityGrouping+0x44>)
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	60d3      	str	r3, [r2, #12]
}
 80007b0:	bf00      	nop
 80007b2:	3714      	adds	r7, #20
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr
 80007bc:	e000ed00 	.word	0xe000ed00

080007c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007c4:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <__NVIC_GetPriorityGrouping+0x18>)
 80007c6:	68db      	ldr	r3, [r3, #12]
 80007c8:	0a1b      	lsrs	r3, r3, #8
 80007ca:	f003 0307 	and.w	r3, r3, #7
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	e000ed00 	.word	0xe000ed00

080007dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	6039      	str	r1, [r7, #0]
 80007e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	db0a      	blt.n	8000806 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	b2da      	uxtb	r2, r3
 80007f4:	490c      	ldr	r1, [pc, #48]	; (8000828 <__NVIC_SetPriority+0x4c>)
 80007f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fa:	0112      	lsls	r2, r2, #4
 80007fc:	b2d2      	uxtb	r2, r2
 80007fe:	440b      	add	r3, r1
 8000800:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000804:	e00a      	b.n	800081c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	b2da      	uxtb	r2, r3
 800080a:	4908      	ldr	r1, [pc, #32]	; (800082c <__NVIC_SetPriority+0x50>)
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	f003 030f 	and.w	r3, r3, #15
 8000812:	3b04      	subs	r3, #4
 8000814:	0112      	lsls	r2, r2, #4
 8000816:	b2d2      	uxtb	r2, r2
 8000818:	440b      	add	r3, r1
 800081a:	761a      	strb	r2, [r3, #24]
}
 800081c:	bf00      	nop
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	e000e100 	.word	0xe000e100
 800082c:	e000ed00 	.word	0xe000ed00

08000830 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000830:	b480      	push	{r7}
 8000832:	b089      	sub	sp, #36	; 0x24
 8000834:	af00      	add	r7, sp, #0
 8000836:	60f8      	str	r0, [r7, #12]
 8000838:	60b9      	str	r1, [r7, #8]
 800083a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800083c:	68fb      	ldr	r3, [r7, #12]
 800083e:	f003 0307 	and.w	r3, r3, #7
 8000842:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000844:	69fb      	ldr	r3, [r7, #28]
 8000846:	f1c3 0307 	rsb	r3, r3, #7
 800084a:	2b04      	cmp	r3, #4
 800084c:	bf28      	it	cs
 800084e:	2304      	movcs	r3, #4
 8000850:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000852:	69fb      	ldr	r3, [r7, #28]
 8000854:	3304      	adds	r3, #4
 8000856:	2b06      	cmp	r3, #6
 8000858:	d902      	bls.n	8000860 <NVIC_EncodePriority+0x30>
 800085a:	69fb      	ldr	r3, [r7, #28]
 800085c:	3b03      	subs	r3, #3
 800085e:	e000      	b.n	8000862 <NVIC_EncodePriority+0x32>
 8000860:	2300      	movs	r3, #0
 8000862:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000864:	f04f 32ff 	mov.w	r2, #4294967295
 8000868:	69bb      	ldr	r3, [r7, #24]
 800086a:	fa02 f303 	lsl.w	r3, r2, r3
 800086e:	43da      	mvns	r2, r3
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	401a      	ands	r2, r3
 8000874:	697b      	ldr	r3, [r7, #20]
 8000876:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000878:	f04f 31ff 	mov.w	r1, #4294967295
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	fa01 f303 	lsl.w	r3, r1, r3
 8000882:	43d9      	mvns	r1, r3
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000888:	4313      	orrs	r3, r2
         );
}
 800088a:	4618      	mov	r0, r3
 800088c:	3724      	adds	r7, #36	; 0x24
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
	...

08000898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	3b01      	subs	r3, #1
 80008a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008a8:	d301      	bcc.n	80008ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008aa:	2301      	movs	r3, #1
 80008ac:	e00f      	b.n	80008ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ae:	4a0a      	ldr	r2, [pc, #40]	; (80008d8 <SysTick_Config+0x40>)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	3b01      	subs	r3, #1
 80008b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008b6:	210f      	movs	r1, #15
 80008b8:	f04f 30ff 	mov.w	r0, #4294967295
 80008bc:	f7ff ff8e 	bl	80007dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008c0:	4b05      	ldr	r3, [pc, #20]	; (80008d8 <SysTick_Config+0x40>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008c6:	4b04      	ldr	r3, [pc, #16]	; (80008d8 <SysTick_Config+0x40>)
 80008c8:	2207      	movs	r2, #7
 80008ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008cc:	2300      	movs	r3, #0
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	3708      	adds	r7, #8
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	e000e010 	.word	0xe000e010

080008dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008e4:	6878      	ldr	r0, [r7, #4]
 80008e6:	f7ff ff47 	bl	8000778 <__NVIC_SetPriorityGrouping>
}
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}

080008f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008f2:	b580      	push	{r7, lr}
 80008f4:	b086      	sub	sp, #24
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	4603      	mov	r3, r0
 80008fa:	60b9      	str	r1, [r7, #8]
 80008fc:	607a      	str	r2, [r7, #4]
 80008fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000900:	2300      	movs	r3, #0
 8000902:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000904:	f7ff ff5c 	bl	80007c0 <__NVIC_GetPriorityGrouping>
 8000908:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	68b9      	ldr	r1, [r7, #8]
 800090e:	6978      	ldr	r0, [r7, #20]
 8000910:	f7ff ff8e 	bl	8000830 <NVIC_EncodePriority>
 8000914:	4602      	mov	r2, r0
 8000916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800091a:	4611      	mov	r1, r2
 800091c:	4618      	mov	r0, r3
 800091e:	f7ff ff5d 	bl	80007dc <__NVIC_SetPriority>
}
 8000922:	bf00      	nop
 8000924:	3718      	adds	r7, #24
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	b082      	sub	sp, #8
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	f7ff ffb0 	bl	8000898 <SysTick_Config>
 8000938:	4603      	mov	r3, r0
}
 800093a:	4618      	mov	r0, r3
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
	...

08000944 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000944:	b480      	push	{r7}
 8000946:	b087      	sub	sp, #28
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800094e:	2300      	movs	r3, #0
 8000950:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000952:	e14e      	b.n	8000bf2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	681a      	ldr	r2, [r3, #0]
 8000958:	2101      	movs	r1, #1
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	fa01 f303 	lsl.w	r3, r1, r3
 8000960:	4013      	ands	r3, r2
 8000962:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	2b00      	cmp	r3, #0
 8000968:	f000 8140 	beq.w	8000bec <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f003 0303 	and.w	r3, r3, #3
 8000974:	2b01      	cmp	r3, #1
 8000976:	d005      	beq.n	8000984 <HAL_GPIO_Init+0x40>
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	f003 0303 	and.w	r3, r3, #3
 8000980:	2b02      	cmp	r3, #2
 8000982:	d130      	bne.n	80009e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	005b      	lsls	r3, r3, #1
 800098e:	2203      	movs	r2, #3
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	4013      	ands	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	68da      	ldr	r2, [r3, #12]
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	fa02 f303 	lsl.w	r3, r2, r3
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	4313      	orrs	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80009ba:	2201      	movs	r2, #1
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	fa02 f303 	lsl.w	r3, r2, r3
 80009c2:	43db      	mvns	r3, r3
 80009c4:	693a      	ldr	r2, [r7, #16]
 80009c6:	4013      	ands	r3, r2
 80009c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	091b      	lsrs	r3, r3, #4
 80009d0:	f003 0201 	and.w	r2, r3, #1
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	fa02 f303 	lsl.w	r3, r2, r3
 80009da:	693a      	ldr	r2, [r7, #16]
 80009dc:	4313      	orrs	r3, r2
 80009de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	f003 0303 	and.w	r3, r3, #3
 80009ee:	2b03      	cmp	r3, #3
 80009f0:	d017      	beq.n	8000a22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	68db      	ldr	r3, [r3, #12]
 80009f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	2203      	movs	r2, #3
 80009fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000a02:	43db      	mvns	r3, r3
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	4013      	ands	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	689a      	ldr	r2, [r3, #8]
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	fa02 f303 	lsl.w	r3, r2, r3
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	4313      	orrs	r3, r2
 8000a1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	f003 0303 	and.w	r3, r3, #3
 8000a2a:	2b02      	cmp	r3, #2
 8000a2c:	d123      	bne.n	8000a76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	08da      	lsrs	r2, r3, #3
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	3208      	adds	r2, #8
 8000a36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	f003 0307 	and.w	r3, r3, #7
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	220f      	movs	r2, #15
 8000a46:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4a:	43db      	mvns	r3, r3
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	4013      	ands	r3, r2
 8000a50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	691a      	ldr	r2, [r3, #16]
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	f003 0307 	and.w	r3, r3, #7
 8000a5c:	009b      	lsls	r3, r3, #2
 8000a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	08da      	lsrs	r2, r3, #3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	3208      	adds	r2, #8
 8000a70:	6939      	ldr	r1, [r7, #16]
 8000a72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	2203      	movs	r2, #3
 8000a82:	fa02 f303 	lsl.w	r3, r2, r3
 8000a86:	43db      	mvns	r3, r3
 8000a88:	693a      	ldr	r2, [r7, #16]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	f003 0203 	and.w	r2, r3, #3
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	693a      	ldr	r2, [r7, #16]
 8000aa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	f000 809a 	beq.w	8000bec <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab8:	4b55      	ldr	r3, [pc, #340]	; (8000c10 <HAL_GPIO_Init+0x2cc>)
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	4a54      	ldr	r2, [pc, #336]	; (8000c10 <HAL_GPIO_Init+0x2cc>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	6193      	str	r3, [r2, #24]
 8000ac4:	4b52      	ldr	r3, [pc, #328]	; (8000c10 <HAL_GPIO_Init+0x2cc>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	f003 0301 	and.w	r3, r3, #1
 8000acc:	60bb      	str	r3, [r7, #8]
 8000ace:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000ad0:	4a50      	ldr	r2, [pc, #320]	; (8000c14 <HAL_GPIO_Init+0x2d0>)
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	089b      	lsrs	r3, r3, #2
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000adc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	f003 0303 	and.w	r3, r3, #3
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	220f      	movs	r2, #15
 8000ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8000aec:	43db      	mvns	r3, r3
 8000aee:	693a      	ldr	r2, [r7, #16]
 8000af0:	4013      	ands	r3, r2
 8000af2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000afa:	d013      	beq.n	8000b24 <HAL_GPIO_Init+0x1e0>
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	4a46      	ldr	r2, [pc, #280]	; (8000c18 <HAL_GPIO_Init+0x2d4>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d00d      	beq.n	8000b20 <HAL_GPIO_Init+0x1dc>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	4a45      	ldr	r2, [pc, #276]	; (8000c1c <HAL_GPIO_Init+0x2d8>)
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d007      	beq.n	8000b1c <HAL_GPIO_Init+0x1d8>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	4a44      	ldr	r2, [pc, #272]	; (8000c20 <HAL_GPIO_Init+0x2dc>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d101      	bne.n	8000b18 <HAL_GPIO_Init+0x1d4>
 8000b14:	2303      	movs	r3, #3
 8000b16:	e006      	b.n	8000b26 <HAL_GPIO_Init+0x1e2>
 8000b18:	2305      	movs	r3, #5
 8000b1a:	e004      	b.n	8000b26 <HAL_GPIO_Init+0x1e2>
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	e002      	b.n	8000b26 <HAL_GPIO_Init+0x1e2>
 8000b20:	2301      	movs	r3, #1
 8000b22:	e000      	b.n	8000b26 <HAL_GPIO_Init+0x1e2>
 8000b24:	2300      	movs	r3, #0
 8000b26:	697a      	ldr	r2, [r7, #20]
 8000b28:	f002 0203 	and.w	r2, r2, #3
 8000b2c:	0092      	lsls	r2, r2, #2
 8000b2e:	4093      	lsls	r3, r2
 8000b30:	693a      	ldr	r2, [r7, #16]
 8000b32:	4313      	orrs	r3, r2
 8000b34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b36:	4937      	ldr	r1, [pc, #220]	; (8000c14 <HAL_GPIO_Init+0x2d0>)
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	089b      	lsrs	r3, r3, #2
 8000b3c:	3302      	adds	r3, #2
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b44:	4b37      	ldr	r3, [pc, #220]	; (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	43db      	mvns	r3, r3
 8000b4e:	693a      	ldr	r2, [r7, #16]
 8000b50:	4013      	ands	r3, r2
 8000b52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d003      	beq.n	8000b68 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000b60:	693a      	ldr	r2, [r7, #16]
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b68:	4a2e      	ldr	r2, [pc, #184]	; (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000b6a:	693b      	ldr	r3, [r7, #16]
 8000b6c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b6e:	4b2d      	ldr	r3, [pc, #180]	; (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	43db      	mvns	r3, r3
 8000b78:	693a      	ldr	r2, [r7, #16]
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d003      	beq.n	8000b92 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000b8a:	693a      	ldr	r2, [r7, #16]
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b92:	4a24      	ldr	r2, [pc, #144]	; (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000b94:	693b      	ldr	r3, [r7, #16]
 8000b96:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b98:	4b22      	ldr	r3, [pc, #136]	; (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000b9a:	689b      	ldr	r3, [r3, #8]
 8000b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	43db      	mvns	r3, r3
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d003      	beq.n	8000bbc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000bb4:	693a      	ldr	r2, [r7, #16]
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000bbc:	4a19      	ldr	r2, [pc, #100]	; (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000bbe:	693b      	ldr	r3, [r7, #16]
 8000bc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000bc2:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000bc4:	68db      	ldr	r3, [r3, #12]
 8000bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	43db      	mvns	r3, r3
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	4013      	ands	r3, r2
 8000bd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d003      	beq.n	8000be6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000bde:	693a      	ldr	r2, [r7, #16]
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	4313      	orrs	r3, r2
 8000be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000be6:	4a0f      	ldr	r2, [pc, #60]	; (8000c24 <HAL_GPIO_Init+0x2e0>)
 8000be8:	693b      	ldr	r3, [r7, #16]
 8000bea:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	f47f aea9 	bne.w	8000954 <HAL_GPIO_Init+0x10>
  }
}
 8000c02:	bf00      	nop
 8000c04:	bf00      	nop
 8000c06:	371c      	adds	r7, #28
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	40021000 	.word	0x40021000
 8000c14:	40010000 	.word	0x40010000
 8000c18:	48000400 	.word	0x48000400
 8000c1c:	48000800 	.word	0x48000800
 8000c20:	48000c00 	.word	0x48000c00
 8000c24:	40010400 	.word	0x40010400

08000c28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	807b      	strh	r3, [r7, #2]
 8000c34:	4613      	mov	r3, r2
 8000c36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c38:	787b      	ldrb	r3, [r7, #1]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d003      	beq.n	8000c46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c3e:	887a      	ldrh	r2, [r7, #2]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c44:	e002      	b.n	8000c4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c46:	887a      	ldrh	r2, [r7, #2]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr

08000c58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c64:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c68:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d102      	bne.n	8000c7e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	f001 b823 	b.w	8001cc4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f003 0301 	and.w	r3, r3, #1
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	f000 817d 	beq.w	8000f8e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c94:	4bbc      	ldr	r3, [pc, #752]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f003 030c 	and.w	r3, r3, #12
 8000c9c:	2b04      	cmp	r3, #4
 8000c9e:	d00c      	beq.n	8000cba <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ca0:	4bb9      	ldr	r3, [pc, #740]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	f003 030c 	and.w	r3, r3, #12
 8000ca8:	2b08      	cmp	r3, #8
 8000caa:	d15c      	bne.n	8000d66 <HAL_RCC_OscConfig+0x10e>
 8000cac:	4bb6      	ldr	r3, [pc, #728]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cb8:	d155      	bne.n	8000d66 <HAL_RCC_OscConfig+0x10e>
 8000cba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cbe:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cc2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000cc6:	fa93 f3a3 	rbit	r3, r3
 8000cca:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000cce:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cd2:	fab3 f383 	clz	r3, r3
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	095b      	lsrs	r3, r3, #5
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d102      	bne.n	8000cec <HAL_RCC_OscConfig+0x94>
 8000ce6:	4ba8      	ldr	r3, [pc, #672]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	e015      	b.n	8000d18 <HAL_RCC_OscConfig+0xc0>
 8000cec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cf0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000cf8:	fa93 f3a3 	rbit	r3, r3
 8000cfc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000d00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d04:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000d08:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000d0c:	fa93 f3a3 	rbit	r3, r3
 8000d10:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000d14:	4b9c      	ldr	r3, [pc, #624]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d18:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d1c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000d20:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000d24:	fa92 f2a2 	rbit	r2, r2
 8000d28:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000d2c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000d30:	fab2 f282 	clz	r2, r2
 8000d34:	b2d2      	uxtb	r2, r2
 8000d36:	f042 0220 	orr.w	r2, r2, #32
 8000d3a:	b2d2      	uxtb	r2, r2
 8000d3c:	f002 021f 	and.w	r2, r2, #31
 8000d40:	2101      	movs	r1, #1
 8000d42:	fa01 f202 	lsl.w	r2, r1, r2
 8000d46:	4013      	ands	r3, r2
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	f000 811f 	beq.w	8000f8c <HAL_RCC_OscConfig+0x334>
 8000d4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d52:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	f040 8116 	bne.w	8000f8c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000d60:	2301      	movs	r3, #1
 8000d62:	f000 bfaf 	b.w	8001cc4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d76:	d106      	bne.n	8000d86 <HAL_RCC_OscConfig+0x12e>
 8000d78:	4b83      	ldr	r3, [pc, #524]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a82      	ldr	r2, [pc, #520]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d82:	6013      	str	r3, [r2, #0]
 8000d84:	e036      	b.n	8000df4 <HAL_RCC_OscConfig+0x19c>
 8000d86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d10c      	bne.n	8000db0 <HAL_RCC_OscConfig+0x158>
 8000d96:	4b7c      	ldr	r3, [pc, #496]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a7b      	ldr	r2, [pc, #492]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000d9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000da0:	6013      	str	r3, [r2, #0]
 8000da2:	4b79      	ldr	r3, [pc, #484]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a78      	ldr	r2, [pc, #480]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000da8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dac:	6013      	str	r3, [r2, #0]
 8000dae:	e021      	b.n	8000df4 <HAL_RCC_OscConfig+0x19c>
 8000db0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000db4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000dc0:	d10c      	bne.n	8000ddc <HAL_RCC_OscConfig+0x184>
 8000dc2:	4b71      	ldr	r3, [pc, #452]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a70      	ldr	r2, [pc, #448]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000dc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dcc:	6013      	str	r3, [r2, #0]
 8000dce:	4b6e      	ldr	r3, [pc, #440]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a6d      	ldr	r2, [pc, #436]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dd8:	6013      	str	r3, [r2, #0]
 8000dda:	e00b      	b.n	8000df4 <HAL_RCC_OscConfig+0x19c>
 8000ddc:	4b6a      	ldr	r3, [pc, #424]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a69      	ldr	r2, [pc, #420]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000de2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000de6:	6013      	str	r3, [r2, #0]
 8000de8:	4b67      	ldr	r3, [pc, #412]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a66      	ldr	r2, [pc, #408]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000dee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000df2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000df4:	4b64      	ldr	r3, [pc, #400]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000df8:	f023 020f 	bic.w	r2, r3, #15
 8000dfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e00:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	495f      	ldr	r1, [pc, #380]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e12:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d059      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e1e:	f7ff fc7b 	bl	8000718 <HAL_GetTick>
 8000e22:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e26:	e00a      	b.n	8000e3e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e28:	f7ff fc76 	bl	8000718 <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	2b64      	cmp	r3, #100	; 0x64
 8000e36:	d902      	bls.n	8000e3e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000e38:	2303      	movs	r3, #3
 8000e3a:	f000 bf43 	b.w	8001cc4 <HAL_RCC_OscConfig+0x106c>
 8000e3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e42:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e46:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000e4a:	fa93 f3a3 	rbit	r3, r3
 8000e4e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000e52:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e56:	fab3 f383 	clz	r3, r3
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	095b      	lsrs	r3, r3, #5
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	f043 0301 	orr.w	r3, r3, #1
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d102      	bne.n	8000e70 <HAL_RCC_OscConfig+0x218>
 8000e6a:	4b47      	ldr	r3, [pc, #284]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	e015      	b.n	8000e9c <HAL_RCC_OscConfig+0x244>
 8000e70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e74:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e78:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000e7c:	fa93 f3a3 	rbit	r3, r3
 8000e80:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000e84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e88:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000e8c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000e90:	fa93 f3a3 	rbit	r3, r3
 8000e94:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000e98:	4b3b      	ldr	r3, [pc, #236]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e9c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ea0:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000ea4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000ea8:	fa92 f2a2 	rbit	r2, r2
 8000eac:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000eb0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000eb4:	fab2 f282 	clz	r2, r2
 8000eb8:	b2d2      	uxtb	r2, r2
 8000eba:	f042 0220 	orr.w	r2, r2, #32
 8000ebe:	b2d2      	uxtb	r2, r2
 8000ec0:	f002 021f 	and.w	r2, r2, #31
 8000ec4:	2101      	movs	r1, #1
 8000ec6:	fa01 f202 	lsl.w	r2, r1, r2
 8000eca:	4013      	ands	r3, r2
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d0ab      	beq.n	8000e28 <HAL_RCC_OscConfig+0x1d0>
 8000ed0:	e05d      	b.n	8000f8e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed2:	f7ff fc21 	bl	8000718 <HAL_GetTick>
 8000ed6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eda:	e00a      	b.n	8000ef2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000edc:	f7ff fc1c 	bl	8000718 <HAL_GetTick>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ee6:	1ad3      	subs	r3, r2, r3
 8000ee8:	2b64      	cmp	r3, #100	; 0x64
 8000eea:	d902      	bls.n	8000ef2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000eec:	2303      	movs	r3, #3
 8000eee:	f000 bee9 	b.w	8001cc4 <HAL_RCC_OscConfig+0x106c>
 8000ef2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ef6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000efa:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000efe:	fa93 f3a3 	rbit	r3, r3
 8000f02:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000f06:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f0a:	fab3 f383 	clz	r3, r3
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	095b      	lsrs	r3, r3, #5
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	f043 0301 	orr.w	r3, r3, #1
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d102      	bne.n	8000f24 <HAL_RCC_OscConfig+0x2cc>
 8000f1e:	4b1a      	ldr	r3, [pc, #104]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	e015      	b.n	8000f50 <HAL_RCC_OscConfig+0x2f8>
 8000f24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f28:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f2c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000f30:	fa93 f3a3 	rbit	r3, r3
 8000f34:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000f38:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f3c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000f40:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000f44:	fa93 f3a3 	rbit	r3, r3
 8000f48:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000f4c:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <HAL_RCC_OscConfig+0x330>)
 8000f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f50:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f54:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000f58:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000f5c:	fa92 f2a2 	rbit	r2, r2
 8000f60:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000f64:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000f68:	fab2 f282 	clz	r2, r2
 8000f6c:	b2d2      	uxtb	r2, r2
 8000f6e:	f042 0220 	orr.w	r2, r2, #32
 8000f72:	b2d2      	uxtb	r2, r2
 8000f74:	f002 021f 	and.w	r2, r2, #31
 8000f78:	2101      	movs	r1, #1
 8000f7a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f7e:	4013      	ands	r3, r2
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d1ab      	bne.n	8000edc <HAL_RCC_OscConfig+0x284>
 8000f84:	e003      	b.n	8000f8e <HAL_RCC_OscConfig+0x336>
 8000f86:	bf00      	nop
 8000f88:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f003 0302 	and.w	r3, r3, #2
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	f000 817d 	beq.w	800129e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000fa4:	4ba6      	ldr	r3, [pc, #664]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f003 030c 	and.w	r3, r3, #12
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d00b      	beq.n	8000fc8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000fb0:	4ba3      	ldr	r3, [pc, #652]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f003 030c 	and.w	r3, r3, #12
 8000fb8:	2b08      	cmp	r3, #8
 8000fba:	d172      	bne.n	80010a2 <HAL_RCC_OscConfig+0x44a>
 8000fbc:	4ba0      	ldr	r3, [pc, #640]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d16c      	bne.n	80010a2 <HAL_RCC_OscConfig+0x44a>
 8000fc8:	2302      	movs	r3, #2
 8000fca:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fce:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000fd2:	fa93 f3a3 	rbit	r3, r3
 8000fd6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000fda:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fde:	fab3 f383 	clz	r3, r3
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	095b      	lsrs	r3, r3, #5
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d102      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x3a0>
 8000ff2:	4b93      	ldr	r3, [pc, #588]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	e013      	b.n	8001020 <HAL_RCC_OscConfig+0x3c8>
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffe:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001002:	fa93 f3a3 	rbit	r3, r3
 8001006:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800100a:	2302      	movs	r3, #2
 800100c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001010:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001014:	fa93 f3a3 	rbit	r3, r3
 8001018:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800101c:	4b88      	ldr	r3, [pc, #544]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 800101e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001020:	2202      	movs	r2, #2
 8001022:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001026:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800102a:	fa92 f2a2 	rbit	r2, r2
 800102e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001032:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001036:	fab2 f282 	clz	r2, r2
 800103a:	b2d2      	uxtb	r2, r2
 800103c:	f042 0220 	orr.w	r2, r2, #32
 8001040:	b2d2      	uxtb	r2, r2
 8001042:	f002 021f 	and.w	r2, r2, #31
 8001046:	2101      	movs	r1, #1
 8001048:	fa01 f202 	lsl.w	r2, r1, r2
 800104c:	4013      	ands	r3, r2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d00a      	beq.n	8001068 <HAL_RCC_OscConfig+0x410>
 8001052:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001056:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	691b      	ldr	r3, [r3, #16]
 800105e:	2b01      	cmp	r3, #1
 8001060:	d002      	beq.n	8001068 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
 8001064:	f000 be2e 	b.w	8001cc4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001068:	4b75      	ldr	r3, [pc, #468]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001070:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001074:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	695b      	ldr	r3, [r3, #20]
 800107c:	21f8      	movs	r1, #248	; 0xf8
 800107e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001082:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001086:	fa91 f1a1 	rbit	r1, r1
 800108a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800108e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001092:	fab1 f181 	clz	r1, r1
 8001096:	b2c9      	uxtb	r1, r1
 8001098:	408b      	lsls	r3, r1
 800109a:	4969      	ldr	r1, [pc, #420]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 800109c:	4313      	orrs	r3, r2
 800109e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010a0:	e0fd      	b.n	800129e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	691b      	ldr	r3, [r3, #16]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f000 8088 	beq.w	80011c4 <HAL_RCC_OscConfig+0x56c>
 80010b4:	2301      	movs	r3, #1
 80010b6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ba:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80010be:	fa93 f3a3 	rbit	r3, r3
 80010c2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80010c6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010ca:	fab3 f383 	clz	r3, r3
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80010d4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	461a      	mov	r2, r3
 80010dc:	2301      	movs	r3, #1
 80010de:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010e0:	f7ff fb1a 	bl	8000718 <HAL_GetTick>
 80010e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010e8:	e00a      	b.n	8001100 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010ea:	f7ff fb15 	bl	8000718 <HAL_GetTick>
 80010ee:	4602      	mov	r2, r0
 80010f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d902      	bls.n	8001100 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	f000 bde2 	b.w	8001cc4 <HAL_RCC_OscConfig+0x106c>
 8001100:	2302      	movs	r3, #2
 8001102:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001106:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800110a:	fa93 f3a3 	rbit	r3, r3
 800110e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001112:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001116:	fab3 f383 	clz	r3, r3
 800111a:	b2db      	uxtb	r3, r3
 800111c:	095b      	lsrs	r3, r3, #5
 800111e:	b2db      	uxtb	r3, r3
 8001120:	f043 0301 	orr.w	r3, r3, #1
 8001124:	b2db      	uxtb	r3, r3
 8001126:	2b01      	cmp	r3, #1
 8001128:	d102      	bne.n	8001130 <HAL_RCC_OscConfig+0x4d8>
 800112a:	4b45      	ldr	r3, [pc, #276]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	e013      	b.n	8001158 <HAL_RCC_OscConfig+0x500>
 8001130:	2302      	movs	r3, #2
 8001132:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001136:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800113a:	fa93 f3a3 	rbit	r3, r3
 800113e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001142:	2302      	movs	r3, #2
 8001144:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001148:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800114c:	fa93 f3a3 	rbit	r3, r3
 8001150:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001154:	4b3a      	ldr	r3, [pc, #232]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 8001156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001158:	2202      	movs	r2, #2
 800115a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800115e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001162:	fa92 f2a2 	rbit	r2, r2
 8001166:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800116a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800116e:	fab2 f282 	clz	r2, r2
 8001172:	b2d2      	uxtb	r2, r2
 8001174:	f042 0220 	orr.w	r2, r2, #32
 8001178:	b2d2      	uxtb	r2, r2
 800117a:	f002 021f 	and.w	r2, r2, #31
 800117e:	2101      	movs	r1, #1
 8001180:	fa01 f202 	lsl.w	r2, r1, r2
 8001184:	4013      	ands	r3, r2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d0af      	beq.n	80010ea <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800118a:	4b2d      	ldr	r3, [pc, #180]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001192:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001196:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	21f8      	movs	r1, #248	; 0xf8
 80011a0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011a4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80011a8:	fa91 f1a1 	rbit	r1, r1
 80011ac:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80011b0:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80011b4:	fab1 f181 	clz	r1, r1
 80011b8:	b2c9      	uxtb	r1, r1
 80011ba:	408b      	lsls	r3, r1
 80011bc:	4920      	ldr	r1, [pc, #128]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 80011be:	4313      	orrs	r3, r2
 80011c0:	600b      	str	r3, [r1, #0]
 80011c2:	e06c      	b.n	800129e <HAL_RCC_OscConfig+0x646>
 80011c4:	2301      	movs	r3, #1
 80011c6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ca:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80011ce:	fa93 f3a3 	rbit	r3, r3
 80011d2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80011d6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011da:	fab3 f383 	clz	r3, r3
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011e4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	461a      	mov	r2, r3
 80011ec:	2300      	movs	r3, #0
 80011ee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011f0:	f7ff fa92 	bl	8000718 <HAL_GetTick>
 80011f4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011f8:	e00a      	b.n	8001210 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011fa:	f7ff fa8d 	bl	8000718 <HAL_GetTick>
 80011fe:	4602      	mov	r2, r0
 8001200:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b02      	cmp	r3, #2
 8001208:	d902      	bls.n	8001210 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	f000 bd5a 	b.w	8001cc4 <HAL_RCC_OscConfig+0x106c>
 8001210:	2302      	movs	r3, #2
 8001212:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001216:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800121a:	fa93 f3a3 	rbit	r3, r3
 800121e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001222:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001226:	fab3 f383 	clz	r3, r3
 800122a:	b2db      	uxtb	r3, r3
 800122c:	095b      	lsrs	r3, r3, #5
 800122e:	b2db      	uxtb	r3, r3
 8001230:	f043 0301 	orr.w	r3, r3, #1
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b01      	cmp	r3, #1
 8001238:	d104      	bne.n	8001244 <HAL_RCC_OscConfig+0x5ec>
 800123a:	4b01      	ldr	r3, [pc, #4]	; (8001240 <HAL_RCC_OscConfig+0x5e8>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	e015      	b.n	800126c <HAL_RCC_OscConfig+0x614>
 8001240:	40021000 	.word	0x40021000
 8001244:	2302      	movs	r3, #2
 8001246:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800124a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800124e:	fa93 f3a3 	rbit	r3, r3
 8001252:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001256:	2302      	movs	r3, #2
 8001258:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800125c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001260:	fa93 f3a3 	rbit	r3, r3
 8001264:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001268:	4bc8      	ldr	r3, [pc, #800]	; (800158c <HAL_RCC_OscConfig+0x934>)
 800126a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126c:	2202      	movs	r2, #2
 800126e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001272:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001276:	fa92 f2a2 	rbit	r2, r2
 800127a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800127e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001282:	fab2 f282 	clz	r2, r2
 8001286:	b2d2      	uxtb	r2, r2
 8001288:	f042 0220 	orr.w	r2, r2, #32
 800128c:	b2d2      	uxtb	r2, r2
 800128e:	f002 021f 	and.w	r2, r2, #31
 8001292:	2101      	movs	r1, #1
 8001294:	fa01 f202 	lsl.w	r2, r1, r2
 8001298:	4013      	ands	r3, r2
 800129a:	2b00      	cmp	r3, #0
 800129c:	d1ad      	bne.n	80011fa <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800129e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0308 	and.w	r3, r3, #8
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	f000 8110 	beq.w	80014d4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d079      	beq.n	80013b8 <HAL_RCC_OscConfig+0x760>
 80012c4:	2301      	movs	r3, #1
 80012c6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ca:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80012ce:	fa93 f3a3 	rbit	r3, r3
 80012d2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80012d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012da:	fab3 f383 	clz	r3, r3
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	461a      	mov	r2, r3
 80012e2:	4bab      	ldr	r3, [pc, #684]	; (8001590 <HAL_RCC_OscConfig+0x938>)
 80012e4:	4413      	add	r3, r2
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	461a      	mov	r2, r3
 80012ea:	2301      	movs	r3, #1
 80012ec:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012ee:	f7ff fa13 	bl	8000718 <HAL_GetTick>
 80012f2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012f6:	e00a      	b.n	800130e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012f8:	f7ff fa0e 	bl	8000718 <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b02      	cmp	r3, #2
 8001306:	d902      	bls.n	800130e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001308:	2303      	movs	r3, #3
 800130a:	f000 bcdb 	b.w	8001cc4 <HAL_RCC_OscConfig+0x106c>
 800130e:	2302      	movs	r3, #2
 8001310:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001314:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001318:	fa93 f3a3 	rbit	r3, r3
 800131c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001324:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001328:	2202      	movs	r2, #2
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001330:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	fa93 f2a3 	rbit	r2, r3
 800133a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800133e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001348:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800134c:	2202      	movs	r2, #2
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001354:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	fa93 f2a3 	rbit	r2, r3
 800135e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001362:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001366:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001368:	4b88      	ldr	r3, [pc, #544]	; (800158c <HAL_RCC_OscConfig+0x934>)
 800136a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800136c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001370:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001374:	2102      	movs	r1, #2
 8001376:	6019      	str	r1, [r3, #0]
 8001378:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800137c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	fa93 f1a3 	rbit	r1, r3
 8001386:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800138a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800138e:	6019      	str	r1, [r3, #0]
  return result;
 8001390:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001394:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	fab3 f383 	clz	r3, r3
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	f003 031f 	and.w	r3, r3, #31
 80013aa:	2101      	movs	r1, #1
 80013ac:	fa01 f303 	lsl.w	r3, r1, r3
 80013b0:	4013      	ands	r3, r2
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d0a0      	beq.n	80012f8 <HAL_RCC_OscConfig+0x6a0>
 80013b6:	e08d      	b.n	80014d4 <HAL_RCC_OscConfig+0x87c>
 80013b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013bc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80013c0:	2201      	movs	r2, #1
 80013c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013c8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	fa93 f2a3 	rbit	r2, r3
 80013d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013d6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80013da:	601a      	str	r2, [r3, #0]
  return result;
 80013dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013e0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80013e4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013e6:	fab3 f383 	clz	r3, r3
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	461a      	mov	r2, r3
 80013ee:	4b68      	ldr	r3, [pc, #416]	; (8001590 <HAL_RCC_OscConfig+0x938>)
 80013f0:	4413      	add	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	461a      	mov	r2, r3
 80013f6:	2300      	movs	r3, #0
 80013f8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013fa:	f7ff f98d 	bl	8000718 <HAL_GetTick>
 80013fe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001402:	e00a      	b.n	800141a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001404:	f7ff f988 	bl	8000718 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b02      	cmp	r3, #2
 8001412:	d902      	bls.n	800141a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	f000 bc55 	b.w	8001cc4 <HAL_RCC_OscConfig+0x106c>
 800141a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800141e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001422:	2202      	movs	r2, #2
 8001424:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001426:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800142a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	fa93 f2a3 	rbit	r2, r3
 8001434:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001438:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001442:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001446:	2202      	movs	r2, #2
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800144e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	fa93 f2a3 	rbit	r2, r3
 8001458:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800145c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001466:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800146a:	2202      	movs	r2, #2
 800146c:	601a      	str	r2, [r3, #0]
 800146e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001472:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	fa93 f2a3 	rbit	r2, r3
 800147c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001480:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001484:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001486:	4b41      	ldr	r3, [pc, #260]	; (800158c <HAL_RCC_OscConfig+0x934>)
 8001488:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800148a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800148e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001492:	2102      	movs	r1, #2
 8001494:	6019      	str	r1, [r3, #0]
 8001496:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800149a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	fa93 f1a3 	rbit	r1, r3
 80014a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014a8:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80014ac:	6019      	str	r1, [r3, #0]
  return result;
 80014ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014b2:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	fab3 f383 	clz	r3, r3
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	f003 031f 	and.w	r3, r3, #31
 80014c8:	2101      	movs	r1, #1
 80014ca:	fa01 f303 	lsl.w	r3, r1, r3
 80014ce:	4013      	ands	r3, r2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d197      	bne.n	8001404 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014d8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	f000 81a1 	beq.w	800182c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014ea:	2300      	movs	r3, #0
 80014ec:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014f0:	4b26      	ldr	r3, [pc, #152]	; (800158c <HAL_RCC_OscConfig+0x934>)
 80014f2:	69db      	ldr	r3, [r3, #28]
 80014f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d116      	bne.n	800152a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014fc:	4b23      	ldr	r3, [pc, #140]	; (800158c <HAL_RCC_OscConfig+0x934>)
 80014fe:	69db      	ldr	r3, [r3, #28]
 8001500:	4a22      	ldr	r2, [pc, #136]	; (800158c <HAL_RCC_OscConfig+0x934>)
 8001502:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001506:	61d3      	str	r3, [r2, #28]
 8001508:	4b20      	ldr	r3, [pc, #128]	; (800158c <HAL_RCC_OscConfig+0x934>)
 800150a:	69db      	ldr	r3, [r3, #28]
 800150c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001510:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001514:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800151e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001522:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001524:	2301      	movs	r3, #1
 8001526:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800152a:	4b1a      	ldr	r3, [pc, #104]	; (8001594 <HAL_RCC_OscConfig+0x93c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001532:	2b00      	cmp	r3, #0
 8001534:	d11a      	bne.n	800156c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001536:	4b17      	ldr	r3, [pc, #92]	; (8001594 <HAL_RCC_OscConfig+0x93c>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a16      	ldr	r2, [pc, #88]	; (8001594 <HAL_RCC_OscConfig+0x93c>)
 800153c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001540:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001542:	f7ff f8e9 	bl	8000718 <HAL_GetTick>
 8001546:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800154a:	e009      	b.n	8001560 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800154c:	f7ff f8e4 	bl	8000718 <HAL_GetTick>
 8001550:	4602      	mov	r2, r0
 8001552:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b64      	cmp	r3, #100	; 0x64
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e3b1      	b.n	8001cc4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <HAL_RCC_OscConfig+0x93c>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0ef      	beq.n	800154c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800156c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001570:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d10d      	bne.n	8001598 <HAL_RCC_OscConfig+0x940>
 800157c:	4b03      	ldr	r3, [pc, #12]	; (800158c <HAL_RCC_OscConfig+0x934>)
 800157e:	6a1b      	ldr	r3, [r3, #32]
 8001580:	4a02      	ldr	r2, [pc, #8]	; (800158c <HAL_RCC_OscConfig+0x934>)
 8001582:	f043 0301 	orr.w	r3, r3, #1
 8001586:	6213      	str	r3, [r2, #32]
 8001588:	e03c      	b.n	8001604 <HAL_RCC_OscConfig+0x9ac>
 800158a:	bf00      	nop
 800158c:	40021000 	.word	0x40021000
 8001590:	10908120 	.word	0x10908120
 8001594:	40007000 	.word	0x40007000
 8001598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800159c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d10c      	bne.n	80015c2 <HAL_RCC_OscConfig+0x96a>
 80015a8:	4bc1      	ldr	r3, [pc, #772]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015aa:	6a1b      	ldr	r3, [r3, #32]
 80015ac:	4ac0      	ldr	r2, [pc, #768]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015ae:	f023 0301 	bic.w	r3, r3, #1
 80015b2:	6213      	str	r3, [r2, #32]
 80015b4:	4bbe      	ldr	r3, [pc, #760]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015b6:	6a1b      	ldr	r3, [r3, #32]
 80015b8:	4abd      	ldr	r2, [pc, #756]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015ba:	f023 0304 	bic.w	r3, r3, #4
 80015be:	6213      	str	r3, [r2, #32]
 80015c0:	e020      	b.n	8001604 <HAL_RCC_OscConfig+0x9ac>
 80015c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	2b05      	cmp	r3, #5
 80015d0:	d10c      	bne.n	80015ec <HAL_RCC_OscConfig+0x994>
 80015d2:	4bb7      	ldr	r3, [pc, #732]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015d4:	6a1b      	ldr	r3, [r3, #32]
 80015d6:	4ab6      	ldr	r2, [pc, #728]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015d8:	f043 0304 	orr.w	r3, r3, #4
 80015dc:	6213      	str	r3, [r2, #32]
 80015de:	4bb4      	ldr	r3, [pc, #720]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015e0:	6a1b      	ldr	r3, [r3, #32]
 80015e2:	4ab3      	ldr	r2, [pc, #716]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015e4:	f043 0301 	orr.w	r3, r3, #1
 80015e8:	6213      	str	r3, [r2, #32]
 80015ea:	e00b      	b.n	8001604 <HAL_RCC_OscConfig+0x9ac>
 80015ec:	4bb0      	ldr	r3, [pc, #704]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015ee:	6a1b      	ldr	r3, [r3, #32]
 80015f0:	4aaf      	ldr	r2, [pc, #700]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015f2:	f023 0301 	bic.w	r3, r3, #1
 80015f6:	6213      	str	r3, [r2, #32]
 80015f8:	4bad      	ldr	r3, [pc, #692]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015fa:	6a1b      	ldr	r3, [r3, #32]
 80015fc:	4aac      	ldr	r2, [pc, #688]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80015fe:	f023 0304 	bic.w	r3, r3, #4
 8001602:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001604:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001608:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	2b00      	cmp	r3, #0
 8001612:	f000 8081 	beq.w	8001718 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001616:	f7ff f87f 	bl	8000718 <HAL_GetTick>
 800161a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800161e:	e00b      	b.n	8001638 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001620:	f7ff f87a 	bl	8000718 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001630:	4293      	cmp	r3, r2
 8001632:	d901      	bls.n	8001638 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001634:	2303      	movs	r3, #3
 8001636:	e345      	b.n	8001cc4 <HAL_RCC_OscConfig+0x106c>
 8001638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800163c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001640:	2202      	movs	r2, #2
 8001642:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001644:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001648:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	fa93 f2a3 	rbit	r2, r3
 8001652:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001656:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001660:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001664:	2202      	movs	r2, #2
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800166c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	fa93 f2a3 	rbit	r2, r3
 8001676:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800167a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800167e:	601a      	str	r2, [r3, #0]
  return result;
 8001680:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001684:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001688:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800168a:	fab3 f383 	clz	r3, r3
 800168e:	b2db      	uxtb	r3, r3
 8001690:	095b      	lsrs	r3, r3, #5
 8001692:	b2db      	uxtb	r3, r3
 8001694:	f043 0302 	orr.w	r3, r3, #2
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b02      	cmp	r3, #2
 800169c:	d102      	bne.n	80016a4 <HAL_RCC_OscConfig+0xa4c>
 800169e:	4b84      	ldr	r3, [pc, #528]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80016a0:	6a1b      	ldr	r3, [r3, #32]
 80016a2:	e013      	b.n	80016cc <HAL_RCC_OscConfig+0xa74>
 80016a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016a8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80016ac:	2202      	movs	r2, #2
 80016ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016b4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	fa93 f2a3 	rbit	r2, r3
 80016be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016c2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	4b79      	ldr	r3, [pc, #484]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80016ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016cc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016d0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80016d4:	2102      	movs	r1, #2
 80016d6:	6011      	str	r1, [r2, #0]
 80016d8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016dc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80016e0:	6812      	ldr	r2, [r2, #0]
 80016e2:	fa92 f1a2 	rbit	r1, r2
 80016e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016ea:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80016ee:	6011      	str	r1, [r2, #0]
  return result;
 80016f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80016f4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80016f8:	6812      	ldr	r2, [r2, #0]
 80016fa:	fab2 f282 	clz	r2, r2
 80016fe:	b2d2      	uxtb	r2, r2
 8001700:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001704:	b2d2      	uxtb	r2, r2
 8001706:	f002 021f 	and.w	r2, r2, #31
 800170a:	2101      	movs	r1, #1
 800170c:	fa01 f202 	lsl.w	r2, r1, r2
 8001710:	4013      	ands	r3, r2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d084      	beq.n	8001620 <HAL_RCC_OscConfig+0x9c8>
 8001716:	e07f      	b.n	8001818 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001718:	f7fe fffe 	bl	8000718 <HAL_GetTick>
 800171c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001720:	e00b      	b.n	800173a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001722:	f7fe fff9 	bl	8000718 <HAL_GetTick>
 8001726:	4602      	mov	r2, r0
 8001728:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001732:	4293      	cmp	r3, r2
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e2c4      	b.n	8001cc4 <HAL_RCC_OscConfig+0x106c>
 800173a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800173e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001742:	2202      	movs	r2, #2
 8001744:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001746:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800174a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	fa93 f2a3 	rbit	r2, r3
 8001754:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001758:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001762:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001766:	2202      	movs	r2, #2
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800176e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	fa93 f2a3 	rbit	r2, r3
 8001778:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800177c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001780:	601a      	str	r2, [r3, #0]
  return result;
 8001782:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001786:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800178a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800178c:	fab3 f383 	clz	r3, r3
 8001790:	b2db      	uxtb	r3, r3
 8001792:	095b      	lsrs	r3, r3, #5
 8001794:	b2db      	uxtb	r3, r3
 8001796:	f043 0302 	orr.w	r3, r3, #2
 800179a:	b2db      	uxtb	r3, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d102      	bne.n	80017a6 <HAL_RCC_OscConfig+0xb4e>
 80017a0:	4b43      	ldr	r3, [pc, #268]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80017a2:	6a1b      	ldr	r3, [r3, #32]
 80017a4:	e013      	b.n	80017ce <HAL_RCC_OscConfig+0xb76>
 80017a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017aa:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80017ae:	2202      	movs	r2, #2
 80017b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017b6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	fa93 f2a3 	rbit	r2, r3
 80017c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017c4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	4b39      	ldr	r3, [pc, #228]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 80017cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ce:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017d2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80017d6:	2102      	movs	r1, #2
 80017d8:	6011      	str	r1, [r2, #0]
 80017da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017de:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80017e2:	6812      	ldr	r2, [r2, #0]
 80017e4:	fa92 f1a2 	rbit	r1, r2
 80017e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017ec:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80017f0:	6011      	str	r1, [r2, #0]
  return result;
 80017f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017f6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80017fa:	6812      	ldr	r2, [r2, #0]
 80017fc:	fab2 f282 	clz	r2, r2
 8001800:	b2d2      	uxtb	r2, r2
 8001802:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	f002 021f 	and.w	r2, r2, #31
 800180c:	2101      	movs	r1, #1
 800180e:	fa01 f202 	lsl.w	r2, r1, r2
 8001812:	4013      	ands	r3, r2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d184      	bne.n	8001722 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001818:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800181c:	2b01      	cmp	r3, #1
 800181e:	d105      	bne.n	800182c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001820:	4b23      	ldr	r3, [pc, #140]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 8001822:	69db      	ldr	r3, [r3, #28]
 8001824:	4a22      	ldr	r2, [pc, #136]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 8001826:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800182a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800182c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001830:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	69db      	ldr	r3, [r3, #28]
 8001838:	2b00      	cmp	r3, #0
 800183a:	f000 8242 	beq.w	8001cc2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800183e:	4b1c      	ldr	r3, [pc, #112]	; (80018b0 <HAL_RCC_OscConfig+0xc58>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f003 030c 	and.w	r3, r3, #12
 8001846:	2b08      	cmp	r3, #8
 8001848:	f000 8213 	beq.w	8001c72 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800184c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001850:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	69db      	ldr	r3, [r3, #28]
 8001858:	2b02      	cmp	r3, #2
 800185a:	f040 8162 	bne.w	8001b22 <HAL_RCC_OscConfig+0xeca>
 800185e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001862:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001866:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800186a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001870:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	fa93 f2a3 	rbit	r2, r3
 800187a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800187e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001882:	601a      	str	r2, [r3, #0]
  return result;
 8001884:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001888:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800188c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800188e:	fab3 f383 	clz	r3, r3
 8001892:	b2db      	uxtb	r3, r3
 8001894:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001898:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	461a      	mov	r2, r3
 80018a0:	2300      	movs	r3, #0
 80018a2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a4:	f7fe ff38 	bl	8000718 <HAL_GetTick>
 80018a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018ac:	e00c      	b.n	80018c8 <HAL_RCC_OscConfig+0xc70>
 80018ae:	bf00      	nop
 80018b0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018b4:	f7fe ff30 	bl	8000718 <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e1fd      	b.n	8001cc4 <HAL_RCC_OscConfig+0x106c>
 80018c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018cc:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80018d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018da:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	fa93 f2a3 	rbit	r2, r3
 80018e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018e8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80018ec:	601a      	str	r2, [r3, #0]
  return result;
 80018ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018f2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80018f6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018f8:	fab3 f383 	clz	r3, r3
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	095b      	lsrs	r3, r3, #5
 8001900:	b2db      	uxtb	r3, r3
 8001902:	f043 0301 	orr.w	r3, r3, #1
 8001906:	b2db      	uxtb	r3, r3
 8001908:	2b01      	cmp	r3, #1
 800190a:	d102      	bne.n	8001912 <HAL_RCC_OscConfig+0xcba>
 800190c:	4bb0      	ldr	r3, [pc, #704]	; (8001bd0 <HAL_RCC_OscConfig+0xf78>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	e027      	b.n	8001962 <HAL_RCC_OscConfig+0xd0a>
 8001912:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001916:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800191a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800191e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001920:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001924:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	fa93 f2a3 	rbit	r2, r3
 800192e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001932:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800193c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001940:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	fa93 f2a3 	rbit	r2, r3
 8001954:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001958:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	4b9c      	ldr	r3, [pc, #624]	; (8001bd0 <HAL_RCC_OscConfig+0xf78>)
 8001960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001962:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001966:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800196a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800196e:	6011      	str	r1, [r2, #0]
 8001970:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001974:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001978:	6812      	ldr	r2, [r2, #0]
 800197a:	fa92 f1a2 	rbit	r1, r2
 800197e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001982:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001986:	6011      	str	r1, [r2, #0]
  return result;
 8001988:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800198c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001990:	6812      	ldr	r2, [r2, #0]
 8001992:	fab2 f282 	clz	r2, r2
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	f042 0220 	orr.w	r2, r2, #32
 800199c:	b2d2      	uxtb	r2, r2
 800199e:	f002 021f 	and.w	r2, r2, #31
 80019a2:	2101      	movs	r1, #1
 80019a4:	fa01 f202 	lsl.w	r2, r1, r2
 80019a8:	4013      	ands	r3, r2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d182      	bne.n	80018b4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019ae:	4b88      	ldr	r3, [pc, #544]	; (8001bd0 <HAL_RCC_OscConfig+0xf78>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80019b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80019c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	6a1b      	ldr	r3, [r3, #32]
 80019ce:	430b      	orrs	r3, r1
 80019d0:	497f      	ldr	r1, [pc, #508]	; (8001bd0 <HAL_RCC_OscConfig+0xf78>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	604b      	str	r3, [r1, #4]
 80019d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019da:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80019de:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80019e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	fa93 f2a3 	rbit	r2, r3
 80019f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80019fa:	601a      	str	r2, [r3, #0]
  return result;
 80019fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a00:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001a04:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a06:	fab3 f383 	clz	r3, r3
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a10:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	461a      	mov	r2, r3
 8001a18:	2301      	movs	r3, #1
 8001a1a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1c:	f7fe fe7c 	bl	8000718 <HAL_GetTick>
 8001a20:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a24:	e009      	b.n	8001a3a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a26:	f7fe fe77 	bl	8000718 <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e144      	b.n	8001cc4 <HAL_RCC_OscConfig+0x106c>
 8001a3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a3e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001a42:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a4c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	fa93 f2a3 	rbit	r2, r3
 8001a56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a5a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001a5e:	601a      	str	r2, [r3, #0]
  return result;
 8001a60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a64:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001a68:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a6a:	fab3 f383 	clz	r3, r3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	095b      	lsrs	r3, r3, #5
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d102      	bne.n	8001a84 <HAL_RCC_OscConfig+0xe2c>
 8001a7e:	4b54      	ldr	r3, [pc, #336]	; (8001bd0 <HAL_RCC_OscConfig+0xf78>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	e027      	b.n	8001ad4 <HAL_RCC_OscConfig+0xe7c>
 8001a84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a88:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001a8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a96:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	fa93 f2a3 	rbit	r2, r3
 8001aa0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aa4:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aae:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001ab2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001abc:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	fa93 f2a3 	rbit	r2, r3
 8001ac6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aca:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	4b3f      	ldr	r3, [pc, #252]	; (8001bd0 <HAL_RCC_OscConfig+0xf78>)
 8001ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ad8:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001adc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ae0:	6011      	str	r1, [r2, #0]
 8001ae2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ae6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001aea:	6812      	ldr	r2, [r2, #0]
 8001aec:	fa92 f1a2 	rbit	r1, r2
 8001af0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001af4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001af8:	6011      	str	r1, [r2, #0]
  return result;
 8001afa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001afe:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001b02:	6812      	ldr	r2, [r2, #0]
 8001b04:	fab2 f282 	clz	r2, r2
 8001b08:	b2d2      	uxtb	r2, r2
 8001b0a:	f042 0220 	orr.w	r2, r2, #32
 8001b0e:	b2d2      	uxtb	r2, r2
 8001b10:	f002 021f 	and.w	r2, r2, #31
 8001b14:	2101      	movs	r1, #1
 8001b16:	fa01 f202 	lsl.w	r2, r1, r2
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d082      	beq.n	8001a26 <HAL_RCC_OscConfig+0xdce>
 8001b20:	e0cf      	b.n	8001cc2 <HAL_RCC_OscConfig+0x106a>
 8001b22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b26:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001b2a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001b2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b34:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	fa93 f2a3 	rbit	r2, r3
 8001b3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b42:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001b46:	601a      	str	r2, [r3, #0]
  return result;
 8001b48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b4c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001b50:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b52:	fab3 f383 	clz	r3, r3
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b5c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	461a      	mov	r2, r3
 8001b64:	2300      	movs	r3, #0
 8001b66:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b68:	f7fe fdd6 	bl	8000718 <HAL_GetTick>
 8001b6c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b70:	e009      	b.n	8001b86 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b72:	f7fe fdd1 	bl	8000718 <HAL_GetTick>
 8001b76:	4602      	mov	r2, r0
 8001b78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b7c:	1ad3      	subs	r3, r2, r3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e09e      	b.n	8001cc4 <HAL_RCC_OscConfig+0x106c>
 8001b86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b8a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001b8e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b98:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	fa93 f2a3 	rbit	r2, r3
 8001ba2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ba6:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001baa:	601a      	str	r2, [r3, #0]
  return result;
 8001bac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bb0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001bb4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bb6:	fab3 f383 	clz	r3, r3
 8001bba:	b2db      	uxtb	r3, r3
 8001bbc:	095b      	lsrs	r3, r3, #5
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d104      	bne.n	8001bd4 <HAL_RCC_OscConfig+0xf7c>
 8001bca:	4b01      	ldr	r3, [pc, #4]	; (8001bd0 <HAL_RCC_OscConfig+0xf78>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	e029      	b.n	8001c24 <HAL_RCC_OscConfig+0xfcc>
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bd8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001bdc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001be0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001be6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	fa93 f2a3 	rbit	r2, r3
 8001bf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bf4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bfe:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001c02:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c0c:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	fa93 f2a3 	rbit	r2, r3
 8001c16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c1a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	4b2b      	ldr	r3, [pc, #172]	; (8001cd0 <HAL_RCC_OscConfig+0x1078>)
 8001c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c24:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c28:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001c2c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c30:	6011      	str	r1, [r2, #0]
 8001c32:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c36:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001c3a:	6812      	ldr	r2, [r2, #0]
 8001c3c:	fa92 f1a2 	rbit	r1, r2
 8001c40:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c44:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001c48:	6011      	str	r1, [r2, #0]
  return result;
 8001c4a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c4e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001c52:	6812      	ldr	r2, [r2, #0]
 8001c54:	fab2 f282 	clz	r2, r2
 8001c58:	b2d2      	uxtb	r2, r2
 8001c5a:	f042 0220 	orr.w	r2, r2, #32
 8001c5e:	b2d2      	uxtb	r2, r2
 8001c60:	f002 021f 	and.w	r2, r2, #31
 8001c64:	2101      	movs	r1, #1
 8001c66:	fa01 f202 	lsl.w	r2, r1, r2
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d180      	bne.n	8001b72 <HAL_RCC_OscConfig+0xf1a>
 8001c70:	e027      	b.n	8001cc2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d101      	bne.n	8001c86 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e01e      	b.n	8001cc4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c86:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <HAL_RCC_OscConfig+0x1078>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c8e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001c92:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	d10b      	bne.n	8001cbe <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001ca6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001caa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001cae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001cba:	429a      	cmp	r2, r3
 8001cbc:	d001      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e000      	b.n	8001cc4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40021000 	.word	0x40021000

08001cd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b09e      	sub	sp, #120	; 0x78
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d101      	bne.n	8001cec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e162      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cec:	4b90      	ldr	r3, [pc, #576]	; (8001f30 <HAL_RCC_ClockConfig+0x25c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0307 	and.w	r3, r3, #7
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d910      	bls.n	8001d1c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cfa:	4b8d      	ldr	r3, [pc, #564]	; (8001f30 <HAL_RCC_ClockConfig+0x25c>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f023 0207 	bic.w	r2, r3, #7
 8001d02:	498b      	ldr	r1, [pc, #556]	; (8001f30 <HAL_RCC_ClockConfig+0x25c>)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d0a:	4b89      	ldr	r3, [pc, #548]	; (8001f30 <HAL_RCC_ClockConfig+0x25c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0307 	and.w	r3, r3, #7
 8001d12:	683a      	ldr	r2, [r7, #0]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d001      	beq.n	8001d1c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e14a      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0302 	and.w	r3, r3, #2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d008      	beq.n	8001d3a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d28:	4b82      	ldr	r3, [pc, #520]	; (8001f34 <HAL_RCC_ClockConfig+0x260>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	497f      	ldr	r1, [pc, #508]	; (8001f34 <HAL_RCC_ClockConfig+0x260>)
 8001d36:	4313      	orrs	r3, r2
 8001d38:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f000 80dc 	beq.w	8001f00 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d13c      	bne.n	8001dca <HAL_RCC_ClockConfig+0xf6>
 8001d50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d54:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d58:	fa93 f3a3 	rbit	r3, r3
 8001d5c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001d5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d60:	fab3 f383 	clz	r3, r3
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	095b      	lsrs	r3, r3, #5
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	f043 0301 	orr.w	r3, r3, #1
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d102      	bne.n	8001d7a <HAL_RCC_ClockConfig+0xa6>
 8001d74:	4b6f      	ldr	r3, [pc, #444]	; (8001f34 <HAL_RCC_ClockConfig+0x260>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	e00f      	b.n	8001d9a <HAL_RCC_ClockConfig+0xc6>
 8001d7a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d7e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d82:	fa93 f3a3 	rbit	r3, r3
 8001d86:	667b      	str	r3, [r7, #100]	; 0x64
 8001d88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d8c:	663b      	str	r3, [r7, #96]	; 0x60
 8001d8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d90:	fa93 f3a3 	rbit	r3, r3
 8001d94:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d96:	4b67      	ldr	r3, [pc, #412]	; (8001f34 <HAL_RCC_ClockConfig+0x260>)
 8001d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d9e:	65ba      	str	r2, [r7, #88]	; 0x58
 8001da0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001da2:	fa92 f2a2 	rbit	r2, r2
 8001da6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001da8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001daa:	fab2 f282 	clz	r2, r2
 8001dae:	b2d2      	uxtb	r2, r2
 8001db0:	f042 0220 	orr.w	r2, r2, #32
 8001db4:	b2d2      	uxtb	r2, r2
 8001db6:	f002 021f 	and.w	r2, r2, #31
 8001dba:	2101      	movs	r1, #1
 8001dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d17b      	bne.n	8001ebe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e0f3      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d13c      	bne.n	8001e4c <HAL_RCC_ClockConfig+0x178>
 8001dd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001dd6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001dda:	fa93 f3a3 	rbit	r3, r3
 8001dde:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001de0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001de2:	fab3 f383 	clz	r3, r3
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	095b      	lsrs	r3, r3, #5
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d102      	bne.n	8001dfc <HAL_RCC_ClockConfig+0x128>
 8001df6:	4b4f      	ldr	r3, [pc, #316]	; (8001f34 <HAL_RCC_ClockConfig+0x260>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	e00f      	b.n	8001e1c <HAL_RCC_ClockConfig+0x148>
 8001dfc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e00:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e04:	fa93 f3a3 	rbit	r3, r3
 8001e08:	647b      	str	r3, [r7, #68]	; 0x44
 8001e0a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e0e:	643b      	str	r3, [r7, #64]	; 0x40
 8001e10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e12:	fa93 f3a3 	rbit	r3, r3
 8001e16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e18:	4b46      	ldr	r3, [pc, #280]	; (8001f34 <HAL_RCC_ClockConfig+0x260>)
 8001e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e20:	63ba      	str	r2, [r7, #56]	; 0x38
 8001e22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e24:	fa92 f2a2 	rbit	r2, r2
 8001e28:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001e2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e2c:	fab2 f282 	clz	r2, r2
 8001e30:	b2d2      	uxtb	r2, r2
 8001e32:	f042 0220 	orr.w	r2, r2, #32
 8001e36:	b2d2      	uxtb	r2, r2
 8001e38:	f002 021f 	and.w	r2, r2, #31
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e42:	4013      	ands	r3, r2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d13a      	bne.n	8001ebe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e0b2      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x2de>
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e52:	fa93 f3a3 	rbit	r3, r3
 8001e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001e58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e5a:	fab3 f383 	clz	r3, r3
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	095b      	lsrs	r3, r3, #5
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	f043 0301 	orr.w	r3, r3, #1
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d102      	bne.n	8001e74 <HAL_RCC_ClockConfig+0x1a0>
 8001e6e:	4b31      	ldr	r3, [pc, #196]	; (8001f34 <HAL_RCC_ClockConfig+0x260>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	e00d      	b.n	8001e90 <HAL_RCC_ClockConfig+0x1bc>
 8001e74:	2302      	movs	r3, #2
 8001e76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e7a:	fa93 f3a3 	rbit	r3, r3
 8001e7e:	627b      	str	r3, [r7, #36]	; 0x24
 8001e80:	2302      	movs	r3, #2
 8001e82:	623b      	str	r3, [r7, #32]
 8001e84:	6a3b      	ldr	r3, [r7, #32]
 8001e86:	fa93 f3a3 	rbit	r3, r3
 8001e8a:	61fb      	str	r3, [r7, #28]
 8001e8c:	4b29      	ldr	r3, [pc, #164]	; (8001f34 <HAL_RCC_ClockConfig+0x260>)
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e90:	2202      	movs	r2, #2
 8001e92:	61ba      	str	r2, [r7, #24]
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	fa92 f2a2 	rbit	r2, r2
 8001e9a:	617a      	str	r2, [r7, #20]
  return result;
 8001e9c:	697a      	ldr	r2, [r7, #20]
 8001e9e:	fab2 f282 	clz	r2, r2
 8001ea2:	b2d2      	uxtb	r2, r2
 8001ea4:	f042 0220 	orr.w	r2, r2, #32
 8001ea8:	b2d2      	uxtb	r2, r2
 8001eaa:	f002 021f 	and.w	r2, r2, #31
 8001eae:	2101      	movs	r1, #1
 8001eb0:	fa01 f202 	lsl.w	r2, r1, r2
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e079      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ebe:	4b1d      	ldr	r3, [pc, #116]	; (8001f34 <HAL_RCC_ClockConfig+0x260>)
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f023 0203 	bic.w	r2, r3, #3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	491a      	ldr	r1, [pc, #104]	; (8001f34 <HAL_RCC_ClockConfig+0x260>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ed0:	f7fe fc22 	bl	8000718 <HAL_GetTick>
 8001ed4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ed6:	e00a      	b.n	8001eee <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ed8:	f7fe fc1e 	bl	8000718 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e061      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eee:	4b11      	ldr	r3, [pc, #68]	; (8001f34 <HAL_RCC_ClockConfig+0x260>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f003 020c 	and.w	r2, r3, #12
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d1eb      	bne.n	8001ed8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f00:	4b0b      	ldr	r3, [pc, #44]	; (8001f30 <HAL_RCC_ClockConfig+0x25c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0307 	and.w	r3, r3, #7
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d214      	bcs.n	8001f38 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f0e:	4b08      	ldr	r3, [pc, #32]	; (8001f30 <HAL_RCC_ClockConfig+0x25c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f023 0207 	bic.w	r2, r3, #7
 8001f16:	4906      	ldr	r1, [pc, #24]	; (8001f30 <HAL_RCC_ClockConfig+0x25c>)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f1e:	4b04      	ldr	r3, [pc, #16]	; (8001f30 <HAL_RCC_ClockConfig+0x25c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0307 	and.w	r3, r3, #7
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d005      	beq.n	8001f38 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e040      	b.n	8001fb2 <HAL_RCC_ClockConfig+0x2de>
 8001f30:	40022000 	.word	0x40022000
 8001f34:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d008      	beq.n	8001f56 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f44:	4b1d      	ldr	r3, [pc, #116]	; (8001fbc <HAL_RCC_ClockConfig+0x2e8>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	491a      	ldr	r1, [pc, #104]	; (8001fbc <HAL_RCC_ClockConfig+0x2e8>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0308 	and.w	r3, r3, #8
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d009      	beq.n	8001f76 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f62:	4b16      	ldr	r3, [pc, #88]	; (8001fbc <HAL_RCC_ClockConfig+0x2e8>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	4912      	ldr	r1, [pc, #72]	; (8001fbc <HAL_RCC_ClockConfig+0x2e8>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001f76:	f000 f829 	bl	8001fcc <HAL_RCC_GetSysClockFreq>
 8001f7a:	4601      	mov	r1, r0
 8001f7c:	4b0f      	ldr	r3, [pc, #60]	; (8001fbc <HAL_RCC_ClockConfig+0x2e8>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f84:	22f0      	movs	r2, #240	; 0xf0
 8001f86:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	fa92 f2a2 	rbit	r2, r2
 8001f8e:	60fa      	str	r2, [r7, #12]
  return result;
 8001f90:	68fa      	ldr	r2, [r7, #12]
 8001f92:	fab2 f282 	clz	r2, r2
 8001f96:	b2d2      	uxtb	r2, r2
 8001f98:	40d3      	lsrs	r3, r2
 8001f9a:	4a09      	ldr	r2, [pc, #36]	; (8001fc0 <HAL_RCC_ClockConfig+0x2ec>)
 8001f9c:	5cd3      	ldrb	r3, [r2, r3]
 8001f9e:	fa21 f303 	lsr.w	r3, r1, r3
 8001fa2:	4a08      	ldr	r2, [pc, #32]	; (8001fc4 <HAL_RCC_ClockConfig+0x2f0>)
 8001fa4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001fa6:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <HAL_RCC_ClockConfig+0x2f4>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7fe fb70 	bl	8000690 <HAL_InitTick>
  
  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3778      	adds	r7, #120	; 0x78
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	08002f20 	.word	0x08002f20
 8001fc4:	2000000c 	.word	0x2000000c
 8001fc8:	20000010 	.word	0x20000010

08001fcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b08b      	sub	sp, #44	; 0x2c
 8001fd0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61fb      	str	r3, [r7, #28]
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	61bb      	str	r3, [r7, #24]
 8001fda:	2300      	movs	r3, #0
 8001fdc:	627b      	str	r3, [r7, #36]	; 0x24
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001fe6:	4b29      	ldr	r3, [pc, #164]	; (800208c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	f003 030c 	and.w	r3, r3, #12
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	d002      	beq.n	8001ffc <HAL_RCC_GetSysClockFreq+0x30>
 8001ff6:	2b08      	cmp	r3, #8
 8001ff8:	d003      	beq.n	8002002 <HAL_RCC_GetSysClockFreq+0x36>
 8001ffa:	e03c      	b.n	8002076 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ffc:	4b24      	ldr	r3, [pc, #144]	; (8002090 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ffe:	623b      	str	r3, [r7, #32]
      break;
 8002000:	e03c      	b.n	800207c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002008:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800200c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	fa92 f2a2 	rbit	r2, r2
 8002014:	607a      	str	r2, [r7, #4]
  return result;
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	fab2 f282 	clz	r2, r2
 800201c:	b2d2      	uxtb	r2, r2
 800201e:	40d3      	lsrs	r3, r2
 8002020:	4a1c      	ldr	r2, [pc, #112]	; (8002094 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002022:	5cd3      	ldrb	r3, [r2, r3]
 8002024:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002026:	4b19      	ldr	r3, [pc, #100]	; (800208c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	220f      	movs	r2, #15
 8002030:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	fa92 f2a2 	rbit	r2, r2
 8002038:	60fa      	str	r2, [r7, #12]
  return result;
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	fab2 f282 	clz	r2, r2
 8002040:	b2d2      	uxtb	r2, r2
 8002042:	40d3      	lsrs	r3, r2
 8002044:	4a14      	ldr	r2, [pc, #80]	; (8002098 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002046:	5cd3      	ldrb	r3, [r2, r3]
 8002048:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d008      	beq.n	8002066 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002054:	4a0e      	ldr	r2, [pc, #56]	; (8002090 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	fbb2 f2f3 	udiv	r2, r2, r3
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	fb02 f303 	mul.w	r3, r2, r3
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
 8002064:	e004      	b.n	8002070 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	4a0c      	ldr	r2, [pc, #48]	; (800209c <HAL_RCC_GetSysClockFreq+0xd0>)
 800206a:	fb02 f303 	mul.w	r3, r2, r3
 800206e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002072:	623b      	str	r3, [r7, #32]
      break;
 8002074:	e002      	b.n	800207c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002076:	4b06      	ldr	r3, [pc, #24]	; (8002090 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002078:	623b      	str	r3, [r7, #32]
      break;
 800207a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800207c:	6a3b      	ldr	r3, [r7, #32]
}
 800207e:	4618      	mov	r0, r3
 8002080:	372c      	adds	r7, #44	; 0x2c
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	40021000 	.word	0x40021000
 8002090:	007a1200 	.word	0x007a1200
 8002094:	08002f38 	.word	0x08002f38
 8002098:	08002f48 	.word	0x08002f48
 800209c:	003d0900 	.word	0x003d0900

080020a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020a4:	4b03      	ldr	r3, [pc, #12]	; (80020b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80020a6:	681b      	ldr	r3, [r3, #0]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	2000000c 	.word	0x2000000c

080020b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80020be:	f7ff ffef 	bl	80020a0 <HAL_RCC_GetHCLKFreq>
 80020c2:	4601      	mov	r1, r0
 80020c4:	4b0b      	ldr	r3, [pc, #44]	; (80020f4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80020cc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80020d0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	fa92 f2a2 	rbit	r2, r2
 80020d8:	603a      	str	r2, [r7, #0]
  return result;
 80020da:	683a      	ldr	r2, [r7, #0]
 80020dc:	fab2 f282 	clz	r2, r2
 80020e0:	b2d2      	uxtb	r2, r2
 80020e2:	40d3      	lsrs	r3, r2
 80020e4:	4a04      	ldr	r2, [pc, #16]	; (80020f8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80020e6:	5cd3      	ldrb	r3, [r2, r3]
 80020e8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40021000 	.word	0x40021000
 80020f8:	08002f30 	.word	0x08002f30

080020fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002102:	f7ff ffcd 	bl	80020a0 <HAL_RCC_GetHCLKFreq>
 8002106:	4601      	mov	r1, r0
 8002108:	4b0b      	ldr	r3, [pc, #44]	; (8002138 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002110:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002114:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	fa92 f2a2 	rbit	r2, r2
 800211c:	603a      	str	r2, [r7, #0]
  return result;
 800211e:	683a      	ldr	r2, [r7, #0]
 8002120:	fab2 f282 	clz	r2, r2
 8002124:	b2d2      	uxtb	r2, r2
 8002126:	40d3      	lsrs	r3, r2
 8002128:	4a04      	ldr	r2, [pc, #16]	; (800213c <HAL_RCC_GetPCLK2Freq+0x40>)
 800212a:	5cd3      	ldrb	r3, [r2, r3]
 800212c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002130:	4618      	mov	r0, r3
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40021000 	.word	0x40021000
 800213c:	08002f30 	.word	0x08002f30

08002140 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e095      	b.n	800227e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002156:	2b00      	cmp	r3, #0
 8002158:	d108      	bne.n	800216c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002162:	d009      	beq.n	8002178 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	61da      	str	r2, [r3, #28]
 800216a:	e005      	b.n	8002178 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d106      	bne.n	8002198 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f7fe f97a 	bl	800048c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2202      	movs	r2, #2
 800219c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80021b8:	d902      	bls.n	80021c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80021ba:	2300      	movs	r3, #0
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	e002      	b.n	80021c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80021c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80021ce:	d007      	beq.n	80021e0 <HAL_SPI_Init+0xa0>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80021d8:	d002      	beq.n	80021e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80021f0:	431a      	orrs	r2, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	431a      	orrs	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	695b      	ldr	r3, [r3, #20]
 8002200:	f003 0301 	and.w	r3, r3, #1
 8002204:	431a      	orrs	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	699b      	ldr	r3, [r3, #24]
 800220a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800220e:	431a      	orrs	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002218:	431a      	orrs	r2, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a1b      	ldr	r3, [r3, #32]
 800221e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002222:	ea42 0103 	orr.w	r1, r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800222a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	430a      	orrs	r2, r1
 8002234:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	0c1b      	lsrs	r3, r3, #16
 800223c:	f003 0204 	and.w	r2, r3, #4
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002244:	f003 0310 	and.w	r3, r3, #16
 8002248:	431a      	orrs	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800224e:	f003 0308 	and.w	r3, r3, #8
 8002252:	431a      	orrs	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800225c:	ea42 0103 	orr.w	r1, r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	430a      	orrs	r2, r1
 800226c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b088      	sub	sp, #32
 800228a:	af00      	add	r7, sp, #0
 800228c:	60f8      	str	r0, [r7, #12]
 800228e:	60b9      	str	r1, [r7, #8]
 8002290:	603b      	str	r3, [r7, #0]
 8002292:	4613      	mov	r3, r2
 8002294:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002296:	2300      	movs	r3, #0
 8002298:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d101      	bne.n	80022a8 <HAL_SPI_Transmit+0x22>
 80022a4:	2302      	movs	r3, #2
 80022a6:	e158      	b.n	800255a <HAL_SPI_Transmit+0x2d4>
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80022b0:	f7fe fa32 	bl	8000718 <HAL_GetTick>
 80022b4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80022b6:	88fb      	ldrh	r3, [r7, #6]
 80022b8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d002      	beq.n	80022cc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80022c6:	2302      	movs	r3, #2
 80022c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80022ca:	e13d      	b.n	8002548 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d002      	beq.n	80022d8 <HAL_SPI_Transmit+0x52>
 80022d2:	88fb      	ldrh	r3, [r7, #6]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d102      	bne.n	80022de <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80022dc:	e134      	b.n	8002548 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2203      	movs	r2, #3
 80022e2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2200      	movs	r2, #0
 80022ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	68ba      	ldr	r2, [r7, #8]
 80022f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	88fa      	ldrh	r2, [r7, #6]
 80022f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	88fa      	ldrh	r2, [r7, #6]
 80022fc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2200      	movs	r2, #0
 8002302:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2200      	movs	r2, #0
 8002308:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2200      	movs	r2, #0
 8002310:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2200      	movs	r2, #0
 8002318:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2200      	movs	r2, #0
 800231e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002328:	d10f      	bne.n	800234a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002338:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002348:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002354:	2b40      	cmp	r3, #64	; 0x40
 8002356:	d007      	beq.n	8002368 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002366:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002370:	d94b      	bls.n	800240a <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d002      	beq.n	8002380 <HAL_SPI_Transmit+0xfa>
 800237a:	8afb      	ldrh	r3, [r7, #22]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d13e      	bne.n	80023fe <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002384:	881a      	ldrh	r2, [r3, #0]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002390:	1c9a      	adds	r2, r3, #2
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800239a:	b29b      	uxth	r3, r3
 800239c:	3b01      	subs	r3, #1
 800239e:	b29a      	uxth	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80023a4:	e02b      	b.n	80023fe <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d112      	bne.n	80023da <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023b8:	881a      	ldrh	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023c4:	1c9a      	adds	r2, r3, #2
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	3b01      	subs	r3, #1
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80023d8:	e011      	b.n	80023fe <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80023da:	f7fe f99d 	bl	8000718 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d803      	bhi.n	80023f2 <HAL_SPI_Transmit+0x16c>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f0:	d102      	bne.n	80023f8 <HAL_SPI_Transmit+0x172>
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d102      	bne.n	80023fe <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80023fc:	e0a4      	b.n	8002548 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002402:	b29b      	uxth	r3, r3
 8002404:	2b00      	cmp	r3, #0
 8002406:	d1ce      	bne.n	80023a6 <HAL_SPI_Transmit+0x120>
 8002408:	e07c      	b.n	8002504 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d002      	beq.n	8002418 <HAL_SPI_Transmit+0x192>
 8002412:	8afb      	ldrh	r3, [r7, #22]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d170      	bne.n	80024fa <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800241c:	b29b      	uxth	r3, r3
 800241e:	2b01      	cmp	r3, #1
 8002420:	d912      	bls.n	8002448 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002426:	881a      	ldrh	r2, [r3, #0]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002432:	1c9a      	adds	r2, r3, #2
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800243c:	b29b      	uxth	r3, r3
 800243e:	3b02      	subs	r3, #2
 8002440:	b29a      	uxth	r2, r3
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002446:	e058      	b.n	80024fa <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	330c      	adds	r3, #12
 8002452:	7812      	ldrb	r2, [r2, #0]
 8002454:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800245a:	1c5a      	adds	r2, r3, #1
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002464:	b29b      	uxth	r3, r3
 8002466:	3b01      	subs	r3, #1
 8002468:	b29a      	uxth	r2, r3
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800246e:	e044      	b.n	80024fa <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b02      	cmp	r3, #2
 800247c:	d12b      	bne.n	80024d6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002482:	b29b      	uxth	r3, r3
 8002484:	2b01      	cmp	r3, #1
 8002486:	d912      	bls.n	80024ae <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800248c:	881a      	ldrh	r2, [r3, #0]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002498:	1c9a      	adds	r2, r3, #2
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	3b02      	subs	r3, #2
 80024a6:	b29a      	uxth	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80024ac:	e025      	b.n	80024fa <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	330c      	adds	r3, #12
 80024b8:	7812      	ldrb	r2, [r2, #0]
 80024ba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024c0:	1c5a      	adds	r2, r3, #1
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	3b01      	subs	r3, #1
 80024ce:	b29a      	uxth	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80024d4:	e011      	b.n	80024fa <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80024d6:	f7fe f91f 	bl	8000718 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	683a      	ldr	r2, [r7, #0]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d803      	bhi.n	80024ee <HAL_SPI_Transmit+0x268>
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ec:	d102      	bne.n	80024f4 <HAL_SPI_Transmit+0x26e>
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d102      	bne.n	80024fa <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80024f8:	e026      	b.n	8002548 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024fe:	b29b      	uxth	r3, r3
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1b5      	bne.n	8002470 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	6839      	ldr	r1, [r7, #0]
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f000 f949 	bl	80027a0 <SPI_EndRxTxTransaction>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d002      	beq.n	800251a <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2220      	movs	r2, #32
 8002518:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d10a      	bne.n	8002538 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	613b      	str	r3, [r7, #16]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	613b      	str	r3, [r7, #16]
 8002536:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800253c:	2b00      	cmp	r3, #0
 800253e:	d002      	beq.n	8002546 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	77fb      	strb	r3, [r7, #31]
 8002544:	e000      	b.n	8002548 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8002546:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2200      	movs	r2, #0
 8002554:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002558:	7ffb      	ldrb	r3, [r7, #31]
}
 800255a:	4618      	mov	r0, r3
 800255c:	3720      	adds	r7, #32
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
	...

08002564 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b088      	sub	sp, #32
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	603b      	str	r3, [r7, #0]
 8002570:	4613      	mov	r3, r2
 8002572:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002574:	f7fe f8d0 	bl	8000718 <HAL_GetTick>
 8002578:	4602      	mov	r2, r0
 800257a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800257c:	1a9b      	subs	r3, r3, r2
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	4413      	add	r3, r2
 8002582:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002584:	f7fe f8c8 	bl	8000718 <HAL_GetTick>
 8002588:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800258a:	4b39      	ldr	r3, [pc, #228]	; (8002670 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	015b      	lsls	r3, r3, #5
 8002590:	0d1b      	lsrs	r3, r3, #20
 8002592:	69fa      	ldr	r2, [r7, #28]
 8002594:	fb02 f303 	mul.w	r3, r2, r3
 8002598:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800259a:	e054      	b.n	8002646 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a2:	d050      	beq.n	8002646 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80025a4:	f7fe f8b8 	bl	8000718 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	69fa      	ldr	r2, [r7, #28]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d902      	bls.n	80025ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d13d      	bne.n	8002636 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	685a      	ldr	r2, [r3, #4]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80025c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80025d2:	d111      	bne.n	80025f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80025dc:	d004      	beq.n	80025e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025e6:	d107      	bne.n	80025f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002600:	d10f      	bne.n	8002622 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002620:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002632:	2303      	movs	r3, #3
 8002634:	e017      	b.n	8002666 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d101      	bne.n	8002640 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800263c:	2300      	movs	r3, #0
 800263e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	3b01      	subs	r3, #1
 8002644:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	4013      	ands	r3, r2
 8002650:	68ba      	ldr	r2, [r7, #8]
 8002652:	429a      	cmp	r2, r3
 8002654:	bf0c      	ite	eq
 8002656:	2301      	moveq	r3, #1
 8002658:	2300      	movne	r3, #0
 800265a:	b2db      	uxtb	r3, r3
 800265c:	461a      	mov	r2, r3
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	429a      	cmp	r2, r3
 8002662:	d19b      	bne.n	800259c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3720      	adds	r7, #32
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	2000000c 	.word	0x2000000c

08002674 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b08a      	sub	sp, #40	; 0x28
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
 8002680:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002682:	2300      	movs	r3, #0
 8002684:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002686:	f7fe f847 	bl	8000718 <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800268e:	1a9b      	subs	r3, r3, r2
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	4413      	add	r3, r2
 8002694:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8002696:	f7fe f83f 	bl	8000718 <HAL_GetTick>
 800269a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	330c      	adds	r3, #12
 80026a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80026a4:	4b3d      	ldr	r3, [pc, #244]	; (800279c <SPI_WaitFifoStateUntilTimeout+0x128>)
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	4613      	mov	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	00da      	lsls	r2, r3, #3
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	0d1b      	lsrs	r3, r3, #20
 80026b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026b6:	fb02 f303 	mul.w	r3, r2, r3
 80026ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80026bc:	e060      	b.n	8002780 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80026c4:	d107      	bne.n	80026d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d104      	bne.n	80026d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80026d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026dc:	d050      	beq.n	8002780 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80026de:	f7fe f81b 	bl	8000718 <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	6a3b      	ldr	r3, [r7, #32]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d902      	bls.n	80026f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80026ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d13d      	bne.n	8002770 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	685a      	ldr	r2, [r3, #4]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002702:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800270c:	d111      	bne.n	8002732 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002716:	d004      	beq.n	8002722 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002720:	d107      	bne.n	8002732 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002730:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002736:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800273a:	d10f      	bne.n	800275c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800274a:	601a      	str	r2, [r3, #0]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800275a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2201      	movs	r2, #1
 8002760:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e010      	b.n	8002792 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d101      	bne.n	800277a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8002776:	2300      	movs	r3, #0
 8002778:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	3b01      	subs	r3, #1
 800277e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689a      	ldr	r2, [r3, #8]
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	4013      	ands	r3, r2
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	429a      	cmp	r2, r3
 800278e:	d196      	bne.n	80026be <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3728      	adds	r7, #40	; 0x28
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	2000000c 	.word	0x2000000c

080027a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af02      	add	r7, sp, #8
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80027b8:	68f8      	ldr	r0, [r7, #12]
 80027ba:	f7ff ff5b 	bl	8002674 <SPI_WaitFifoStateUntilTimeout>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d007      	beq.n	80027d4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027c8:	f043 0220 	orr.w	r2, r3, #32
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e027      	b.n	8002824 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	2200      	movs	r2, #0
 80027dc:	2180      	movs	r1, #128	; 0x80
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f7ff fec0 	bl	8002564 <SPI_WaitFlagStateUntilTimeout>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d007      	beq.n	80027fa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027ee:	f043 0220 	orr.w	r2, r3, #32
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e014      	b.n	8002824 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	2200      	movs	r2, #0
 8002802:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f7ff ff34 	bl	8002674 <SPI_WaitFifoStateUntilTimeout>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d007      	beq.n	8002822 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002816:	f043 0220 	orr.w	r2, r3, #32
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e000      	b.n	8002824 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e040      	b.n	80028c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002842:	2b00      	cmp	r3, #0
 8002844:	d106      	bne.n	8002854 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7fd fe5e 	bl	8000510 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2224      	movs	r2, #36	; 0x24
 8002858:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f022 0201 	bic.w	r2, r2, #1
 8002868:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 f82c 	bl	80028c8 <UART_SetConfig>
 8002870:	4603      	mov	r3, r0
 8002872:	2b01      	cmp	r3, #1
 8002874:	d101      	bne.n	800287a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e022      	b.n	80028c0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287e:	2b00      	cmp	r3, #0
 8002880:	d002      	beq.n	8002888 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 f956 	bl	8002b34 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002896:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80028a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f042 0201 	orr.w	r2, r2, #1
 80028b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 f9dd 	bl	8002c78 <UART_CheckIdleState>
 80028be:	4603      	mov	r3, r0
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3708      	adds	r7, #8
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b088      	sub	sp, #32
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80028d0:	2300      	movs	r3, #0
 80028d2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689a      	ldr	r2, [r3, #8]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	431a      	orrs	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	69db      	ldr	r3, [r3, #28]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	4b8a      	ldr	r3, [pc, #552]	; (8002b1c <UART_SetConfig+0x254>)
 80028f4:	4013      	ands	r3, r2
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	6812      	ldr	r2, [r2, #0]
 80028fa:	6979      	ldr	r1, [r7, #20]
 80028fc:	430b      	orrs	r3, r1
 80028fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	68da      	ldr	r2, [r3, #12]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6a1b      	ldr	r3, [r3, #32]
 8002920:	697a      	ldr	r2, [r7, #20]
 8002922:	4313      	orrs	r3, r2
 8002924:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	697a      	ldr	r2, [r7, #20]
 8002936:	430a      	orrs	r2, r1
 8002938:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a78      	ldr	r2, [pc, #480]	; (8002b20 <UART_SetConfig+0x258>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d120      	bne.n	8002986 <UART_SetConfig+0xbe>
 8002944:	4b77      	ldr	r3, [pc, #476]	; (8002b24 <UART_SetConfig+0x25c>)
 8002946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	2b03      	cmp	r3, #3
 800294e:	d817      	bhi.n	8002980 <UART_SetConfig+0xb8>
 8002950:	a201      	add	r2, pc, #4	; (adr r2, 8002958 <UART_SetConfig+0x90>)
 8002952:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002956:	bf00      	nop
 8002958:	08002969 	.word	0x08002969
 800295c:	08002975 	.word	0x08002975
 8002960:	0800297b 	.word	0x0800297b
 8002964:	0800296f 	.word	0x0800296f
 8002968:	2300      	movs	r3, #0
 800296a:	77fb      	strb	r3, [r7, #31]
 800296c:	e01d      	b.n	80029aa <UART_SetConfig+0xe2>
 800296e:	2302      	movs	r3, #2
 8002970:	77fb      	strb	r3, [r7, #31]
 8002972:	e01a      	b.n	80029aa <UART_SetConfig+0xe2>
 8002974:	2304      	movs	r3, #4
 8002976:	77fb      	strb	r3, [r7, #31]
 8002978:	e017      	b.n	80029aa <UART_SetConfig+0xe2>
 800297a:	2308      	movs	r3, #8
 800297c:	77fb      	strb	r3, [r7, #31]
 800297e:	e014      	b.n	80029aa <UART_SetConfig+0xe2>
 8002980:	2310      	movs	r3, #16
 8002982:	77fb      	strb	r3, [r7, #31]
 8002984:	e011      	b.n	80029aa <UART_SetConfig+0xe2>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a67      	ldr	r2, [pc, #412]	; (8002b28 <UART_SetConfig+0x260>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d102      	bne.n	8002996 <UART_SetConfig+0xce>
 8002990:	2300      	movs	r3, #0
 8002992:	77fb      	strb	r3, [r7, #31]
 8002994:	e009      	b.n	80029aa <UART_SetConfig+0xe2>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a64      	ldr	r2, [pc, #400]	; (8002b2c <UART_SetConfig+0x264>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d102      	bne.n	80029a6 <UART_SetConfig+0xde>
 80029a0:	2300      	movs	r3, #0
 80029a2:	77fb      	strb	r3, [r7, #31]
 80029a4:	e001      	b.n	80029aa <UART_SetConfig+0xe2>
 80029a6:	2310      	movs	r3, #16
 80029a8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029b2:	d15b      	bne.n	8002a6c <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 80029b4:	7ffb      	ldrb	r3, [r7, #31]
 80029b6:	2b08      	cmp	r3, #8
 80029b8:	d827      	bhi.n	8002a0a <UART_SetConfig+0x142>
 80029ba:	a201      	add	r2, pc, #4	; (adr r2, 80029c0 <UART_SetConfig+0xf8>)
 80029bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c0:	080029e5 	.word	0x080029e5
 80029c4:	080029ed 	.word	0x080029ed
 80029c8:	080029f5 	.word	0x080029f5
 80029cc:	08002a0b 	.word	0x08002a0b
 80029d0:	080029fb 	.word	0x080029fb
 80029d4:	08002a0b 	.word	0x08002a0b
 80029d8:	08002a0b 	.word	0x08002a0b
 80029dc:	08002a0b 	.word	0x08002a0b
 80029e0:	08002a03 	.word	0x08002a03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029e4:	f7ff fb68 	bl	80020b8 <HAL_RCC_GetPCLK1Freq>
 80029e8:	61b8      	str	r0, [r7, #24]
        break;
 80029ea:	e013      	b.n	8002a14 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80029ec:	f7ff fb86 	bl	80020fc <HAL_RCC_GetPCLK2Freq>
 80029f0:	61b8      	str	r0, [r7, #24]
        break;
 80029f2:	e00f      	b.n	8002a14 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80029f4:	4b4e      	ldr	r3, [pc, #312]	; (8002b30 <UART_SetConfig+0x268>)
 80029f6:	61bb      	str	r3, [r7, #24]
        break;
 80029f8:	e00c      	b.n	8002a14 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029fa:	f7ff fae7 	bl	8001fcc <HAL_RCC_GetSysClockFreq>
 80029fe:	61b8      	str	r0, [r7, #24]
        break;
 8002a00:	e008      	b.n	8002a14 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002a02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a06:	61bb      	str	r3, [r7, #24]
        break;
 8002a08:	e004      	b.n	8002a14 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	77bb      	strb	r3, [r7, #30]
        break;
 8002a12:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d074      	beq.n	8002b04 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	005a      	lsls	r2, r3, #1
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	085b      	lsrs	r3, r3, #1
 8002a24:	441a      	add	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2e:	b29b      	uxth	r3, r3
 8002a30:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	2b0f      	cmp	r3, #15
 8002a36:	d916      	bls.n	8002a66 <UART_SetConfig+0x19e>
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a3e:	d212      	bcs.n	8002a66 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	f023 030f 	bic.w	r3, r3, #15
 8002a48:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	085b      	lsrs	r3, r3, #1
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	89fb      	ldrh	r3, [r7, #14]
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	89fa      	ldrh	r2, [r7, #14]
 8002a62:	60da      	str	r2, [r3, #12]
 8002a64:	e04e      	b.n	8002b04 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	77bb      	strb	r3, [r7, #30]
 8002a6a:	e04b      	b.n	8002b04 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002a6c:	7ffb      	ldrb	r3, [r7, #31]
 8002a6e:	2b08      	cmp	r3, #8
 8002a70:	d827      	bhi.n	8002ac2 <UART_SetConfig+0x1fa>
 8002a72:	a201      	add	r2, pc, #4	; (adr r2, 8002a78 <UART_SetConfig+0x1b0>)
 8002a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a78:	08002a9d 	.word	0x08002a9d
 8002a7c:	08002aa5 	.word	0x08002aa5
 8002a80:	08002aad 	.word	0x08002aad
 8002a84:	08002ac3 	.word	0x08002ac3
 8002a88:	08002ab3 	.word	0x08002ab3
 8002a8c:	08002ac3 	.word	0x08002ac3
 8002a90:	08002ac3 	.word	0x08002ac3
 8002a94:	08002ac3 	.word	0x08002ac3
 8002a98:	08002abb 	.word	0x08002abb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a9c:	f7ff fb0c 	bl	80020b8 <HAL_RCC_GetPCLK1Freq>
 8002aa0:	61b8      	str	r0, [r7, #24]
        break;
 8002aa2:	e013      	b.n	8002acc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002aa4:	f7ff fb2a 	bl	80020fc <HAL_RCC_GetPCLK2Freq>
 8002aa8:	61b8      	str	r0, [r7, #24]
        break;
 8002aaa:	e00f      	b.n	8002acc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002aac:	4b20      	ldr	r3, [pc, #128]	; (8002b30 <UART_SetConfig+0x268>)
 8002aae:	61bb      	str	r3, [r7, #24]
        break;
 8002ab0:	e00c      	b.n	8002acc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ab2:	f7ff fa8b 	bl	8001fcc <HAL_RCC_GetSysClockFreq>
 8002ab6:	61b8      	str	r0, [r7, #24]
        break;
 8002ab8:	e008      	b.n	8002acc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002aba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002abe:	61bb      	str	r3, [r7, #24]
        break;
 8002ac0:	e004      	b.n	8002acc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	77bb      	strb	r3, [r7, #30]
        break;
 8002aca:	bf00      	nop
    }

    if (pclk != 0U)
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d018      	beq.n	8002b04 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	085a      	lsrs	r2, r3, #1
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	441a      	add	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	2b0f      	cmp	r3, #15
 8002aec:	d908      	bls.n	8002b00 <UART_SetConfig+0x238>
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002af4:	d204      	bcs.n	8002b00 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	60da      	str	r2, [r3, #12]
 8002afe:	e001      	b.n	8002b04 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002b10:	7fbb      	ldrb	r3, [r7, #30]
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3720      	adds	r7, #32
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	efff69f3 	.word	0xefff69f3
 8002b20:	40013800 	.word	0x40013800
 8002b24:	40021000 	.word	0x40021000
 8002b28:	40004400 	.word	0x40004400
 8002b2c:	40004800 	.word	0x40004800
 8002b30:	007a1200 	.word	0x007a1200

08002b34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d00a      	beq.n	8002b5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d00a      	beq.n	8002b80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b84:	f003 0304 	and.w	r3, r3, #4
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00a      	beq.n	8002ba2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba6:	f003 0308 	and.w	r3, r3, #8
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d00a      	beq.n	8002bc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc8:	f003 0310 	and.w	r3, r3, #16
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d00a      	beq.n	8002be6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	430a      	orrs	r2, r1
 8002be4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bea:	f003 0320 	and.w	r3, r3, #32
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00a      	beq.n	8002c08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	430a      	orrs	r2, r1
 8002c06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d01a      	beq.n	8002c4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	430a      	orrs	r2, r1
 8002c28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c32:	d10a      	bne.n	8002c4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	430a      	orrs	r2, r1
 8002c48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00a      	beq.n	8002c6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	605a      	str	r2, [r3, #4]
  }
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr

08002c78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af02      	add	r7, sp, #8
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002c88:	f7fd fd46 	bl	8000718 <HAL_GetTick>
 8002c8c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0308 	and.w	r3, r3, #8
 8002c98:	2b08      	cmp	r3, #8
 8002c9a:	d10e      	bne.n	8002cba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002c9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 f82d 	bl	8002d0a <UART_WaitOnFlagUntilTimeout>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e023      	b.n	8002d02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	2b04      	cmp	r3, #4
 8002cc6:	d10e      	bne.n	8002ce6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002cc8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002ccc:	9300      	str	r3, [sp, #0]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f817 	bl	8002d0a <UART_WaitOnFlagUntilTimeout>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e00d      	b.n	8002d02 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2220      	movs	r2, #32
 8002cea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2220      	movs	r2, #32
 8002cf0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b09c      	sub	sp, #112	; 0x70
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	60f8      	str	r0, [r7, #12]
 8002d12:	60b9      	str	r1, [r7, #8]
 8002d14:	603b      	str	r3, [r7, #0]
 8002d16:	4613      	mov	r3, r2
 8002d18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d1a:	e0a5      	b.n	8002e68 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d22:	f000 80a1 	beq.w	8002e68 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d26:	f7fd fcf7 	bl	8000718 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d302      	bcc.n	8002d3c <UART_WaitOnFlagUntilTimeout+0x32>
 8002d36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d13e      	bne.n	8002dba <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d44:	e853 3f00 	ldrex	r3, [r3]
 8002d48:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8002d4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d4c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002d50:	667b      	str	r3, [r7, #100]	; 0x64
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	461a      	mov	r2, r3
 8002d58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002d5a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d5c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d5e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002d60:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002d62:	e841 2300 	strex	r3, r2, [r1]
 8002d66:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8002d68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1e6      	bne.n	8002d3c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	3308      	adds	r3, #8
 8002d74:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d78:	e853 3f00 	ldrex	r3, [r3]
 8002d7c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d80:	f023 0301 	bic.w	r3, r3, #1
 8002d84:	663b      	str	r3, [r7, #96]	; 0x60
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	3308      	adds	r3, #8
 8002d8c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d8e:	64ba      	str	r2, [r7, #72]	; 0x48
 8002d90:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d92:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002d94:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d96:	e841 2300 	strex	r3, r2, [r1]
 8002d9a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8002d9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1e5      	bne.n	8002d6e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2220      	movs	r2, #32
 8002da6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2220      	movs	r2, #32
 8002dac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e067      	b.n	8002e8a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0304 	and.w	r3, r3, #4
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d04f      	beq.n	8002e68 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	69db      	ldr	r3, [r3, #28]
 8002dce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002dd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002dd6:	d147      	bne.n	8002e68 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002de0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dea:	e853 3f00 	ldrex	r3, [r3]
 8002dee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002df6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e00:	637b      	str	r3, [r7, #52]	; 0x34
 8002e02:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e04:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e08:	e841 2300 	strex	r3, r2, [r1]
 8002e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1e6      	bne.n	8002de2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	3308      	adds	r3, #8
 8002e1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	e853 3f00 	ldrex	r3, [r3]
 8002e22:	613b      	str	r3, [r7, #16]
   return(result);
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	f023 0301 	bic.w	r3, r3, #1
 8002e2a:	66bb      	str	r3, [r7, #104]	; 0x68
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	3308      	adds	r3, #8
 8002e32:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8002e34:	623a      	str	r2, [r7, #32]
 8002e36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e38:	69f9      	ldr	r1, [r7, #28]
 8002e3a:	6a3a      	ldr	r2, [r7, #32]
 8002e3c:	e841 2300 	strex	r3, r2, [r1]
 8002e40:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1e5      	bne.n	8002e14 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2220      	movs	r2, #32
 8002e52:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2220      	movs	r2, #32
 8002e58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e010      	b.n	8002e8a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	69da      	ldr	r2, [r3, #28]
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	4013      	ands	r3, r2
 8002e72:	68ba      	ldr	r2, [r7, #8]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	bf0c      	ite	eq
 8002e78:	2301      	moveq	r3, #1
 8002e7a:	2300      	movne	r3, #0
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	461a      	mov	r2, r3
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	429a      	cmp	r2, r3
 8002e84:	f43f af4a 	beq.w	8002d1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3770      	adds	r7, #112	; 0x70
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
	...

08002e94 <__libc_init_array>:
 8002e94:	b570      	push	{r4, r5, r6, lr}
 8002e96:	4d0d      	ldr	r5, [pc, #52]	; (8002ecc <__libc_init_array+0x38>)
 8002e98:	4c0d      	ldr	r4, [pc, #52]	; (8002ed0 <__libc_init_array+0x3c>)
 8002e9a:	1b64      	subs	r4, r4, r5
 8002e9c:	10a4      	asrs	r4, r4, #2
 8002e9e:	2600      	movs	r6, #0
 8002ea0:	42a6      	cmp	r6, r4
 8002ea2:	d109      	bne.n	8002eb8 <__libc_init_array+0x24>
 8002ea4:	4d0b      	ldr	r5, [pc, #44]	; (8002ed4 <__libc_init_array+0x40>)
 8002ea6:	4c0c      	ldr	r4, [pc, #48]	; (8002ed8 <__libc_init_array+0x44>)
 8002ea8:	f000 f82e 	bl	8002f08 <_init>
 8002eac:	1b64      	subs	r4, r4, r5
 8002eae:	10a4      	asrs	r4, r4, #2
 8002eb0:	2600      	movs	r6, #0
 8002eb2:	42a6      	cmp	r6, r4
 8002eb4:	d105      	bne.n	8002ec2 <__libc_init_array+0x2e>
 8002eb6:	bd70      	pop	{r4, r5, r6, pc}
 8002eb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ebc:	4798      	blx	r3
 8002ebe:	3601      	adds	r6, #1
 8002ec0:	e7ee      	b.n	8002ea0 <__libc_init_array+0xc>
 8002ec2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ec6:	4798      	blx	r3
 8002ec8:	3601      	adds	r6, #1
 8002eca:	e7f2      	b.n	8002eb2 <__libc_init_array+0x1e>
 8002ecc:	08002f58 	.word	0x08002f58
 8002ed0:	08002f58 	.word	0x08002f58
 8002ed4:	08002f58 	.word	0x08002f58
 8002ed8:	08002f5c 	.word	0x08002f5c

08002edc <memcpy>:
 8002edc:	440a      	add	r2, r1
 8002ede:	4291      	cmp	r1, r2
 8002ee0:	f100 33ff 	add.w	r3, r0, #4294967295
 8002ee4:	d100      	bne.n	8002ee8 <memcpy+0xc>
 8002ee6:	4770      	bx	lr
 8002ee8:	b510      	push	{r4, lr}
 8002eea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002eee:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ef2:	4291      	cmp	r1, r2
 8002ef4:	d1f9      	bne.n	8002eea <memcpy+0xe>
 8002ef6:	bd10      	pop	{r4, pc}

08002ef8 <memset>:
 8002ef8:	4402      	add	r2, r0
 8002efa:	4603      	mov	r3, r0
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d100      	bne.n	8002f02 <memset+0xa>
 8002f00:	4770      	bx	lr
 8002f02:	f803 1b01 	strb.w	r1, [r3], #1
 8002f06:	e7f9      	b.n	8002efc <memset+0x4>

08002f08 <_init>:
 8002f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f0a:	bf00      	nop
 8002f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f0e:	bc08      	pop	{r3}
 8002f10:	469e      	mov	lr, r3
 8002f12:	4770      	bx	lr

08002f14 <_fini>:
 8002f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f16:	bf00      	nop
 8002f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f1a:	bc08      	pop	{r3}
 8002f1c:	469e      	mov	lr, r3
 8002f1e:	4770      	bx	lr
