
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v
# synth_design -part xc7z020clg484-3 -top RLE_BlobMerging -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top RLE_BlobMerging -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 280943 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.992 ; gain = 68.895 ; free physical = 247440 ; free virtual = 315187
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RLE_BlobMerging' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:95]
INFO: [Synth 8-6157] synthesizing module 'divider' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1370]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:1370]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:262]
WARNING: [Synth 8-6014] Unused sequential element enableCOMcomputation_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:354]
WARNING: [Synth 8-6014] Unused sequential element delayCounterCOM_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:380]
WARNING: [Synth 8-6014] Unused sequential element run_sum_x_positions_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:388]
WARNING: [Synth 8-6014] Unused sequential element run_sum_y_positions_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:389]
WARNING: [Synth 8-6014] Unused sequential element run_sum_values_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:390]
INFO: [Synth 8-6155] done synthesizing module 'RLE_BlobMerging' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:95]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[127]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[126]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[125]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[124]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[123]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[122]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[121]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[120]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[119]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[118]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[117]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[116]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[115]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[114]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[113]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[112]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[111]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[110]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[109]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[108]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[107]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[106]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[105]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[104]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[103]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[102]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[101]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[100]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[99]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[98]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[97]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[96]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[95]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[94]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[93]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[92]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[91]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[90]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[89]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[88]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[87]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[86]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[85]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[84]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[83]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[82]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[81]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[80]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[79]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[78]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[77]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[76]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[75]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[74]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[73]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[72]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[71]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[70]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[69]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[68]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[67]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[66]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[65]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[64]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[63]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[62]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[61]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[60]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[59]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[58]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[57]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[56]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[55]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[54]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[53]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[52]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[51]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[50]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[49]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[48]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[47]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[46]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[45]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[44]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[43]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[42]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[41]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[40]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[39]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[38]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[37]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[36]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[35]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[34]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[33]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[32]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1568.758 ; gain = 136.660 ; free physical = 247326 ; free virtual = 315075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.758 ; gain = 136.660 ; free physical = 247273 ; free virtual = 315022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.754 ; gain = 144.656 ; free physical = 247272 ; free virtual = 315021
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'blob1Y_com_center_reg[35:0]' into 'blob1X_com_center_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:336]
INFO: [Synth 8-4471] merging register 'blob2X_com_center_reg[35:0]' into 'blob1X_com_center_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:337]
INFO: [Synth 8-4471] merging register 'blob2Y_com_center_reg[35:0]' into 'blob1X_com_center_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:338]
INFO: [Synth 8-4471] merging register 'blob3X_com_center_reg[35:0]' into 'blob1X_com_center_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:339]
INFO: [Synth 8-4471] merging register 'blob3Y_com_center_reg[35:0]' into 'blob1X_com_center_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:340]
INFO: [Synth 8-4471] merging register 'blob4X_com_center_reg[35:0]' into 'blob1X_com_center_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:341]
INFO: [Synth 8-4471] merging register 'blob4Y_com_center_reg[35:0]' into 'blob1X_com_center_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:342]
INFO: [Synth 8-4471] merging register 'blob5X_com_center_reg[35:0]' into 'blob1X_com_center_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:343]
INFO: [Synth 8-4471] merging register 'blob5Y_com_center_reg[35:0]' into 'blob1X_com_center_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:344]
INFO: [Synth 8-4471] merging register 'blob6X_com_center_reg[35:0]' into 'blob1X_com_center_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:345]
INFO: [Synth 8-4471] merging register 'blob6Y_com_center_reg[35:0]' into 'blob1X_com_center_reg[35:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:346]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:683]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/blob_merge.v:683]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RLE_BlobMerging'
INFO: [Synth 8-5545] ROM "checkResult" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write_result_pointer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "oAvgSizeXaxis" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "blob1X_com_center" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blob1X_bb_center" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "checkResult" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write_result_pointer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "oAvgSizeXaxis" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "blob1X_com_center" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blob1X_bb_center" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE15 |     0000000000000000000000000001 |                            00000
                iSTATE12 |     0000000000000000000000000010 |                            00001
                iSTATE19 |     0000000000000000000000000100 |                            00111
                iSTATE25 |     0000000000000000000000001000 |                            00101
                iSTATE24 |     0000000000000000000000010000 |                            01000
                 iSTATE5 |     0000000000000000000000100000 |                            00011
                iSTATE22 |     0000000000000000000001000000 |                            01001
                 iSTATE6 |     0000000000000000000010000000 |                            00010
                iSTATE13 |     0000000000000000000100000000 |                            01011
                iSTATE20 |     0000000000000000001000000000 |                            00110
                iSTATE17 |     0000000000000000010000000000 |                            01010
                 iSTATE2 |     0000000000000000100000000000 |                            01100
                 iSTATE1 |     0000000000000001000000000000 |                            01101
                 iSTATE0 |     0000000000000010000000000000 |                            11100
                 iSTATE8 |     0000000000000100000000000000 |                            11011
                iSTATE11 |     0000000000001000000000000000 |                            10111
                iSTATE10 |     0000000000010000000000000000 |                            11010
                iSTATE14 |     0000000000100000000000000000 |                            10110
                iSTATE21 |     0000000001000000000000000000 |                            10101
                iSTATE16 |     0000000010000000000000000000 |                            11001
                iSTATE23 |     0000000100000000000000000000 |                            10100
                 iSTATE3 |     0000001000000000000000000000 |                            10011
                 iSTATE4 |     0000010000000000000000000000 |                            10010
                iSTATE18 |     0000100000000000000000000000 |                            11000
                 iSTATE7 |     0001000000000000000000000000 |                            10001
                 iSTATE9 |     0010000000000000000000000000 |                            10000
                iSTATE26 |     0100000000000000000000000000 |                            01111
                  iSTATE |     1000000000000000000000000000 |                            01110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'RLE_BlobMerging'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1699.902 ; gain = 267.805 ; free physical = 246837 ; free virtual = 314587
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 268   
	   2 Input     11 Bit       Adders := 23    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               76 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 42    
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
	  59 Input     28 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  28 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	  28 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 18    
	   7 Input     11 Bit        Muxes := 2     
	  28 Input     11 Bit        Muxes := 28    
	  28 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  28 Input      4 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 45    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RLE_BlobMerging 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 23    
	   3 Input     11 Bit       Adders := 252   
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               76 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 42    
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
	  59 Input     28 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	  28 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	  28 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 2     
	  28 Input     11 Bit        Muxes := 28    
	  28 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  28 Input      4 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 45    
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 8     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "checkResult" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write_result_pointer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[127]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[126]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[125]
WARNING: [Synth 8-3331] design RLE_BlobMerging has unconnected port iReadFifoData[124]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[35]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[34]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[33]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[32]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[31]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[30]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[29]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[28]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[27]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[26]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[25]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[24]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[23]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[22]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[21]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[20]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[19]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[18]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[17]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[16]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[15]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[14]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[13]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[12]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[11]' (FDE) to 'blob1X_com_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[0]' (FDE) to 'blob1X_com_center_reg[10]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[1]' (FDE) to 'blob1X_com_center_reg[10]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[2]' (FDE) to 'blob1X_com_center_reg[10]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[3]' (FDE) to 'blob1X_com_center_reg[10]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[4]' (FDE) to 'blob1X_com_center_reg[10]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[5]' (FDE) to 'blob1X_com_center_reg[10]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[6]' (FDE) to 'blob1X_com_center_reg[10]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[7]' (FDE) to 'blob1X_com_center_reg[10]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[8]' (FDE) to 'blob1X_com_center_reg[10]'
INFO: [Synth 8-3886] merging instance 'blob1X_com_center_reg[9]' (FDE) to 'blob1X_com_center_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\blob1X_com_center_reg[10] )
INFO: [Synth 8-3886] merging instance 'oAvgSizeYaxis_reg[8]' (FDE) to 'oAvgSizeXaxis_reg[8]'
INFO: [Synth 8-3886] merging instance 'oAvgSizeYaxis_reg[9]' (FDE) to 'oAvgSizeXaxis_reg[8]'
INFO: [Synth 8-3886] merging instance 'oAvgSizeYaxis_reg[10]' (FDE) to 'oAvgSizeXaxis_reg[8]'
INFO: [Synth 8-3886] merging instance 'oAvgSizeXaxis_reg[8]' (FDE) to 'oAvgSizeXaxis_reg[9]'
INFO: [Synth 8-3886] merging instance 'oAvgSizeXaxis_reg[9]' (FDE) to 'oAvgSizeXaxis_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oAvgSizeXaxis_reg[10] )
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[1]' (FDE) to 'oWriteBlobData_reg[31]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[2]' (FDE) to 'oWriteBlobData_reg[31]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[3]' (FDE) to 'oWriteBlobData_reg[31]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[4]' (FDE) to 'oWriteBlobData_reg[31]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[5]' (FDE) to 'oWriteBlobData_reg[31]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[6]' (FDE) to 'oWriteBlobData_reg[31]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[7]' (FDE) to 'oWriteBlobData_reg[31]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[8]' (FDE) to 'oWriteBlobData_reg[31]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[9]' (FDE) to 'oWriteBlobData_reg[31]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[20]' (FDE) to 'oWriteBlobData_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oWriteBlobData_reg[31] )
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[32]' (FDE) to 'oWriteBlobData_reg[43]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[33]' (FDE) to 'oWriteBlobData_reg[44]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[34]' (FDE) to 'oWriteBlobData_reg[45]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[35]' (FDE) to 'oWriteBlobData_reg[46]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[36]' (FDE) to 'oWriteBlobData_reg[47]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[37]' (FDE) to 'oWriteBlobData_reg[48]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[38]' (FDE) to 'oWriteBlobData_reg[49]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[39]' (FDE) to 'oWriteBlobData_reg[50]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[40]' (FDE) to 'oWriteBlobData_reg[51]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[41]' (FDE) to 'oWriteBlobData_reg[52]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[42]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[43]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[31]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[44]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[45]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[46]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[47]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[48]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[49]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[50]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[51]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3886] merging instance 'oWriteBlobData_reg[52]' (FDE) to 'oWriteBlobData_reg[53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oWriteBlobData_reg[53] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1816.066 ; gain = 383.969 ; free physical = 246422 ; free virtual = 314184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1816.070 ; gain = 383.973 ; free physical = 246376 ; free virtual = 314138
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1816.070 ; gain = 383.973 ; free physical = 246349 ; free virtual = 314110
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.070 ; gain = 383.973 ; free physical = 246297 ; free virtual = 314059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.070 ; gain = 383.973 ; free physical = 246261 ; free virtual = 314023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.070 ; gain = 383.973 ; free physical = 246278 ; free virtual = 314040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.070 ; gain = 383.973 ; free physical = 246282 ; free virtual = 314044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.070 ; gain = 383.973 ; free physical = 246273 ; free virtual = 314035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.070 ; gain = 383.973 ; free physical = 246270 ; free virtual = 314032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  1053|
|2     |LUT1   |    20|
|3     |LUT2   |  3160|
|4     |LUT3   |   436|
|5     |LUT4   |  1337|
|6     |LUT5   |   356|
|7     |LUT6   |   842|
|8     |FDRE   |   574|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  7779|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.070 ; gain = 383.973 ; free physical = 246270 ; free virtual = 314032
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.070 ; gain = 383.973 ; free physical = 246267 ; free virtual = 314029
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1816.074 ; gain = 383.973 ; free physical = 246276 ; free virtual = 314038
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1053 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'RLE_BlobMerging' is not ideal for floorplanning, since the cellview 'RLE_BlobMerging' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.238 ; gain = 0.000 ; free physical = 245976 ; free virtual = 313737
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1879.238 ; gain = 447.238 ; free physical = 246027 ; free virtual = 313789
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2437.902 ; gain = 558.664 ; free physical = 245564 ; free virtual = 313326
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.902 ; gain = 0.000 ; free physical = 245565 ; free virtual = 313327
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.914 ; gain = 0.000 ; free physical = 245552 ; free virtual = 313317
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246712 ; free virtual = 314470

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b71832f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246712 ; free virtual = 314470

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b71832f6

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246701 ; free virtual = 314459
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a0e56c26

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246705 ; free virtual = 314463
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 67ee12cf

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246696 ; free virtual = 314453
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 67ee12cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246695 ; free virtual = 314453
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16c8fe681

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246659 ; free virtual = 314417
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16c8fe681

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246663 ; free virtual = 314421
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246619 ; free virtual = 314377
Ending Logic Optimization Task | Checksum: 16c8fe681

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246603 ; free virtual = 314361

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16c8fe681

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246575 ; free virtual = 314333

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16c8fe681

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246577 ; free virtual = 314335

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246582 ; free virtual = 314339
Ending Netlist Obfuscation Task | Checksum: 16c8fe681

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246608 ; free virtual = 314366
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2538.977 ; gain = 0.000 ; free physical = 246618 ; free virtual = 314376
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 16c8fe681
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module RLE_BlobMerging ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2554.969 ; gain = 0.000 ; free physical = 246545 ; free virtual = 314303
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.971 | TNS=-11.096 |
PSMgr Creation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2573.965 ; gain = 18.996 ; free physical = 246512 ; free virtual = 314270
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2758.137 ; gain = 203.168 ; free physical = 246442 ; free virtual = 314200
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2783.160 ; gain = 25.023 ; free physical = 246473 ; free virtual = 314231
Power optimization passes: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.160 ; gain = 228.191 ; free physical = 246472 ; free virtual = 314230

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246519 ; free virtual = 314277


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design RLE_BlobMerging ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 9 accepted clusters 9

Number of Slice Registers augmented: 6 newly gated: 5 Total: 575
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/16 RAMS dropped: 0/0 Clusters dropped: 0/9 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 118bed0eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246449 ; free virtual = 314206
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 118bed0eb
Power optimization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.160 ; gain = 244.184 ; free physical = 246502 ; free virtual = 314259
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 25726704 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11996f46b

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246462 ; free virtual = 314219
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 11996f46b

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246453 ; free virtual = 314211
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 13e6a5316

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246439 ; free virtual = 314197
INFO: [Opt 31-389] Phase Remap created 1 cells and removed 2 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: ca17b4a0

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246437 ; free virtual = 314195
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               1  |               2  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1007b8f65

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246431 ; free virtual = 314189

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246431 ; free virtual = 314189
Ending Netlist Obfuscation Task | Checksum: 1007b8f65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246436 ; free virtual = 314194
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246258 ; free virtual = 314017
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 79918b3d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246258 ; free virtual = 314017
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246201 ; free virtual = 313960

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cdcda8dc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246158 ; free virtual = 313919

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11bb242aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246114 ; free virtual = 313874

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11bb242aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246112 ; free virtual = 313873
Phase 1 Placer Initialization | Checksum: 11bb242aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246111 ; free virtual = 313872

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cb577bed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246092 ; free virtual = 313853

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245912 ; free virtual = 313672

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14c24f826

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245907 ; free virtual = 313667
Phase 2 Global Placement | Checksum: 191f7f0dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245892 ; free virtual = 313653

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 191f7f0dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245891 ; free virtual = 313651

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2a2ef5762

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245858 ; free virtual = 313618

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25999f7de

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245834 ; free virtual = 313595

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22c13277a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245831 ; free virtual = 313591

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 28ec70dca

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245817 ; free virtual = 313579

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16d1f90c4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245770 ; free virtual = 313531

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11c68ad94

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245745 ; free virtual = 313506

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d9ddfd38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245741 ; free virtual = 313501

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 20488d661

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245435 ; free virtual = 313195
Phase 3 Detail Placement | Checksum: 20488d661

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245430 ; free virtual = 313191

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13236e245

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 13236e245

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245412 ; free virtual = 313173
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.993. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c4558730

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245067 ; free virtual = 312828
Phase 4.1 Post Commit Optimization | Checksum: 1c4558730

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245066 ; free virtual = 312827

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c4558730

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245079 ; free virtual = 312840

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c4558730

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245075 ; free virtual = 312835

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245075 ; free virtual = 312835
Phase 4.4 Final Placement Cleanup | Checksum: 1c6ca934a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245072 ; free virtual = 312833
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c6ca934a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245074 ; free virtual = 312834
Ending Placer Task | Checksum: 1452c3793

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245105 ; free virtual = 312865
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245108 ; free virtual = 312868
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246242 ; free virtual = 314002

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.993 | TNS=-12.476 |
Phase 1 Physical Synthesis Initialization | Checksum: 201faab5e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246217 ; free virtual = 313976
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.993 | TNS=-12.476 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net countDetectedBlobs_reg_n_0_[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net countDetectedBlobs_reg_n_0_[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net countDetectedBlobs_reg_n_0_[2]. Replicated 1 times.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 3 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 3 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.970 | TNS=-12.701 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246222 ; free virtual = 313981
Phase 2 Fanout Optimization | Checksum: 158eb156f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246222 ; free virtual = 313981

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net countDetectedBlobs_reg_n_0_[0]_repN.  Did not re-place instance countDetectedBlobs_reg[0]_replica
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[3]_i_19_n_0.  Did not re-place instance oAvgSizeXaxis[3]_i_19
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[0]_i_21_n_0.  Did not re-place instance oAvgSizeXaxis[0]_i_21
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[1]_i_28_n_0.  Did not re-place instance oAvgSizeXaxis[1]_i_28
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[5]_i_14_n_0.  Did not re-place instance oAvgSizeXaxis[5]_i_14
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[3]_i_11_n_0.  Did not re-place instance oAvgSizeXaxis[3]_i_11
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[6]_i_12_n_0.  Did not re-place instance oAvgSizeXaxis[6]_i_12
INFO: [Physopt 32-662] Processed net divider_res_x[0].  Did not re-place instance oAvgSizeXaxis[0]_i_1
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[0]_i_13_n_0.  Did not re-place instance oAvgSizeXaxis[0]_i_13
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[0]_i_35_n_0.  Did not re-place instance oAvgSizeXaxis[0]_i_35
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[1]_i_23_n_0.  Did not re-place instance oAvgSizeXaxis[1]_i_23
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[1]_i_35_n_0.  Did not re-place instance oAvgSizeXaxis[1]_i_35
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[2]_i_17_n_0.  Did not re-place instance oAvgSizeXaxis[2]_i_17
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[4]_i_12_n_0.  Did not re-place instance oAvgSizeXaxis[4]_i_12
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[5]_i_10_n_0.  Did not re-place instance oAvgSizeXaxis[5]_i_10
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[6]_i_8_n_0.  Did not re-place instance oAvgSizeXaxis[6]_i_8
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[7]_i_8_n_0.  Did not re-place instance oAvgSizeXaxis[7]_i_8
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[0].  Did not re-place instance oAvgSizeXaxis_reg[0]
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[6]_i_9_n_0.  Did not re-place instance oAvgSizeXaxis[6]_i_9
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[0]_i_22_n_0.  Did not re-place instance oAvgSizeXaxis[0]_i_22
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[0]_i_12_n_0.  Did not re-place instance oAvgSizeXaxis[0]_i_12
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[0]_i_34_n_0.  Did not re-place instance oAvgSizeXaxis[0]_i_34
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[4]_i_19_n_0.  Did not re-place instance oAvgSizeYaxis[4]_i_19
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[0]_i_21_n_0.  Did not re-place instance oAvgSizeYaxis[0]_i_21
INFO: [Physopt 32-663] Processed net oAvgSizeYaxis[1]_i_18_n_0.  Re-placed instance oAvgSizeYaxis[1]_i_18
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_28_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_28
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[5]_i_14_n_0.  Did not re-place instance oAvgSizeYaxis[5]_i_14
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_19_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_19
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[3]_i_11_n_0.  Did not re-place instance oAvgSizeYaxis[3]_i_11
INFO: [Physopt 32-662] Processed net divider_res_y[0].  Did not re-place instance oAvgSizeYaxis[0]_i_1
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[0]_i_13_n_0.  Did not re-place instance oAvgSizeYaxis[0]_i_13
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[0]_i_33_n_0.  Did not re-place instance oAvgSizeYaxis[0]_i_33
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_22_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_22
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[2]_i_17_n_0.  Did not re-place instance oAvgSizeYaxis[2]_i_17
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[4]_i_12_n_0.  Did not re-place instance oAvgSizeYaxis[4]_i_12
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[5]_i_11_n_0.  Did not re-place instance oAvgSizeYaxis[5]_i_11
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[6]_i_5_n_0.  Did not re-place instance oAvgSizeYaxis[6]_i_5
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[7]_i_7_n_0.  Did not re-place instance oAvgSizeYaxis[7]_i_7
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[0].  Did not re-place instance oAvgSizeYaxis_reg[0]
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[3]_i_14_n_0.  Did not re-place instance oAvgSizeXaxis[3]_i_14
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[4]_i_8_n_0.  Did not re-place instance oAvgSizeYaxis[4]_i_8
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[4]_i_10_n_0.  Did not re-place instance oAvgSizeYaxis[4]_i_10
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_20_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_20
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[3]_i_14_n_0.  Did not re-place instance oAvgSizeYaxis[3]_i_14
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[5]_i_10_n_0.  Did not re-place instance oAvgSizeYaxis[5]_i_10
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_8_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_8
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_12_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_12
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[2]_i_14_n_0.  Did not re-place instance oAvgSizeYaxis[2]_i_14
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[4]_i_13_n_0.  Did not re-place instance oAvgSizeXaxis[4]_i_13
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[5]_i_11_n_0.  Did not re-place instance oAvgSizeXaxis[5]_i_11
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[1]_i_19_n_0.  Did not re-place instance oAvgSizeXaxis[1]_i_19
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[1]_i_22_n_0.  Did not re-place instance oAvgSizeXaxis[1]_i_22
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[3]_i_12_n_0.  Did not re-place instance oAvgSizeYaxis[3]_i_12
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[4]_i_19_n_0.  Did not re-place instance oAvgSizeXaxis[4]_i_19
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[7]_i_5_n_0.  Did not re-place instance oAvgSizeXaxis[7]_i_5
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[3]_i_19_n_0.  Did not re-place instance oAvgSizeYaxis[3]_i_19
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[7]_i_4_n_0.  Did not re-place instance oAvgSizeYaxis[7]_i_4
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_34_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_34
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[6]_i_12_n_0.  Did not re-place instance oAvgSizeYaxis[6]_i_12
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[6]_i_8_n_0.  Did not re-place instance oAvgSizeYaxis[6]_i_8
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[6]_i_9_n_0.  Did not re-place instance oAvgSizeYaxis[6]_i_9
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[3]_i_6_n_0.  Did not re-place instance oAvgSizeYaxis[3]_i_6
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[4]_i_17_n_0.  Did not re-place instance oAvgSizeYaxis[4]_i_17
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[3]_i_15_n_0.  Did not re-place instance oAvgSizeYaxis[3]_i_15
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[3]_i_20_n_0.  Did not re-place instance oAvgSizeYaxis[3]_i_20
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[4]_i_5_n_0.  Did not re-place instance oAvgSizeXaxis[4]_i_5
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[4]_i_8_n_0.  Did not re-place instance oAvgSizeXaxis[4]_i_8
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_33_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_33
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_9_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_9
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_13_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_13
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[1]_i_18_n_0.  Did not re-place instance oAvgSizeXaxis[1]_i_18
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[2]_i_7_n_0.  Did not re-place instance oAvgSizeYaxis[2]_i_7
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_23_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_23
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_35_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_35
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[4]_i_7_n_0.  Did not re-place instance oAvgSizeXaxis[4]_i_7
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_10_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_10
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[1]_i_14_n_0.  Did not re-place instance oAvgSizeYaxis[1]_i_14
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[2]_i_9_n_0.  Did not re-place instance oAvgSizeYaxis[2]_i_9
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[2]_i_13_n_0.  Did not re-place instance oAvgSizeYaxis[2]_i_13
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[0]_i_11_n_0.  Did not re-place instance oAvgSizeYaxis[0]_i_11
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[0]_i_31_n_0.  Did not re-place instance oAvgSizeYaxis[0]_i_31
INFO: [Physopt 32-663] Processed net oAvgSizeXaxis[1]_i_10_n_0.  Re-placed instance oAvgSizeXaxis[1]_i_10
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[1]_i_14_n_0.  Did not re-place instance oAvgSizeXaxis[1]_i_14
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[2]_i_14_n_0.  Did not re-place instance oAvgSizeXaxis[2]_i_14
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[3]_i_15_n_0.  Did not re-place instance oAvgSizeXaxis[3]_i_15
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[3]_i_20_n_0.  Did not re-place instance oAvgSizeXaxis[3]_i_20
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[0]_i_17_n_0.  Did not re-place instance oAvgSizeYaxis[0]_i_17
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[0]_i_37_n_0.  Did not re-place instance oAvgSizeYaxis[0]_i_37
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[0]_i_11_n_0.  Did not re-place instance oAvgSizeXaxis[0]_i_11
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[0]_i_33_n_0.  Did not re-place instance oAvgSizeXaxis[0]_i_33
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[6]_i_6_n_0.  Did not re-place instance oAvgSizeXaxis[6]_i_6
INFO: [Physopt 32-662] Processed net avgSizeXaxis_reg_n_0_[7].  Did not re-place instance avgSizeXaxis_reg[7]
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[0]_i_17_n_0.  Did not re-place instance oAvgSizeXaxis[0]_i_17
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[0]_i_39_n_0.  Did not re-place instance oAvgSizeXaxis[0]_i_39
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[6]_i_5_n_0.  Did not re-place instance oAvgSizeXaxis[6]_i_5
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[4]_i_13_n_0.  Did not re-place instance oAvgSizeYaxis[4]_i_13
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[5]_i_8_n_0.  Did not re-place instance oAvgSizeYaxis[5]_i_8
INFO: [Physopt 32-662] Processed net oAvgSizeYaxis[2]_i_11_n_0.  Did not re-place instance oAvgSizeYaxis[2]_i_11
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[2]_i_9_n_0.  Did not re-place instance oAvgSizeXaxis[2]_i_9
INFO: [Physopt 32-662] Processed net oAvgSizeXaxis[2]_i_13_n_0.  Did not re-place instance oAvgSizeXaxis[2]_i_13
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.970 | TNS=-12.701 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246168 ; free virtual = 313928
Phase 3 Placement Based Optimization | Checksum: 1271eff5d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246201 ; free virtual = 313960

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net oAvgSizeXaxis[0]_i_18_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246191 ; free virtual = 313950
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246198 ; free virtual = 313958
Phase 4 Rewire | Checksum: 16e234281

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246208 ; free virtual = 313967

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 48 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net countDetectedBlobs_reg_n_0_[0]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[3]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[0]_i_21_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[1]_i_28_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[5]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[3]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[6]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[0]_i_22_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[4]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[0]_i_21_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[1]_i_28_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[5]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[1]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[3]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[1]_i_8_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[2]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[1]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[4]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[3]_i_19_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[6]_i_12_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[4]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[4]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[1]_i_33_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[1]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[1]_i_18_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[2]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[1]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[2]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[2]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[1]_i_10_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net avgSizeXaxis_reg_n_0_[7]. Replicated 2 times.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[2]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[4]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[1]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net countDetectedBlobs_reg_n_0_[1]_repN. Replicated 2 times.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[1]_i_11_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[4]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[2]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[2]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[4]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[1]_i_18_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[4]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[1]_i_9_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeYaxis[0]_i_22_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[1]_i_33_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net avgSizeYaxis_reg_n_0_[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net avgSizeXaxis_reg_n_0_[8]. Replicated 3 times.
INFO: [Physopt 32-572] Net oAvgSizeXaxis[2]_i_7_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 5 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.960 | TNS=-12.278 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246016 ; free virtual = 313777
Phase 5 Critical Cell Optimization | Checksum: 180a2ac6a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246016 ; free virtual = 313776

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 180a2ac6a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246013 ; free virtual = 313773

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 180a2ac6a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246014 ; free virtual = 313775

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 180a2ac6a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246013 ; free virtual = 313773

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 180a2ac6a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246097 ; free virtual = 313857

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 16 nets.  Swapped 319 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 319 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.805 | TNS=-11.684 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246091 ; free virtual = 313851
Phase 10 Critical Pin Optimization | Checksum: 180a2ac6a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246089 ; free virtual = 313849

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 180a2ac6a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246084 ; free virtual = 313844

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 180a2ac6a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246079 ; free virtual = 313839
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246079 ; free virtual = 313839
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.805 | TNS=-11.684 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.023  |         -0.225  |            4  |              0  |                     3  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     2  |           0  |           1  |  00:00:02  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.010  |          0.423  |            9  |              0  |                     5  |           0  |           1  |  00:00:03  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.155  |          0.594  |            0  |              0  |                    16  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.188  |          0.792  |           13  |              0  |                    26  |           0  |          11  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246078 ; free virtual = 313838
Ending Physical Synthesis Task | Checksum: 234c2201a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246087 ; free virtual = 313847
INFO: [Common 17-83] Releasing license: Implementation
190 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246090 ; free virtual = 313850
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246088 ; free virtual = 313849
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246087 ; free virtual = 313848
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 246053 ; free virtual = 313822
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d92567fa ConstDB: 0 ShapeSum: 84fe8411 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "iReadFifoData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoEmpty" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoEmpty". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iWriteFifoFull" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iWriteFifoFull". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "iReadFifoData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "iReadFifoData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1c56cc11c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 244760 ; free virtual = 312521
Post Restoration Checksum: NetGraph: e304c44b NumContArr: e267fcd1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c56cc11c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 244765 ; free virtual = 312526

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c56cc11c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 244726 ; free virtual = 312487

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c56cc11c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 244725 ; free virtual = 312487
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26f6053d9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 244715 ; free virtual = 312477
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.199 | TNS=-8.636 | WHS=0.122  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1ca61596b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 244708 ; free virtual = 312470

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18d73e60a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 244702 ; free virtual = 312463

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 596
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.525 | TNS=-14.997| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19ec00bba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 244970 ; free virtual = 312727

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.596 | TNS=-15.302| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d698e1d0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245830 ; free virtual = 313586
Phase 4 Rip-up And Reroute | Checksum: 1d698e1d0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245829 ; free virtual = 313585

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2a8854f77

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245830 ; free virtual = 313586
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.525 | TNS=-14.997| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 174dafe43

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245816 ; free virtual = 313572

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 174dafe43

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245814 ; free virtual = 313570
Phase 5 Delay and Skew Optimization | Checksum: 174dafe43

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245813 ; free virtual = 313569

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 885f7b20

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245819 ; free virtual = 313575
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.512 | TNS=-14.765| WHS=0.141  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 885f7b20

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245818 ; free virtual = 313575
Phase 6 Post Hold Fix | Checksum: 885f7b20

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245819 ; free virtual = 313576

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.72766 %
  Global Horizontal Routing Utilization  = 1.94329 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: cfcf9cb1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245815 ; free virtual = 313571

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cfcf9cb1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245813 ; free virtual = 313569

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b9bd652e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245813 ; free virtual = 313569

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.512 | TNS=-14.765| WHS=0.141  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: b9bd652e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245809 ; free virtual = 313565
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245846 ; free virtual = 313602

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245845 ; free virtual = 313601
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245844 ; free virtual = 313600
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245842 ; free virtual = 313600
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2783.160 ; gain = 0.000 ; free physical = 245832 ; free virtual = 313598
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/blob_merge/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2792.195 ; gain = 0.000 ; free physical = 246181 ; free virtual = 313936
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:12:23 2022...
