

Implementation tool: Xilinx Vivado v.2018.3
Project:             smvmProject
Solution:            Loop2PU2C2all3
Device target:       xc7z020clg484-1
Report date:         Thu Jun 06 17:16:28 +0200 2024

#=== Post-Implementation Resource usage ===
SLICE:          109
LUT:            316
FF:             198
DSP:              6
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.927
CP achieved post-implementation:    7.800
Timing met
