<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p269" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_269{left:96px;bottom:1124px;letter-spacing:0.18px;}
#t2_269{left:452px;bottom:1124px;letter-spacing:0.13px;word-spacing:0.01px;}
#t3_269{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t4_269{left:259px;bottom:81px;letter-spacing:-0.13px;}
#t5_269{left:574px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t6_269{left:138px;bottom:961px;letter-spacing:0.13px;}
#t7_269{left:206px;bottom:961px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t8_269{left:726px;bottom:961px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t9_269{left:206px;bottom:945px;letter-spacing:-0.16px;word-spacing:0.01px;}
#ta_269{left:726px;bottom:945px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tb_269{left:138px;bottom:909px;letter-spacing:0.12px;}
#tc_269{left:204px;bottom:909px;letter-spacing:0.12px;word-spacing:-0.02px;}
#td_269{left:137px;bottom:883px;letter-spacing:0.1px;}
#te_269{left:137px;bottom:850px;letter-spacing:0.11px;}
#tf_269{left:226px;bottom:850px;letter-spacing:-0.15px;}
#tg_269{left:291px;bottom:850px;}
#th_269{left:311px;bottom:850px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#ti_269{left:441px;bottom:850px;}
#tj_269{left:461px;bottom:850px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#tk_269{left:138px;bottom:824px;letter-spacing:0.11px;word-spacing:0.19px;}
#tl_269{left:365px;bottom:824px;letter-spacing:0.11px;}
#tm_269{left:375px;bottom:824px;letter-spacing:0.11px;word-spacing:0.21px;}
#tn_269{left:138px;bottom:805px;letter-spacing:0.11px;word-spacing:-0.01px;}
#to_269{left:138px;bottom:779px;letter-spacing:0.1px;}
#tp_269{left:138px;bottom:754px;}
#tq_269{left:165px;bottom:754px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tr_269{left:434px;bottom:754px;letter-spacing:0.12px;}
#ts_269{left:446px;bottom:754px;letter-spacing:0.11px;}
#tt_269{left:538px;bottom:754px;letter-spacing:0.03px;}
#tu_269{left:553px;bottom:754px;letter-spacing:0.19px;word-spacing:-0.12px;}
#tv_269{left:165px;bottom:735px;letter-spacing:0.1px;word-spacing:-0.23px;}
#tw_269{left:165px;bottom:717px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tx_269{left:137px;bottom:691px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ty_269{left:137px;bottom:665px;}
#tz_269{left:165px;bottom:665px;letter-spacing:0.09px;word-spacing:-0.15px;}
#t10_269{left:433px;bottom:665px;letter-spacing:0.12px;}
#t11_269{left:445px;bottom:665px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t12_269{left:709px;bottom:665px;letter-spacing:0.12px;}
#t13_269{left:725px;bottom:665px;letter-spacing:0.09px;word-spacing:-0.14px;}
#t14_269{left:165px;bottom:647px;letter-spacing:0.09px;word-spacing:0.02px;}
#t15_269{left:165px;bottom:628px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t16_269{left:138px;bottom:602px;letter-spacing:0.11px;word-spacing:0.08px;}
#t17_269{left:137px;bottom:584px;letter-spacing:0.11px;word-spacing:0.39px;}
#t18_269{left:137px;bottom:565px;letter-spacing:0.11px;word-spacing:0.02px;}
#t19_269{left:138px;bottom:547px;letter-spacing:0.12px;word-spacing:0.91px;}
#t1a_269{left:138px;bottom:529px;letter-spacing:0.11px;word-spacing:0.29px;}
#t1b_269{left:137px;bottom:510px;letter-spacing:0.11px;}
#t1c_269{left:137px;bottom:485px;letter-spacing:0.11px;word-spacing:2.69px;}
#t1d_269{left:626px;bottom:485px;letter-spacing:0.14px;}
#t1e_269{left:663px;bottom:485px;letter-spacing:0.1px;word-spacing:2.75px;}
#t1f_269{left:137px;bottom:466px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1g_269{left:137px;bottom:440px;letter-spacing:0.11px;}
#t1h_269{left:137px;bottom:407px;letter-spacing:0.11px;}
#t1i_269{left:137px;bottom:381px;letter-spacing:0.11px;word-spacing:1.01px;}
#t1j_269{left:138px;bottom:362px;letter-spacing:0.1px;}
#t1k_269{left:164px;bottom:362px;letter-spacing:0.09px;}
#t1l_269{left:302px;bottom:362px;letter-spacing:0.12px;word-spacing:2.62px;}
#t1m_269{left:137px;bottom:344px;letter-spacing:0.04px;word-spacing:1.44px;}
#t1n_269{left:464px;bottom:344px;letter-spacing:0.08px;}
#t1o_269{left:600px;bottom:344px;letter-spacing:0.11px;word-spacing:1.34px;}
#t1p_269{left:138px;bottom:326px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1q_269{left:138px;bottom:300px;letter-spacing:0.11px;word-spacing:0.52px;}
#t1r_269{left:444px;bottom:300px;letter-spacing:0.11px;word-spacing:0.54px;}
#t1s_269{left:138px;bottom:281px;letter-spacing:0.11px;}
#t1t_269{left:138px;bottom:255px;letter-spacing:0.11px;word-spacing:1.79px;}
#t1u_269{left:137px;bottom:237px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t1v_269{left:137px;bottom:219px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1w_269{left:648px;bottom:219px;letter-spacing:0.09px;}
#t1x_269{left:137px;bottom:193px;letter-spacing:0.11px;word-spacing:0.82px;}
#t1y_269{left:809px;bottom:193px;}
#t1z_269{left:825px;bottom:193px;letter-spacing:0.12px;word-spacing:0.74px;}
#t20_269{left:137px;bottom:174px;letter-spacing:0.12px;word-spacing:2.05px;}
#t21_269{left:137px;bottom:156px;letter-spacing:0.1px;}
#t22_269{left:137px;bottom:130px;letter-spacing:0.11px;word-spacing:-0.26px;}
#t23_269{left:770px;bottom:130px;letter-spacing:0.12px;}
#t24_269{left:786px;bottom:130px;letter-spacing:0.11px;word-spacing:-0.26px;}
#t25_269{left:121px;bottom:1055px;letter-spacing:-0.16px;}
#t26_269{left:231px;bottom:1055px;letter-spacing:-0.16px;}
#t27_269{left:253px;bottom:1055px;letter-spacing:-0.16px;}
#t28_269{left:341px;bottom:1055px;letter-spacing:-0.16px;}
#t29_269{left:363px;bottom:1055px;letter-spacing:-0.16px;}
#t2a_269{left:451px;bottom:1055px;letter-spacing:-0.16px;}
#t2b_269{left:473px;bottom:1055px;letter-spacing:-0.16px;}
#t2c_269{left:674px;bottom:1055px;}
#t2d_269{left:696px;bottom:1055px;}
#t2e_269{left:806px;bottom:1055px;}
#t2f_269{left:152px;bottom:1027px;letter-spacing:-0.16px;}
#t2g_269{left:161px;bottom:1010px;letter-spacing:-0.13px;}
#t2h_269{left:298px;bottom:1018px;letter-spacing:-0.07px;}
#t2i_269{left:408px;bottom:1018px;letter-spacing:-0.09px;}
#t2j_269{left:545px;bottom:1027px;letter-spacing:-0.15px;}
#t2k_269{left:544px;bottom:1010px;letter-spacing:-0.35px;}
#t2l_269{left:717px;bottom:1027px;letter-spacing:-0.17px;}
#t2m_269{left:734px;bottom:1010px;letter-spacing:-0.43px;}
#t2n_269{left:178px;bottom:990px;}
#t2o_269{left:300px;bottom:990px;}
#t2p_269{left:410px;bottom:990px;}
#t2q_269{left:572px;bottom:989px;letter-spacing:-0.16px;}
#t2r_269{left:751px;bottom:990px;}

.s1_269{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
.s2_269{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_269{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s4_269{font-size:14px;font-family:Courier_rz;color:#000;}
.s5_269{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_269{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s7_269{font-size:14px;font-family:Wingdings3_se;color:#000;}
.s8_269{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s9_269{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#00F;}
.sa_269{font-size:15px;font-family:Palatino-Bold_sb;color:#000;}
.sb_269{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sc_269{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts269" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: Courier_rz;
	src: url("fonts/Courier_rz.woff") format("woff");
}

@font-face {
	font-family: Palatino-Bold_sb;
	src: url("fonts/Palatino-Bold_sb.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_se;
	src: url("fonts/Wingdings3_se.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg269Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg269" style="-webkit-user-select: none;"><object width="935" height="1210" data="269/269.svg" type="image/svg+xml" id="pdf269" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_269" class="t s1_269">JALRC.HB </span><span id="t2_269" class="t s1_269">Jump and Link Register Compact with Hazard Barrier </span>
<span id="t3_269" class="t s2_269">269 </span><span id="t4_269" class="t s2_269">MIPS® Architecture for Programmers Volume II-B: </span><span id="t5_269" class="t s2_269">microMIPS64™ Instruction Set, Revision 6.05 </span>
<span id="t6_269" class="t s3_269">Format: </span><span id="t7_269" class="t s4_269">JALRC.HB rs (rt = 31 implied) </span><span id="t8_269" class="t s5_269">microMIPS Release 6 </span>
<span id="t9_269" class="t s4_269">JALRC.HB rt, rs </span><span id="ta_269" class="t s5_269">microMIPS Release 6 </span>
<span id="tb_269" class="t s3_269">Purpose: </span><span id="tc_269" class="t s6_269">Jump and Link Register Compact with Hazard Barrier </span>
<span id="td_269" class="t s6_269">To execute a procedure call to an instruction address in a register and clear all execution and instruction hazards </span>
<span id="te_269" class="t s3_269">Description: </span><span id="tf_269" class="t s4_269">GPR[rt] </span><span id="tg_269" class="t s7_269"> </span><span id="th_269" class="t s4_269">return_addr, PC </span><span id="ti_269" class="t s7_269"> </span><span id="tj_269" class="t s4_269">GPR[rs], clear execution and instruction hazards </span>
<span id="tk_269" class="t s6_269">Place the return address link in GPR </span><span id="tl_269" class="t s8_269">rt</span><span id="tm_269" class="t s6_269">. The return link is the address of the second instruction following the branch, </span>
<span id="tn_269" class="t s6_269">where execution continues after a procedure call. </span>
<span id="to_269" class="t s8_269">For processors that do not implement the MIPS64 ISA: </span>
<span id="tp_269" class="t s6_269">• </span><span id="tq_269" class="t s6_269">Jump to the effective target address in GPR </span><span id="tr_269" class="t s8_269">rs</span><span id="ts_269" class="t s6_269">. Bit 0 of GPR </span><span id="tt_269" class="t s8_269">rs </span><span id="tu_269" class="t s6_269">is interpreted as the target ISA Mode: if this bit </span>
<span id="tv_269" class="t s6_269">is 0, signal an Address Error exception when the target instruction is fetched because this target ISA Mode is not </span>
<span id="tw_269" class="t s6_269">supported. Otherwise, set bit 0 of the target address to zero, and fetch the instruction. </span>
<span id="tx_269" class="t s8_269">For processors that do implement the MIPS64 ISA: </span>
<span id="ty_269" class="t s6_269">• </span><span id="tz_269" class="t s6_269">Jump to the effective target address in GPR </span><span id="t10_269" class="t s8_269">rs</span><span id="t11_269" class="t s6_269">. Set the ISA Mode bit to the value in GPR </span><span id="t12_269" class="t s8_269">rs </span><span id="t13_269" class="t s6_269">bit 0. Set bit 0 of the </span>
<span id="t14_269" class="t s6_269">target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address </span>
<span id="t15_269" class="t s6_269">Error exception will occur when the target instruction is fetched. </span>
<span id="t16_269" class="t s6_269">JALRC.HB implements a software barrier that resolves all execution and instruction hazards created by Coprocessor </span>
<span id="t17_269" class="t s6_269">0 state changes (for Release 2 implementations, refer to the SYNCI instruction for additional information on resolv- </span>
<span id="t18_269" class="t s6_269">ing instruction hazards created by writing the instruction stream). The effects of this barrier are seen starting with the </span>
<span id="t19_269" class="t s6_269">instruction fetch and decode of the instruction at the PC to which the JALRC.HB instruction jumps. An equivalent </span>
<span id="t1a_269" class="t s6_269">barrier is also implemented by the ERET instruction, but that instruction is only available if access to Coprocessor 0 </span>
<span id="t1b_269" class="t s6_269">is enabled, whereas JALRC.HB is legal in all operating modes. </span>
<span id="t1c_269" class="t s6_269">This instruction clears both execution and instruction hazards. Refer to the </span><span id="t1d_269" class="t s9_269">EHB </span><span id="t1e_269" class="t s6_269">instruction description for the </span>
<span id="t1f_269" class="t s6_269">method of clearing execution hazards alone. </span>
<span id="t1g_269" class="t s6_269">Compact jumps do not have delay slots. The instruction after the jump is NOT executed when the jump is executed. </span>
<span id="t1h_269" class="t sa_269">Restrictions: </span>
<span id="t1i_269" class="t s6_269">After modifying an instruction stream mapping or writing to the instruction stream, execution of those instructions </span>
<span id="t1j_269" class="t s6_269">has </span><span id="t1k_269" class="t s3_269">UNPREDICTABLE </span><span id="t1l_269" class="t s6_269">behavior until the instruction hazard has been cleared with JALRC.HB, JALRSC.HB, </span>
<span id="t1m_269" class="t s6_269">JR.HB, ERET, or DERET. Further, the operation is </span><span id="t1n_269" class="t s3_269">UNPREDICTABLE </span><span id="t1o_269" class="t s6_269">if the mapping of the current instruction </span>
<span id="t1p_269" class="t s6_269">stream is modified. </span>
<span id="t1q_269" class="t s8_269">Restrictions Related to Multiple Instruction Sets: </span><span id="t1r_269" class="t s6_269">This instruction can change the active instruction set, if more than </span>
<span id="t1s_269" class="t s6_269">one instruction set is implemented. </span>
<span id="t1t_269" class="t s6_269">If only one instruction set is implemented, then the effective target address must obey the alignment rules of the </span>
<span id="t1u_269" class="t s6_269">instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules </span>
<span id="t1v_269" class="t s6_269">of the intended instruction set of the target address as specified by the bit 0 or GPR </span><span id="t1w_269" class="t s8_269">rs. </span>
<span id="t1x_269" class="t s6_269">For processors which implement MIPS and if the ISAMode bit of the target address is MIPS (bit 0 of GPR </span><span id="t1y_269" class="t s8_269">rs </span><span id="t1z_269" class="t s6_269">is 0) </span>
<span id="t20_269" class="t s6_269">and address bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an </span>
<span id="t21_269" class="t s6_269">instruction. </span>
<span id="t22_269" class="t s6_269">For processors that do not implement MIPS ISA, if the intended target ISAMode is MIPS (bit 0 of GPR </span><span id="t23_269" class="t s8_269">rs </span><span id="t24_269" class="t s6_269">is zero), an </span>
<span id="t25_269" class="t sb_269">31 </span><span id="t26_269" class="t sb_269">26 </span><span id="t27_269" class="t sb_269">25 </span><span id="t28_269" class="t sb_269">21 </span><span id="t29_269" class="t sb_269">20 </span><span id="t2a_269" class="t sb_269">16 </span><span id="t2b_269" class="t sb_269">15 </span><span id="t2c_269" class="t sb_269">6 </span><span id="t2d_269" class="t sb_269">5 </span><span id="t2e_269" class="t sb_269">0 </span>
<span id="t2f_269" class="t sc_269">POOL32A </span>
<span id="t2g_269" class="t sc_269">000000 </span>
<span id="t2h_269" class="t sc_269">rt </span><span id="t2i_269" class="t sc_269">rs </span>
<span id="t2j_269" class="t sc_269">JALRC.HB </span>
<span id="t2k_269" class="t sc_269">0001111100 </span>
<span id="t2l_269" class="t sc_269">POOL32AXf </span>
<span id="t2m_269" class="t sc_269">111100 </span>
<span id="t2n_269" class="t sb_269">6 </span><span id="t2o_269" class="t sb_269">5 </span><span id="t2p_269" class="t sb_269">5 </span>
<span id="t2q_269" class="t sb_269">10 </span>
<span id="t2r_269" class="t sb_269">6 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
