// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "09/05/2021 23:09:05"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module outCPLD (
	pclk_50M,
	outP,
	out,
	eoutP,
	eout);
input 	pclk_50M;
input 	[1:8] outP;
input 	[1:28] out;
output 	[1:8] eoutP;
output 	[1:28] eout;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("outCPLD_v.sdo");
// synopsys translate_on

wire \pclk_50M~combout ;
wire \check~0 ;
wire \check~1 ;
wire \check~15 ;
wire \check~14 ;
wire \check~13 ;
wire \check~12 ;
wire \check~16_combout ;
wire \check~9 ;
wire \check~10 ;
wire \check~8 ;
wire \check~7 ;
wire \check~11_combout ;
wire \check~17 ;
wire \check~20 ;
wire \check~18 ;
wire \check~19 ;
wire \check~21_combout ;
wire \check~5 ;
wire \check~2 ;
wire \check~3 ;
wire \check~4 ;
wire \check~6_combout ;
wire \check~22_combout ;
wire \check~regout ;
wire \Add0~0_combout ;
wire \Add0~2COUT1_96 ;
wire \Add0~7 ;
wire \Add0~7COUT1_97 ;
wire \Add0~15_combout ;
wire \Add0~17 ;
wire \Add0~17COUT1_98 ;
wire \Add0~20_combout ;
wire \Add0~22 ;
wire \Add0~25_combout ;
wire \Add0~27 ;
wire \Add0~27COUT1_99 ;
wire \Add0~10_combout ;
wire \Add0~12 ;
wire \Add0~12COUT1_100 ;
wire \Add0~35_combout ;
wire \Add0~37 ;
wire \Add0~37COUT1_101 ;
wire \Add0~40_combout ;
wire \Add0~42 ;
wire \Add0~42COUT1_102 ;
wire \Add0~30_combout ;
wire \Add0~32 ;
wire \Add0~45_combout ;
wire \Add0~47 ;
wire \Add0~47COUT1_103 ;
wire \Add0~55_combout ;
wire \Add0~57 ;
wire \Add0~57COUT1_104 ;
wire \Add0~60_combout ;
wire \Add0~62 ;
wire \Add0~62COUT1_105 ;
wire \Add0~65_combout ;
wire \Add0~67 ;
wire \Add0~67COUT1_106 ;
wire \Add0~50_combout ;
wire \Add0~52 ;
wire \Add0~90_combout ;
wire \Add0~92 ;
wire \Add0~92COUT1_107 ;
wire \Add0~77 ;
wire \Add0~77COUT1_108 ;
wire \Add0~80_combout ;
wire \Add0~82 ;
wire \Add0~82COUT1_109 ;
wire \Add0~85_combout ;
wire \Add0~87 ;
wire \Add0~87COUT1_110 ;
wire \Add0~70_combout ;
wire \Selector1~3_combout ;
wire \Selector1~2_combout ;
wire \Selector1~0 ;
wire \Selector1~1_combout ;
wire \Selector1~4_combout ;
wire \Selector1~8 ;
wire \Add0~2 ;
wire \Add0~5_combout ;
wire \Selector0~0_combout ;
wire \Add0~75_combout ;
wire \Selector1~5_combout ;
wire \Selector1~7_combout ;
wire \Selector1~6_combout ;
wire \eoutP[8]~0_combout ;
wire \eoutP[8]~reg0_regout ;
wire \eoutP[7]~reg0_regout ;
wire \eoutP[6]~reg0_regout ;
wire \eoutP[5]~reg0_regout ;
wire \eoutP[4]~reg0_regout ;
wire \eoutP[3]~reg0_regout ;
wire \eoutP[2]~reg0_regout ;
wire \eoutP[1]~reg0_regout ;
wire \Equal7~0_combout ;
wire \Equal7~1_combout ;
wire \Equal7~2_combout ;
wire \eout[28]~reg0_regout ;
wire \eout[27]~reg0_regout ;
wire \eout[26]~reg0_regout ;
wire \eout[25]~reg0_regout ;
wire \eout[24]~reg0_regout ;
wire \eout[23]~reg0_regout ;
wire \eout[22]~reg0_regout ;
wire \eout[21]~reg0_regout ;
wire \eout[20]~reg0_regout ;
wire \eout[19]~reg0_regout ;
wire \eout[18]~reg0_regout ;
wire \eout[17]~reg0_regout ;
wire \eout[16]~reg0_regout ;
wire \eout[15]~reg0_regout ;
wire \eout[14]~reg0_regout ;
wire \eout[13]~reg0_regout ;
wire \eout[12]~reg0_regout ;
wire \eout[11]~reg0_regout ;
wire \eout[10]~reg0_regout ;
wire \eout[9]~reg0_regout ;
wire \eout[8]~reg0_regout ;
wire \eout[7]~reg0_regout ;
wire \eout[6]~reg0_regout ;
wire \eout[5]~reg0_regout ;
wire \eout[4]~reg0_regout ;
wire \eout[3]~reg0_regout ;
wire \eout[2]~reg0_regout ;
wire \eout[1]~reg0_regout ;
wire [1:8] last_outP;
wire [1:28] last_out;
wire [1:28] \out~combout ;
wire [31:0] current_state;
wire [0:18] cnt;
wire [1:8] \outP~combout ;


// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \pclk_50M~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\pclk_50M~combout ),
	.padio(pclk_50M));
// synopsys translate_off
defparam \pclk_50M~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \outP[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\outP~combout [8]),
	.padio(outP[8]));
// synopsys translate_off
defparam \outP[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [3]),
	.padio(out[3]));
// synopsys translate_off
defparam \out[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [4]),
	.padio(out[4]));
// synopsys translate_off
defparam \out[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \last_out[4] (
// Equation(s):
// last_out[4] = DFFEAS((((\out~combout [4]))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\out~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[4] .lut_mask = "ff00";
defparam \last_out[4] .operation_mode = "normal";
defparam \last_out[4] .output_mode = "reg_only";
defparam \last_out[4] .register_cascade_mode = "off";
defparam \last_out[4] .sum_lutc_input = "datac";
defparam \last_out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \last_out[3] (
// Equation(s):
// \check~0  = (\out~combout [3] & (last_out[3] & (\out~combout [4] $ (!last_out[4])))) # (!\out~combout [3] & (!last_out[3] & (\out~combout [4] $ (!last_out[4]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [3]),
	.datab(\out~combout [4]),
	.datac(\out~combout [3]),
	.datad(last_out[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~0 ),
	.regout(last_out[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[3] .lut_mask = "8421";
defparam \last_out[3] .operation_mode = "normal";
defparam \last_out[3] .output_mode = "comb_only";
defparam \last_out[3] .register_cascade_mode = "off";
defparam \last_out[3] .sum_lutc_input = "qfbk";
defparam \last_out[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [2]),
	.padio(out[2]));
// synopsys translate_off
defparam \out[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [1]),
	.padio(out[1]));
// synopsys translate_off
defparam \out[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \last_out[2] (
// Equation(s):
// last_out[2] = DFFEAS(GND, GLOBAL(\pclk_50M~combout ), VCC, , , \out~combout [2], , , VCC)

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\out~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[2] .lut_mask = "0000";
defparam \last_out[2] .operation_mode = "normal";
defparam \last_out[2] .output_mode = "reg_only";
defparam \last_out[2] .register_cascade_mode = "off";
defparam \last_out[2] .sum_lutc_input = "datac";
defparam \last_out[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \last_out[1] (
// Equation(s):
// \check~1  = (\out~combout [2] & (last_out[2] & (\out~combout [1] $ (!last_out[1])))) # (!\out~combout [2] & (!last_out[2] & (\out~combout [1] $ (!last_out[1]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [2]),
	.datab(\out~combout [1]),
	.datac(\out~combout [1]),
	.datad(last_out[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~1 ),
	.regout(last_out[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[1] .lut_mask = "8241";
defparam \last_out[1] .operation_mode = "normal";
defparam \last_out[1] .output_mode = "comb_only";
defparam \last_out[1] .register_cascade_mode = "off";
defparam \last_out[1] .sum_lutc_input = "qfbk";
defparam \last_out[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [13]),
	.padio(out[13]));
// synopsys translate_off
defparam \out[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [14]),
	.padio(out[14]));
// synopsys translate_off
defparam \out[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \last_out[14] (
// Equation(s):
// last_out[14] = DFFEAS((((\out~combout [14]))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\out~combout [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[14] .lut_mask = "ff00";
defparam \last_out[14] .operation_mode = "normal";
defparam \last_out[14] .output_mode = "reg_only";
defparam \last_out[14] .register_cascade_mode = "off";
defparam \last_out[14] .sum_lutc_input = "datac";
defparam \last_out[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \last_out[13] (
// Equation(s):
// \check~15  = (\out~combout [13] & (last_out[13] & (\out~combout [14] $ (!last_out[14])))) # (!\out~combout [13] & (!last_out[13] & (\out~combout [14] $ (!last_out[14]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [13]),
	.datab(\out~combout [14]),
	.datac(\out~combout [13]),
	.datad(last_out[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~15 ),
	.regout(last_out[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[13] .lut_mask = "8421";
defparam \last_out[13] .operation_mode = "normal";
defparam \last_out[13] .output_mode = "comb_only";
defparam \last_out[13] .register_cascade_mode = "off";
defparam \last_out[13] .sum_lutc_input = "qfbk";
defparam \last_out[13] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [15]),
	.padio(out[15]));
// synopsys translate_off
defparam \out[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [16]),
	.padio(out[16]));
// synopsys translate_off
defparam \out[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \last_out[16] (
// Equation(s):
// last_out[16] = DFFEAS(GND, GLOBAL(\pclk_50M~combout ), VCC, , , \out~combout [16], , , VCC)

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\out~combout [16]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[16] .lut_mask = "0000";
defparam \last_out[16] .operation_mode = "normal";
defparam \last_out[16] .output_mode = "reg_only";
defparam \last_out[16] .register_cascade_mode = "off";
defparam \last_out[16] .sum_lutc_input = "datac";
defparam \last_out[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \last_out[15] (
// Equation(s):
// \check~14  = (\out~combout [15] & (last_out[15] & (\out~combout [16] $ (!last_out[16])))) # (!\out~combout [15] & (!last_out[15] & (\out~combout [16] $ (!last_out[16]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [15]),
	.datab(\out~combout [16]),
	.datac(\out~combout [15]),
	.datad(last_out[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~14 ),
	.regout(last_out[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[15] .lut_mask = "8421";
defparam \last_out[15] .operation_mode = "normal";
defparam \last_out[15] .output_mode = "comb_only";
defparam \last_out[15] .register_cascade_mode = "off";
defparam \last_out[15] .sum_lutc_input = "qfbk";
defparam \last_out[15] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [17]),
	.padio(out[17]));
// synopsys translate_off
defparam \out[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [18]),
	.padio(out[18]));
// synopsys translate_off
defparam \out[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxii_lcell \last_out[18] (
// Equation(s):
// last_out[18] = DFFEAS(GND, GLOBAL(\pclk_50M~combout ), VCC, , , \out~combout [18], , , VCC)

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\out~combout [18]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[18] .lut_mask = "0000";
defparam \last_out[18] .operation_mode = "normal";
defparam \last_out[18] .output_mode = "reg_only";
defparam \last_out[18] .register_cascade_mode = "off";
defparam \last_out[18] .sum_lutc_input = "datac";
defparam \last_out[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \last_out[17] (
// Equation(s):
// \check~13  = (\out~combout [17] & (last_out[17] & (\out~combout [18] $ (!last_out[18])))) # (!\out~combout [17] & (!last_out[17] & (\out~combout [18] $ (!last_out[18]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [17]),
	.datab(\out~combout [18]),
	.datac(\out~combout [17]),
	.datad(last_out[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~13 ),
	.regout(last_out[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[17] .lut_mask = "8421";
defparam \last_out[17] .operation_mode = "normal";
defparam \last_out[17] .output_mode = "comb_only";
defparam \last_out[17] .register_cascade_mode = "off";
defparam \last_out[17] .sum_lutc_input = "qfbk";
defparam \last_out[17] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [20]),
	.padio(out[20]));
// synopsys translate_off
defparam \out[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \last_out[20] (
// Equation(s):
// last_out[20] = DFFEAS((((\out~combout [20]))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\out~combout [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[20] .lut_mask = "ff00";
defparam \last_out[20] .operation_mode = "normal";
defparam \last_out[20] .output_mode = "reg_only";
defparam \last_out[20] .register_cascade_mode = "off";
defparam \last_out[20] .sum_lutc_input = "datac";
defparam \last_out[20] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [19]),
	.padio(out[19]));
// synopsys translate_off
defparam \out[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxii_lcell \last_out[19] (
// Equation(s):
// \check~12  = (last_out[20] & (\out~combout [20] & (\out~combout [19] $ (!last_out[19])))) # (!last_out[20] & (!\out~combout [20] & (\out~combout [19] $ (!last_out[19]))))

	.clk(\pclk_50M~combout ),
	.dataa(last_out[20]),
	.datab(\out~combout [19]),
	.datac(\out~combout [19]),
	.datad(\out~combout [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~12 ),
	.regout(last_out[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[19] .lut_mask = "8241";
defparam \last_out[19] .operation_mode = "normal";
defparam \last_out[19] .output_mode = "comb_only";
defparam \last_out[19] .register_cascade_mode = "off";
defparam \last_out[19] .sum_lutc_input = "qfbk";
defparam \last_out[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \check~16 (
// Equation(s):
// \check~16_combout  = (\check~15  & (\check~14  & (\check~13  & \check~12 )))

	.clk(gnd),
	.dataa(\check~15 ),
	.datab(\check~14 ),
	.datac(\check~13 ),
	.datad(\check~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check~16 .lut_mask = "8000";
defparam \check~16 .operation_mode = "normal";
defparam \check~16 .output_mode = "comb_only";
defparam \check~16 .register_cascade_mode = "off";
defparam \check~16 .sum_lutc_input = "datac";
defparam \check~16 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [24]),
	.padio(out[24]));
// synopsys translate_off
defparam \out[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [23]),
	.padio(out[23]));
// synopsys translate_off
defparam \out[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y1_N8
maxii_lcell \last_out[24] (
// Equation(s):
// last_out[24] = DFFEAS((((\out~combout [24]))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\out~combout [24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[24] .lut_mask = "ff00";
defparam \last_out[24] .operation_mode = "normal";
defparam \last_out[24] .output_mode = "reg_only";
defparam \last_out[24] .register_cascade_mode = "off";
defparam \last_out[24] .sum_lutc_input = "datac";
defparam \last_out[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N4
maxii_lcell \last_out[23] (
// Equation(s):
// \check~9  = (\out~combout [24] & (last_out[24] & (\out~combout [23] $ (!last_out[23])))) # (!\out~combout [24] & (!last_out[24] & (\out~combout [23] $ (!last_out[23]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [24]),
	.datab(\out~combout [23]),
	.datac(\out~combout [23]),
	.datad(last_out[24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~9 ),
	.regout(last_out[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[23] .lut_mask = "8241";
defparam \last_out[23] .operation_mode = "normal";
defparam \last_out[23] .output_mode = "comb_only";
defparam \last_out[23] .register_cascade_mode = "off";
defparam \last_out[23] .sum_lutc_input = "qfbk";
defparam \last_out[23] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [22]),
	.padio(out[22]));
// synopsys translate_off
defparam \out[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [21]),
	.padio(out[21]));
// synopsys translate_off
defparam \out[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y1_N9
maxii_lcell \last_out[22] (
// Equation(s):
// last_out[22] = DFFEAS(GND, GLOBAL(\pclk_50M~combout ), VCC, , , \out~combout [22], , , VCC)

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\out~combout [22]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[22] .lut_mask = "0000";
defparam \last_out[22] .operation_mode = "normal";
defparam \last_out[22] .output_mode = "reg_only";
defparam \last_out[22] .register_cascade_mode = "off";
defparam \last_out[22] .sum_lutc_input = "datac";
defparam \last_out[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N1
maxii_lcell \last_out[21] (
// Equation(s):
// \check~10  = (\out~combout [22] & (last_out[22] & (\out~combout [21] $ (!last_out[21])))) # (!\out~combout [22] & (!last_out[22] & (\out~combout [21] $ (!last_out[21]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [22]),
	.datab(\out~combout [21]),
	.datac(\out~combout [21]),
	.datad(last_out[22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~10 ),
	.regout(last_out[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[21] .lut_mask = "8241";
defparam \last_out[21] .operation_mode = "normal";
defparam \last_out[21] .output_mode = "comb_only";
defparam \last_out[21] .register_cascade_mode = "off";
defparam \last_out[21] .sum_lutc_input = "qfbk";
defparam \last_out[21] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [26]),
	.padio(out[26]));
// synopsys translate_off
defparam \out[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [25]),
	.padio(out[25]));
// synopsys translate_off
defparam \out[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y1_N3
maxii_lcell \last_out[26] (
// Equation(s):
// last_out[26] = DFFEAS((((\out~combout [26]))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\out~combout [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[26] .lut_mask = "ff00";
defparam \last_out[26] .operation_mode = "normal";
defparam \last_out[26] .output_mode = "reg_only";
defparam \last_out[26] .register_cascade_mode = "off";
defparam \last_out[26] .sum_lutc_input = "datac";
defparam \last_out[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N0
maxii_lcell \last_out[25] (
// Equation(s):
// \check~8  = (\out~combout [26] & (last_out[26] & (\out~combout [25] $ (!last_out[25])))) # (!\out~combout [26] & (!last_out[26] & (\out~combout [25] $ (!last_out[25]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [26]),
	.datab(\out~combout [25]),
	.datac(\out~combout [25]),
	.datad(last_out[26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~8 ),
	.regout(last_out[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[25] .lut_mask = "8241";
defparam \last_out[25] .operation_mode = "normal";
defparam \last_out[25] .output_mode = "comb_only";
defparam \last_out[25] .register_cascade_mode = "off";
defparam \last_out[25] .sum_lutc_input = "qfbk";
defparam \last_out[25] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [27]),
	.padio(out[27]));
// synopsys translate_off
defparam \out[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [28]),
	.padio(out[28]));
// synopsys translate_off
defparam \out[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y1_N2
maxii_lcell \last_out[28] (
// Equation(s):
// last_out[28] = DFFEAS((((\out~combout [28]))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\out~combout [28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[28] .lut_mask = "ff00";
defparam \last_out[28] .operation_mode = "normal";
defparam \last_out[28] .output_mode = "reg_only";
defparam \last_out[28] .register_cascade_mode = "off";
defparam \last_out[28] .sum_lutc_input = "datac";
defparam \last_out[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y1_N5
maxii_lcell \last_out[27] (
// Equation(s):
// \check~7  = (\out~combout [27] & (last_out[27] & (\out~combout [28] $ (!last_out[28])))) # (!\out~combout [27] & (!last_out[27] & (\out~combout [28] $ (!last_out[28]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [27]),
	.datab(\out~combout [28]),
	.datac(\out~combout [27]),
	.datad(last_out[28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~7 ),
	.regout(last_out[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[27] .lut_mask = "8421";
defparam \last_out[27] .operation_mode = "normal";
defparam \last_out[27] .output_mode = "comb_only";
defparam \last_out[27] .register_cascade_mode = "off";
defparam \last_out[27] .sum_lutc_input = "qfbk";
defparam \last_out[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y1_N6
maxii_lcell \check~11 (
// Equation(s):
// \check~11_combout  = (\check~9  & (\check~10  & (\check~8  & \check~7 )))

	.clk(gnd),
	.dataa(\check~9 ),
	.datab(\check~10 ),
	.datac(\check~8 ),
	.datad(\check~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check~11 .lut_mask = "8000";
defparam \check~11 .operation_mode = "normal";
defparam \check~11 .output_mode = "comb_only";
defparam \check~11 .register_cascade_mode = "off";
defparam \check~11 .sum_lutc_input = "datac";
defparam \check~11 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [11]),
	.padio(out[11]));
// synopsys translate_off
defparam \out[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [12]),
	.padio(out[12]));
// synopsys translate_off
defparam \out[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \last_out[12] (
// Equation(s):
// last_out[12] = DFFEAS(GND, GLOBAL(\pclk_50M~combout ), VCC, , , \out~combout [12], , , VCC)

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\out~combout [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[12] .lut_mask = "0000";
defparam \last_out[12] .operation_mode = "normal";
defparam \last_out[12] .output_mode = "reg_only";
defparam \last_out[12] .register_cascade_mode = "off";
defparam \last_out[12] .sum_lutc_input = "datac";
defparam \last_out[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \last_out[11] (
// Equation(s):
// \check~17  = (\out~combout [11] & (last_out[11] & (\out~combout [12] $ (!last_out[12])))) # (!\out~combout [11] & (!last_out[11] & (\out~combout [12] $ (!last_out[12]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [11]),
	.datab(\out~combout [12]),
	.datac(\out~combout [11]),
	.datad(last_out[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~17 ),
	.regout(last_out[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[11] .lut_mask = "8421";
defparam \last_out[11] .operation_mode = "normal";
defparam \last_out[11] .output_mode = "comb_only";
defparam \last_out[11] .register_cascade_mode = "off";
defparam \last_out[11] .sum_lutc_input = "qfbk";
defparam \last_out[11] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [5]),
	.padio(out[5]));
// synopsys translate_off
defparam \out[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [6]),
	.padio(out[6]));
// synopsys translate_off
defparam \out[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \last_out[6] (
// Equation(s):
// last_out[6] = DFFEAS((((\out~combout [6]))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\out~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[6] .lut_mask = "ff00";
defparam \last_out[6] .operation_mode = "normal";
defparam \last_out[6] .output_mode = "reg_only";
defparam \last_out[6] .register_cascade_mode = "off";
defparam \last_out[6] .sum_lutc_input = "datac";
defparam \last_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \last_out[5] (
// Equation(s):
// \check~20  = (\out~combout [5] & (last_out[5] & (\out~combout [6] $ (!last_out[6])))) # (!\out~combout [5] & (!last_out[5] & (\out~combout [6] $ (!last_out[6]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [5]),
	.datab(\out~combout [6]),
	.datac(\out~combout [5]),
	.datad(last_out[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~20 ),
	.regout(last_out[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[5] .lut_mask = "8421";
defparam \last_out[5] .operation_mode = "normal";
defparam \last_out[5] .output_mode = "comb_only";
defparam \last_out[5] .register_cascade_mode = "off";
defparam \last_out[5] .sum_lutc_input = "qfbk";
defparam \last_out[5] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [10]),
	.padio(out[10]));
// synopsys translate_off
defparam \out[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [9]),
	.padio(out[9]));
// synopsys translate_off
defparam \out[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \last_out[10] (
// Equation(s):
// last_out[10] = DFFEAS(GND, GLOBAL(\pclk_50M~combout ), VCC, , , \out~combout [10], , , VCC)

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\out~combout [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[10] .lut_mask = "0000";
defparam \last_out[10] .operation_mode = "normal";
defparam \last_out[10] .output_mode = "reg_only";
defparam \last_out[10] .register_cascade_mode = "off";
defparam \last_out[10] .sum_lutc_input = "datac";
defparam \last_out[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \last_out[9] (
// Equation(s):
// \check~18  = (\out~combout [10] & (last_out[10] & (\out~combout [9] $ (!last_out[9])))) # (!\out~combout [10] & (!last_out[10] & (\out~combout [9] $ (!last_out[9]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [10]),
	.datab(\out~combout [9]),
	.datac(\out~combout [9]),
	.datad(last_out[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~18 ),
	.regout(last_out[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[9] .lut_mask = "8241";
defparam \last_out[9] .operation_mode = "normal";
defparam \last_out[9] .output_mode = "comb_only";
defparam \last_out[9] .register_cascade_mode = "off";
defparam \last_out[9] .sum_lutc_input = "qfbk";
defparam \last_out[9] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [7]),
	.padio(out[7]));
// synopsys translate_off
defparam \out[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \out[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\out~combout [8]),
	.padio(out[8]));
// synopsys translate_off
defparam \out[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \last_out[8] (
// Equation(s):
// last_out[8] = DFFEAS((((\out~combout [8]))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\out~combout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_out[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[8] .lut_mask = "ff00";
defparam \last_out[8] .operation_mode = "normal";
defparam \last_out[8] .output_mode = "reg_only";
defparam \last_out[8] .register_cascade_mode = "off";
defparam \last_out[8] .sum_lutc_input = "datac";
defparam \last_out[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \last_out[7] (
// Equation(s):
// \check~19  = (\out~combout [7] & (last_out[7] & (\out~combout [8] $ (!last_out[8])))) # (!\out~combout [7] & (!last_out[7] & (\out~combout [8] $ (!last_out[8]))))

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [7]),
	.datab(\out~combout [8]),
	.datac(\out~combout [7]),
	.datad(last_out[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~19 ),
	.regout(last_out[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_out[7] .lut_mask = "8421";
defparam \last_out[7] .operation_mode = "normal";
defparam \last_out[7] .output_mode = "comb_only";
defparam \last_out[7] .register_cascade_mode = "off";
defparam \last_out[7] .sum_lutc_input = "qfbk";
defparam \last_out[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \check~21 (
// Equation(s):
// \check~21_combout  = (\check~17  & (\check~20  & (\check~18  & \check~19 )))

	.clk(gnd),
	.dataa(\check~17 ),
	.datab(\check~20 ),
	.datac(\check~18 ),
	.datad(\check~19 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check~21 .lut_mask = "8000";
defparam \check~21 .operation_mode = "normal";
defparam \check~21 .output_mode = "comb_only";
defparam \check~21 .register_cascade_mode = "off";
defparam \check~21 .sum_lutc_input = "datac";
defparam \check~21 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \outP[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\outP~combout [1]),
	.padio(outP[1]));
// synopsys translate_off
defparam \outP[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \outP[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\outP~combout [2]),
	.padio(outP[2]));
// synopsys translate_off
defparam \outP[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \last_outP[2] (
// Equation(s):
// last_outP[2] = DFFEAS(GND, GLOBAL(\pclk_50M~combout ), VCC, , , \outP~combout [2], , , VCC)

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\outP~combout [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_outP[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_outP[2] .lut_mask = "0000";
defparam \last_outP[2] .operation_mode = "normal";
defparam \last_outP[2] .output_mode = "reg_only";
defparam \last_outP[2] .register_cascade_mode = "off";
defparam \last_outP[2] .sum_lutc_input = "datac";
defparam \last_outP[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \last_outP[1] (
// Equation(s):
// \check~5  = (\outP~combout [1] & (last_outP[1] & (\outP~combout [2] $ (!last_outP[2])))) # (!\outP~combout [1] & (!last_outP[1] & (\outP~combout [2] $ (!last_outP[2]))))

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [1]),
	.datab(\outP~combout [2]),
	.datac(\outP~combout [1]),
	.datad(last_outP[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~5 ),
	.regout(last_outP[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_outP[1] .lut_mask = "8421";
defparam \last_outP[1] .operation_mode = "normal";
defparam \last_outP[1] .output_mode = "comb_only";
defparam \last_outP[1] .register_cascade_mode = "off";
defparam \last_outP[1] .sum_lutc_input = "qfbk";
defparam \last_outP[1] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \outP[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\outP~combout [7]),
	.padio(outP[7]));
// synopsys translate_off
defparam \outP[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \last_outP[8] (
// Equation(s):
// last_outP[8] = DFFEAS(GND, GLOBAL(\pclk_50M~combout ), VCC, , , \outP~combout [8], , , VCC)

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\outP~combout [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_outP[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_outP[8] .lut_mask = "0000";
defparam \last_outP[8] .operation_mode = "normal";
defparam \last_outP[8] .output_mode = "reg_only";
defparam \last_outP[8] .register_cascade_mode = "off";
defparam \last_outP[8] .sum_lutc_input = "datac";
defparam \last_outP[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \last_outP[7] (
// Equation(s):
// \check~2  = (\outP~combout [8] & (last_outP[8] & (\outP~combout [7] $ (!last_outP[7])))) # (!\outP~combout [8] & (!last_outP[8] & (\outP~combout [7] $ (!last_outP[7]))))

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [8]),
	.datab(\outP~combout [7]),
	.datac(\outP~combout [7]),
	.datad(last_outP[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~2 ),
	.regout(last_outP[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_outP[7] .lut_mask = "8241";
defparam \last_outP[7] .operation_mode = "normal";
defparam \last_outP[7] .output_mode = "comb_only";
defparam \last_outP[7] .register_cascade_mode = "off";
defparam \last_outP[7] .sum_lutc_input = "qfbk";
defparam \last_outP[7] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \outP[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\outP~combout [6]),
	.padio(outP[6]));
// synopsys translate_off
defparam \outP[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \last_outP[6] (
// Equation(s):
// last_outP[6] = DFFEAS(GND, GLOBAL(\pclk_50M~combout ), VCC, , , \outP~combout [6], , , VCC)

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\outP~combout [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_outP[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_outP[6] .lut_mask = "0000";
defparam \last_outP[6] .operation_mode = "normal";
defparam \last_outP[6] .output_mode = "reg_only";
defparam \last_outP[6] .register_cascade_mode = "off";
defparam \last_outP[6] .sum_lutc_input = "datac";
defparam \last_outP[6] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \outP[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\outP~combout [5]),
	.padio(outP[5]));
// synopsys translate_off
defparam \outP[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \last_outP[5] (
// Equation(s):
// \check~3  = (\outP~combout [6] & (last_outP[6] & (last_outP[5] $ (!\outP~combout [5])))) # (!\outP~combout [6] & (!last_outP[6] & (last_outP[5] $ (!\outP~combout [5]))))

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [6]),
	.datab(last_outP[6]),
	.datac(\outP~combout [5]),
	.datad(\outP~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~3 ),
	.regout(last_outP[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_outP[5] .lut_mask = "9009";
defparam \last_outP[5] .operation_mode = "normal";
defparam \last_outP[5] .output_mode = "comb_only";
defparam \last_outP[5] .register_cascade_mode = "off";
defparam \last_outP[5] .sum_lutc_input = "qfbk";
defparam \last_outP[5] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \outP[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\outP~combout [3]),
	.padio(outP[3]));
// synopsys translate_off
defparam \outP[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \outP[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\outP~combout [4]),
	.padio(outP[4]));
// synopsys translate_off
defparam \outP[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \last_outP[4] (
// Equation(s):
// last_outP[4] = DFFEAS(GND, GLOBAL(\pclk_50M~combout ), VCC, , , \outP~combout [4], , , VCC)

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\outP~combout [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(last_outP[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_outP[4] .lut_mask = "0000";
defparam \last_outP[4] .operation_mode = "normal";
defparam \last_outP[4] .output_mode = "reg_only";
defparam \last_outP[4] .register_cascade_mode = "off";
defparam \last_outP[4] .sum_lutc_input = "datac";
defparam \last_outP[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \last_outP[3] (
// Equation(s):
// \check~4  = (\outP~combout [3] & (last_outP[3] & (\outP~combout [4] $ (!last_outP[4])))) # (!\outP~combout [3] & (!last_outP[3] & (\outP~combout [4] $ (!last_outP[4]))))

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [3]),
	.datab(\outP~combout [4]),
	.datac(\outP~combout [3]),
	.datad(last_outP[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~4 ),
	.regout(last_outP[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \last_outP[3] .lut_mask = "8421";
defparam \last_outP[3] .operation_mode = "normal";
defparam \last_outP[3] .output_mode = "comb_only";
defparam \last_outP[3] .register_cascade_mode = "off";
defparam \last_outP[3] .sum_lutc_input = "qfbk";
defparam \last_outP[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \check~6 (
// Equation(s):
// \check~6_combout  = (\check~5  & (\check~2  & (\check~3  & \check~4 )))

	.clk(gnd),
	.dataa(\check~5 ),
	.datab(\check~2 ),
	.datac(\check~3 ),
	.datad(\check~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check~6 .lut_mask = "8000";
defparam \check~6 .operation_mode = "normal";
defparam \check~6 .output_mode = "comb_only";
defparam \check~6 .register_cascade_mode = "off";
defparam \check~6 .sum_lutc_input = "datac";
defparam \check~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \check~22 (
// Equation(s):
// \check~22_combout  = (\check~16_combout  & (\check~11_combout  & (\check~21_combout  & \check~6_combout )))

	.clk(gnd),
	.dataa(\check~16_combout ),
	.datab(\check~11_combout ),
	.datac(\check~21_combout ),
	.datad(\check~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\check~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \check~22 .lut_mask = "8000";
defparam \check~22 .operation_mode = "normal";
defparam \check~22 .output_mode = "comb_only";
defparam \check~22 .register_cascade_mode = "off";
defparam \check~22 .sum_lutc_input = "datac";
defparam \check~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell check(
// Equation(s):
// \check~regout  = DFFEAS(((\check~0  & (\check~1  & \check~22_combout ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(vcc),
	.datab(\check~0 ),
	.datac(\check~1 ),
	.datad(\check~22_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\check~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam check.lut_mask = "c000";
defparam check.operation_mode = "normal";
defparam check.output_mode = "reg_only";
defparam check.register_cascade_mode = "off";
defparam check.sum_lutc_input = "datac";
defparam check.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (!cnt[18])
// \Add0~2  = CARRY((cnt[18]))
// \Add0~2COUT1_96  = CARRY((cnt[18]))

	.clk(gnd),
	.dataa(cnt[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_96 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = "55aa";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "datac";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (cnt[17] $ ((\Add0~2 )))
// \Add0~7  = CARRY(((!\Add0~2 ) # (!cnt[17])))
// \Add0~7COUT1_97  = CARRY(((!\Add0~2COUT1_96 ) # (!cnt[17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_97 ));
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .lut_mask = "3c3f";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (cnt[16] $ ((!\Add0~7 )))
// \Add0~17  = CARRY(((cnt[16] & !\Add0~7 )))
// \Add0~17COUT1_98  = CARRY(((cnt[16] & !\Add0~7COUT1_97 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_98 ));
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .lut_mask = "c30c";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N6
maxii_lcell \cnt[16] (
// Equation(s):
// cnt[16] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & ((cnt[16]))) # (!\Selector1~8  & (\Add0~15_combout )))) # (!\Selector0~0_combout  & (((cnt[16] & !\Selector1~8 )))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Add0~15_combout ),
	.datab(cnt[16]),
	.datac(\Selector0~0_combout ),
	.datad(\Selector1~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[16] .lut_mask = "c0ac";
defparam \cnt[16] .operation_mode = "normal";
defparam \cnt[16] .output_mode = "reg_only";
defparam \cnt[16] .register_cascade_mode = "off";
defparam \cnt[16] .sum_lutc_input = "datac";
defparam \cnt[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (cnt[15] $ ((\Add0~17 )))
// \Add0~22  = CARRY(((!\Add0~17COUT1_98 ) # (!cnt[15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(\Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .lut_mask = "3c3f";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \cnt[15] (
// Equation(s):
// cnt[15] = DFFEAS((\Selector1~8  & (cnt[15] & ((\Selector0~0_combout )))) # (!\Selector1~8  & ((\Selector0~0_combout  & ((\Add0~20_combout ))) # (!\Selector0~0_combout  & (cnt[15])))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(cnt[15]),
	.datab(\Selector1~8 ),
	.datac(\Add0~20_combout ),
	.datad(\Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[15] .lut_mask = "b822";
defparam \cnt[15] .operation_mode = "normal";
defparam \cnt[15] .output_mode = "reg_only";
defparam \cnt[15] .register_cascade_mode = "off";
defparam \cnt[15] .sum_lutc_input = "datac";
defparam \cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = (cnt[14] $ ((!\Add0~22 )))
// \Add0~27  = CARRY(((cnt[14] & !\Add0~22 )))
// \Add0~27COUT1_99  = CARRY(((cnt[14] & !\Add0~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_99 ));
// synopsys translate_off
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "c30c";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N7
maxii_lcell \cnt[14] (
// Equation(s):
// cnt[14] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & ((cnt[14]))) # (!\Selector1~8  & (\Add0~25_combout )))) # (!\Selector0~0_combout  & (((cnt[14] & !\Selector1~8 )))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector0~0_combout ),
	.datab(\Add0~25_combout ),
	.datac(cnt[14]),
	.datad(\Selector1~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[14] .lut_mask = "a0d8";
defparam \cnt[14] .operation_mode = "normal";
defparam \cnt[14] .output_mode = "reg_only";
defparam \cnt[14] .register_cascade_mode = "off";
defparam \cnt[14] .sum_lutc_input = "datac";
defparam \cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (cnt[13] $ (((!\Add0~22  & \Add0~27 ) # (\Add0~22  & \Add0~27COUT1_99 ))))
// \Add0~12  = CARRY(((!\Add0~27 ) # (!cnt[13])))
// \Add0~12COUT1_100  = CARRY(((!\Add0~27COUT1_99 ) # (!cnt[13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_100 ));
// synopsys translate_off
defparam \Add0~10 .cin0_used = "true";
defparam \Add0~10 .cin1_used = "true";
defparam \Add0~10 .cin_used = "true";
defparam \Add0~10 .lut_mask = "3c3f";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N3
maxii_lcell \cnt[13] (
// Equation(s):
// cnt[13] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[13])) # (!\Selector1~8  & ((\Add0~10_combout ))))) # (!\Selector0~0_combout  & (cnt[13] & ((!\Selector1~8 )))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector0~0_combout ),
	.datab(cnt[13]),
	.datac(\Add0~10_combout ),
	.datad(\Selector1~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[13] .lut_mask = "88e4";
defparam \cnt[13] .operation_mode = "normal";
defparam \cnt[13] .output_mode = "reg_only";
defparam \cnt[13] .register_cascade_mode = "off";
defparam \cnt[13] .sum_lutc_input = "datac";
defparam \cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = (cnt[12] $ ((!(!\Add0~22  & \Add0~12 ) # (\Add0~22  & \Add0~12COUT1_100 ))))
// \Add0~37  = CARRY(((cnt[12] & !\Add0~12 )))
// \Add0~37COUT1_101  = CARRY(((cnt[12] & !\Add0~12COUT1_100 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_101 ));
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "c30c";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \cnt[12] (
// Equation(s):
// cnt[12] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[12])) # (!\Selector1~8  & ((\Add0~35_combout ))))) # (!\Selector0~0_combout  & (cnt[12] & (!\Selector1~8 ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector0~0_combout ),
	.datab(cnt[12]),
	.datac(\Selector1~8 ),
	.datad(\Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[12] .lut_mask = "8e84";
defparam \cnt[12] .operation_mode = "normal";
defparam \cnt[12] .output_mode = "reg_only";
defparam \cnt[12] .register_cascade_mode = "off";
defparam \cnt[12] .sum_lutc_input = "datac";
defparam \cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (cnt[11] $ (((!\Add0~22  & \Add0~37 ) # (\Add0~22  & \Add0~37COUT1_101 ))))
// \Add0~42  = CARRY(((!\Add0~37 ) # (!cnt[11])))
// \Add0~42COUT1_102  = CARRY(((!\Add0~37COUT1_101 ) # (!cnt[11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~42 ),
	.cout1(\Add0~42COUT1_102 ));
// synopsys translate_off
defparam \Add0~40 .cin0_used = "true";
defparam \Add0~40 .cin1_used = "true";
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "3c3f";
defparam \Add0~40 .operation_mode = "arithmetic";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \cnt[11] (
// Equation(s):
// cnt[11] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[11])) # (!\Selector1~8  & ((\Add0~40_combout ))))) # (!\Selector0~0_combout  & (cnt[11] & (!\Selector1~8 ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector0~0_combout ),
	.datab(cnt[11]),
	.datac(\Selector1~8 ),
	.datad(\Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[11] .lut_mask = "8e84";
defparam \cnt[11] .operation_mode = "normal";
defparam \cnt[11] .output_mode = "reg_only";
defparam \cnt[11] .register_cascade_mode = "off";
defparam \cnt[11] .sum_lutc_input = "datac";
defparam \cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (cnt[10] $ ((!(!\Add0~22  & \Add0~42 ) # (\Add0~22  & \Add0~42COUT1_102 ))))
// \Add0~32  = CARRY(((cnt[10] & !\Add0~42COUT1_102 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~42 ),
	.cin1(\Add0~42COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(\Add0~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "c30c";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \cnt[10] (
// Equation(s):
// cnt[10] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[10])) # (!\Selector1~8  & ((\Add0~30_combout ))))) # (!\Selector0~0_combout  & (cnt[10] & (!\Selector1~8 ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector0~0_combout ),
	.datab(cnt[10]),
	.datac(\Selector1~8 ),
	.datad(\Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[10] .lut_mask = "8e84";
defparam \cnt[10] .operation_mode = "normal";
defparam \cnt[10] .output_mode = "reg_only";
defparam \cnt[10] .register_cascade_mode = "off";
defparam \cnt[10] .sum_lutc_input = "datac";
defparam \cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N0
maxii_lcell \Add0~45 (
// Equation(s):
// \Add0~45_combout  = (cnt[9] $ ((\Add0~32 )))
// \Add0~47  = CARRY(((!\Add0~32 ) # (!cnt[9])))
// \Add0~47COUT1_103  = CARRY(((!\Add0~32 ) # (!cnt[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~47 ),
	.cout1(\Add0~47COUT1_103 ));
// synopsys translate_off
defparam \Add0~45 .cin_used = "true";
defparam \Add0~45 .lut_mask = "3c3f";
defparam \Add0~45 .operation_mode = "arithmetic";
defparam \Add0~45 .output_mode = "comb_only";
defparam \Add0~45 .register_cascade_mode = "off";
defparam \Add0~45 .sum_lutc_input = "cin";
defparam \Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \cnt[9] (
// Equation(s):
// cnt[9] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[9])) # (!\Selector1~8  & ((\Add0~45_combout ))))) # (!\Selector0~0_combout  & (cnt[9] & (!\Selector1~8 ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector0~0_combout ),
	.datab(cnt[9]),
	.datac(\Selector1~8 ),
	.datad(\Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[9] .lut_mask = "8e84";
defparam \cnt[9] .operation_mode = "normal";
defparam \cnt[9] .output_mode = "reg_only";
defparam \cnt[9] .register_cascade_mode = "off";
defparam \cnt[9] .sum_lutc_input = "datac";
defparam \cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N1
maxii_lcell \Add0~55 (
// Equation(s):
// \Add0~55_combout  = (cnt[8] $ ((!(!\Add0~32  & \Add0~47 ) # (\Add0~32  & \Add0~47COUT1_103 ))))
// \Add0~57  = CARRY(((cnt[8] & !\Add0~47 )))
// \Add0~57COUT1_104  = CARRY(((cnt[8] & !\Add0~47COUT1_103 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~32 ),
	.cin0(\Add0~47 ),
	.cin1(\Add0~47COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~57 ),
	.cout1(\Add0~57COUT1_104 ));
// synopsys translate_off
defparam \Add0~55 .cin0_used = "true";
defparam \Add0~55 .cin1_used = "true";
defparam \Add0~55 .cin_used = "true";
defparam \Add0~55 .lut_mask = "c30c";
defparam \Add0~55 .operation_mode = "arithmetic";
defparam \Add0~55 .output_mode = "comb_only";
defparam \Add0~55 .register_cascade_mode = "off";
defparam \Add0~55 .sum_lutc_input = "cin";
defparam \Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \cnt[8] (
// Equation(s):
// cnt[8] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[8])) # (!\Selector1~8  & ((\Add0~55_combout ))))) # (!\Selector0~0_combout  & (cnt[8] & ((!\Selector1~8 )))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(cnt[8]),
	.datab(\Selector0~0_combout ),
	.datac(\Add0~55_combout ),
	.datad(\Selector1~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[8] .lut_mask = "88e2";
defparam \cnt[8] .operation_mode = "normal";
defparam \cnt[8] .output_mode = "reg_only";
defparam \cnt[8] .register_cascade_mode = "off";
defparam \cnt[8] .sum_lutc_input = "datac";
defparam \cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxii_lcell \Add0~60 (
// Equation(s):
// \Add0~60_combout  = cnt[7] $ (((((!\Add0~32  & \Add0~57 ) # (\Add0~32  & \Add0~57COUT1_104 )))))
// \Add0~62  = CARRY(((!\Add0~57 )) # (!cnt[7]))
// \Add0~62COUT1_105  = CARRY(((!\Add0~57COUT1_104 )) # (!cnt[7]))

	.clk(gnd),
	.dataa(cnt[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~32 ),
	.cin0(\Add0~57 ),
	.cin1(\Add0~57COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~62 ),
	.cout1(\Add0~62COUT1_105 ));
// synopsys translate_off
defparam \Add0~60 .cin0_used = "true";
defparam \Add0~60 .cin1_used = "true";
defparam \Add0~60 .cin_used = "true";
defparam \Add0~60 .lut_mask = "5a5f";
defparam \Add0~60 .operation_mode = "arithmetic";
defparam \Add0~60 .output_mode = "comb_only";
defparam \Add0~60 .register_cascade_mode = "off";
defparam \Add0~60 .sum_lutc_input = "cin";
defparam \Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \cnt[7] (
// Equation(s):
// cnt[7] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[7])) # (!\Selector1~8  & ((\Add0~60_combout ))))) # (!\Selector0~0_combout  & (!\Selector1~8  & (cnt[7]))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector0~0_combout ),
	.datab(\Selector1~8 ),
	.datac(cnt[7]),
	.datad(\Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[7] .lut_mask = "b290";
defparam \cnt[7] .operation_mode = "normal";
defparam \cnt[7] .output_mode = "reg_only";
defparam \cnt[7] .register_cascade_mode = "off";
defparam \cnt[7] .sum_lutc_input = "datac";
defparam \cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N3
maxii_lcell \Add0~65 (
// Equation(s):
// \Add0~65_combout  = cnt[6] $ ((((!(!\Add0~32  & \Add0~62 ) # (\Add0~32  & \Add0~62COUT1_105 )))))
// \Add0~67  = CARRY((cnt[6] & ((!\Add0~62 ))))
// \Add0~67COUT1_106  = CARRY((cnt[6] & ((!\Add0~62COUT1_105 ))))

	.clk(gnd),
	.dataa(cnt[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~32 ),
	.cin0(\Add0~62 ),
	.cin1(\Add0~62COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~67 ),
	.cout1(\Add0~67COUT1_106 ));
// synopsys translate_off
defparam \Add0~65 .cin0_used = "true";
defparam \Add0~65 .cin1_used = "true";
defparam \Add0~65 .cin_used = "true";
defparam \Add0~65 .lut_mask = "a50a";
defparam \Add0~65 .operation_mode = "arithmetic";
defparam \Add0~65 .output_mode = "comb_only";
defparam \Add0~65 .register_cascade_mode = "off";
defparam \Add0~65 .sum_lutc_input = "cin";
defparam \Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N0
maxii_lcell \cnt[6] (
// Equation(s):
// cnt[6] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[6])) # (!\Selector1~8  & ((\Add0~65_combout ))))) # (!\Selector0~0_combout  & (cnt[6] & ((!\Selector1~8 )))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(cnt[6]),
	.datab(\Add0~65_combout ),
	.datac(\Selector0~0_combout ),
	.datad(\Selector1~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[6] .lut_mask = "a0ca";
defparam \cnt[6] .operation_mode = "normal";
defparam \cnt[6] .output_mode = "reg_only";
defparam \cnt[6] .register_cascade_mode = "off";
defparam \cnt[6] .sum_lutc_input = "datac";
defparam \cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxii_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (cnt[5] $ (((!\Add0~32  & \Add0~67 ) # (\Add0~32  & \Add0~67COUT1_106 ))))
// \Add0~52  = CARRY(((!\Add0~67COUT1_106 ) # (!cnt[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~32 ),
	.cin0(\Add0~67 ),
	.cin1(\Add0~67COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(\Add0~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~50 .cin0_used = "true";
defparam \Add0~50 .cin1_used = "true";
defparam \Add0~50 .cin_used = "true";
defparam \Add0~50 .lut_mask = "3c3f";
defparam \Add0~50 .operation_mode = "arithmetic";
defparam \Add0~50 .output_mode = "comb_only";
defparam \Add0~50 .register_cascade_mode = "off";
defparam \Add0~50 .sum_lutc_input = "cin";
defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \cnt[5] (
// Equation(s):
// cnt[5] = DFFEAS((\Selector1~8  & (cnt[5] & (\Selector0~0_combout ))) # (!\Selector1~8  & ((\Selector0~0_combout  & ((\Add0~50_combout ))) # (!\Selector0~0_combout  & (cnt[5])))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(cnt[5]),
	.datab(\Selector1~8 ),
	.datac(\Selector0~0_combout ),
	.datad(\Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[5] .lut_mask = "b282";
defparam \cnt[5] .operation_mode = "normal";
defparam \cnt[5] .output_mode = "reg_only";
defparam \cnt[5] .register_cascade_mode = "off";
defparam \cnt[5] .sum_lutc_input = "datac";
defparam \cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N5
maxii_lcell \Add0~90 (
// Equation(s):
// \Add0~90_combout  = cnt[4] $ ((((!\Add0~52 ))))
// \Add0~92  = CARRY((cnt[4] & ((!\Add0~52 ))))
// \Add0~92COUT1_107  = CARRY((cnt[4] & ((!\Add0~52 ))))

	.clk(gnd),
	.dataa(cnt[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~92 ),
	.cout1(\Add0~92COUT1_107 ));
// synopsys translate_off
defparam \Add0~90 .cin_used = "true";
defparam \Add0~90 .lut_mask = "a50a";
defparam \Add0~90 .operation_mode = "arithmetic";
defparam \Add0~90 .output_mode = "comb_only";
defparam \Add0~90 .register_cascade_mode = "off";
defparam \Add0~90 .sum_lutc_input = "cin";
defparam \Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N6
maxii_lcell \cnt[4] (
// Equation(s):
// cnt[4] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[4])) # (!\Selector1~8  & ((\Add0~90_combout ))))) # (!\Selector0~0_combout  & (cnt[4] & (!\Selector1~8 ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector0~0_combout ),
	.datab(cnt[4]),
	.datac(\Selector1~8 ),
	.datad(\Add0~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[4] .lut_mask = "8e84";
defparam \cnt[4] .operation_mode = "normal";
defparam \cnt[4] .output_mode = "reg_only";
defparam \cnt[4] .register_cascade_mode = "off";
defparam \cnt[4] .sum_lutc_input = "datac";
defparam \cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N6
maxii_lcell \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (cnt[3] $ (((!\Add0~52  & \Add0~92 ) # (\Add0~52  & \Add0~92COUT1_107 ))))
// \Add0~77  = CARRY(((!\Add0~92 ) # (!cnt[3])))
// \Add0~77COUT1_108  = CARRY(((!\Add0~92COUT1_107 ) # (!cnt[3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~52 ),
	.cin0(\Add0~92 ),
	.cin1(\Add0~92COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~77 ),
	.cout1(\Add0~77COUT1_108 ));
// synopsys translate_off
defparam \Add0~75 .cin0_used = "true";
defparam \Add0~75 .cin1_used = "true";
defparam \Add0~75 .cin_used = "true";
defparam \Add0~75 .lut_mask = "3c3f";
defparam \Add0~75 .operation_mode = "arithmetic";
defparam \Add0~75 .output_mode = "comb_only";
defparam \Add0~75 .register_cascade_mode = "off";
defparam \Add0~75 .sum_lutc_input = "cin";
defparam \Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N7
maxii_lcell \Add0~80 (
// Equation(s):
// \Add0~80_combout  = (cnt[2] $ ((!(!\Add0~52  & \Add0~77 ) # (\Add0~52  & \Add0~77COUT1_108 ))))
// \Add0~82  = CARRY(((cnt[2] & !\Add0~77 )))
// \Add0~82COUT1_109  = CARRY(((cnt[2] & !\Add0~77COUT1_108 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~52 ),
	.cin0(\Add0~77 ),
	.cin1(\Add0~77COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~82 ),
	.cout1(\Add0~82COUT1_109 ));
// synopsys translate_off
defparam \Add0~80 .cin0_used = "true";
defparam \Add0~80 .cin1_used = "true";
defparam \Add0~80 .cin_used = "true";
defparam \Add0~80 .lut_mask = "c30c";
defparam \Add0~80 .operation_mode = "arithmetic";
defparam \Add0~80 .output_mode = "comb_only";
defparam \Add0~80 .register_cascade_mode = "off";
defparam \Add0~80 .sum_lutc_input = "cin";
defparam \Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N9
maxii_lcell \cnt[2] (
// Equation(s):
// cnt[2] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[2])) # (!\Selector1~8  & ((\Add0~80_combout ))))) # (!\Selector0~0_combout  & (cnt[2] & (!\Selector1~8 ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector0~0_combout ),
	.datab(cnt[2]),
	.datac(\Selector1~8 ),
	.datad(\Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[2] .lut_mask = "8e84";
defparam \cnt[2] .operation_mode = "normal";
defparam \cnt[2] .output_mode = "reg_only";
defparam \cnt[2] .register_cascade_mode = "off";
defparam \cnt[2] .sum_lutc_input = "datac";
defparam \cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N8
maxii_lcell \Add0~85 (
// Equation(s):
// \Add0~85_combout  = (cnt[1] $ (((!\Add0~52  & \Add0~82 ) # (\Add0~52  & \Add0~82COUT1_109 ))))
// \Add0~87  = CARRY(((!\Add0~82 ) # (!cnt[1])))
// \Add0~87COUT1_110  = CARRY(((!\Add0~82COUT1_109 ) # (!cnt[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(cnt[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~52 ),
	.cin0(\Add0~82 ),
	.cin1(\Add0~82COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~87 ),
	.cout1(\Add0~87COUT1_110 ));
// synopsys translate_off
defparam \Add0~85 .cin0_used = "true";
defparam \Add0~85 .cin1_used = "true";
defparam \Add0~85 .cin_used = "true";
defparam \Add0~85 .lut_mask = "3c3f";
defparam \Add0~85 .operation_mode = "arithmetic";
defparam \Add0~85 .output_mode = "comb_only";
defparam \Add0~85 .register_cascade_mode = "off";
defparam \Add0~85 .sum_lutc_input = "cin";
defparam \Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell \cnt[1] (
// Equation(s):
// cnt[1] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[1])) # (!\Selector1~8  & ((\Add0~85_combout ))))) # (!\Selector0~0_combout  & (cnt[1] & (!\Selector1~8 ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(cnt[1]),
	.datab(\Selector0~0_combout ),
	.datac(\Selector1~8 ),
	.datad(\Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[1] .lut_mask = "8e82";
defparam \cnt[1] .operation_mode = "normal";
defparam \cnt[1] .output_mode = "reg_only";
defparam \cnt[1] .register_cascade_mode = "off";
defparam \cnt[1] .sum_lutc_input = "datac";
defparam \cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N9
maxii_lcell \Add0~70 (
// Equation(s):
// \Add0~70_combout  = (((!\Add0~52  & \Add0~87 ) # (\Add0~52  & \Add0~87COUT1_110 ) $ (!cnt[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(cnt[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~52 ),
	.cin0(\Add0~87 ),
	.cin1(\Add0~87COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~70 .cin0_used = "true";
defparam \Add0~70 .cin1_used = "true";
defparam \Add0~70 .cin_used = "true";
defparam \Add0~70 .lut_mask = "f00f";
defparam \Add0~70 .operation_mode = "normal";
defparam \Add0~70 .output_mode = "comb_only";
defparam \Add0~70 .register_cascade_mode = "off";
defparam \Add0~70 .sum_lutc_input = "cin";
defparam \Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N4
maxii_lcell \cnt[0] (
// Equation(s):
// cnt[0] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[0])) # (!\Selector1~8  & ((\Add0~70_combout ))))) # (!\Selector0~0_combout  & (cnt[0] & (!\Selector1~8 ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector0~0_combout ),
	.datab(cnt[0]),
	.datac(\Selector1~8 ),
	.datad(\Add0~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[0] .lut_mask = "8e84";
defparam \cnt[0] .operation_mode = "normal";
defparam \cnt[0] .output_mode = "reg_only";
defparam \cnt[0] .register_cascade_mode = "off";
defparam \cnt[0] .sum_lutc_input = "datac";
defparam \cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N5
maxii_lcell \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (!cnt[8] & (!cnt[7] & (!cnt[6] & cnt[5])))

	.clk(gnd),
	.dataa(cnt[8]),
	.datab(cnt[7]),
	.datac(cnt[6]),
	.datad(cnt[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = "0100";
defparam \Selector1~3 .operation_mode = "normal";
defparam \Selector1~3 .output_mode = "comb_only";
defparam \Selector1~3 .register_cascade_mode = "off";
defparam \Selector1~3 .sum_lutc_input = "datac";
defparam \Selector1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (!cnt[11] & (!cnt[9] & (cnt[10] & !cnt[12])))

	.clk(gnd),
	.dataa(cnt[11]),
	.datab(cnt[9]),
	.datac(cnt[10]),
	.datad(cnt[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = "0010";
defparam \Selector1~2 .operation_mode = "normal";
defparam \Selector1~2 .output_mode = "comb_only";
defparam \Selector1~2 .register_cascade_mode = "off";
defparam \Selector1~2 .sum_lutc_input = "datac";
defparam \Selector1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N4
maxii_lcell \current_state[1] (
// Equation(s):
// \Selector1~0  = (!cnt[17] & (!cnt[18] & (current_state[1] & !current_state[0])))
// current_state[1] = DFFEAS(\Selector1~0 , GLOBAL(\pclk_50M~combout ), VCC, , , \Selector0~0_combout , , , VCC)

	.clk(\pclk_50M~combout ),
	.dataa(cnt[17]),
	.datab(cnt[18]),
	.datac(\Selector0~0_combout ),
	.datad(current_state[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(current_state[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \current_state[1] .lut_mask = "0010";
defparam \current_state[1] .operation_mode = "normal";
defparam \current_state[1] .output_mode = "reg_and_comb";
defparam \current_state[1] .register_cascade_mode = "off";
defparam \current_state[1] .sum_lutc_input = "qfbk";
defparam \current_state[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y2_N1
maxii_lcell \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (cnt[13] & (!cnt[14] & (!cnt[16] & !cnt[15])))

	.clk(gnd),
	.dataa(cnt[13]),
	.datab(cnt[14]),
	.datac(cnt[16]),
	.datad(cnt[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = "0002";
defparam \Selector1~1 .operation_mode = "normal";
defparam \Selector1~1 .output_mode = "comb_only";
defparam \Selector1~1 .register_cascade_mode = "off";
defparam \Selector1~1 .sum_lutc_input = "datac";
defparam \Selector1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N2
maxii_lcell \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = (\Selector1~3_combout  & (\Selector1~2_combout  & (\Selector1~0  & \Selector1~1_combout )))

	.clk(gnd),
	.dataa(\Selector1~3_combout ),
	.datab(\Selector1~2_combout ),
	.datac(\Selector1~0 ),
	.datad(\Selector1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector1~4 .lut_mask = "8000";
defparam \Selector1~4 .operation_mode = "normal";
defparam \Selector1~4 .output_mode = "comb_only";
defparam \Selector1~4 .register_cascade_mode = "off";
defparam \Selector1~4 .sum_lutc_input = "datac";
defparam \Selector1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N0
maxii_lcell \current_state[0] (
// Equation(s):
// \Selector1~8  = (\Selector1~7_combout ) # ((\Selector1~5_combout  & (cnt[0] & \Selector1~4_combout )))
// current_state[0] = DFFEAS(\Selector1~8 , GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector1~5_combout ),
	.datab(cnt[0]),
	.datac(\Selector1~4_combout ),
	.datad(\Selector1~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~8 ),
	.regout(current_state[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \current_state[0] .lut_mask = "ff80";
defparam \current_state[0] .operation_mode = "normal";
defparam \current_state[0] .output_mode = "reg_and_comb";
defparam \current_state[0] .register_cascade_mode = "off";
defparam \current_state[0] .sum_lutc_input = "datac";
defparam \current_state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \cnt[18] (
// Equation(s):
// cnt[18] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & ((cnt[18]))) # (!\Selector1~8  & (\Add0~0_combout )))) # (!\Selector0~0_combout  & (((cnt[18] & !\Selector1~8 )))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Add0~0_combout ),
	.datab(cnt[18]),
	.datac(\Selector0~0_combout ),
	.datad(\Selector1~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[18] .lut_mask = "c0ac";
defparam \cnt[18] .operation_mode = "normal";
defparam \cnt[18] .output_mode = "reg_only";
defparam \cnt[18] .register_cascade_mode = "off";
defparam \cnt[18] .sum_lutc_input = "datac";
defparam \cnt[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \cnt[17] (
// Equation(s):
// cnt[17] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & ((cnt[17]))) # (!\Selector1~8  & (\Add0~5_combout )))) # (!\Selector0~0_combout  & (((cnt[17] & !\Selector1~8 )))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector0~0_combout ),
	.datab(\Add0~5_combout ),
	.datac(cnt[17]),
	.datad(\Selector1~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[17] .lut_mask = "a0d8";
defparam \cnt[17] .operation_mode = "normal";
defparam \cnt[17] .output_mode = "reg_only";
defparam \cnt[17] .register_cascade_mode = "off";
defparam \cnt[17] .sum_lutc_input = "datac";
defparam \cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((current_state[0] & ((!current_state[1]))) # (!current_state[0] & (\check~regout  & current_state[1])))

	.clk(gnd),
	.dataa(\check~regout ),
	.datab(vcc),
	.datac(current_state[0]),
	.datad(current_state[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = "0af0";
defparam \Selector0~0 .operation_mode = "normal";
defparam \Selector0~0 .output_mode = "comb_only";
defparam \Selector0~0 .register_cascade_mode = "off";
defparam \Selector0~0 .sum_lutc_input = "datac";
defparam \Selector0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N8
maxii_lcell \cnt[3] (
// Equation(s):
// cnt[3] = DFFEAS((\Selector0~0_combout  & ((\Selector1~8  & (cnt[3])) # (!\Selector1~8  & ((\Add0~75_combout ))))) # (!\Selector0~0_combout  & (cnt[3] & (!\Selector1~8 ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(cnt[3]),
	.datab(\Selector0~0_combout ),
	.datac(\Selector1~8 ),
	.datad(\Add0~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(cnt[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \cnt[3] .lut_mask = "8e82";
defparam \cnt[3] .operation_mode = "normal";
defparam \cnt[3] .output_mode = "reg_only";
defparam \cnt[3] .register_cascade_mode = "off";
defparam \cnt[3] .sum_lutc_input = "datac";
defparam \cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N5
maxii_lcell \Selector1~5 (
// Equation(s):
// \Selector1~5_combout  = (cnt[3] & (cnt[1] & (!cnt[4] & cnt[2])))

	.clk(gnd),
	.dataa(cnt[3]),
	.datab(cnt[1]),
	.datac(cnt[4]),
	.datad(cnt[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector1~5 .lut_mask = "0800";
defparam \Selector1~5 .operation_mode = "normal";
defparam \Selector1~5 .output_mode = "comb_only";
defparam \Selector1~5 .register_cascade_mode = "off";
defparam \Selector1~5 .sum_lutc_input = "datac";
defparam \Selector1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N0
maxii_lcell \Selector1~7 (
// Equation(s):
// \Selector1~7_combout  = (!\check~regout  & (((!current_state[0]))))

	.clk(gnd),
	.dataa(\check~regout ),
	.datab(vcc),
	.datac(current_state[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector1~7 .lut_mask = "0505";
defparam \Selector1~7 .operation_mode = "normal";
defparam \Selector1~7 .output_mode = "comb_only";
defparam \Selector1~7 .register_cascade_mode = "off";
defparam \Selector1~7 .sum_lutc_input = "datac";
defparam \Selector1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \Selector1~6 (
// Equation(s):
// \Selector1~6_combout  = (((\Selector1~5_combout  & cnt[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Selector1~5_combout ),
	.datad(cnt[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector1~6 .lut_mask = "f000";
defparam \Selector1~6 .operation_mode = "normal";
defparam \Selector1~6 .output_mode = "comb_only";
defparam \Selector1~6 .register_cascade_mode = "off";
defparam \Selector1~6 .sum_lutc_input = "datac";
defparam \Selector1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N1
maxii_lcell \eoutP[8]~0 (
// Equation(s):
// \eoutP[8]~0_combout  = (!\Selector1~7_combout  & (\Selector1~6_combout  & (\Selector1~4_combout  & \Selector0~0_combout )))

	.clk(gnd),
	.dataa(\Selector1~7_combout ),
	.datab(\Selector1~6_combout ),
	.datac(\Selector1~4_combout ),
	.datad(\Selector0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\eoutP[8]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eoutP[8]~0 .lut_mask = "4000";
defparam \eoutP[8]~0 .operation_mode = "normal";
defparam \eoutP[8]~0 .output_mode = "comb_only";
defparam \eoutP[8]~0 .register_cascade_mode = "off";
defparam \eoutP[8]~0 .sum_lutc_input = "datac";
defparam \eoutP[8]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxii_lcell \eoutP[8]~reg0 (
// Equation(s):
// \eoutP[8]~reg0_regout  = DFFEAS((\outP~combout [8] & ((\eoutP[8]~reg0_regout ) # ((\eoutP[8]~0_combout )))) # (!\outP~combout [8] & (\eoutP[8]~reg0_regout  & (!\Selector1~7_combout ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [8]),
	.datab(\eoutP[8]~reg0_regout ),
	.datac(\Selector1~7_combout ),
	.datad(\eoutP[8]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eoutP[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eoutP[8]~reg0 .lut_mask = "ae8c";
defparam \eoutP[8]~reg0 .operation_mode = "normal";
defparam \eoutP[8]~reg0 .output_mode = "reg_only";
defparam \eoutP[8]~reg0 .register_cascade_mode = "off";
defparam \eoutP[8]~reg0 .sum_lutc_input = "datac";
defparam \eoutP[8]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxii_lcell \eoutP[7]~reg0 (
// Equation(s):
// \eoutP[7]~reg0_regout  = DFFEAS((\eoutP[7]~reg0_regout  & ((\outP~combout [7]) # ((!\Selector1~7_combout )))) # (!\eoutP[7]~reg0_regout  & (\outP~combout [7] & ((\eoutP[8]~0_combout )))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\eoutP[7]~reg0_regout ),
	.datab(\outP~combout [7]),
	.datac(\Selector1~7_combout ),
	.datad(\eoutP[8]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eoutP[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eoutP[7]~reg0 .lut_mask = "ce8a";
defparam \eoutP[7]~reg0 .operation_mode = "normal";
defparam \eoutP[7]~reg0 .output_mode = "reg_only";
defparam \eoutP[7]~reg0 .register_cascade_mode = "off";
defparam \eoutP[7]~reg0 .sum_lutc_input = "datac";
defparam \eoutP[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxii_lcell \eoutP[6]~reg0 (
// Equation(s):
// \eoutP[6]~reg0_regout  = DFFEAS((\outP~combout [6] & (((\eoutP[6]~reg0_regout ) # (\eoutP[8]~0_combout )))) # (!\outP~combout [6] & (!\Selector1~7_combout  & (\eoutP[6]~reg0_regout ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector1~7_combout ),
	.datab(\outP~combout [6]),
	.datac(\eoutP[6]~reg0_regout ),
	.datad(\eoutP[8]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eoutP[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eoutP[6]~reg0 .lut_mask = "dcd0";
defparam \eoutP[6]~reg0 .operation_mode = "normal";
defparam \eoutP[6]~reg0 .output_mode = "reg_only";
defparam \eoutP[6]~reg0 .register_cascade_mode = "off";
defparam \eoutP[6]~reg0 .sum_lutc_input = "datac";
defparam \eoutP[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \eoutP[5]~reg0 (
// Equation(s):
// \eoutP[5]~reg0_regout  = DFFEAS((\outP~combout [5] & ((\eoutP[5]~reg0_regout ) # ((\eoutP[8]~0_combout )))) # (!\outP~combout [5] & (\eoutP[5]~reg0_regout  & (!\Selector1~7_combout ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [5]),
	.datab(\eoutP[5]~reg0_regout ),
	.datac(\Selector1~7_combout ),
	.datad(\eoutP[8]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eoutP[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eoutP[5]~reg0 .lut_mask = "ae8c";
defparam \eoutP[5]~reg0 .operation_mode = "normal";
defparam \eoutP[5]~reg0 .output_mode = "reg_only";
defparam \eoutP[5]~reg0 .register_cascade_mode = "off";
defparam \eoutP[5]~reg0 .sum_lutc_input = "datac";
defparam \eoutP[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxii_lcell \eoutP[4]~reg0 (
// Equation(s):
// \eoutP[4]~reg0_regout  = DFFEAS((\outP~combout [4] & ((\eoutP[4]~reg0_regout ) # ((\eoutP[8]~0_combout )))) # (!\outP~combout [4] & (\eoutP[4]~reg0_regout  & (!\Selector1~7_combout ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [4]),
	.datab(\eoutP[4]~reg0_regout ),
	.datac(\Selector1~7_combout ),
	.datad(\eoutP[8]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eoutP[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eoutP[4]~reg0 .lut_mask = "ae8c";
defparam \eoutP[4]~reg0 .operation_mode = "normal";
defparam \eoutP[4]~reg0 .output_mode = "reg_only";
defparam \eoutP[4]~reg0 .register_cascade_mode = "off";
defparam \eoutP[4]~reg0 .sum_lutc_input = "datac";
defparam \eoutP[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \eoutP[3]~reg0 (
// Equation(s):
// \eoutP[3]~reg0_regout  = DFFEAS((\outP~combout [3] & ((\eoutP[3]~reg0_regout ) # ((\eoutP[8]~0_combout )))) # (!\outP~combout [3] & (\eoutP[3]~reg0_regout  & (!\Selector1~7_combout ))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [3]),
	.datab(\eoutP[3]~reg0_regout ),
	.datac(\Selector1~7_combout ),
	.datad(\eoutP[8]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eoutP[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eoutP[3]~reg0 .lut_mask = "ae8c";
defparam \eoutP[3]~reg0 .operation_mode = "normal";
defparam \eoutP[3]~reg0 .output_mode = "reg_only";
defparam \eoutP[3]~reg0 .register_cascade_mode = "off";
defparam \eoutP[3]~reg0 .sum_lutc_input = "datac";
defparam \eoutP[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxii_lcell \eoutP[2]~reg0 (
// Equation(s):
// \eoutP[2]~reg0_regout  = DFFEAS((\eoutP[2]~reg0_regout  & ((\outP~combout [2]) # ((!\Selector1~7_combout )))) # (!\eoutP[2]~reg0_regout  & (\outP~combout [2] & ((\eoutP[8]~0_combout )))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\eoutP[2]~reg0_regout ),
	.datab(\outP~combout [2]),
	.datac(\Selector1~7_combout ),
	.datad(\eoutP[8]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eoutP[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eoutP[2]~reg0 .lut_mask = "ce8a";
defparam \eoutP[2]~reg0 .operation_mode = "normal";
defparam \eoutP[2]~reg0 .output_mode = "reg_only";
defparam \eoutP[2]~reg0 .register_cascade_mode = "off";
defparam \eoutP[2]~reg0 .sum_lutc_input = "datac";
defparam \eoutP[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \eoutP[1]~reg0 (
// Equation(s):
// \eoutP[1]~reg0_regout  = DFFEAS((\eoutP[1]~reg0_regout  & (((\outP~combout [1])) # (!\Selector1~7_combout ))) # (!\eoutP[1]~reg0_regout  & (((\outP~combout [1] & \eoutP[8]~0_combout )))), GLOBAL(\pclk_50M~combout ), VCC, , , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Selector1~7_combout ),
	.datab(\eoutP[1]~reg0_regout ),
	.datac(\outP~combout [1]),
	.datad(\eoutP[8]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eoutP[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eoutP[1]~reg0 .lut_mask = "f4c4";
defparam \eoutP[1]~reg0 .operation_mode = "normal";
defparam \eoutP[1]~reg0 .output_mode = "reg_only";
defparam \eoutP[1]~reg0 .register_cascade_mode = "off";
defparam \eoutP[1]~reg0 .sum_lutc_input = "datac";
defparam \eoutP[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N2
maxii_lcell \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = ((!\outP~combout [8] & ((!\outP~combout [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\outP~combout [8]),
	.datac(vcc),
	.datad(\outP~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = "0033";
defparam \Equal7~0 .operation_mode = "normal";
defparam \Equal7~0 .output_mode = "comb_only";
defparam \Equal7~0 .register_cascade_mode = "off";
defparam \Equal7~0 .sum_lutc_input = "datac";
defparam \Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N6
maxii_lcell \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = (!\outP~combout [3] & (!\outP~combout [1] & (!\outP~combout [2] & !\outP~combout [4])))

	.clk(gnd),
	.dataa(\outP~combout [3]),
	.datab(\outP~combout [1]),
	.datac(\outP~combout [2]),
	.datad(\outP~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~1 .lut_mask = "0001";
defparam \Equal7~1 .operation_mode = "normal";
defparam \Equal7~1 .output_mode = "comb_only";
defparam \Equal7~1 .register_cascade_mode = "off";
defparam \Equal7~1 .sum_lutc_input = "datac";
defparam \Equal7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N8
maxii_lcell \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = (!\outP~combout [6] & (\Equal7~0_combout  & (\Equal7~1_combout  & !\outP~combout [5])))

	.clk(gnd),
	.dataa(\outP~combout [6]),
	.datab(\Equal7~0_combout ),
	.datac(\Equal7~1_combout ),
	.datad(\outP~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~2 .lut_mask = "0040";
defparam \Equal7~2 .operation_mode = "normal";
defparam \Equal7~2 .output_mode = "comb_only";
defparam \Equal7~2 .register_cascade_mode = "off";
defparam \Equal7~2 .sum_lutc_input = "datac";
defparam \Equal7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N5
maxii_lcell \eout[28]~reg0 (
// Equation(s):
// \eout[28]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [28] & ((!\outP~combout [7]) # (!\outP~combout [8])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [8]),
	.datac(\out~combout [28]),
	.datad(\outP~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[28]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[28]~reg0 .lut_mask = "1050";
defparam \eout[28]~reg0 .operation_mode = "normal";
defparam \eout[28]~reg0 .output_mode = "reg_only";
defparam \eout[28]~reg0 .register_cascade_mode = "off";
defparam \eout[28]~reg0 .sum_lutc_input = "datac";
defparam \eout[28]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N1
maxii_lcell \eout[27]~reg0 (
// Equation(s):
// \eout[27]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [27] & ((!\outP~combout [8]) # (!\outP~combout [6])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\out~combout [27]),
	.datac(\outP~combout [6]),
	.datad(\outP~combout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[27]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[27]~reg0 .lut_mask = "0444";
defparam \eout[27]~reg0 .operation_mode = "normal";
defparam \eout[27]~reg0 .output_mode = "reg_only";
defparam \eout[27]~reg0 .register_cascade_mode = "off";
defparam \eout[27]~reg0 .sum_lutc_input = "datac";
defparam \eout[27]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N3
maxii_lcell \eout[26]~reg0 (
// Equation(s):
// \eout[26]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [26] & ((!\outP~combout [8]) # (!\outP~combout [5])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [5]),
	.datac(\out~combout [26]),
	.datad(\outP~combout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[26]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[26]~reg0 .lut_mask = "1050";
defparam \eout[26]~reg0 .operation_mode = "normal";
defparam \eout[26]~reg0 .output_mode = "reg_only";
defparam \eout[26]~reg0 .register_cascade_mode = "off";
defparam \eout[26]~reg0 .sum_lutc_input = "datac";
defparam \eout[26]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N4
maxii_lcell \eout[25]~reg0 (
// Equation(s):
// \eout[25]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [25] & ((!\outP~combout [8]) # (!\outP~combout [4])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [4]),
	.datac(\out~combout [25]),
	.datad(\outP~combout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[25]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[25]~reg0 .lut_mask = "1050";
defparam \eout[25]~reg0 .operation_mode = "normal";
defparam \eout[25]~reg0 .output_mode = "reg_only";
defparam \eout[25]~reg0 .register_cascade_mode = "off";
defparam \eout[25]~reg0 .sum_lutc_input = "datac";
defparam \eout[25]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N7
maxii_lcell \eout[24]~reg0 (
// Equation(s):
// \eout[24]~reg0_regout  = DFFEAS((\out~combout [24] & (!\Equal7~2_combout  & ((!\outP~combout [8]) # (!\outP~combout [3])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [3]),
	.datab(\out~combout [24]),
	.datac(\outP~combout [8]),
	.datad(\Equal7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[24]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[24]~reg0 .lut_mask = "004c";
defparam \eout[24]~reg0 .operation_mode = "normal";
defparam \eout[24]~reg0 .output_mode = "reg_only";
defparam \eout[24]~reg0 .register_cascade_mode = "off";
defparam \eout[24]~reg0 .sum_lutc_input = "datac";
defparam \eout[24]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y1_N9
maxii_lcell \eout[23]~reg0 (
// Equation(s):
// \eout[23]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [23] & ((!\outP~combout [8]) # (!\outP~combout [2])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [2]),
	.datac(\out~combout [23]),
	.datad(\outP~combout [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[23]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[23]~reg0 .lut_mask = "1050";
defparam \eout[23]~reg0 .operation_mode = "normal";
defparam \eout[23]~reg0 .output_mode = "reg_only";
defparam \eout[23]~reg0 .register_cascade_mode = "off";
defparam \eout[23]~reg0 .sum_lutc_input = "datac";
defparam \eout[23]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \eout[22]~reg0 (
// Equation(s):
// \eout[22]~reg0_regout  = DFFEAS((\out~combout [22] & (!\Equal7~2_combout  & ((!\outP~combout [8]) # (!\outP~combout [1])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [1]),
	.datab(\out~combout [22]),
	.datac(\outP~combout [8]),
	.datad(\Equal7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[22]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[22]~reg0 .lut_mask = "004c";
defparam \eout[22]~reg0 .operation_mode = "normal";
defparam \eout[22]~reg0 .output_mode = "reg_only";
defparam \eout[22]~reg0 .register_cascade_mode = "off";
defparam \eout[22]~reg0 .sum_lutc_input = "datac";
defparam \eout[22]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \eout[21]~reg0 (
// Equation(s):
// \eout[21]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [21] & ((!\outP~combout [7]) # (!\outP~combout [6])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [6]),
	.datac(\out~combout [21]),
	.datad(\outP~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[21]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[21]~reg0 .lut_mask = "1050";
defparam \eout[21]~reg0 .operation_mode = "normal";
defparam \eout[21]~reg0 .output_mode = "reg_only";
defparam \eout[21]~reg0 .register_cascade_mode = "off";
defparam \eout[21]~reg0 .sum_lutc_input = "datac";
defparam \eout[21]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \eout[20]~reg0 (
// Equation(s):
// \eout[20]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [20] & ((!\outP~combout [7]) # (!\outP~combout [5])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\out~combout [20]),
	.datac(\outP~combout [5]),
	.datad(\outP~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[20]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[20]~reg0 .lut_mask = "0444";
defparam \eout[20]~reg0 .operation_mode = "normal";
defparam \eout[20]~reg0 .output_mode = "reg_only";
defparam \eout[20]~reg0 .register_cascade_mode = "off";
defparam \eout[20]~reg0 .sum_lutc_input = "datac";
defparam \eout[20]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \eout[19]~reg0 (
// Equation(s):
// \eout[19]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [19] & ((!\outP~combout [7]) # (!\outP~combout [4])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [4]),
	.datac(\out~combout [19]),
	.datad(\outP~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[19]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[19]~reg0 .lut_mask = "1050";
defparam \eout[19]~reg0 .operation_mode = "normal";
defparam \eout[19]~reg0 .output_mode = "reg_only";
defparam \eout[19]~reg0 .register_cascade_mode = "off";
defparam \eout[19]~reg0 .sum_lutc_input = "datac";
defparam \eout[19]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \eout[18]~reg0 (
// Equation(s):
// \eout[18]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [18] & ((!\outP~combout [7]) # (!\outP~combout [3])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [3]),
	.datac(\out~combout [18]),
	.datad(\outP~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[18]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[18]~reg0 .lut_mask = "1050";
defparam \eout[18]~reg0 .operation_mode = "normal";
defparam \eout[18]~reg0 .output_mode = "reg_only";
defparam \eout[18]~reg0 .register_cascade_mode = "off";
defparam \eout[18]~reg0 .sum_lutc_input = "datac";
defparam \eout[18]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \eout[17]~reg0 (
// Equation(s):
// \eout[17]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [17] & ((!\outP~combout [7]) # (!\outP~combout [2])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [2]),
	.datac(\out~combout [17]),
	.datad(\outP~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[17]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[17]~reg0 .lut_mask = "1050";
defparam \eout[17]~reg0 .operation_mode = "normal";
defparam \eout[17]~reg0 .output_mode = "reg_only";
defparam \eout[17]~reg0 .register_cascade_mode = "off";
defparam \eout[17]~reg0 .sum_lutc_input = "datac";
defparam \eout[17]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \eout[16]~reg0 (
// Equation(s):
// \eout[16]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [16] & ((!\outP~combout [7]) # (!\outP~combout [1])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\out~combout [16]),
	.datac(\outP~combout [1]),
	.datad(\outP~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[16]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[16]~reg0 .lut_mask = "0444";
defparam \eout[16]~reg0 .operation_mode = "normal";
defparam \eout[16]~reg0 .output_mode = "reg_only";
defparam \eout[16]~reg0 .register_cascade_mode = "off";
defparam \eout[16]~reg0 .sum_lutc_input = "datac";
defparam \eout[16]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \eout[15]~reg0 (
// Equation(s):
// \eout[15]~reg0_regout  = DFFEAS((\out~combout [15] & (!\Equal7~2_combout  & ((!\outP~combout [5]) # (!\outP~combout [6])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\out~combout [15]),
	.datab(\outP~combout [6]),
	.datac(\outP~combout [5]),
	.datad(\Equal7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[15]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[15]~reg0 .lut_mask = "002a";
defparam \eout[15]~reg0 .operation_mode = "normal";
defparam \eout[15]~reg0 .output_mode = "reg_only";
defparam \eout[15]~reg0 .register_cascade_mode = "off";
defparam \eout[15]~reg0 .sum_lutc_input = "datac";
defparam \eout[15]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \eout[14]~reg0 (
// Equation(s):
// \eout[14]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [14] & ((!\outP~combout [4]) # (!\outP~combout [6])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [6]),
	.datac(\out~combout [14]),
	.datad(\outP~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[14]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[14]~reg0 .lut_mask = "1050";
defparam \eout[14]~reg0 .operation_mode = "normal";
defparam \eout[14]~reg0 .output_mode = "reg_only";
defparam \eout[14]~reg0 .register_cascade_mode = "off";
defparam \eout[14]~reg0 .sum_lutc_input = "datac";
defparam \eout[14]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \eout[13]~reg0 (
// Equation(s):
// \eout[13]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [13] & ((!\outP~combout [3]) # (!\outP~combout [6])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [6]),
	.datac(\outP~combout [3]),
	.datad(\out~combout [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[13]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[13]~reg0 .lut_mask = "1500";
defparam \eout[13]~reg0 .operation_mode = "normal";
defparam \eout[13]~reg0 .output_mode = "reg_only";
defparam \eout[13]~reg0 .register_cascade_mode = "off";
defparam \eout[13]~reg0 .sum_lutc_input = "datac";
defparam \eout[13]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \eout[12]~reg0 (
// Equation(s):
// \eout[12]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [12] & ((!\outP~combout [6]) # (!\outP~combout [2])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [2]),
	.datac(\outP~combout [6]),
	.datad(\out~combout [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[12]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[12]~reg0 .lut_mask = "1500";
defparam \eout[12]~reg0 .operation_mode = "normal";
defparam \eout[12]~reg0 .output_mode = "reg_only";
defparam \eout[12]~reg0 .register_cascade_mode = "off";
defparam \eout[12]~reg0 .sum_lutc_input = "datac";
defparam \eout[12]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \eout[11]~reg0 (
// Equation(s):
// \eout[11]~reg0_regout  = DFFEAS((\out~combout [11] & (!\Equal7~2_combout  & ((!\outP~combout [6]) # (!\outP~combout [1])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [1]),
	.datab(\outP~combout [6]),
	.datac(\out~combout [11]),
	.datad(\Equal7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[11]~reg0 .lut_mask = "0070";
defparam \eout[11]~reg0 .operation_mode = "normal";
defparam \eout[11]~reg0 .output_mode = "reg_only";
defparam \eout[11]~reg0 .register_cascade_mode = "off";
defparam \eout[11]~reg0 .sum_lutc_input = "datac";
defparam \eout[11]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \eout[10]~reg0 (
// Equation(s):
// \eout[10]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [10] & ((!\outP~combout [4]) # (!\outP~combout [5])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [5]),
	.datac(\out~combout [10]),
	.datad(\outP~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[10]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[10]~reg0 .lut_mask = "1050";
defparam \eout[10]~reg0 .operation_mode = "normal";
defparam \eout[10]~reg0 .output_mode = "reg_only";
defparam \eout[10]~reg0 .register_cascade_mode = "off";
defparam \eout[10]~reg0 .sum_lutc_input = "datac";
defparam \eout[10]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \eout[9]~reg0 (
// Equation(s):
// \eout[9]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [9] & ((!\outP~combout [3]) # (!\outP~combout [5])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [5]),
	.datac(\out~combout [9]),
	.datad(\outP~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[9]~reg0 .lut_mask = "1050";
defparam \eout[9]~reg0 .operation_mode = "normal";
defparam \eout[9]~reg0 .output_mode = "reg_only";
defparam \eout[9]~reg0 .register_cascade_mode = "off";
defparam \eout[9]~reg0 .sum_lutc_input = "datac";
defparam \eout[9]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \eout[8]~reg0 (
// Equation(s):
// \eout[8]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [8] & ((!\outP~combout [5]) # (!\outP~combout [2])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\out~combout [8]),
	.datac(\outP~combout [2]),
	.datad(\outP~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[8]~reg0 .lut_mask = "0444";
defparam \eout[8]~reg0 .operation_mode = "normal";
defparam \eout[8]~reg0 .output_mode = "reg_only";
defparam \eout[8]~reg0 .register_cascade_mode = "off";
defparam \eout[8]~reg0 .sum_lutc_input = "datac";
defparam \eout[8]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \eout[7]~reg0 (
// Equation(s):
// \eout[7]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [7] & ((!\outP~combout [5]) # (!\outP~combout [1])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [1]),
	.datac(\out~combout [7]),
	.datad(\outP~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[7]~reg0 .lut_mask = "1050";
defparam \eout[7]~reg0 .operation_mode = "normal";
defparam \eout[7]~reg0 .output_mode = "reg_only";
defparam \eout[7]~reg0 .register_cascade_mode = "off";
defparam \eout[7]~reg0 .sum_lutc_input = "datac";
defparam \eout[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \eout[6]~reg0 (
// Equation(s):
// \eout[6]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [6] & ((!\outP~combout [3]) # (!\outP~combout [4])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [4]),
	.datac(\outP~combout [3]),
	.datad(\out~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[6]~reg0 .lut_mask = "1500";
defparam \eout[6]~reg0 .operation_mode = "normal";
defparam \eout[6]~reg0 .output_mode = "reg_only";
defparam \eout[6]~reg0 .register_cascade_mode = "off";
defparam \eout[6]~reg0 .sum_lutc_input = "datac";
defparam \eout[6]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \eout[5]~reg0 (
// Equation(s):
// \eout[5]~reg0_regout  = DFFEAS((\out~combout [5] & (!\Equal7~2_combout  & ((!\outP~combout [4]) # (!\outP~combout [2])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [2]),
	.datab(\out~combout [5]),
	.datac(\outP~combout [4]),
	.datad(\Equal7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[5]~reg0 .lut_mask = "004c";
defparam \eout[5]~reg0 .operation_mode = "normal";
defparam \eout[5]~reg0 .output_mode = "reg_only";
defparam \eout[5]~reg0 .register_cascade_mode = "off";
defparam \eout[5]~reg0 .sum_lutc_input = "datac";
defparam \eout[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \eout[4]~reg0 (
// Equation(s):
// \eout[4]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [4] & ((!\outP~combout [4]) # (!\outP~combout [1])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [1]),
	.datac(\outP~combout [4]),
	.datad(\out~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[4]~reg0 .lut_mask = "1500";
defparam \eout[4]~reg0 .operation_mode = "normal";
defparam \eout[4]~reg0 .output_mode = "reg_only";
defparam \eout[4]~reg0 .register_cascade_mode = "off";
defparam \eout[4]~reg0 .sum_lutc_input = "datac";
defparam \eout[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \eout[3]~reg0 (
// Equation(s):
// \eout[3]~reg0_regout  = DFFEAS((\out~combout [3] & (!\Equal7~2_combout  & ((!\outP~combout [3]) # (!\outP~combout [2])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [2]),
	.datab(\out~combout [3]),
	.datac(\outP~combout [3]),
	.datad(\Equal7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[3]~reg0 .lut_mask = "004c";
defparam \eout[3]~reg0 .operation_mode = "normal";
defparam \eout[3]~reg0 .output_mode = "reg_only";
defparam \eout[3]~reg0 .register_cascade_mode = "off";
defparam \eout[3]~reg0 .sum_lutc_input = "datac";
defparam \eout[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \eout[2]~reg0 (
// Equation(s):
// \eout[2]~reg0_regout  = DFFEAS((!\Equal7~2_combout  & (\out~combout [2] & ((!\outP~combout [3]) # (!\outP~combout [1])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\outP~combout [1]),
	.datac(\outP~combout [3]),
	.datad(\out~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[2]~reg0 .lut_mask = "1500";
defparam \eout[2]~reg0 .operation_mode = "normal";
defparam \eout[2]~reg0 .output_mode = "reg_only";
defparam \eout[2]~reg0 .register_cascade_mode = "off";
defparam \eout[2]~reg0 .sum_lutc_input = "datac";
defparam \eout[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \eout[1]~reg0 (
// Equation(s):
// \eout[1]~reg0_regout  = DFFEAS((\out~combout [1] & (!\Equal7~2_combout  & ((!\outP~combout [2]) # (!\outP~combout [1])))), GLOBAL(\pclk_50M~combout ), VCC, , \Selector1~7_combout , , , , )

	.clk(\pclk_50M~combout ),
	.dataa(\outP~combout [1]),
	.datab(\outP~combout [2]),
	.datac(\out~combout [1]),
	.datad(\Equal7~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector1~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\eout[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \eout[1]~reg0 .lut_mask = "0070";
defparam \eout[1]~reg0 .operation_mode = "normal";
defparam \eout[1]~reg0 .output_mode = "reg_only";
defparam \eout[1]~reg0 .register_cascade_mode = "off";
defparam \eout[1]~reg0 .sum_lutc_input = "datac";
defparam \eout[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eoutP[8]~I (
	.datain(\eoutP[8]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eoutP[8]));
// synopsys translate_off
defparam \eoutP[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eoutP[7]~I (
	.datain(\eoutP[7]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eoutP[7]));
// synopsys translate_off
defparam \eoutP[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eoutP[6]~I (
	.datain(\eoutP[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eoutP[6]));
// synopsys translate_off
defparam \eoutP[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eoutP[5]~I (
	.datain(\eoutP[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eoutP[5]));
// synopsys translate_off
defparam \eoutP[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eoutP[4]~I (
	.datain(\eoutP[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eoutP[4]));
// synopsys translate_off
defparam \eoutP[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eoutP[3]~I (
	.datain(\eoutP[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eoutP[3]));
// synopsys translate_off
defparam \eoutP[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eoutP[2]~I (
	.datain(\eoutP[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eoutP[2]));
// synopsys translate_off
defparam \eoutP[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eoutP[1]~I (
	.datain(\eoutP[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eoutP[1]));
// synopsys translate_off
defparam \eoutP[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[28]~I (
	.datain(\eout[28]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[28]));
// synopsys translate_off
defparam \eout[28]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[27]~I (
	.datain(\eout[27]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[27]));
// synopsys translate_off
defparam \eout[27]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[26]~I (
	.datain(\eout[26]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[26]));
// synopsys translate_off
defparam \eout[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[25]~I (
	.datain(\eout[25]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[25]));
// synopsys translate_off
defparam \eout[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[24]~I (
	.datain(\eout[24]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[24]));
// synopsys translate_off
defparam \eout[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[23]~I (
	.datain(\eout[23]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[23]));
// synopsys translate_off
defparam \eout[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[22]~I (
	.datain(\eout[22]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[22]));
// synopsys translate_off
defparam \eout[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[21]~I (
	.datain(\eout[21]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[21]));
// synopsys translate_off
defparam \eout[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[20]~I (
	.datain(\eout[20]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[20]));
// synopsys translate_off
defparam \eout[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[19]~I (
	.datain(\eout[19]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[19]));
// synopsys translate_off
defparam \eout[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[18]~I (
	.datain(\eout[18]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[18]));
// synopsys translate_off
defparam \eout[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[17]~I (
	.datain(\eout[17]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[17]));
// synopsys translate_off
defparam \eout[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[16]~I (
	.datain(\eout[16]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[16]));
// synopsys translate_off
defparam \eout[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[15]~I (
	.datain(\eout[15]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[15]));
// synopsys translate_off
defparam \eout[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[14]~I (
	.datain(\eout[14]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[14]));
// synopsys translate_off
defparam \eout[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[13]~I (
	.datain(\eout[13]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[13]));
// synopsys translate_off
defparam \eout[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[12]~I (
	.datain(\eout[12]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[12]));
// synopsys translate_off
defparam \eout[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[11]~I (
	.datain(\eout[11]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[11]));
// synopsys translate_off
defparam \eout[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[10]~I (
	.datain(\eout[10]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[10]));
// synopsys translate_off
defparam \eout[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[9]~I (
	.datain(\eout[9]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[9]));
// synopsys translate_off
defparam \eout[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[8]~I (
	.datain(\eout[8]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[8]));
// synopsys translate_off
defparam \eout[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[7]~I (
	.datain(\eout[7]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[7]));
// synopsys translate_off
defparam \eout[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[6]~I (
	.datain(\eout[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[6]));
// synopsys translate_off
defparam \eout[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[5]~I (
	.datain(\eout[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[5]));
// synopsys translate_off
defparam \eout[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[4]~I (
	.datain(\eout[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[4]));
// synopsys translate_off
defparam \eout[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[3]~I (
	.datain(\eout[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[3]));
// synopsys translate_off
defparam \eout[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[2]~I (
	.datain(\eout[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[2]));
// synopsys translate_off
defparam \eout[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \eout[1]~I (
	.datain(\eout[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(eout[1]));
// synopsys translate_off
defparam \eout[1]~I .operation_mode = "output";
// synopsys translate_on

endmodule
