
## About Me
ğŸ‘‹ HI, Iâ€™M DO MINH HOI.<br>
ğŸ’¼ INTEGRATED CIRCUIT DESIGN AT VBTECH VIETNAM.<br>
ğŸ“ Iâ€™M A COMPUTER ENGINEERING-INTEGRATED CIRCUIT DESIGN STUDENT AT UIT â€“ VNU HCM.

---

## ğŸŒ Connect With Me

[![Facebook](https://img.shields.io/badge/Facebook-%231877F2.svg?logo=Facebook&logoColor=white)](https://www.facebook.com/ominhhoi.755131)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://www.linkedin.com/in/hoidominh/)

---

## ğŸ”§ Languages & Tools

### HDL & Verification
![Verilog](https://img.shields.io/badge/HDL-Verilog-blue?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/HDL-SystemVerilog-green?style=for-the-badge)
![UVM](https://img.shields.io/badge/Verification-UVM-orange?style=for-the-badge)

### FPGA & Design Tools
![Quartus](https://img.shields.io/badge/Intel-Quartus-blue?style=for-the-badge)
![Vivado](https://img.shields.io/badge/Xilinx-Vivado-red?style=for-the-badge)
![ModelSim](https://img.shields.io/badge/Simulator-ModelSim-green?style=for-the-badge)

### Scripting & Others
![TCL](https://img.shields.io/badge/Scripting-TCL-blue?style=for-the-badge)
![Git](https://img.shields.io/badge/Version--Control-Git-orange?style=for-the-badge)


