INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/xilinxProject/project_8_uart/project_8_uart.srcs/sources_1/new/uart_clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/xilinxProject/project_8_uart/project_8_uart.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/xilinxProject/project_8_uart/project_8_uart.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/xilinxProject/project_8_uart/project_8_uart.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/xilinxProject/project_8_uart/project_8_uart.srcs/sim_1/new/uart_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_testbench
