library ieee;
use ieee.std_logic_1164.all;

-- Definição da entidade
entity mult_2 is
	port(
		a,b: in STD_LOGIC_VECTOR(3 downto 0);
		s: in STD_LOGIC_VECTOR(1 downto 0);
		Y: out std_logic
	);
end mult_2;

architecture synth of mult_2 is
begin

	y <= a when s = "0" else b;      

end synth;