# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do FPALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/Parametros.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:38 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/Parametros.v 
# 
# Top level modules:
# 	--none--
# End time: 22:00:39 on Apr 22,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:41 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/sqrt_s.v 
# -- Compiling module sqrt_s_alt_sqrt_block_ocb
# -- Compiling module sqrt_s_altfp_sqrt_i9e
# -- Compiling module sqrt_s
# 
# Top level modules:
# 	sqrt_s
# End time: 22:00:41 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:43 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/mul_s.v 
# -- Compiling module mul_s_altfp_mult_maq
# -- Compiling module mul_s
# 
# Top level modules:
# 	mul_s
# End time: 22:00:43 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:45 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v 
# -- Compiling module div_s_altfp_div_pst_b2h
# -- Compiling module div_s_altfp_div_3rj
# -- Compiling module div_s
# 
# Top level modules:
# 	div_s
# End time: 22:00:45 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/c_comp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/c_comp.v 
# -- Compiling module c_comp_altfp_compare_mob
# -- Compiling module c_comp
# 
# Top level modules:
# 	c_comp
# End time: 22:00:48 on Apr 22,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:49 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_w_s.v 
# -- Compiling module cvt_w_s_altbarrel_shift_kof
# -- Compiling module cvt_w_s_altfp_convert_e1p
# -- Compiling module cvt_w_s
# 
# Top level modules:
# 	cvt_w_s
# End time: 22:00:50 on Apr 22,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:52 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/cvt_s_w.v 
# -- Compiling module cvt_s_w_altbarrel_shift_fof
# -- Compiling module cvt_s_w_altpriority_encoder_3e8
# -- Compiling module cvt_s_w_altpriority_encoder_6e8
# -- Compiling module cvt_s_w_altpriority_encoder_be8
# -- Compiling module cvt_s_w_altpriority_encoder_rf8
# -- Compiling module cvt_s_w_altpriority_encoder_3v7
# -- Compiling module cvt_s_w_altpriority_encoder_6v7
# -- Compiling module cvt_s_w_altpriority_encoder_bv7
# -- Compiling module cvt_s_w_altpriority_encoder_r08
# -- Compiling module cvt_s_w_altpriority_encoder_qb6
# -- Compiling module cvt_s_w_altfp_convert_7qm
# -- Compiling module cvt_s_w
# 
# Top level modules:
# 	cvt_s_w
# End time: 22:00:52 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:54 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/add_sub.v 
# -- Compiling module add_sub_altbarrel_shift_ltd
# -- Compiling module add_sub_altbarrel_shift_aeb
# -- Compiling module add_sub_altpriority_encoder_3e8
# -- Compiling module add_sub_altpriority_encoder_6e8
# -- Compiling module add_sub_altpriority_encoder_be8
# -- Compiling module add_sub_altpriority_encoder_3v7
# -- Compiling module add_sub_altpriority_encoder_6v7
# -- Compiling module add_sub_altpriority_encoder_bv7
# -- Compiling module add_sub_altpriority_encoder_r08
# -- Compiling module add_sub_altpriority_encoder_rf8
# -- Compiling module add_sub_altpriority_encoder_qb6
# -- Compiling module add_sub_altpriority_encoder_nh8
# -- Compiling module add_sub_altpriority_encoder_qh8
# -- Compiling module add_sub_altpriority_encoder_vh8
# -- Compiling module add_sub_altpriority_encoder_fj8
# -- Compiling module add_sub_altpriority_encoder_n28
# -- Compiling module add_sub_altpriority_encoder_q28
# -- Compiling module add_sub_altpriority_encoder_v28
# -- Compiling module add_sub_altpriority_encoder_f48
# -- Compiling module add_sub_altpriority_encoder_e48
# -- Compiling module add_sub_altfp_add_sub_dsm
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 22:00:55 on Apr 22,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/abs_s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:56 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/abs_s.v 
# -- Compiling module abs_s_altfp_abs_lcg
# -- Compiling module abs_s
# 
# Top level modules:
# 	abs_s
# End time: 22:00:56 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_ncs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:58 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_ncs.v 
# -- Compiling module mult_ncs
# 
# Top level modules:
# 	mult_ncs
# End time: 22:00:58 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_k5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:00 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_k5s.v 
# -- Compiling module mult_k5s
# 
# Top level modules:
# 	mult_k5s
# End time: 22:01:00 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_i5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:02 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_i5s.v 
# -- Compiling module mult_i5s
# 
# Top level modules:
# 	mult_i5s
# End time: 22:01:02 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_r5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:04 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_r5s.v 
# -- Compiling module mult_r5s
# 
# Top level modules:
# 	mult_r5s
# End time: 22:01:04 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_p5s.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:06 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/db/mult_p5s.v 
# -- Compiling module mult_p5s
# 
# Top level modules:
# 	mult_p5s
# End time: 22:01:06 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:08 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v 
# -- Compiling package FPALU_v_unit
# -- Compiling module FPALU
# 
# Top level modules:
# 	FPALU
# End time: 22:01:08 on Apr 22,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU {C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:10 on Apr 22,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU" C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU_tb.v 
# -- Compiling package FPALU_tb_v_unit
# -- Compiling module FPALU_tb
# 
# Top level modules:
# 	FPALU_tb
# End time: 22:01:11 on Apr 22,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  FPALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" FPALU_tb 
# Start time: 22:01:15 on Apr 22,2018
# Loading sv_std.std
# Loading work.FPALU_tb_v_unit
# Loading work.FPALU_tb
# Loading work.FPALU_v_unit
# Loading work.FPALU
# Loading work.add_sub
# Loading work.add_sub_altfp_add_sub_dsm
# Loading work.add_sub_altbarrel_shift_ltd
# Loading work.add_sub_altbarrel_shift_aeb
# Loading work.add_sub_altpriority_encoder_qb6
# Loading work.add_sub_altpriority_encoder_r08
# Loading work.add_sub_altpriority_encoder_be8
# Loading work.add_sub_altpriority_encoder_6e8
# Loading work.add_sub_altpriority_encoder_3e8
# Loading work.add_sub_altpriority_encoder_bv7
# Loading work.add_sub_altpriority_encoder_6v7
# Loading work.add_sub_altpriority_encoder_3v7
# Loading work.add_sub_altpriority_encoder_rf8
# Loading work.add_sub_altpriority_encoder_e48
# Loading work.add_sub_altpriority_encoder_fj8
# Loading work.add_sub_altpriority_encoder_vh8
# Loading work.add_sub_altpriority_encoder_qh8
# Loading work.add_sub_altpriority_encoder_nh8
# Loading work.add_sub_altpriority_encoder_f48
# Loading work.add_sub_altpriority_encoder_v28
# Loading work.add_sub_altpriority_encoder_q28
# Loading work.add_sub_altpriority_encoder_n28
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_compare
# Loading work.mul_s
# Loading work.mul_s_altfp_mult_maq
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.div_s
# Loading work.div_s_altfp_div_3rj
# Loading work.div_s_altfp_div_pst_b2h
# Loading altera_mf_ver.altsyncram
# Loading work.sqrt_s
# Loading work.sqrt_s_altfp_sqrt_i9e
# Loading work.sqrt_s_alt_sqrt_block_ocb
# Loading work.abs_s
# Loading work.abs_s_altfp_abs_lcg
# Loading work.c_comp
# Loading work.c_comp_altfp_compare_mob
# Loading work.cvt_s_w
# Loading work.cvt_s_w_altfp_convert_7qm
# Loading work.cvt_s_w_altbarrel_shift_fof
# Loading work.cvt_s_w_altpriority_encoder_qb6
# Loading work.cvt_s_w_altpriority_encoder_rf8
# Loading work.cvt_s_w_altpriority_encoder_be8
# Loading work.cvt_s_w_altpriority_encoder_6e8
# Loading work.cvt_s_w_altpriority_encoder_3e8
# Loading work.cvt_s_w_altpriority_encoder_r08
# Loading work.cvt_s_w_altpriority_encoder_bv7
# Loading work.cvt_s_w_altpriority_encoder_6v7
# Loading work.cvt_s_w_altpriority_encoder_3v7
# Loading work.cvt_w_s
# Loading work.cvt_w_s_altfp_convert_e1p
# Loading work.cvt_w_s_altbarrel_shift_kof
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU_tb.v(19): [PCDPC] - Port size (4) does not match connection size (5) for port 'icontrol'. The port definition is at: C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /FPALU_tb/fpalu0 File: C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v
# ** Warning: (vsim-3016) C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/div_s.v(219): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /FPALU_tb/fpalu0/div1/div_s_altfp_div_3rj_component/altfp_div_pst1/altsyncram3 File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3016) /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(47804): Port type is incompatible with connection (port 'clock0').
#    Time: 0 ps  Iteration: 0  Instance: /FPALU_tb/fpalu0/div1/div_s_altfp_div_3rj_component/altfp_div_pst1/altsyncram3/m_default/altsyncram_inst File: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3017) C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v(220): [TFMPC] - Too few port connections. Expected 10, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /FPALU_tb/fpalu0/abs1 File: C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/abs_s.v
# ** Warning: (vsim-3722) C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v(220): [TFMPC] - Missing connection for port 'nan_in'.
# ** Warning: (vsim-3722) C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v(220): [TFMPC] - Missing connection for port 'overflow_in'.
# ** Warning: (vsim-3722) C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v(220): [TFMPC] - Missing connection for port 'underflow_in'.
# ** Warning: (vsim-3722) C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU.v(220): [TFMPC] - Missing connection for port 'zero_in'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Início da Simulação >> 
#                  time, iA,       iB,       iControl, oResult,      oZero, oNaN, oVerflow, oUnderflow, oCompResult
#                    0,  3f800000, 40000000,  0,       00000000,      1,    0,    0,        0,          0
#                   65,  3f800000, 40000000,  0,       40400000,      0,    0,    0,        0,          0
#                  200,  40000000, 40800000,  1,       40400000,      0,    0,    0,        0,          0
#                  265,  40000000, 40800000,  1,       c0000000,      0,    0,    0,        0,          0
#                  400,  40400000, 3fc00000,  2,       41000000,      0,    0,    0,        0,          0
#                  445,  40400000, 3fc00000,  2,       40900000,      0,    0,    0,        0,          0
#                  600,  40400000, 40000000,  3,       40000000,      0,    0,    0,        0,          0
#                  655,  40400000, 40000000,  3,       3fc00000,      0,    0,    0,        0,          0
#                  800,  41500000, 00000000,  4,       3fddb3d7,      0,    0,    0,        0,          0
#                  955,  41500000, 00000000,  4,       4066c15a,      0,    0,    0,        0,          0
#                 1000,  bf800000, 00000000,  5,       3f800000,      0,    0,    0,        0,          0
#                 1020,  3f800000, 00000000,  6,       bf800000,      0,    0,    0,        0,          0
#                 1220,  3f800000, c0800000,  7,       00000000,      0,    0,    0,        0,          0
#                 1420,  3f800000, 40000000,  8,       00000000,      0,    0,    0,        0,          0
#                 1425,  3f800000, 40000000,  8,       00000000,      0,    0,    0,        0,          1
#                 1620,  3f800000, 40000000,  9,       00000000,      0,    0,    0,        0,          1
#                 1820,  00000004, 00000000, 10,       4e7e0000,      0,    0,    0,        0,          0
#                 1875,  00000004, 00000000, 10,       40800000,      0,    0,    0,        0,          0
#                 2020,  40800000, 00000000, 11,       00000000,      1,    0,    0,        0,          0
#                 2075,  40800000, 00000000, 11,       00000004,      0,    0,    0,        0,          0
#                 2220<< Final da Simulação >>
# ** Note: $stop    : C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU_tb.v(100)
#    Time: 2220 ns  Iteration: 0  Instance: /FPALU_tb
# Break in Module FPALU_tb at C:/Users/lamar/Dropbox/kiko/Disciplinas/UnB/OAC/2018-1/Lab2/Files/FPALU/FPALU_tb.v line 100
# End time: 22:09:12 on Apr 22,2018, Elapsed time: 0:07:57
# Errors: 0, Warnings: 8
