// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
// Date        : Mon Sep  9 16:12:55 2024
// Host        : epics-X9DAi running 64-bit Ubuntu 22.04.2 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_axi_mxfe_rx_dma_0_sim_netlist.v
// Design      : system_axi_mxfe_rx_dma_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcvc1902-vsva2197-2MP-e-S
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mem_asym
   (dest_beat,
    doutb,
    dest_valid,
    dest_fifo_ready,
    dest_fifo_valid,
    s_axis_aclk,
    m_dest_axi_aclk,
    ADDRARDADDR,
    ADDRBWRADDR,
    dina,
    src_fifo_valid);
  output dest_beat;
  output [127:0]doutb;
  input dest_valid;
  input dest_fifo_ready;
  input dest_fifo_valid;
  input s_axis_aclk;
  input m_dest_axi_aclk;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [127:0]dina;
  input src_fifo_valid;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire dest_beat;
  wire dest_fifo_ready;
  wire dest_fifo_valid;
  wire dest_valid;
  wire [127:0]dina;
  wire [127:0]doutb;
  wire m_dest_axi_aclk;
  wire s_axis_aclk;
  wire src_fifo_valid;
  wire NLW_m_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_m_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_m_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire NLW_m_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_m_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_m_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire NLW_m_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_m_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_m_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire NLW_m_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_3_DBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_3_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_3_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_3_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_3_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_3_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_m_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_m_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED;
  wire NLW_m_ram_reg_bram_4_CASOUTDBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_4_CASOUTSBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_4_DBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_4_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_4_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_4_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_4_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_4_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_m_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_m_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED;
  wire NLW_m_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_5_DBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_5_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_5_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_5_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_5_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_5_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_m_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_m_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED;
  wire NLW_m_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_6_DBITERR_UNCONNECTED;
  wire NLW_m_ram_reg_bram_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_6_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_6_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_6_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_6_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_m_ram_reg_bram_6_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_m_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_m_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_m_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_m_ram_reg_bram_7_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_m_ram_reg_bram_7_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_m_ram_reg_bram_7_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_m_ram_reg_bram_7_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_m_ram_reg_bram_7_DOUTADOUT_UNCONNECTED;
  wire [15:2]NLW_m_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_m_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_m_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* XILINX_LEGACY_PRIM = "RAMB36E5" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL SLEEP:SLEEPU,SLEEPL CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL RSTREGB:RSTREGBU,RSTREGBL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E5_INT #(
    .BWE_MODE_B("PARITY_INTERLEAVED"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_FILE("NONE"),
    .PR_SAVE_DATA("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    m_ram_reg_bram_0
       (.ADDRARDADDRL({ADDRARDADDR,1'b1}),
        .ADDRARDADDRU({ADDRARDADDR,1'b1}),
        .ADDRBWRADDRL({ADDRBWRADDR,1'b1}),
        .ADDRBWRADDRU({ADDRBWRADDR,1'b1}),
        .ARST_A_L(1'b0),
        .ARST_A_U(1'b0),
        .ARST_B_L(1'b0),
        .ARST_B_U(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXAL(1'b0),
        .CASDOMUXAU(1'b0),
        .CASDOMUXBL(1'b0),
        .CASDOMUXBU(1'b0),
        .CASDOMUXEN_AL(1'b1),
        .CASDOMUXEN_AU(1'b1),
        .CASDOMUXEN_BL(1'b1),
        .CASDOMUXEN_BU(1'b1),
        .CASDOUTA(NLW_m_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_m_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_m_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_m_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXAL(1'b0),
        .CASOREGIMUXAU(1'b0),
        .CASOREGIMUXBL(1'b0),
        .CASOREGIMUXBU(1'b0),
        .CASOREGIMUXEN_AL(1'b1),
        .CASOREGIMUXEN_AU(1'b1),
        .CASOREGIMUXEN_BL(1'b1),
        .CASOREGIMUXEN_BU(1'b1),
        .CASOUTDBITERR(NLW_m_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_m_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLKL(s_axis_aclk),
        .CLKARDCLKU(s_axis_aclk),
        .CLKBWRCLKL(m_dest_axi_aclk),
        .CLKBWRCLKU(m_dest_axi_aclk),
        .DBITERR(NLW_m_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_m_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_m_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],doutb[15:0]}),
        .DOUTPADOUTP(NLW_m_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_m_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],doutb[17:16]}),
        .ECCPIPECEL(1'b1),
        .ENARDENL(1'b1),
        .ENARDENU(1'b1),
        .ENBWRENL(dest_beat),
        .ENBWRENU(dest_beat),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .REGCEAREGCEL(1'b1),
        .REGCEAREGCEU(1'b1),
        .REGCEBL(1'b1),
        .REGCEBU(1'b1),
        .RSTRAMARSTRAML(1'b0),
        .RSTRAMARSTRAMU(1'b0),
        .RSTRAMBL(1'b0),
        .RSTRAMBU(1'b0),
        .RSTREGARSTREGL(1'b0),
        .RSTREGARSTREGU(1'b0),
        .RSTREGBL(1'b0),
        .RSTREGBU(1'b0),
        .SBITERR(NLW_m_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEPL(1'b0),
        .SLEEPU(1'b0),
        .WEAL({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEAU({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEBWEL({1'b0,1'b0,1'b0,1'b0}),
        .WEBWEU({1'b0,1'b0,1'b0,1'b0}),
        .WE_IND_PARITY(1'b1));
  LUT3 #(
    .INIT(8'h8A)) 
    m_ram_reg_bram_0_i_1
       (.I0(dest_valid),
        .I1(dest_fifo_ready),
        .I2(dest_fifo_valid),
        .O(dest_beat));
  (* KEEP_HIERARCHY = "yes" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* XILINX_LEGACY_PRIM = "RAMB36E5" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL SLEEP:SLEEPU,SLEEPL CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL RSTREGB:RSTREGBU,RSTREGBL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E5_INT #(
    .BWE_MODE_B("PARITY_INTERLEAVED"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_FILE("NONE"),
    .PR_SAVE_DATA("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    m_ram_reg_bram_1
       (.ADDRARDADDRL({ADDRARDADDR,1'b1}),
        .ADDRARDADDRU({ADDRARDADDR,1'b1}),
        .ADDRBWRADDRL({ADDRBWRADDR,1'b1}),
        .ADDRBWRADDRU({ADDRBWRADDR,1'b1}),
        .ARST_A_L(1'b0),
        .ARST_A_U(1'b0),
        .ARST_B_L(1'b0),
        .ARST_B_U(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXAL(1'b0),
        .CASDOMUXAU(1'b0),
        .CASDOMUXBL(1'b0),
        .CASDOMUXBU(1'b0),
        .CASDOMUXEN_AL(1'b1),
        .CASDOMUXEN_AU(1'b1),
        .CASDOMUXEN_BL(1'b1),
        .CASDOMUXEN_BU(1'b1),
        .CASDOUTA(NLW_m_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_m_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_m_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_m_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXAL(1'b0),
        .CASOREGIMUXAU(1'b0),
        .CASOREGIMUXBL(1'b0),
        .CASOREGIMUXBU(1'b0),
        .CASOREGIMUXEN_AL(1'b1),
        .CASOREGIMUXEN_AU(1'b1),
        .CASOREGIMUXEN_BL(1'b1),
        .CASOREGIMUXEN_BU(1'b1),
        .CASOUTDBITERR(NLW_m_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_m_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLKL(s_axis_aclk),
        .CLKARDCLKU(s_axis_aclk),
        .CLKBWRCLKL(m_dest_axi_aclk),
        .CLKBWRCLKU(m_dest_axi_aclk),
        .DBITERR(NLW_m_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[33:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[35:34]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_m_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_m_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:16],doutb[33:18]}),
        .DOUTPADOUTP(NLW_m_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_m_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:2],doutb[35:34]}),
        .ECCPIPECEL(1'b1),
        .ENARDENL(1'b1),
        .ENARDENU(1'b1),
        .ENBWRENL(dest_beat),
        .ENBWRENU(dest_beat),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .REGCEAREGCEL(1'b1),
        .REGCEAREGCEU(1'b1),
        .REGCEBL(1'b1),
        .REGCEBU(1'b1),
        .RSTRAMARSTRAML(1'b0),
        .RSTRAMARSTRAMU(1'b0),
        .RSTRAMBL(1'b0),
        .RSTRAMBU(1'b0),
        .RSTREGARSTREGL(1'b0),
        .RSTREGARSTREGU(1'b0),
        .RSTREGBL(1'b0),
        .RSTREGBU(1'b0),
        .SBITERR(NLW_m_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEPL(1'b0),
        .SLEEPU(1'b0),
        .WEAL({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEAU({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEBWEL({1'b0,1'b0,1'b0,1'b0}),
        .WEBWEU({1'b0,1'b0,1'b0,1'b0}),
        .WE_IND_PARITY(1'b1));
  (* KEEP_HIERARCHY = "yes" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* XILINX_LEGACY_PRIM = "RAMB36E5" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL SLEEP:SLEEPU,SLEEPL CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL RSTREGB:RSTREGBU,RSTREGBL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "53" *) 
  RAMB36E5_INT #(
    .BWE_MODE_B("PARITY_INTERLEAVED"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_FILE("NONE"),
    .PR_SAVE_DATA("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    m_ram_reg_bram_2
       (.ADDRARDADDRL({ADDRARDADDR,1'b1}),
        .ADDRARDADDRU({ADDRARDADDR,1'b1}),
        .ADDRBWRADDRL({ADDRBWRADDR,1'b1}),
        .ADDRBWRADDRU({ADDRBWRADDR,1'b1}),
        .ARST_A_L(1'b0),
        .ARST_A_U(1'b0),
        .ARST_B_L(1'b0),
        .ARST_B_U(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXAL(1'b0),
        .CASDOMUXAU(1'b0),
        .CASDOMUXBL(1'b0),
        .CASDOMUXBU(1'b0),
        .CASDOMUXEN_AL(1'b1),
        .CASDOMUXEN_AU(1'b1),
        .CASDOMUXEN_BL(1'b1),
        .CASDOMUXEN_BU(1'b1),
        .CASDOUTA(NLW_m_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_m_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_m_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_m_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXAL(1'b0),
        .CASOREGIMUXAU(1'b0),
        .CASOREGIMUXBL(1'b0),
        .CASOREGIMUXBU(1'b0),
        .CASOREGIMUXEN_AL(1'b1),
        .CASOREGIMUXEN_AU(1'b1),
        .CASOREGIMUXEN_BL(1'b1),
        .CASOREGIMUXEN_BU(1'b1),
        .CASOUTDBITERR(NLW_m_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_m_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLKL(s_axis_aclk),
        .CLKARDCLKU(s_axis_aclk),
        .CLKBWRCLKL(m_dest_axi_aclk),
        .CLKBWRCLKU(m_dest_axi_aclk),
        .DBITERR(NLW_m_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[51:36]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[53:52]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_m_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_m_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:16],doutb[51:36]}),
        .DOUTPADOUTP(NLW_m_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_m_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:2],doutb[53:52]}),
        .ECCPIPECEL(1'b1),
        .ENARDENL(1'b1),
        .ENARDENU(1'b1),
        .ENBWRENL(dest_beat),
        .ENBWRENU(dest_beat),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .REGCEAREGCEL(1'b1),
        .REGCEAREGCEU(1'b1),
        .REGCEBL(1'b1),
        .REGCEBU(1'b1),
        .RSTRAMARSTRAML(1'b0),
        .RSTRAMARSTRAMU(1'b0),
        .RSTRAMBL(1'b0),
        .RSTRAMBU(1'b0),
        .RSTREGARSTREGL(1'b0),
        .RSTREGARSTREGU(1'b0),
        .RSTREGBL(1'b0),
        .RSTREGBU(1'b0),
        .SBITERR(NLW_m_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEPL(1'b0),
        .SLEEPU(1'b0),
        .WEAL({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEAU({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEBWEL({1'b0,1'b0,1'b0,1'b0}),
        .WEBWEU({1'b0,1'b0,1'b0,1'b0}),
        .WE_IND_PARITY(1'b1));
  (* KEEP_HIERARCHY = "yes" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_3" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* XILINX_LEGACY_PRIM = "RAMB36E5" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL SLEEP:SLEEPU,SLEEPL CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL RSTREGB:RSTREGBU,RSTREGBL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E5_INT #(
    .BWE_MODE_B("PARITY_INTERLEAVED"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_FILE("NONE"),
    .PR_SAVE_DATA("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    m_ram_reg_bram_3
       (.ADDRARDADDRL({ADDRARDADDR,1'b1}),
        .ADDRARDADDRU({ADDRARDADDR,1'b1}),
        .ADDRBWRADDRL({ADDRBWRADDR,1'b1}),
        .ADDRBWRADDRU({ADDRBWRADDR,1'b1}),
        .ARST_A_L(1'b0),
        .ARST_A_U(1'b0),
        .ARST_B_L(1'b0),
        .ARST_B_U(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXAL(1'b0),
        .CASDOMUXAU(1'b0),
        .CASDOMUXBL(1'b0),
        .CASDOMUXBU(1'b0),
        .CASDOMUXEN_AL(1'b1),
        .CASDOMUXEN_AU(1'b1),
        .CASDOMUXEN_BL(1'b1),
        .CASDOMUXEN_BU(1'b1),
        .CASDOUTA(NLW_m_ram_reg_bram_3_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_m_ram_reg_bram_3_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_m_ram_reg_bram_3_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_m_ram_reg_bram_3_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXAL(1'b0),
        .CASOREGIMUXAU(1'b0),
        .CASOREGIMUXBL(1'b0),
        .CASOREGIMUXBU(1'b0),
        .CASOREGIMUXEN_AL(1'b1),
        .CASOREGIMUXEN_AU(1'b1),
        .CASOREGIMUXEN_BL(1'b1),
        .CASOREGIMUXEN_BU(1'b1),
        .CASOUTDBITERR(NLW_m_ram_reg_bram_3_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_m_ram_reg_bram_3_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLKL(s_axis_aclk),
        .CLKARDCLKU(s_axis_aclk),
        .CLKBWRCLKL(m_dest_axi_aclk),
        .CLKBWRCLKU(m_dest_axi_aclk),
        .DBITERR(NLW_m_ram_reg_bram_3_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[69:54]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[71:70]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_m_ram_reg_bram_3_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_m_ram_reg_bram_3_DOUTBDOUT_UNCONNECTED[31:16],doutb[69:54]}),
        .DOUTPADOUTP(NLW_m_ram_reg_bram_3_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_m_ram_reg_bram_3_DOUTPBDOUTP_UNCONNECTED[3:2],doutb[71:70]}),
        .ECCPIPECEL(1'b1),
        .ENARDENL(1'b1),
        .ENARDENU(1'b1),
        .ENBWRENL(dest_beat),
        .ENBWRENU(dest_beat),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .REGCEAREGCEL(1'b1),
        .REGCEAREGCEU(1'b1),
        .REGCEBL(1'b1),
        .REGCEBU(1'b1),
        .RSTRAMARSTRAML(1'b0),
        .RSTRAMARSTRAMU(1'b0),
        .RSTRAMBL(1'b0),
        .RSTRAMBU(1'b0),
        .RSTREGARSTREGL(1'b0),
        .RSTREGARSTREGU(1'b0),
        .RSTREGBL(1'b0),
        .RSTREGBU(1'b0),
        .SBITERR(NLW_m_ram_reg_bram_3_SBITERR_UNCONNECTED),
        .SLEEPL(1'b0),
        .SLEEPU(1'b0),
        .WEAL({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEAU({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEBWEL({1'b0,1'b0,1'b0,1'b0}),
        .WEBWEU({1'b0,1'b0,1'b0,1'b0}),
        .WE_IND_PARITY(1'b1));
  (* KEEP_HIERARCHY = "yes" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_4" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* XILINX_LEGACY_PRIM = "RAMB36E5" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL SLEEP:SLEEPU,SLEEPL CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL RSTREGB:RSTREGBU,RSTREGBL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "89" *) 
  RAMB36E5_INT #(
    .BWE_MODE_B("PARITY_INTERLEAVED"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_FILE("NONE"),
    .PR_SAVE_DATA("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    m_ram_reg_bram_4
       (.ADDRARDADDRL({ADDRARDADDR,1'b1}),
        .ADDRARDADDRU({ADDRARDADDR,1'b1}),
        .ADDRBWRADDRL({ADDRBWRADDR,1'b1}),
        .ADDRBWRADDRU({ADDRBWRADDR,1'b1}),
        .ARST_A_L(1'b0),
        .ARST_A_U(1'b0),
        .ARST_B_L(1'b0),
        .ARST_B_U(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXAL(1'b0),
        .CASDOMUXAU(1'b0),
        .CASDOMUXBL(1'b0),
        .CASDOMUXBU(1'b0),
        .CASDOMUXEN_AL(1'b1),
        .CASDOMUXEN_AU(1'b1),
        .CASDOMUXEN_BL(1'b1),
        .CASDOMUXEN_BU(1'b1),
        .CASDOUTA(NLW_m_ram_reg_bram_4_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_m_ram_reg_bram_4_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_m_ram_reg_bram_4_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_m_ram_reg_bram_4_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXAL(1'b0),
        .CASOREGIMUXAU(1'b0),
        .CASOREGIMUXBL(1'b0),
        .CASOREGIMUXBU(1'b0),
        .CASOREGIMUXEN_AL(1'b1),
        .CASOREGIMUXEN_AU(1'b1),
        .CASOREGIMUXEN_BL(1'b1),
        .CASOREGIMUXEN_BU(1'b1),
        .CASOUTDBITERR(NLW_m_ram_reg_bram_4_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_m_ram_reg_bram_4_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLKL(s_axis_aclk),
        .CLKARDCLKU(s_axis_aclk),
        .CLKBWRCLKL(m_dest_axi_aclk),
        .CLKBWRCLKU(m_dest_axi_aclk),
        .DBITERR(NLW_m_ram_reg_bram_4_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[87:72]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[89:88]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_m_ram_reg_bram_4_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_m_ram_reg_bram_4_DOUTBDOUT_UNCONNECTED[31:16],doutb[87:72]}),
        .DOUTPADOUTP(NLW_m_ram_reg_bram_4_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_m_ram_reg_bram_4_DOUTPBDOUTP_UNCONNECTED[3:2],doutb[89:88]}),
        .ECCPIPECEL(1'b1),
        .ENARDENL(1'b1),
        .ENARDENU(1'b1),
        .ENBWRENL(dest_beat),
        .ENBWRENU(dest_beat),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .REGCEAREGCEL(1'b1),
        .REGCEAREGCEU(1'b1),
        .REGCEBL(1'b1),
        .REGCEBU(1'b1),
        .RSTRAMARSTRAML(1'b0),
        .RSTRAMARSTRAMU(1'b0),
        .RSTRAMBL(1'b0),
        .RSTRAMBU(1'b0),
        .RSTREGARSTREGL(1'b0),
        .RSTREGARSTREGU(1'b0),
        .RSTREGBL(1'b0),
        .RSTREGBU(1'b0),
        .SBITERR(NLW_m_ram_reg_bram_4_SBITERR_UNCONNECTED),
        .SLEEPL(1'b0),
        .SLEEPU(1'b0),
        .WEAL({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEAU({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEBWEL({1'b0,1'b0,1'b0,1'b0}),
        .WEBWEU({1'b0,1'b0,1'b0,1'b0}),
        .WE_IND_PARITY(1'b1));
  (* KEEP_HIERARCHY = "yes" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* XILINX_LEGACY_PRIM = "RAMB36E5" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL SLEEP:SLEEPU,SLEEPL CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL RSTREGB:RSTREGBU,RSTREGBL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "90" *) 
  (* ram_slice_end = "107" *) 
  RAMB36E5_INT #(
    .BWE_MODE_B("PARITY_INTERLEAVED"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_FILE("NONE"),
    .PR_SAVE_DATA("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    m_ram_reg_bram_5
       (.ADDRARDADDRL({ADDRARDADDR,1'b1}),
        .ADDRARDADDRU({ADDRARDADDR,1'b1}),
        .ADDRBWRADDRL({ADDRBWRADDR,1'b1}),
        .ADDRBWRADDRU({ADDRBWRADDR,1'b1}),
        .ARST_A_L(1'b0),
        .ARST_A_U(1'b0),
        .ARST_B_L(1'b0),
        .ARST_B_U(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXAL(1'b0),
        .CASDOMUXAU(1'b0),
        .CASDOMUXBL(1'b0),
        .CASDOMUXBU(1'b0),
        .CASDOMUXEN_AL(1'b1),
        .CASDOMUXEN_AU(1'b1),
        .CASDOMUXEN_BL(1'b1),
        .CASDOMUXEN_BU(1'b1),
        .CASDOUTA(NLW_m_ram_reg_bram_5_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_m_ram_reg_bram_5_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_m_ram_reg_bram_5_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_m_ram_reg_bram_5_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXAL(1'b0),
        .CASOREGIMUXAU(1'b0),
        .CASOREGIMUXBL(1'b0),
        .CASOREGIMUXBU(1'b0),
        .CASOREGIMUXEN_AL(1'b1),
        .CASOREGIMUXEN_AU(1'b1),
        .CASOREGIMUXEN_BL(1'b1),
        .CASOREGIMUXEN_BU(1'b1),
        .CASOUTDBITERR(NLW_m_ram_reg_bram_5_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_m_ram_reg_bram_5_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLKL(s_axis_aclk),
        .CLKARDCLKU(s_axis_aclk),
        .CLKBWRCLKL(m_dest_axi_aclk),
        .CLKBWRCLKU(m_dest_axi_aclk),
        .DBITERR(NLW_m_ram_reg_bram_5_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[105:90]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[107:106]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_m_ram_reg_bram_5_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_m_ram_reg_bram_5_DOUTBDOUT_UNCONNECTED[31:16],doutb[105:90]}),
        .DOUTPADOUTP(NLW_m_ram_reg_bram_5_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_m_ram_reg_bram_5_DOUTPBDOUTP_UNCONNECTED[3:2],doutb[107:106]}),
        .ECCPIPECEL(1'b1),
        .ENARDENL(1'b1),
        .ENARDENU(1'b1),
        .ENBWRENL(dest_beat),
        .ENBWRENU(dest_beat),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .REGCEAREGCEL(1'b1),
        .REGCEAREGCEU(1'b1),
        .REGCEBL(1'b1),
        .REGCEBU(1'b1),
        .RSTRAMARSTRAML(1'b0),
        .RSTRAMARSTRAMU(1'b0),
        .RSTRAMBL(1'b0),
        .RSTRAMBU(1'b0),
        .RSTREGARSTREGL(1'b0),
        .RSTREGARSTREGU(1'b0),
        .RSTREGBL(1'b0),
        .RSTREGBU(1'b0),
        .SBITERR(NLW_m_ram_reg_bram_5_SBITERR_UNCONNECTED),
        .SLEEPL(1'b0),
        .SLEEPU(1'b0),
        .WEAL({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEAU({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEBWEL({1'b0,1'b0,1'b0,1'b0}),
        .WEBWEU({1'b0,1'b0,1'b0,1'b0}),
        .WE_IND_PARITY(1'b1));
  (* KEEP_HIERARCHY = "yes" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* XILINX_LEGACY_PRIM = "RAMB36E5" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDRARDADDR[0]:ADDRARDADDRU[0],ADDRARDADDRL[0] ADDRARDADDR[10]:ADDRARDADDRU[10],ADDRARDADDRL[10] ADDRARDADDR[11]:ADDRARDADDRU[11],ADDRARDADDRL[11] ADDRARDADDR[1]:ADDRARDADDRU[1],ADDRARDADDRL[1] ADDRARDADDR[2]:ADDRARDADDRU[2],ADDRARDADDRL[2] ADDRARDADDR[3]:ADDRARDADDRU[3],ADDRARDADDRL[3] ADDRARDADDR[4]:ADDRARDADDRU[4],ADDRARDADDRL[4] ADDRARDADDR[5]:ADDRARDADDRU[5],ADDRARDADDRL[5] ADDRARDADDR[6]:ADDRARDADDRU[6],ADDRARDADDRL[6] ADDRARDADDR[7]:ADDRARDADDRU[7],ADDRARDADDRL[7] ADDRARDADDR[8]:ADDRARDADDRU[8],ADDRARDADDRL[8] ADDRARDADDR[9]:ADDRARDADDRU[9],ADDRARDADDRL[9] ADDRBWRADDR[0]:ADDRBWRADDRU[0],ADDRBWRADDRL[0] ADDRBWRADDR[10]:ADDRBWRADDRU[10],ADDRBWRADDRL[10] ADDRBWRADDR[11]:ADDRBWRADDRU[11],ADDRBWRADDRL[11] ADDRBWRADDR[1]:ADDRBWRADDRU[1],ADDRBWRADDRL[1] ADDRBWRADDR[2]:ADDRBWRADDRU[2],ADDRBWRADDRL[2] ADDRBWRADDR[3]:ADDRBWRADDRU[3],ADDRBWRADDRL[3] ADDRBWRADDR[4]:ADDRBWRADDRU[4],ADDRBWRADDRL[4] ADDRBWRADDR[5]:ADDRBWRADDRU[5],ADDRBWRADDRL[5] ADDRBWRADDR[6]:ADDRBWRADDRU[6],ADDRBWRADDRL[6] ADDRBWRADDR[7]:ADDRBWRADDRU[7],ADDRBWRADDRL[7] ADDRBWRADDR[8]:ADDRBWRADDRU[8],ADDRBWRADDRL[8] ADDRBWRADDR[9]:ADDRBWRADDRU[9],ADDRBWRADDRL[9] ARST_A:ARST_A_U,ARST_A_L ARST_B:ARST_B_U,ARST_B_L CLKARDCLK:CLKARDCLKU,CLKARDCLKL CLKBWRCLK:CLKBWRCLKU,CLKBWRCLKL ECCPIPECE:ECCPIPECEL ENARDEN:ENARDENU,ENARDENL ENBWREN:ENBWRENU,ENBWRENL REGCEAREGCE:REGCEAREGCEU,REGCEAREGCEL REGCEB:REGCEBU,REGCEBL RSTRAMARSTRAM:RSTRAMARSTRAMU,RSTRAMARSTRAML RSTRAMB:RSTRAMBU,RSTRAMBL RSTREGARSTREG:RSTREGARSTREGU,RSTREGARSTREGL SLEEP:SLEEPU,SLEEPL CASDOMUXA:CASDOMUXAU,CASDOMUXAL CASDOMUXB:CASDOMUXBU,CASDOMUXBL CASOREGIMUXA:CASOREGIMUXAU,CASOREGIMUXAL CASOREGIMUXB:CASOREGIMUXBU,CASOREGIMUXBL CASDOMUXEN_A:CASDOMUXEN_AU,CASDOMUXEN_AL CASDOMUXEN_B:CASDOMUXEN_BU,CASDOMUXEN_BL CASOREGIMUXEN_A:CASOREGIMUXEN_AU,CASOREGIMUXEN_AL CASOREGIMUXEN_B:CASOREGIMUXEN_BU,CASOREGIMUXEN_BL RSTREGB:RSTREGBU,RSTREGBL WEA[0]:WEAU[2],WEAL[2],WEAU[0],WEAL[0] WEA[1]:WEAU[3],WEAL[3],WEAU[1],WEAL[1] WEBWE[0]:WEBWEU[2],WEBWEL[2],WEBWEU[0],WEBWEL[0] WEBWE[1]:WEBWEU[3],WEBWEL[3],WEBWEU[1],WEBWEL[1]" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "108" *) 
  (* ram_slice_end = "125" *) 
  RAMB36E5_INT #(
    .BWE_MODE_B("PARITY_INTERLEAVED"),
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_FILE("NONE"),
    .PR_SAVE_DATA("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    m_ram_reg_bram_6
       (.ADDRARDADDRL({ADDRARDADDR,1'b1}),
        .ADDRARDADDRU({ADDRARDADDR,1'b1}),
        .ADDRBWRADDRL({ADDRBWRADDR,1'b1}),
        .ADDRBWRADDRU({ADDRBWRADDR,1'b1}),
        .ARST_A_L(1'b0),
        .ARST_A_U(1'b0),
        .ARST_B_L(1'b0),
        .ARST_B_U(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXAL(1'b0),
        .CASDOMUXAU(1'b0),
        .CASDOMUXBL(1'b0),
        .CASDOMUXBU(1'b0),
        .CASDOMUXEN_AL(1'b1),
        .CASDOMUXEN_AU(1'b1),
        .CASDOMUXEN_BL(1'b1),
        .CASDOMUXEN_BU(1'b1),
        .CASDOUTA(NLW_m_ram_reg_bram_6_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_m_ram_reg_bram_6_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_m_ram_reg_bram_6_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_m_ram_reg_bram_6_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXAL(1'b0),
        .CASOREGIMUXAU(1'b0),
        .CASOREGIMUXBL(1'b0),
        .CASOREGIMUXBU(1'b0),
        .CASOREGIMUXEN_AL(1'b1),
        .CASOREGIMUXEN_AU(1'b1),
        .CASOREGIMUXEN_BL(1'b1),
        .CASOREGIMUXEN_BU(1'b1),
        .CASOUTDBITERR(NLW_m_ram_reg_bram_6_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_m_ram_reg_bram_6_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLKL(s_axis_aclk),
        .CLKARDCLKU(s_axis_aclk),
        .CLKBWRCLKL(m_dest_axi_aclk),
        .CLKBWRCLKU(m_dest_axi_aclk),
        .DBITERR(NLW_m_ram_reg_bram_6_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[123:108]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,dina[125:124]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_m_ram_reg_bram_6_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_m_ram_reg_bram_6_DOUTBDOUT_UNCONNECTED[31:16],doutb[123:108]}),
        .DOUTPADOUTP(NLW_m_ram_reg_bram_6_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_m_ram_reg_bram_6_DOUTPBDOUTP_UNCONNECTED[3:2],doutb[125:124]}),
        .ECCPIPECEL(1'b1),
        .ENARDENL(1'b1),
        .ENARDENU(1'b1),
        .ENBWRENL(dest_beat),
        .ENBWRENU(dest_beat),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .REGCEAREGCEL(1'b1),
        .REGCEAREGCEU(1'b1),
        .REGCEBL(1'b1),
        .REGCEBU(1'b1),
        .RSTRAMARSTRAML(1'b0),
        .RSTRAMARSTRAMU(1'b0),
        .RSTRAMBL(1'b0),
        .RSTRAMBU(1'b0),
        .RSTREGARSTREGL(1'b0),
        .RSTREGARSTREGU(1'b0),
        .RSTREGBL(1'b0),
        .RSTREGBU(1'b0),
        .SBITERR(NLW_m_ram_reg_bram_6_SBITERR_UNCONNECTED),
        .SLEEPL(1'b0),
        .SLEEPU(1'b0),
        .WEAL({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEAU({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEBWEL({1'b0,1'b0,1'b0,1'b0}),
        .WEBWEU({1'b0,1'b0,1'b0,1'b0}),
        .WE_IND_PARITY(1'b1));
  (* KEEP_HIERARCHY = "yes" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "262144" *) 
  (* RTL_RAM_NAME = "inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* XILINX_LEGACY_PRIM = "RAMB18E5" *) 
  (* XILINX_TRANSFORM_PINMAP = "WEA[0]:WEA[3],WEA[2],WEA[1] WEBWE[0]:WEBWE[3],WEBWE[2],WEBWE[1]" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "127" *) 
  RAMB18E5_INT #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_FILE("NONE"),
    .PR_SAVE_DATA("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .RST_MODE_A("SYNC"),
    .RST_MODE_B("SYNC"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    m_ram_reg_bram_7
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .ARST_A(1'b0),
        .ARST_B(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_m_ram_reg_bram_7_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_m_ram_reg_bram_7_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_m_ram_reg_bram_7_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_m_ram_reg_bram_7_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(s_axis_aclk),
        .CLKBWRCLK(m_dest_axi_aclk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[127:126]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_m_ram_reg_bram_7_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_m_ram_reg_bram_7_DOUTBDOUT_UNCONNECTED[15:2],doutb[127:126]}),
        .DOUTPADOUTP(NLW_m_ram_reg_bram_7_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_m_ram_reg_bram_7_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(dest_beat),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({src_fifo_valid,src_fifo_valid,src_fifo_valid,src_fifo_valid}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_generator
   (addr_valid_reg_0,
    \id_reg[3]_0 ,
    \id_reg[2]_0 ,
    \id_reg[1]_0 ,
    \id_reg[0]_0 ,
    m_dest_axi_awaddr,
    address_enabled,
    bl_ready_reg_0,
    req_ready_reg_0,
    \id_reg[2]_1 ,
    bl_ready_reg_1,
    m_dest_axi_awlen,
    m_dest_axi_aclk,
    req_ready_reg_1,
    dest_address_eot,
    \up_rdata_reg[10] ,
    \up_rdata_reg[10]_0 ,
    \up_rdata_reg[10]_1 ,
    m_dest_axi_awready,
    bl_ready_reg_2,
    dest_bl_valid,
    \address_reg[26]_0 ,
    dest_enable,
    dest_req_valid,
    \last_burst_len_reg[7]_0 );
  output addr_valid_reg_0;
  output \id_reg[3]_0 ;
  output \id_reg[2]_0 ;
  output \id_reg[1]_0 ;
  output \id_reg[0]_0 ;
  output [26:0]m_dest_axi_awaddr;
  output address_enabled;
  output bl_ready_reg_0;
  output req_ready_reg_0;
  output \id_reg[2]_1 ;
  output [0:0]bl_ready_reg_1;
  output [7:0]m_dest_axi_awlen;
  input m_dest_axi_aclk;
  input [0:0]req_ready_reg_1;
  input dest_address_eot;
  input \up_rdata_reg[10] ;
  input [0:0]\up_rdata_reg[10]_0 ;
  input \up_rdata_reg[10]_1 ;
  input m_dest_axi_awready;
  input bl_ready_reg_2;
  input dest_bl_valid;
  input [26:0]\address_reg[26]_0 ;
  input dest_enable;
  input dest_req_valid;
  input [7:0]\last_burst_len_reg[7]_0 ;

  wire addr_valid_d1;
  wire addr_valid_i_1_n_0;
  wire addr_valid_i_2_n_0;
  wire addr_valid_reg_0;
  wire \address[0]_i_1_n_0 ;
  wire \address[1]_i_1_n_0 ;
  wire \address[26]_i_1_n_0 ;
  wire \address[2]_i_1_n_0 ;
  wire \address[3]_i_1_n_0 ;
  wire \address[4]_i_1_n_0 ;
  wire \address[5]_i_1_n_0 ;
  wire \address[6]_i_1_n_0 ;
  wire address_enabled;
  wire \address_reg[10]_i_1_n_0 ;
  wire \address_reg[10]_i_1_n_1 ;
  wire \address_reg[10]_i_1_n_2 ;
  wire \address_reg[10]_i_1_n_3 ;
  wire \address_reg[11]_i_1_n_0 ;
  wire \address_reg[11]_i_1_n_1 ;
  wire \address_reg[11]_i_1_n_2 ;
  wire \address_reg[11]_i_1_n_3 ;
  wire \address_reg[12]_i_1_n_0 ;
  wire \address_reg[12]_i_1_n_1 ;
  wire \address_reg[12]_i_1_n_2 ;
  wire \address_reg[12]_i_1_n_3 ;
  wire \address_reg[13]_i_1_n_0 ;
  wire \address_reg[13]_i_1_n_1 ;
  wire \address_reg[13]_i_1_n_2 ;
  wire \address_reg[13]_i_1_n_3 ;
  wire \address_reg[14]_i_1_n_0 ;
  wire \address_reg[14]_i_1_n_1 ;
  wire \address_reg[14]_i_1_n_2 ;
  wire \address_reg[14]_i_1_n_3 ;
  wire \address_reg[15]_i_1_n_0 ;
  wire \address_reg[15]_i_1_n_1 ;
  wire \address_reg[15]_i_1_n_2 ;
  wire \address_reg[15]_i_1_n_3 ;
  wire \address_reg[15]_i_2_n_0 ;
  wire \address_reg[15]_i_2_n_1 ;
  wire \address_reg[15]_i_2_n_2 ;
  wire \address_reg[15]_i_2_n_3 ;
  wire \address_reg[16]_i_1_n_0 ;
  wire \address_reg[16]_i_1_n_1 ;
  wire \address_reg[16]_i_1_n_2 ;
  wire \address_reg[16]_i_1_n_3 ;
  wire \address_reg[17]_i_1_n_0 ;
  wire \address_reg[17]_i_1_n_1 ;
  wire \address_reg[17]_i_1_n_2 ;
  wire \address_reg[17]_i_1_n_3 ;
  wire \address_reg[18]_i_1_n_0 ;
  wire \address_reg[18]_i_1_n_1 ;
  wire \address_reg[18]_i_1_n_2 ;
  wire \address_reg[18]_i_1_n_3 ;
  wire \address_reg[19]_i_1_n_0 ;
  wire \address_reg[19]_i_1_n_1 ;
  wire \address_reg[19]_i_1_n_2 ;
  wire \address_reg[19]_i_1_n_3 ;
  wire \address_reg[20]_i_1_n_0 ;
  wire \address_reg[20]_i_1_n_1 ;
  wire \address_reg[20]_i_1_n_2 ;
  wire \address_reg[20]_i_1_n_3 ;
  wire \address_reg[21]_i_1_n_0 ;
  wire \address_reg[21]_i_1_n_1 ;
  wire \address_reg[21]_i_1_n_2 ;
  wire \address_reg[21]_i_1_n_3 ;
  wire \address_reg[22]_i_1_n_0 ;
  wire \address_reg[22]_i_1_n_1 ;
  wire \address_reg[22]_i_1_n_2 ;
  wire \address_reg[22]_i_1_n_3 ;
  wire \address_reg[23]_i_1_n_0 ;
  wire \address_reg[23]_i_1_n_1 ;
  wire \address_reg[23]_i_1_n_2 ;
  wire \address_reg[23]_i_1_n_3 ;
  wire \address_reg[23]_i_2_n_0 ;
  wire \address_reg[23]_i_2_n_1 ;
  wire \address_reg[23]_i_2_n_2 ;
  wire \address_reg[23]_i_2_n_3 ;
  wire \address_reg[24]_i_1_n_0 ;
  wire \address_reg[24]_i_1_n_1 ;
  wire \address_reg[24]_i_1_n_2 ;
  wire \address_reg[24]_i_1_n_3 ;
  wire \address_reg[25]_i_1_n_0 ;
  wire \address_reg[25]_i_1_n_1 ;
  wire \address_reg[25]_i_1_n_2 ;
  wire \address_reg[25]_i_1_n_3 ;
  wire \address_reg[25]_i_2_n_0 ;
  wire \address_reg[25]_i_2_n_1 ;
  wire [26:0]\address_reg[26]_0 ;
  wire \address_reg[26]_i_2_n_0 ;
  wire \address_reg[26]_i_2_n_1 ;
  wire \address_reg[26]_i_2_n_2 ;
  wire \address_reg[26]_i_2_n_3 ;
  wire \address_reg[7]_i_1_n_0 ;
  wire \address_reg[7]_i_1_n_1 ;
  wire \address_reg[7]_i_1_n_2 ;
  wire \address_reg[7]_i_1_n_3 ;
  wire \address_reg[8]_i_1_n_0 ;
  wire \address_reg[8]_i_1_n_1 ;
  wire \address_reg[8]_i_1_n_2 ;
  wire \address_reg[8]_i_1_n_3 ;
  wire \address_reg[9]_i_1_n_0 ;
  wire \address_reg[9]_i_1_n_1 ;
  wire \address_reg[9]_i_1_n_2 ;
  wire \address_reg[9]_i_1_n_3 ;
  wire bl_ready_i_1_n_0;
  wire bl_ready_reg_0;
  wire [0:0]bl_ready_reg_1;
  wire bl_ready_reg_2;
  wire dest_address_eot;
  wire dest_bl_valid;
  wire dest_enable;
  wire dest_req_valid;
  wire enabled_i_1_n_0;
  wire id0;
  wire \id[0]_i_1__0_n_0 ;
  wire \id[3]_i_2__0_n_0 ;
  wire \id_reg[0]_0 ;
  wire \id_reg[1]_0 ;
  wire \id_reg[2]_0 ;
  wire \id_reg[2]_1 ;
  wire \id_reg[3]_0 ;
  wire [2:1]inc_id_return;
  wire last;
  wire [7:0]last_burst_len;
  wire last_burst_len0;
  wire [7:0]\last_burst_len_reg[7]_0 ;
  wire length;
  wire \length[7]_i_2_n_0 ;
  wire m_dest_axi_aclk;
  wire [26:0]m_dest_axi_awaddr;
  wire [7:0]m_dest_axi_awlen;
  wire m_dest_axi_awready;
  wire req_ready_i_1__0_n_0;
  wire req_ready_reg_0;
  wire [0:0]req_ready_reg_1;
  wire \up_rdata_reg[10] ;
  wire [0:0]\up_rdata_reg[10]_0 ;
  wire \up_rdata_reg[10]_1 ;
  wire \NLW_address_reg[25]_i_2_COUTF_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_COUTH_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_CYE_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_CYF_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_CYG_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_CYH_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_GEE_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_GEF_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_GEG_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_GEH_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_PROPE_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_PROPF_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_PROPG_UNCONNECTED ;
  wire \NLW_address_reg[25]_i_2_PROPH_UNCONNECTED ;

  FDRE addr_valid_d1_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(addr_valid_reg_0),
        .Q(addr_valid_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000DDDD0F00)) 
    addr_valid_i_1
       (.I0(m_dest_axi_awready),
        .I1(req_ready_reg_0),
        .I2(addr_valid_i_2_n_0),
        .I3(bl_ready_reg_2),
        .I4(addr_valid_reg_0),
        .I5(req_ready_reg_1),
        .O(addr_valid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    addr_valid_i_2
       (.I0(req_ready_reg_0),
        .I1(dest_address_eot),
        .I2(bl_ready_reg_0),
        .O(addr_valid_i_2_n_0));
  FDRE addr_valid_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(addr_valid_i_1_n_0),
        .Q(addr_valid_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \address[0]_i_1 
       (.I0(\address_reg[26]_0 [0]),
        .I1(req_ready_reg_0),
        .I2(m_dest_axi_awaddr[0]),
        .O(\address[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \address[1]_i_1 
       (.I0(\address_reg[26]_0 [1]),
        .I1(req_ready_reg_0),
        .I2(m_dest_axi_awaddr[1]),
        .O(\address[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \address[26]_i_1 
       (.I0(req_ready_reg_0),
        .I1(m_dest_axi_awready),
        .I2(addr_valid_reg_0),
        .O(\address[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \address[2]_i_1 
       (.I0(\address_reg[26]_0 [2]),
        .I1(req_ready_reg_0),
        .I2(m_dest_axi_awaddr[2]),
        .O(\address[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \address[3]_i_1 
       (.I0(\address_reg[26]_0 [3]),
        .I1(req_ready_reg_0),
        .I2(m_dest_axi_awaddr[3]),
        .O(\address[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \address[4]_i_1 
       (.I0(\address_reg[26]_0 [4]),
        .I1(req_ready_reg_0),
        .I2(m_dest_axi_awaddr[4]),
        .O(\address[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \address[5]_i_1 
       (.I0(\address_reg[26]_0 [5]),
        .I1(req_ready_reg_0),
        .I2(m_dest_axi_awaddr[5]),
        .O(\address[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \address[6]_i_1 
       (.I0(\address_reg[26]_0 [6]),
        .I1(req_ready_reg_0),
        .I2(m_dest_axi_awaddr[6]),
        .O(\address[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address[0]_i_1_n_0 ),
        .Q(m_dest_axi_awaddr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[10] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[10]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[10]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[10]_i_1 
       (.GE(\address_reg[10]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[10]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [10]),
        .I4(\address_reg[9]_i_1_n_2 ),
        .O51(\address_reg[10]_i_1_n_1 ),
        .O52(\address_reg[10]_i_1_n_2 ),
        .PROP(\address_reg[10]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[11] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[11]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[11]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[11]_i_1 
       (.GE(\address_reg[11]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[11]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [11]),
        .I4(\address_reg[15]_i_2_n_1 ),
        .O51(\address_reg[11]_i_1_n_1 ),
        .O52(\address_reg[11]_i_1_n_2 ),
        .PROP(\address_reg[11]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[12] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[12]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[12]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[12]_i_1 
       (.GE(\address_reg[12]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[12]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [12]),
        .I4(\address_reg[11]_i_1_n_2 ),
        .O51(\address_reg[12]_i_1_n_1 ),
        .O52(\address_reg[12]_i_1_n_2 ),
        .PROP(\address_reg[12]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[13] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[13]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[13]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[13]_i_1 
       (.GE(\address_reg[13]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[13]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [13]),
        .I4(\address_reg[15]_i_2_n_2 ),
        .O51(\address_reg[13]_i_1_n_1 ),
        .O52(\address_reg[13]_i_1_n_2 ),
        .PROP(\address_reg[13]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[14] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[14]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[14]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[14]_i_1 
       (.GE(\address_reg[14]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[14]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [14]),
        .I4(\address_reg[13]_i_1_n_2 ),
        .O51(\address_reg[14]_i_1_n_1 ),
        .O52(\address_reg[14]_i_1_n_2 ),
        .PROP(\address_reg[14]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[15] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[15]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[15]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[15]_i_1 
       (.GE(\address_reg[15]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[15]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [15]),
        .I4(\address_reg[15]_i_2_n_3 ),
        .O51(\address_reg[15]_i_1_n_1 ),
        .O52(\address_reg[15]_i_1_n_2 ),
        .PROP(\address_reg[15]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \address_reg[15]_i_2 
       (.CIN(1'b0),
        .COUTB(\address_reg[15]_i_2_n_0 ),
        .COUTD(\address_reg[15]_i_2_n_1 ),
        .COUTF(\address_reg[15]_i_2_n_2 ),
        .COUTH(\address_reg[15]_i_2_n_3 ),
        .CYA(\address_reg[7]_i_1_n_2 ),
        .CYB(\address_reg[8]_i_1_n_2 ),
        .CYC(\address_reg[9]_i_1_n_2 ),
        .CYD(\address_reg[10]_i_1_n_2 ),
        .CYE(\address_reg[11]_i_1_n_2 ),
        .CYF(\address_reg[12]_i_1_n_2 ),
        .CYG(\address_reg[13]_i_1_n_2 ),
        .CYH(\address_reg[14]_i_1_n_2 ),
        .GEA(\address_reg[7]_i_1_n_0 ),
        .GEB(\address_reg[8]_i_1_n_0 ),
        .GEC(\address_reg[9]_i_1_n_0 ),
        .GED(\address_reg[10]_i_1_n_0 ),
        .GEE(\address_reg[11]_i_1_n_0 ),
        .GEF(\address_reg[12]_i_1_n_0 ),
        .GEG(\address_reg[13]_i_1_n_0 ),
        .GEH(\address_reg[14]_i_1_n_0 ),
        .PROPA(\address_reg[7]_i_1_n_3 ),
        .PROPB(\address_reg[8]_i_1_n_3 ),
        .PROPC(\address_reg[9]_i_1_n_3 ),
        .PROPD(\address_reg[10]_i_1_n_3 ),
        .PROPE(\address_reg[11]_i_1_n_3 ),
        .PROPF(\address_reg[12]_i_1_n_3 ),
        .PROPG(\address_reg[13]_i_1_n_3 ),
        .PROPH(\address_reg[14]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[16] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[16]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[16]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[16]_i_1 
       (.GE(\address_reg[16]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[16]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [16]),
        .I4(\address_reg[15]_i_1_n_2 ),
        .O51(\address_reg[16]_i_1_n_1 ),
        .O52(\address_reg[16]_i_1_n_2 ),
        .PROP(\address_reg[16]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[17] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[17]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[17]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[17]_i_1 
       (.GE(\address_reg[17]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[17]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [17]),
        .I4(\address_reg[23]_i_2_n_0 ),
        .O51(\address_reg[17]_i_1_n_1 ),
        .O52(\address_reg[17]_i_1_n_2 ),
        .PROP(\address_reg[17]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[18] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[18]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[18]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[18]_i_1 
       (.GE(\address_reg[18]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[18]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [18]),
        .I4(\address_reg[17]_i_1_n_2 ),
        .O51(\address_reg[18]_i_1_n_1 ),
        .O52(\address_reg[18]_i_1_n_2 ),
        .PROP(\address_reg[18]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[19] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[19]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[19]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[19]_i_1 
       (.GE(\address_reg[19]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[19]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [19]),
        .I4(\address_reg[23]_i_2_n_1 ),
        .O51(\address_reg[19]_i_1_n_1 ),
        .O52(\address_reg[19]_i_1_n_2 ),
        .PROP(\address_reg[19]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address[1]_i_1_n_0 ),
        .Q(m_dest_axi_awaddr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[20] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[20]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[20]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[20]_i_1 
       (.GE(\address_reg[20]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[20]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [20]),
        .I4(\address_reg[19]_i_1_n_2 ),
        .O51(\address_reg[20]_i_1_n_1 ),
        .O52(\address_reg[20]_i_1_n_2 ),
        .PROP(\address_reg[20]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[21] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[21]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[21]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[21]_i_1 
       (.GE(\address_reg[21]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[21]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [21]),
        .I4(\address_reg[23]_i_2_n_2 ),
        .O51(\address_reg[21]_i_1_n_1 ),
        .O52(\address_reg[21]_i_1_n_2 ),
        .PROP(\address_reg[21]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[22] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[22]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[22]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[22]_i_1 
       (.GE(\address_reg[22]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[22]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [22]),
        .I4(\address_reg[21]_i_1_n_2 ),
        .O51(\address_reg[22]_i_1_n_1 ),
        .O52(\address_reg[22]_i_1_n_2 ),
        .PROP(\address_reg[22]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[23] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[23]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[23]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[23]_i_1 
       (.GE(\address_reg[23]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[23]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [23]),
        .I4(\address_reg[23]_i_2_n_3 ),
        .O51(\address_reg[23]_i_1_n_1 ),
        .O52(\address_reg[23]_i_1_n_2 ),
        .PROP(\address_reg[23]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \address_reg[23]_i_2 
       (.CIN(\address_reg[15]_i_2_n_3 ),
        .COUTB(\address_reg[23]_i_2_n_0 ),
        .COUTD(\address_reg[23]_i_2_n_1 ),
        .COUTF(\address_reg[23]_i_2_n_2 ),
        .COUTH(\address_reg[23]_i_2_n_3 ),
        .CYA(\address_reg[15]_i_1_n_2 ),
        .CYB(\address_reg[16]_i_1_n_2 ),
        .CYC(\address_reg[17]_i_1_n_2 ),
        .CYD(\address_reg[18]_i_1_n_2 ),
        .CYE(\address_reg[19]_i_1_n_2 ),
        .CYF(\address_reg[20]_i_1_n_2 ),
        .CYG(\address_reg[21]_i_1_n_2 ),
        .CYH(\address_reg[22]_i_1_n_2 ),
        .GEA(\address_reg[15]_i_1_n_0 ),
        .GEB(\address_reg[16]_i_1_n_0 ),
        .GEC(\address_reg[17]_i_1_n_0 ),
        .GED(\address_reg[18]_i_1_n_0 ),
        .GEE(\address_reg[19]_i_1_n_0 ),
        .GEF(\address_reg[20]_i_1_n_0 ),
        .GEG(\address_reg[21]_i_1_n_0 ),
        .GEH(\address_reg[22]_i_1_n_0 ),
        .PROPA(\address_reg[15]_i_1_n_3 ),
        .PROPB(\address_reg[16]_i_1_n_3 ),
        .PROPC(\address_reg[17]_i_1_n_3 ),
        .PROPD(\address_reg[18]_i_1_n_3 ),
        .PROPE(\address_reg[19]_i_1_n_3 ),
        .PROPF(\address_reg[20]_i_1_n_3 ),
        .PROPG(\address_reg[21]_i_1_n_3 ),
        .PROPH(\address_reg[22]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[24] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[24]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[24]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[24]_i_1 
       (.GE(\address_reg[24]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[24]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [24]),
        .I4(\address_reg[23]_i_1_n_2 ),
        .O51(\address_reg[24]_i_1_n_1 ),
        .O52(\address_reg[24]_i_1_n_2 ),
        .PROP(\address_reg[24]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[25] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[25]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[25]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[25]_i_1 
       (.GE(\address_reg[25]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[25]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [25]),
        .I4(\address_reg[25]_i_2_n_0 ),
        .O51(\address_reg[25]_i_1_n_1 ),
        .O52(\address_reg[25]_i_1_n_2 ),
        .PROP(\address_reg[25]_i_1_n_3 ));
  (* KEEP = "yes" *) 
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("FALSE"),
    .LOOKH("FALSE")) 
    \address_reg[25]_i_2 
       (.CIN(\address_reg[23]_i_2_n_3 ),
        .COUTB(\address_reg[25]_i_2_n_0 ),
        .COUTD(\address_reg[25]_i_2_n_1 ),
        .COUTF(\NLW_address_reg[25]_i_2_COUTF_UNCONNECTED ),
        .COUTH(\NLW_address_reg[25]_i_2_COUTH_UNCONNECTED ),
        .CYA(\address_reg[23]_i_1_n_2 ),
        .CYB(\address_reg[24]_i_1_n_2 ),
        .CYC(\address_reg[25]_i_1_n_2 ),
        .CYD(\address_reg[26]_i_2_n_2 ),
        .CYE(\NLW_address_reg[25]_i_2_CYE_UNCONNECTED ),
        .CYF(\NLW_address_reg[25]_i_2_CYF_UNCONNECTED ),
        .CYG(\NLW_address_reg[25]_i_2_CYG_UNCONNECTED ),
        .CYH(\NLW_address_reg[25]_i_2_CYH_UNCONNECTED ),
        .GEA(\address_reg[23]_i_1_n_0 ),
        .GEB(\address_reg[24]_i_1_n_0 ),
        .GEC(\address_reg[25]_i_1_n_0 ),
        .GED(\address_reg[26]_i_2_n_0 ),
        .GEE(\NLW_address_reg[25]_i_2_GEE_UNCONNECTED ),
        .GEF(\NLW_address_reg[25]_i_2_GEF_UNCONNECTED ),
        .GEG(\NLW_address_reg[25]_i_2_GEG_UNCONNECTED ),
        .GEH(\NLW_address_reg[25]_i_2_GEH_UNCONNECTED ),
        .PROPA(\address_reg[23]_i_1_n_3 ),
        .PROPB(\address_reg[24]_i_1_n_3 ),
        .PROPC(\address_reg[25]_i_1_n_3 ),
        .PROPD(\address_reg[26]_i_2_n_3 ),
        .PROPE(\NLW_address_reg[25]_i_2_PROPE_UNCONNECTED ),
        .PROPF(\NLW_address_reg[25]_i_2_PROPF_UNCONNECTED ),
        .PROPG(\NLW_address_reg[25]_i_2_PROPG_UNCONNECTED ),
        .PROPH(\NLW_address_reg[25]_i_2_PROPH_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[26] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[26]_i_2_n_1 ),
        .Q(m_dest_axi_awaddr[26]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hCFC0CFC0303FCFC0)) 
    \address_reg[26]_i_2 
       (.GE(\address_reg[26]_i_2_n_0 ),
        .I0(1'b1),
        .I1(\address_reg[26]_0 [26]),
        .I2(req_ready_reg_0),
        .I3(m_dest_axi_awaddr[26]),
        .I4(\address_reg[25]_i_1_n_2 ),
        .O51(\address_reg[26]_i_2_n_1 ),
        .O52(\address_reg[26]_i_2_n_2 ),
        .PROP(\address_reg[26]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address[2]_i_1_n_0 ),
        .Q(m_dest_axi_awaddr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address[3]_i_1_n_0 ),
        .Q(m_dest_axi_awaddr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[4] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address[4]_i_1_n_0 ),
        .Q(m_dest_axi_awaddr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[5] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address[5]_i_1_n_0 ),
        .Q(m_dest_axi_awaddr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[6] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address[6]_i_1_n_0 ),
        .Q(m_dest_axi_awaddr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[7] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[7]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[7]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[7]_i_1 
       (.GE(\address_reg[7]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[7]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [7]),
        .I4(1'b0),
        .O51(\address_reg[7]_i_1_n_1 ),
        .O52(\address_reg[7]_i_1_n_2 ),
        .PROP(\address_reg[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[8] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[8]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[8]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hF0FF00CC0FCCF033)) 
    \address_reg[8]_i_1 
       (.GE(\address_reg[8]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[8]),
        .I2(\address_reg[26]_0 [8]),
        .I3(req_ready_reg_0),
        .I4(\address_reg[7]_i_1_n_2 ),
        .O51(\address_reg[8]_i_1_n_1 ),
        .O52(\address_reg[8]_i_1_n_2 ),
        .PROP(\address_reg[8]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \address_reg[9] 
       (.C(m_dest_axi_aclk),
        .CE(\address[26]_i_1_n_0 ),
        .D(\address_reg[9]_i_1_n_1 ),
        .Q(m_dest_axi_awaddr[9]),
        .R(1'b0));
  LUT6CY #(
    .INIT(64'hFC0C000003F3FC0C)) 
    \address_reg[9]_i_1 
       (.GE(\address_reg[9]_i_1_n_0 ),
        .I0(1'b1),
        .I1(m_dest_axi_awaddr[9]),
        .I2(req_ready_reg_0),
        .I3(\address_reg[26]_0 [9]),
        .I4(\address_reg[15]_i_2_n_0 ),
        .O51(\address_reg[9]_i_1_n_1 ),
        .O52(\address_reg[9]_i_1_n_2 ),
        .PROP(\address_reg[9]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h27222222)) 
    bl_ready_i_1
       (.I0(bl_ready_reg_0),
        .I1(dest_bl_valid),
        .I2(addr_valid_reg_0),
        .I3(dest_address_eot),
        .I4(bl_ready_reg_2),
        .O(bl_ready_i_1_n_0));
  FDSE bl_ready_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bl_ready_i_1_n_0),
        .Q(bl_ready_reg_0),
        .S(req_ready_reg_1));
  LUT3 #(
    .INIT(8'hEA)) 
    enabled_i_1
       (.I0(dest_enable),
        .I1(addr_valid_reg_0),
        .I2(address_enabled),
        .O(enabled_i_1_n_0));
  FDRE enabled_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(enabled_i_1_n_0),
        .Q(address_enabled),
        .R(req_ready_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \id[0]_i_1__0 
       (.I0(\id_reg[1]_0 ),
        .I1(\id_reg[2]_0 ),
        .I2(\id_reg[3]_0 ),
        .O(\id[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \id[1]_i_1__0 
       (.I0(\id_reg[1]_0 ),
        .I1(\id_reg[2]_0 ),
        .I2(\id_reg[3]_0 ),
        .I3(\id_reg[0]_0 ),
        .O(inc_id_return[1]));
  LUT4 #(
    .INIT(16'hCC4E)) 
    \id[2]_i_1__0 
       (.I0(\id_reg[1]_0 ),
        .I1(\id_reg[2]_0 ),
        .I2(\id_reg[3]_0 ),
        .I3(\id_reg[0]_0 ),
        .O(inc_id_return[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \id[3]_i_1 
       (.I0(addr_valid_reg_0),
        .I1(addr_valid_d1),
        .O(id0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hF0E4)) 
    \id[3]_i_2__0 
       (.I0(\id_reg[1]_0 ),
        .I1(\id_reg[2]_0 ),
        .I2(\id_reg[3]_0 ),
        .I3(\id_reg[0]_0 ),
        .O(\id[3]_i_2__0_n_0 ));
  FDRE \id_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(\id[0]_i_1__0_n_0 ),
        .Q(\id_reg[0]_0 ),
        .R(req_ready_reg_1));
  FDRE \id_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(inc_id_return[1]),
        .Q(\id_reg[1]_0 ),
        .R(req_ready_reg_1));
  FDRE \id_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(inc_id_return[2]),
        .Q(\id_reg[2]_0 ),
        .R(req_ready_reg_1));
  FDRE \id_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(\id[3]_i_2__0_n_0 ),
        .Q(\id_reg[3]_0 ),
        .R(req_ready_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \last_burst_len[7]_i_1 
       (.I0(bl_ready_reg_0),
        .I1(dest_bl_valid),
        .O(last_burst_len0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_len_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(last_burst_len0),
        .D(\last_burst_len_reg[7]_0 [0]),
        .Q(last_burst_len[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_len_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(last_burst_len0),
        .D(\last_burst_len_reg[7]_0 [1]),
        .Q(last_burst_len[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_len_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(last_burst_len0),
        .D(\last_burst_len_reg[7]_0 [2]),
        .Q(last_burst_len[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_len_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(last_burst_len0),
        .D(\last_burst_len_reg[7]_0 [3]),
        .Q(last_burst_len[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_len_reg[4] 
       (.C(m_dest_axi_aclk),
        .CE(last_burst_len0),
        .D(\last_burst_len_reg[7]_0 [4]),
        .Q(last_burst_len[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_len_reg[5] 
       (.C(m_dest_axi_aclk),
        .CE(last_burst_len0),
        .D(\last_burst_len_reg[7]_0 [5]),
        .Q(last_burst_len[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_len_reg[6] 
       (.C(m_dest_axi_aclk),
        .CE(last_burst_len0),
        .D(\last_burst_len_reg[7]_0 [6]),
        .Q(last_burst_len[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_len_reg[7] 
       (.C(m_dest_axi_aclk),
        .CE(last_burst_len0),
        .D(\last_burst_len_reg[7]_0 [7]),
        .Q(last_burst_len[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_reg
       (.C(m_dest_axi_aclk),
        .CE(\length[7]_i_2_n_0 ),
        .D(dest_address_eot),
        .Q(last),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \length[7]_i_1 
       (.I0(addr_valid_reg_0),
        .I1(dest_address_eot),
        .O(length));
  LUT1 #(
    .INIT(2'h1)) 
    \length[7]_i_2 
       (.I0(addr_valid_reg_0),
        .O(\length[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \length_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(\length[7]_i_2_n_0 ),
        .D(last_burst_len[0]),
        .Q(m_dest_axi_awlen[0]),
        .S(length));
  FDSE #(
    .INIT(1'b0)) 
    \length_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(\length[7]_i_2_n_0 ),
        .D(last_burst_len[1]),
        .Q(m_dest_axi_awlen[1]),
        .S(length));
  FDSE #(
    .INIT(1'b0)) 
    \length_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(\length[7]_i_2_n_0 ),
        .D(last_burst_len[2]),
        .Q(m_dest_axi_awlen[2]),
        .S(length));
  FDSE #(
    .INIT(1'b0)) 
    \length_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(\length[7]_i_2_n_0 ),
        .D(last_burst_len[3]),
        .Q(m_dest_axi_awlen[3]),
        .S(length));
  FDSE #(
    .INIT(1'b0)) 
    \length_reg[4] 
       (.C(m_dest_axi_aclk),
        .CE(\length[7]_i_2_n_0 ),
        .D(last_burst_len[4]),
        .Q(m_dest_axi_awlen[4]),
        .S(length));
  FDSE #(
    .INIT(1'b0)) 
    \length_reg[5] 
       (.C(m_dest_axi_aclk),
        .CE(\length[7]_i_2_n_0 ),
        .D(last_burst_len[5]),
        .Q(m_dest_axi_awlen[5]),
        .S(length));
  FDSE #(
    .INIT(1'b0)) 
    \length_reg[6] 
       (.C(m_dest_axi_aclk),
        .CE(\length[7]_i_2_n_0 ),
        .D(last_burst_len[6]),
        .Q(m_dest_axi_awlen[6]),
        .S(length));
  FDSE #(
    .INIT(1'b0)) 
    \length_reg[7] 
       (.C(m_dest_axi_aclk),
        .CE(\length[7]_i_2_n_0 ),
        .D(last_burst_len[7]),
        .Q(m_dest_axi_awlen[7]),
        .S(length));
  LUT5 #(
    .INIT(32'h4000EAAA)) 
    req_ready_i_1__0
       (.I0(req_ready_reg_0),
        .I1(m_dest_axi_awready),
        .I2(addr_valid_reg_0),
        .I3(last),
        .I4(dest_req_valid),
        .O(req_ready_i_1__0_n_0));
  FDSE req_ready_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(req_ready_i_1__0_n_0),
        .Q(req_ready_reg_0),
        .S(req_ready_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h002E)) 
    \up_rdata[10]_i_3 
       (.I0(\id_reg[2]_0 ),
        .I1(\up_rdata_reg[10] ),
        .I2(\up_rdata_reg[10]_0 ),
        .I3(\up_rdata_reg[10]_1 ),
        .O(\id_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \zerodeep.axis_valid_d_i_1 
       (.I0(bl_ready_reg_0),
        .I1(dest_bl_valid),
        .O(bl_ready_reg_1));
endmodule

(* ALLOW_ASYM_MEM = "1" *) (* ASYNC_CLK_DEST_REQ = "1'b1" *) (* ASYNC_CLK_REQ_SRC = "1'b1" *) 
(* ASYNC_CLK_SRC_DEST = "1'b0" *) (* AXI_ID_WIDTH_DEST = "1" *) (* AXI_ID_WIDTH_SRC = "1" *) 
(* AXI_SLICE_DEST = "1'b1" *) (* AXI_SLICE_SRC = "1'b1" *) (* BEATS_PER_BURST_LIMIT_DEST = "256" *) 
(* BEATS_PER_BURST_LIMIT_SRC = "1024" *) (* BYTES_PER_BEAT_WIDTH_DEST = "4" *) (* BYTES_PER_BEAT_WIDTH_SRC = "4" *) 
(* BYTES_PER_BURST_LIMIT = "4096" *) (* BYTES_PER_BURST_LIMIT_DEST = "4096" *) (* BYTES_PER_BURST_LIMIT_SRC = "16384" *) 
(* BYTES_PER_BURST_WIDTH = "12" *) (* CACHE_COHERENT_DEST = "1'b1" *) (* CYCLIC = "1'b0" *) 
(* DBG_ID_PADDING = "4" *) (* DISABLE_DEBUG_REGISTERS = "1'b0" *) (* DMA_2D_TRANSFER = "1'b0" *) 
(* DMA_AXIS_DEST_W = "4" *) (* DMA_AXIS_ID_W = "8" *) (* DMA_AXI_ADDR_WIDTH = "31" *) 
(* DMA_AXI_PROTOCOL_DEST = "0" *) (* DMA_AXI_PROTOCOL_SRC = "0" *) (* DMA_DATA_WIDTH_DEST = "128" *) 
(* DMA_DATA_WIDTH_SRC = "128" *) (* DMA_LENGTH_ALIGN = "4" *) (* DMA_LENGTH_ALIGN_DEST = "0" *) 
(* DMA_LENGTH_ALIGN_SRC = "4" *) (* DMA_LENGTH_WIDTH = "24" *) (* DMA_TYPE_AXI_MM = "0" *) 
(* DMA_TYPE_AXI_STREAM = "1" *) (* DMA_TYPE_DEST = "0" *) (* DMA_TYPE_FIFO = "2" *) 
(* DMA_TYPE_SRC = "1" *) (* ENABLE_DIAGNOSTICS_IF = "1'b0" *) (* FIFO_SIZE = "8" *) 
(* HAS_DEST_ADDR = "1'b1" *) (* HAS_SRC_ADDR = "1'b0" *) (* ID = "0" *) 
(* ID_WIDTH = "4" *) (* MAX_BYTES_PER_BURST = "4096" *) (* REAL_MAX_BYTES_PER_BURST = "4096" *) 
(* SYNC_TRANSFER_START = "1'b0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_awprot,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_arready,
    s_axi_arprot,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rdata,
    irq,
    m_dest_axi_aclk,
    m_dest_axi_aresetn,
    m_dest_axi_awaddr,
    m_dest_axi_awlen,
    m_dest_axi_awsize,
    m_dest_axi_awburst,
    m_dest_axi_awprot,
    m_dest_axi_awcache,
    m_dest_axi_awvalid,
    m_dest_axi_awready,
    m_dest_axi_awid,
    m_dest_axi_awlock,
    m_dest_axi_wdata,
    m_dest_axi_wstrb,
    m_dest_axi_wready,
    m_dest_axi_wvalid,
    m_dest_axi_wlast,
    m_dest_axi_wid,
    m_dest_axi_bvalid,
    m_dest_axi_bresp,
    m_dest_axi_bready,
    m_dest_axi_bid,
    m_dest_axi_arvalid,
    m_dest_axi_araddr,
    m_dest_axi_arlen,
    m_dest_axi_arsize,
    m_dest_axi_arburst,
    m_dest_axi_arcache,
    m_dest_axi_arprot,
    m_dest_axi_arready,
    m_dest_axi_rvalid,
    m_dest_axi_rresp,
    m_dest_axi_rdata,
    m_dest_axi_rready,
    m_dest_axi_arid,
    m_dest_axi_arlock,
    m_dest_axi_rid,
    m_dest_axi_rlast,
    m_src_axi_aclk,
    m_src_axi_aresetn,
    m_src_axi_arready,
    m_src_axi_arvalid,
    m_src_axi_araddr,
    m_src_axi_arlen,
    m_src_axi_arsize,
    m_src_axi_arburst,
    m_src_axi_arprot,
    m_src_axi_arcache,
    m_src_axi_arid,
    m_src_axi_arlock,
    m_src_axi_rdata,
    m_src_axi_rready,
    m_src_axi_rvalid,
    m_src_axi_rresp,
    m_src_axi_rid,
    m_src_axi_rlast,
    m_src_axi_awvalid,
    m_src_axi_awaddr,
    m_src_axi_awlen,
    m_src_axi_awsize,
    m_src_axi_awburst,
    m_src_axi_awcache,
    m_src_axi_awprot,
    m_src_axi_awready,
    m_src_axi_wvalid,
    m_src_axi_wdata,
    m_src_axi_wstrb,
    m_src_axi_wlast,
    m_src_axi_wready,
    m_src_axi_bvalid,
    m_src_axi_bresp,
    m_src_axi_bready,
    m_src_axi_awid,
    m_src_axi_awlock,
    m_src_axi_wid,
    m_src_axi_bid,
    s_axis_aclk,
    s_axis_ready,
    s_axis_valid,
    s_axis_data,
    s_axis_strb,
    s_axis_keep,
    s_axis_user,
    s_axis_id,
    s_axis_dest,
    s_axis_last,
    s_axis_xfer_req,
    m_axis_aclk,
    m_axis_ready,
    m_axis_valid,
    m_axis_data,
    m_axis_strb,
    m_axis_keep,
    m_axis_user,
    m_axis_id,
    m_axis_dest,
    m_axis_last,
    m_axis_xfer_req,
    fifo_wr_clk,
    fifo_wr_en,
    fifo_wr_din,
    fifo_wr_overflow,
    fifo_wr_sync,
    fifo_wr_xfer_req,
    fifo_rd_clk,
    fifo_rd_en,
    fifo_rd_valid,
    fifo_rd_dout,
    fifo_rd_underflow,
    fifo_rd_xfer_req,
    dest_diag_level_bursts);
  input s_axi_aclk;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input [10:0]s_axi_awaddr;
  output s_axi_awready;
  input [2:0]s_axi_awprot;
  input s_axi_wvalid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  input s_axi_arvalid;
  input [10:0]s_axi_araddr;
  output s_axi_arready;
  input [2:0]s_axi_arprot;
  output s_axi_rvalid;
  input s_axi_rready;
  output [1:0]s_axi_rresp;
  output [31:0]s_axi_rdata;
  output irq;
  input m_dest_axi_aclk;
  input m_dest_axi_aresetn;
  output [30:0]m_dest_axi_awaddr;
  output [7:0]m_dest_axi_awlen;
  output [2:0]m_dest_axi_awsize;
  output [1:0]m_dest_axi_awburst;
  output [2:0]m_dest_axi_awprot;
  output [3:0]m_dest_axi_awcache;
  output m_dest_axi_awvalid;
  input m_dest_axi_awready;
  output [0:0]m_dest_axi_awid;
  output [0:0]m_dest_axi_awlock;
  output [127:0]m_dest_axi_wdata;
  output [15:0]m_dest_axi_wstrb;
  input m_dest_axi_wready;
  output m_dest_axi_wvalid;
  output m_dest_axi_wlast;
  output [0:0]m_dest_axi_wid;
  input m_dest_axi_bvalid;
  input [1:0]m_dest_axi_bresp;
  output m_dest_axi_bready;
  input [0:0]m_dest_axi_bid;
  output m_dest_axi_arvalid;
  output [30:0]m_dest_axi_araddr;
  output [7:0]m_dest_axi_arlen;
  output [2:0]m_dest_axi_arsize;
  output [1:0]m_dest_axi_arburst;
  output [3:0]m_dest_axi_arcache;
  output [2:0]m_dest_axi_arprot;
  input m_dest_axi_arready;
  input m_dest_axi_rvalid;
  input [1:0]m_dest_axi_rresp;
  input [127:0]m_dest_axi_rdata;
  output m_dest_axi_rready;
  output [0:0]m_dest_axi_arid;
  output [0:0]m_dest_axi_arlock;
  input [0:0]m_dest_axi_rid;
  input m_dest_axi_rlast;
  input m_src_axi_aclk;
  input m_src_axi_aresetn;
  input m_src_axi_arready;
  output m_src_axi_arvalid;
  output [30:0]m_src_axi_araddr;
  output [7:0]m_src_axi_arlen;
  output [2:0]m_src_axi_arsize;
  output [1:0]m_src_axi_arburst;
  output [2:0]m_src_axi_arprot;
  output [3:0]m_src_axi_arcache;
  output [0:0]m_src_axi_arid;
  output [0:0]m_src_axi_arlock;
  input [127:0]m_src_axi_rdata;
  output m_src_axi_rready;
  input m_src_axi_rvalid;
  input [1:0]m_src_axi_rresp;
  input [0:0]m_src_axi_rid;
  input m_src_axi_rlast;
  output m_src_axi_awvalid;
  output [30:0]m_src_axi_awaddr;
  output [7:0]m_src_axi_awlen;
  output [2:0]m_src_axi_awsize;
  output [1:0]m_src_axi_awburst;
  output [3:0]m_src_axi_awcache;
  output [2:0]m_src_axi_awprot;
  input m_src_axi_awready;
  output m_src_axi_wvalid;
  output [127:0]m_src_axi_wdata;
  output [15:0]m_src_axi_wstrb;
  output m_src_axi_wlast;
  input m_src_axi_wready;
  input m_src_axi_bvalid;
  input [1:0]m_src_axi_bresp;
  output m_src_axi_bready;
  output [0:0]m_src_axi_awid;
  output [0:0]m_src_axi_awlock;
  output [0:0]m_src_axi_wid;
  input [0:0]m_src_axi_bid;
  input s_axis_aclk;
  output s_axis_ready;
  input s_axis_valid;
  input [127:0]s_axis_data;
  input [15:0]s_axis_strb;
  input [15:0]s_axis_keep;
  input [0:0]s_axis_user;
  input [7:0]s_axis_id;
  input [3:0]s_axis_dest;
  input s_axis_last;
  output s_axis_xfer_req;
  input m_axis_aclk;
  input m_axis_ready;
  output m_axis_valid;
  output [127:0]m_axis_data;
  output [15:0]m_axis_strb;
  output [15:0]m_axis_keep;
  output [0:0]m_axis_user;
  output [7:0]m_axis_id;
  output [3:0]m_axis_dest;
  output m_axis_last;
  output m_axis_xfer_req;
  input fifo_wr_clk;
  input fifo_wr_en;
  input [127:0]fifo_wr_din;
  output fifo_wr_overflow;
  input fifo_wr_sync;
  output fifo_wr_xfer_req;
  input fifo_rd_clk;
  input fifo_rd_en;
  output fifo_rd_valid;
  output [127:0]fifo_rd_dout;
  output fifo_rd_underflow;
  output fifo_rd_xfer_req;
  output [7:0]dest_diag_level_bursts;

  wire \<const0> ;
  wire ctrl_enable;
  wire ctrl_pause;
  wire [30:4]data3;
  wire [27:2]dbg_ids0;
  wire [27:24]dbg_ids1;
  wire [11:2]dbg_status;
  wire i_regmap_n_1;
  wire i_regmap_n_76;
  wire i_regmap_n_77;
  wire [2:2]\i_regmap_request/p_3_in ;
  wire \i_regmap_request/p_5_in ;
  wire \i_regmap_request/up_bl_partial ;
  wire \i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg0 ;
  wire i_transfer_n_0;
  wire i_transfer_n_19;
  wire i_transfer_n_55;
  wire i_transfer_n_58;
  wire i_transfer_n_59;
  wire irq;
  wire m_dest_axi_aclk;
  wire [30:4]\^m_dest_axi_awaddr ;
  wire [7:0]m_dest_axi_awlen;
  wire m_dest_axi_awready;
  wire m_dest_axi_awvalid;
  wire m_dest_axi_bready;
  wire m_dest_axi_bvalid;
  wire [127:0]m_dest_axi_wdata;
  wire m_dest_axi_wlast;
  wire m_dest_axi_wready;
  wire [15:0]m_dest_axi_wstrb;
  wire m_dest_axi_wvalid;
  wire [11:0]measured_burst_length;
  wire p_0_in0_in;
  wire s_axi_aclk;
  wire [10:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [10:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire s_axis_aclk;
  wire [127:0]s_axis_data;
  wire s_axis_last;
  wire s_axis_ready;
  wire [0:0]s_axis_user;
  wire s_axis_valid;
  wire s_axis_xfer_req;
  wire [3:2]src_request_id;
  wire up_dma_last;
  wire up_dma_req_valid;
  wire [30:4]up_dma_src_address;
  wire [23:4]up_dma_x_length;
  wire up_eot;
  wire up_req_eot;
  wire up_response_ready;
  wire up_response_valid;

  assign dest_diag_level_bursts[7] = \<const0> ;
  assign dest_diag_level_bursts[6] = \<const0> ;
  assign dest_diag_level_bursts[5] = \<const0> ;
  assign dest_diag_level_bursts[4] = \<const0> ;
  assign dest_diag_level_bursts[3] = \<const0> ;
  assign dest_diag_level_bursts[2] = \<const0> ;
  assign dest_diag_level_bursts[1] = \<const0> ;
  assign dest_diag_level_bursts[0] = \<const0> ;
  assign fifo_rd_dout[127] = \<const0> ;
  assign fifo_rd_dout[126] = \<const0> ;
  assign fifo_rd_dout[125] = \<const0> ;
  assign fifo_rd_dout[124] = \<const0> ;
  assign fifo_rd_dout[123] = \<const0> ;
  assign fifo_rd_dout[122] = \<const0> ;
  assign fifo_rd_dout[121] = \<const0> ;
  assign fifo_rd_dout[120] = \<const0> ;
  assign fifo_rd_dout[119] = \<const0> ;
  assign fifo_rd_dout[118] = \<const0> ;
  assign fifo_rd_dout[117] = \<const0> ;
  assign fifo_rd_dout[116] = \<const0> ;
  assign fifo_rd_dout[115] = \<const0> ;
  assign fifo_rd_dout[114] = \<const0> ;
  assign fifo_rd_dout[113] = \<const0> ;
  assign fifo_rd_dout[112] = \<const0> ;
  assign fifo_rd_dout[111] = \<const0> ;
  assign fifo_rd_dout[110] = \<const0> ;
  assign fifo_rd_dout[109] = \<const0> ;
  assign fifo_rd_dout[108] = \<const0> ;
  assign fifo_rd_dout[107] = \<const0> ;
  assign fifo_rd_dout[106] = \<const0> ;
  assign fifo_rd_dout[105] = \<const0> ;
  assign fifo_rd_dout[104] = \<const0> ;
  assign fifo_rd_dout[103] = \<const0> ;
  assign fifo_rd_dout[102] = \<const0> ;
  assign fifo_rd_dout[101] = \<const0> ;
  assign fifo_rd_dout[100] = \<const0> ;
  assign fifo_rd_dout[99] = \<const0> ;
  assign fifo_rd_dout[98] = \<const0> ;
  assign fifo_rd_dout[97] = \<const0> ;
  assign fifo_rd_dout[96] = \<const0> ;
  assign fifo_rd_dout[95] = \<const0> ;
  assign fifo_rd_dout[94] = \<const0> ;
  assign fifo_rd_dout[93] = \<const0> ;
  assign fifo_rd_dout[92] = \<const0> ;
  assign fifo_rd_dout[91] = \<const0> ;
  assign fifo_rd_dout[90] = \<const0> ;
  assign fifo_rd_dout[89] = \<const0> ;
  assign fifo_rd_dout[88] = \<const0> ;
  assign fifo_rd_dout[87] = \<const0> ;
  assign fifo_rd_dout[86] = \<const0> ;
  assign fifo_rd_dout[85] = \<const0> ;
  assign fifo_rd_dout[84] = \<const0> ;
  assign fifo_rd_dout[83] = \<const0> ;
  assign fifo_rd_dout[82] = \<const0> ;
  assign fifo_rd_dout[81] = \<const0> ;
  assign fifo_rd_dout[80] = \<const0> ;
  assign fifo_rd_dout[79] = \<const0> ;
  assign fifo_rd_dout[78] = \<const0> ;
  assign fifo_rd_dout[77] = \<const0> ;
  assign fifo_rd_dout[76] = \<const0> ;
  assign fifo_rd_dout[75] = \<const0> ;
  assign fifo_rd_dout[74] = \<const0> ;
  assign fifo_rd_dout[73] = \<const0> ;
  assign fifo_rd_dout[72] = \<const0> ;
  assign fifo_rd_dout[71] = \<const0> ;
  assign fifo_rd_dout[70] = \<const0> ;
  assign fifo_rd_dout[69] = \<const0> ;
  assign fifo_rd_dout[68] = \<const0> ;
  assign fifo_rd_dout[67] = \<const0> ;
  assign fifo_rd_dout[66] = \<const0> ;
  assign fifo_rd_dout[65] = \<const0> ;
  assign fifo_rd_dout[64] = \<const0> ;
  assign fifo_rd_dout[63] = \<const0> ;
  assign fifo_rd_dout[62] = \<const0> ;
  assign fifo_rd_dout[61] = \<const0> ;
  assign fifo_rd_dout[60] = \<const0> ;
  assign fifo_rd_dout[59] = \<const0> ;
  assign fifo_rd_dout[58] = \<const0> ;
  assign fifo_rd_dout[57] = \<const0> ;
  assign fifo_rd_dout[56] = \<const0> ;
  assign fifo_rd_dout[55] = \<const0> ;
  assign fifo_rd_dout[54] = \<const0> ;
  assign fifo_rd_dout[53] = \<const0> ;
  assign fifo_rd_dout[52] = \<const0> ;
  assign fifo_rd_dout[51] = \<const0> ;
  assign fifo_rd_dout[50] = \<const0> ;
  assign fifo_rd_dout[49] = \<const0> ;
  assign fifo_rd_dout[48] = \<const0> ;
  assign fifo_rd_dout[47] = \<const0> ;
  assign fifo_rd_dout[46] = \<const0> ;
  assign fifo_rd_dout[45] = \<const0> ;
  assign fifo_rd_dout[44] = \<const0> ;
  assign fifo_rd_dout[43] = \<const0> ;
  assign fifo_rd_dout[42] = \<const0> ;
  assign fifo_rd_dout[41] = \<const0> ;
  assign fifo_rd_dout[40] = \<const0> ;
  assign fifo_rd_dout[39] = \<const0> ;
  assign fifo_rd_dout[38] = \<const0> ;
  assign fifo_rd_dout[37] = \<const0> ;
  assign fifo_rd_dout[36] = \<const0> ;
  assign fifo_rd_dout[35] = \<const0> ;
  assign fifo_rd_dout[34] = \<const0> ;
  assign fifo_rd_dout[33] = \<const0> ;
  assign fifo_rd_dout[32] = \<const0> ;
  assign fifo_rd_dout[31] = \<const0> ;
  assign fifo_rd_dout[30] = \<const0> ;
  assign fifo_rd_dout[29] = \<const0> ;
  assign fifo_rd_dout[28] = \<const0> ;
  assign fifo_rd_dout[27] = \<const0> ;
  assign fifo_rd_dout[26] = \<const0> ;
  assign fifo_rd_dout[25] = \<const0> ;
  assign fifo_rd_dout[24] = \<const0> ;
  assign fifo_rd_dout[23] = \<const0> ;
  assign fifo_rd_dout[22] = \<const0> ;
  assign fifo_rd_dout[21] = \<const0> ;
  assign fifo_rd_dout[20] = \<const0> ;
  assign fifo_rd_dout[19] = \<const0> ;
  assign fifo_rd_dout[18] = \<const0> ;
  assign fifo_rd_dout[17] = \<const0> ;
  assign fifo_rd_dout[16] = \<const0> ;
  assign fifo_rd_dout[15] = \<const0> ;
  assign fifo_rd_dout[14] = \<const0> ;
  assign fifo_rd_dout[13] = \<const0> ;
  assign fifo_rd_dout[12] = \<const0> ;
  assign fifo_rd_dout[11] = \<const0> ;
  assign fifo_rd_dout[10] = \<const0> ;
  assign fifo_rd_dout[9] = \<const0> ;
  assign fifo_rd_dout[8] = \<const0> ;
  assign fifo_rd_dout[7] = \<const0> ;
  assign fifo_rd_dout[6] = \<const0> ;
  assign fifo_rd_dout[5] = \<const0> ;
  assign fifo_rd_dout[4] = \<const0> ;
  assign fifo_rd_dout[3] = \<const0> ;
  assign fifo_rd_dout[2] = \<const0> ;
  assign fifo_rd_dout[1] = \<const0> ;
  assign fifo_rd_dout[0] = \<const0> ;
  assign fifo_rd_underflow = \<const0> ;
  assign fifo_rd_valid = \<const0> ;
  assign fifo_rd_xfer_req = \<const0> ;
  assign fifo_wr_overflow = \<const0> ;
  assign fifo_wr_xfer_req = \<const0> ;
  assign m_axis_data[127] = \<const0> ;
  assign m_axis_data[126] = \<const0> ;
  assign m_axis_data[125] = \<const0> ;
  assign m_axis_data[124] = \<const0> ;
  assign m_axis_data[123] = \<const0> ;
  assign m_axis_data[122] = \<const0> ;
  assign m_axis_data[121] = \<const0> ;
  assign m_axis_data[120] = \<const0> ;
  assign m_axis_data[119] = \<const0> ;
  assign m_axis_data[118] = \<const0> ;
  assign m_axis_data[117] = \<const0> ;
  assign m_axis_data[116] = \<const0> ;
  assign m_axis_data[115] = \<const0> ;
  assign m_axis_data[114] = \<const0> ;
  assign m_axis_data[113] = \<const0> ;
  assign m_axis_data[112] = \<const0> ;
  assign m_axis_data[111] = \<const0> ;
  assign m_axis_data[110] = \<const0> ;
  assign m_axis_data[109] = \<const0> ;
  assign m_axis_data[108] = \<const0> ;
  assign m_axis_data[107] = \<const0> ;
  assign m_axis_data[106] = \<const0> ;
  assign m_axis_data[105] = \<const0> ;
  assign m_axis_data[104] = \<const0> ;
  assign m_axis_data[103] = \<const0> ;
  assign m_axis_data[102] = \<const0> ;
  assign m_axis_data[101] = \<const0> ;
  assign m_axis_data[100] = \<const0> ;
  assign m_axis_data[99] = \<const0> ;
  assign m_axis_data[98] = \<const0> ;
  assign m_axis_data[97] = \<const0> ;
  assign m_axis_data[96] = \<const0> ;
  assign m_axis_data[95] = \<const0> ;
  assign m_axis_data[94] = \<const0> ;
  assign m_axis_data[93] = \<const0> ;
  assign m_axis_data[92] = \<const0> ;
  assign m_axis_data[91] = \<const0> ;
  assign m_axis_data[90] = \<const0> ;
  assign m_axis_data[89] = \<const0> ;
  assign m_axis_data[88] = \<const0> ;
  assign m_axis_data[87] = \<const0> ;
  assign m_axis_data[86] = \<const0> ;
  assign m_axis_data[85] = \<const0> ;
  assign m_axis_data[84] = \<const0> ;
  assign m_axis_data[83] = \<const0> ;
  assign m_axis_data[82] = \<const0> ;
  assign m_axis_data[81] = \<const0> ;
  assign m_axis_data[80] = \<const0> ;
  assign m_axis_data[79] = \<const0> ;
  assign m_axis_data[78] = \<const0> ;
  assign m_axis_data[77] = \<const0> ;
  assign m_axis_data[76] = \<const0> ;
  assign m_axis_data[75] = \<const0> ;
  assign m_axis_data[74] = \<const0> ;
  assign m_axis_data[73] = \<const0> ;
  assign m_axis_data[72] = \<const0> ;
  assign m_axis_data[71] = \<const0> ;
  assign m_axis_data[70] = \<const0> ;
  assign m_axis_data[69] = \<const0> ;
  assign m_axis_data[68] = \<const0> ;
  assign m_axis_data[67] = \<const0> ;
  assign m_axis_data[66] = \<const0> ;
  assign m_axis_data[65] = \<const0> ;
  assign m_axis_data[64] = \<const0> ;
  assign m_axis_data[63] = \<const0> ;
  assign m_axis_data[62] = \<const0> ;
  assign m_axis_data[61] = \<const0> ;
  assign m_axis_data[60] = \<const0> ;
  assign m_axis_data[59] = \<const0> ;
  assign m_axis_data[58] = \<const0> ;
  assign m_axis_data[57] = \<const0> ;
  assign m_axis_data[56] = \<const0> ;
  assign m_axis_data[55] = \<const0> ;
  assign m_axis_data[54] = \<const0> ;
  assign m_axis_data[53] = \<const0> ;
  assign m_axis_data[52] = \<const0> ;
  assign m_axis_data[51] = \<const0> ;
  assign m_axis_data[50] = \<const0> ;
  assign m_axis_data[49] = \<const0> ;
  assign m_axis_data[48] = \<const0> ;
  assign m_axis_data[47] = \<const0> ;
  assign m_axis_data[46] = \<const0> ;
  assign m_axis_data[45] = \<const0> ;
  assign m_axis_data[44] = \<const0> ;
  assign m_axis_data[43] = \<const0> ;
  assign m_axis_data[42] = \<const0> ;
  assign m_axis_data[41] = \<const0> ;
  assign m_axis_data[40] = \<const0> ;
  assign m_axis_data[39] = \<const0> ;
  assign m_axis_data[38] = \<const0> ;
  assign m_axis_data[37] = \<const0> ;
  assign m_axis_data[36] = \<const0> ;
  assign m_axis_data[35] = \<const0> ;
  assign m_axis_data[34] = \<const0> ;
  assign m_axis_data[33] = \<const0> ;
  assign m_axis_data[32] = \<const0> ;
  assign m_axis_data[31] = \<const0> ;
  assign m_axis_data[30] = \<const0> ;
  assign m_axis_data[29] = \<const0> ;
  assign m_axis_data[28] = \<const0> ;
  assign m_axis_data[27] = \<const0> ;
  assign m_axis_data[26] = \<const0> ;
  assign m_axis_data[25] = \<const0> ;
  assign m_axis_data[24] = \<const0> ;
  assign m_axis_data[23] = \<const0> ;
  assign m_axis_data[22] = \<const0> ;
  assign m_axis_data[21] = \<const0> ;
  assign m_axis_data[20] = \<const0> ;
  assign m_axis_data[19] = \<const0> ;
  assign m_axis_data[18] = \<const0> ;
  assign m_axis_data[17] = \<const0> ;
  assign m_axis_data[16] = \<const0> ;
  assign m_axis_data[15] = \<const0> ;
  assign m_axis_data[14] = \<const0> ;
  assign m_axis_data[13] = \<const0> ;
  assign m_axis_data[12] = \<const0> ;
  assign m_axis_data[11] = \<const0> ;
  assign m_axis_data[10] = \<const0> ;
  assign m_axis_data[9] = \<const0> ;
  assign m_axis_data[8] = \<const0> ;
  assign m_axis_data[7] = \<const0> ;
  assign m_axis_data[6] = \<const0> ;
  assign m_axis_data[5] = \<const0> ;
  assign m_axis_data[4] = \<const0> ;
  assign m_axis_data[3] = \<const0> ;
  assign m_axis_data[2] = \<const0> ;
  assign m_axis_data[1] = \<const0> ;
  assign m_axis_data[0] = \<const0> ;
  assign m_axis_dest[3] = \<const0> ;
  assign m_axis_dest[2] = \<const0> ;
  assign m_axis_dest[1] = \<const0> ;
  assign m_axis_dest[0] = \<const0> ;
  assign m_axis_id[7] = \<const0> ;
  assign m_axis_id[6] = \<const0> ;
  assign m_axis_id[5] = \<const0> ;
  assign m_axis_id[4] = \<const0> ;
  assign m_axis_id[3] = \<const0> ;
  assign m_axis_id[2] = \<const0> ;
  assign m_axis_id[1] = \<const0> ;
  assign m_axis_id[0] = \<const0> ;
  assign m_axis_keep[15] = \<const0> ;
  assign m_axis_keep[14] = \<const0> ;
  assign m_axis_keep[13] = \<const0> ;
  assign m_axis_keep[12] = \<const0> ;
  assign m_axis_keep[11] = \<const0> ;
  assign m_axis_keep[10] = \<const0> ;
  assign m_axis_keep[9] = \<const0> ;
  assign m_axis_keep[8] = \<const0> ;
  assign m_axis_keep[7] = \<const0> ;
  assign m_axis_keep[6] = \<const0> ;
  assign m_axis_keep[5] = \<const0> ;
  assign m_axis_keep[4] = \<const0> ;
  assign m_axis_keep[3] = \<const0> ;
  assign m_axis_keep[2] = \<const0> ;
  assign m_axis_keep[1] = \<const0> ;
  assign m_axis_keep[0] = \<const0> ;
  assign m_axis_last = \<const0> ;
  assign m_axis_strb[15] = \<const0> ;
  assign m_axis_strb[14] = \<const0> ;
  assign m_axis_strb[13] = \<const0> ;
  assign m_axis_strb[12] = \<const0> ;
  assign m_axis_strb[11] = \<const0> ;
  assign m_axis_strb[10] = \<const0> ;
  assign m_axis_strb[9] = \<const0> ;
  assign m_axis_strb[8] = \<const0> ;
  assign m_axis_strb[7] = \<const0> ;
  assign m_axis_strb[6] = \<const0> ;
  assign m_axis_strb[5] = \<const0> ;
  assign m_axis_strb[4] = \<const0> ;
  assign m_axis_strb[3] = \<const0> ;
  assign m_axis_strb[2] = \<const0> ;
  assign m_axis_strb[1] = \<const0> ;
  assign m_axis_strb[0] = \<const0> ;
  assign m_axis_user[0] = \<const0> ;
  assign m_axis_valid = \<const0> ;
  assign m_axis_xfer_req = \<const0> ;
  assign m_dest_axi_araddr[30] = \<const0> ;
  assign m_dest_axi_araddr[29] = \<const0> ;
  assign m_dest_axi_araddr[28] = \<const0> ;
  assign m_dest_axi_araddr[27] = \<const0> ;
  assign m_dest_axi_araddr[26] = \<const0> ;
  assign m_dest_axi_araddr[25] = \<const0> ;
  assign m_dest_axi_araddr[24] = \<const0> ;
  assign m_dest_axi_araddr[23] = \<const0> ;
  assign m_dest_axi_araddr[22] = \<const0> ;
  assign m_dest_axi_araddr[21] = \<const0> ;
  assign m_dest_axi_araddr[20] = \<const0> ;
  assign m_dest_axi_araddr[19] = \<const0> ;
  assign m_dest_axi_araddr[18] = \<const0> ;
  assign m_dest_axi_araddr[17] = \<const0> ;
  assign m_dest_axi_araddr[16] = \<const0> ;
  assign m_dest_axi_araddr[15] = \<const0> ;
  assign m_dest_axi_araddr[14] = \<const0> ;
  assign m_dest_axi_araddr[13] = \<const0> ;
  assign m_dest_axi_araddr[12] = \<const0> ;
  assign m_dest_axi_araddr[11] = \<const0> ;
  assign m_dest_axi_araddr[10] = \<const0> ;
  assign m_dest_axi_araddr[9] = \<const0> ;
  assign m_dest_axi_araddr[8] = \<const0> ;
  assign m_dest_axi_araddr[7] = \<const0> ;
  assign m_dest_axi_araddr[6] = \<const0> ;
  assign m_dest_axi_araddr[5] = \<const0> ;
  assign m_dest_axi_araddr[4] = \<const0> ;
  assign m_dest_axi_araddr[3] = \<const0> ;
  assign m_dest_axi_araddr[2] = \<const0> ;
  assign m_dest_axi_araddr[1] = \<const0> ;
  assign m_dest_axi_araddr[0] = \<const0> ;
  assign m_dest_axi_arburst[1] = \<const0> ;
  assign m_dest_axi_arburst[0] = \<const0> ;
  assign m_dest_axi_arcache[3] = \<const0> ;
  assign m_dest_axi_arcache[2] = \<const0> ;
  assign m_dest_axi_arcache[1] = \<const0> ;
  assign m_dest_axi_arcache[0] = \<const0> ;
  assign m_dest_axi_arid[0] = \<const0> ;
  assign m_dest_axi_arlen[7] = \<const0> ;
  assign m_dest_axi_arlen[6] = \<const0> ;
  assign m_dest_axi_arlen[5] = \<const0> ;
  assign m_dest_axi_arlen[4] = \<const0> ;
  assign m_dest_axi_arlen[3] = \<const0> ;
  assign m_dest_axi_arlen[2] = \<const0> ;
  assign m_dest_axi_arlen[1] = \<const0> ;
  assign m_dest_axi_arlen[0] = \<const0> ;
  assign m_dest_axi_arlock[0] = \<const0> ;
  assign m_dest_axi_arprot[2] = \<const0> ;
  assign m_dest_axi_arprot[1] = \<const0> ;
  assign m_dest_axi_arprot[0] = \<const0> ;
  assign m_dest_axi_arsize[2] = \<const0> ;
  assign m_dest_axi_arsize[1] = \<const0> ;
  assign m_dest_axi_arsize[0] = \<const0> ;
  assign m_dest_axi_arvalid = \<const0> ;
  assign m_dest_axi_awaddr[30:4] = \^m_dest_axi_awaddr [30:4];
  assign m_dest_axi_awaddr[3] = \<const0> ;
  assign m_dest_axi_awaddr[2] = \<const0> ;
  assign m_dest_axi_awaddr[1] = \<const0> ;
  assign m_dest_axi_awaddr[0] = \<const0> ;
  assign m_dest_axi_awburst[1] = \<const0> ;
  assign m_dest_axi_awburst[0] = \<const0> ;
  assign m_dest_axi_awcache[3] = \<const0> ;
  assign m_dest_axi_awcache[2] = \<const0> ;
  assign m_dest_axi_awcache[1] = \<const0> ;
  assign m_dest_axi_awcache[0] = \<const0> ;
  assign m_dest_axi_awid[0] = \<const0> ;
  assign m_dest_axi_awlock[0] = \<const0> ;
  assign m_dest_axi_awprot[2] = \<const0> ;
  assign m_dest_axi_awprot[1] = \<const0> ;
  assign m_dest_axi_awprot[0] = \<const0> ;
  assign m_dest_axi_awsize[2] = \<const0> ;
  assign m_dest_axi_awsize[1] = \<const0> ;
  assign m_dest_axi_awsize[0] = \<const0> ;
  assign m_dest_axi_rready = \<const0> ;
  assign m_dest_axi_wid[0] = \<const0> ;
  assign m_src_axi_araddr[30] = \<const0> ;
  assign m_src_axi_araddr[29] = \<const0> ;
  assign m_src_axi_araddr[28] = \<const0> ;
  assign m_src_axi_araddr[27] = \<const0> ;
  assign m_src_axi_araddr[26] = \<const0> ;
  assign m_src_axi_araddr[25] = \<const0> ;
  assign m_src_axi_araddr[24] = \<const0> ;
  assign m_src_axi_araddr[23] = \<const0> ;
  assign m_src_axi_araddr[22] = \<const0> ;
  assign m_src_axi_araddr[21] = \<const0> ;
  assign m_src_axi_araddr[20] = \<const0> ;
  assign m_src_axi_araddr[19] = \<const0> ;
  assign m_src_axi_araddr[18] = \<const0> ;
  assign m_src_axi_araddr[17] = \<const0> ;
  assign m_src_axi_araddr[16] = \<const0> ;
  assign m_src_axi_araddr[15] = \<const0> ;
  assign m_src_axi_araddr[14] = \<const0> ;
  assign m_src_axi_araddr[13] = \<const0> ;
  assign m_src_axi_araddr[12] = \<const0> ;
  assign m_src_axi_araddr[11] = \<const0> ;
  assign m_src_axi_araddr[10] = \<const0> ;
  assign m_src_axi_araddr[9] = \<const0> ;
  assign m_src_axi_araddr[8] = \<const0> ;
  assign m_src_axi_araddr[7] = \<const0> ;
  assign m_src_axi_araddr[6] = \<const0> ;
  assign m_src_axi_araddr[5] = \<const0> ;
  assign m_src_axi_araddr[4] = \<const0> ;
  assign m_src_axi_araddr[3] = \<const0> ;
  assign m_src_axi_araddr[2] = \<const0> ;
  assign m_src_axi_araddr[1] = \<const0> ;
  assign m_src_axi_araddr[0] = \<const0> ;
  assign m_src_axi_arburst[1] = \<const0> ;
  assign m_src_axi_arburst[0] = \<const0> ;
  assign m_src_axi_arcache[3] = \<const0> ;
  assign m_src_axi_arcache[2] = \<const0> ;
  assign m_src_axi_arcache[1] = \<const0> ;
  assign m_src_axi_arcache[0] = \<const0> ;
  assign m_src_axi_arid[0] = \<const0> ;
  assign m_src_axi_arlen[7] = \<const0> ;
  assign m_src_axi_arlen[6] = \<const0> ;
  assign m_src_axi_arlen[5] = \<const0> ;
  assign m_src_axi_arlen[4] = \<const0> ;
  assign m_src_axi_arlen[3] = \<const0> ;
  assign m_src_axi_arlen[2] = \<const0> ;
  assign m_src_axi_arlen[1] = \<const0> ;
  assign m_src_axi_arlen[0] = \<const0> ;
  assign m_src_axi_arlock[0] = \<const0> ;
  assign m_src_axi_arprot[2] = \<const0> ;
  assign m_src_axi_arprot[1] = \<const0> ;
  assign m_src_axi_arprot[0] = \<const0> ;
  assign m_src_axi_arsize[2] = \<const0> ;
  assign m_src_axi_arsize[1] = \<const0> ;
  assign m_src_axi_arsize[0] = \<const0> ;
  assign m_src_axi_arvalid = \<const0> ;
  assign m_src_axi_awaddr[30] = \<const0> ;
  assign m_src_axi_awaddr[29] = \<const0> ;
  assign m_src_axi_awaddr[28] = \<const0> ;
  assign m_src_axi_awaddr[27] = \<const0> ;
  assign m_src_axi_awaddr[26] = \<const0> ;
  assign m_src_axi_awaddr[25] = \<const0> ;
  assign m_src_axi_awaddr[24] = \<const0> ;
  assign m_src_axi_awaddr[23] = \<const0> ;
  assign m_src_axi_awaddr[22] = \<const0> ;
  assign m_src_axi_awaddr[21] = \<const0> ;
  assign m_src_axi_awaddr[20] = \<const0> ;
  assign m_src_axi_awaddr[19] = \<const0> ;
  assign m_src_axi_awaddr[18] = \<const0> ;
  assign m_src_axi_awaddr[17] = \<const0> ;
  assign m_src_axi_awaddr[16] = \<const0> ;
  assign m_src_axi_awaddr[15] = \<const0> ;
  assign m_src_axi_awaddr[14] = \<const0> ;
  assign m_src_axi_awaddr[13] = \<const0> ;
  assign m_src_axi_awaddr[12] = \<const0> ;
  assign m_src_axi_awaddr[11] = \<const0> ;
  assign m_src_axi_awaddr[10] = \<const0> ;
  assign m_src_axi_awaddr[9] = \<const0> ;
  assign m_src_axi_awaddr[8] = \<const0> ;
  assign m_src_axi_awaddr[7] = \<const0> ;
  assign m_src_axi_awaddr[6] = \<const0> ;
  assign m_src_axi_awaddr[5] = \<const0> ;
  assign m_src_axi_awaddr[4] = \<const0> ;
  assign m_src_axi_awaddr[3] = \<const0> ;
  assign m_src_axi_awaddr[2] = \<const0> ;
  assign m_src_axi_awaddr[1] = \<const0> ;
  assign m_src_axi_awaddr[0] = \<const0> ;
  assign m_src_axi_awburst[1] = \<const0> ;
  assign m_src_axi_awburst[0] = \<const0> ;
  assign m_src_axi_awcache[3] = \<const0> ;
  assign m_src_axi_awcache[2] = \<const0> ;
  assign m_src_axi_awcache[1] = \<const0> ;
  assign m_src_axi_awcache[0] = \<const0> ;
  assign m_src_axi_awid[0] = \<const0> ;
  assign m_src_axi_awlen[7] = \<const0> ;
  assign m_src_axi_awlen[6] = \<const0> ;
  assign m_src_axi_awlen[5] = \<const0> ;
  assign m_src_axi_awlen[4] = \<const0> ;
  assign m_src_axi_awlen[3] = \<const0> ;
  assign m_src_axi_awlen[2] = \<const0> ;
  assign m_src_axi_awlen[1] = \<const0> ;
  assign m_src_axi_awlen[0] = \<const0> ;
  assign m_src_axi_awlock[0] = \<const0> ;
  assign m_src_axi_awprot[2] = \<const0> ;
  assign m_src_axi_awprot[1] = \<const0> ;
  assign m_src_axi_awprot[0] = \<const0> ;
  assign m_src_axi_awsize[2] = \<const0> ;
  assign m_src_axi_awsize[1] = \<const0> ;
  assign m_src_axi_awsize[0] = \<const0> ;
  assign m_src_axi_awvalid = \<const0> ;
  assign m_src_axi_bready = \<const0> ;
  assign m_src_axi_rready = \<const0> ;
  assign m_src_axi_wdata[127] = \<const0> ;
  assign m_src_axi_wdata[126] = \<const0> ;
  assign m_src_axi_wdata[125] = \<const0> ;
  assign m_src_axi_wdata[124] = \<const0> ;
  assign m_src_axi_wdata[123] = \<const0> ;
  assign m_src_axi_wdata[122] = \<const0> ;
  assign m_src_axi_wdata[121] = \<const0> ;
  assign m_src_axi_wdata[120] = \<const0> ;
  assign m_src_axi_wdata[119] = \<const0> ;
  assign m_src_axi_wdata[118] = \<const0> ;
  assign m_src_axi_wdata[117] = \<const0> ;
  assign m_src_axi_wdata[116] = \<const0> ;
  assign m_src_axi_wdata[115] = \<const0> ;
  assign m_src_axi_wdata[114] = \<const0> ;
  assign m_src_axi_wdata[113] = \<const0> ;
  assign m_src_axi_wdata[112] = \<const0> ;
  assign m_src_axi_wdata[111] = \<const0> ;
  assign m_src_axi_wdata[110] = \<const0> ;
  assign m_src_axi_wdata[109] = \<const0> ;
  assign m_src_axi_wdata[108] = \<const0> ;
  assign m_src_axi_wdata[107] = \<const0> ;
  assign m_src_axi_wdata[106] = \<const0> ;
  assign m_src_axi_wdata[105] = \<const0> ;
  assign m_src_axi_wdata[104] = \<const0> ;
  assign m_src_axi_wdata[103] = \<const0> ;
  assign m_src_axi_wdata[102] = \<const0> ;
  assign m_src_axi_wdata[101] = \<const0> ;
  assign m_src_axi_wdata[100] = \<const0> ;
  assign m_src_axi_wdata[99] = \<const0> ;
  assign m_src_axi_wdata[98] = \<const0> ;
  assign m_src_axi_wdata[97] = \<const0> ;
  assign m_src_axi_wdata[96] = \<const0> ;
  assign m_src_axi_wdata[95] = \<const0> ;
  assign m_src_axi_wdata[94] = \<const0> ;
  assign m_src_axi_wdata[93] = \<const0> ;
  assign m_src_axi_wdata[92] = \<const0> ;
  assign m_src_axi_wdata[91] = \<const0> ;
  assign m_src_axi_wdata[90] = \<const0> ;
  assign m_src_axi_wdata[89] = \<const0> ;
  assign m_src_axi_wdata[88] = \<const0> ;
  assign m_src_axi_wdata[87] = \<const0> ;
  assign m_src_axi_wdata[86] = \<const0> ;
  assign m_src_axi_wdata[85] = \<const0> ;
  assign m_src_axi_wdata[84] = \<const0> ;
  assign m_src_axi_wdata[83] = \<const0> ;
  assign m_src_axi_wdata[82] = \<const0> ;
  assign m_src_axi_wdata[81] = \<const0> ;
  assign m_src_axi_wdata[80] = \<const0> ;
  assign m_src_axi_wdata[79] = \<const0> ;
  assign m_src_axi_wdata[78] = \<const0> ;
  assign m_src_axi_wdata[77] = \<const0> ;
  assign m_src_axi_wdata[76] = \<const0> ;
  assign m_src_axi_wdata[75] = \<const0> ;
  assign m_src_axi_wdata[74] = \<const0> ;
  assign m_src_axi_wdata[73] = \<const0> ;
  assign m_src_axi_wdata[72] = \<const0> ;
  assign m_src_axi_wdata[71] = \<const0> ;
  assign m_src_axi_wdata[70] = \<const0> ;
  assign m_src_axi_wdata[69] = \<const0> ;
  assign m_src_axi_wdata[68] = \<const0> ;
  assign m_src_axi_wdata[67] = \<const0> ;
  assign m_src_axi_wdata[66] = \<const0> ;
  assign m_src_axi_wdata[65] = \<const0> ;
  assign m_src_axi_wdata[64] = \<const0> ;
  assign m_src_axi_wdata[63] = \<const0> ;
  assign m_src_axi_wdata[62] = \<const0> ;
  assign m_src_axi_wdata[61] = \<const0> ;
  assign m_src_axi_wdata[60] = \<const0> ;
  assign m_src_axi_wdata[59] = \<const0> ;
  assign m_src_axi_wdata[58] = \<const0> ;
  assign m_src_axi_wdata[57] = \<const0> ;
  assign m_src_axi_wdata[56] = \<const0> ;
  assign m_src_axi_wdata[55] = \<const0> ;
  assign m_src_axi_wdata[54] = \<const0> ;
  assign m_src_axi_wdata[53] = \<const0> ;
  assign m_src_axi_wdata[52] = \<const0> ;
  assign m_src_axi_wdata[51] = \<const0> ;
  assign m_src_axi_wdata[50] = \<const0> ;
  assign m_src_axi_wdata[49] = \<const0> ;
  assign m_src_axi_wdata[48] = \<const0> ;
  assign m_src_axi_wdata[47] = \<const0> ;
  assign m_src_axi_wdata[46] = \<const0> ;
  assign m_src_axi_wdata[45] = \<const0> ;
  assign m_src_axi_wdata[44] = \<const0> ;
  assign m_src_axi_wdata[43] = \<const0> ;
  assign m_src_axi_wdata[42] = \<const0> ;
  assign m_src_axi_wdata[41] = \<const0> ;
  assign m_src_axi_wdata[40] = \<const0> ;
  assign m_src_axi_wdata[39] = \<const0> ;
  assign m_src_axi_wdata[38] = \<const0> ;
  assign m_src_axi_wdata[37] = \<const0> ;
  assign m_src_axi_wdata[36] = \<const0> ;
  assign m_src_axi_wdata[35] = \<const0> ;
  assign m_src_axi_wdata[34] = \<const0> ;
  assign m_src_axi_wdata[33] = \<const0> ;
  assign m_src_axi_wdata[32] = \<const0> ;
  assign m_src_axi_wdata[31] = \<const0> ;
  assign m_src_axi_wdata[30] = \<const0> ;
  assign m_src_axi_wdata[29] = \<const0> ;
  assign m_src_axi_wdata[28] = \<const0> ;
  assign m_src_axi_wdata[27] = \<const0> ;
  assign m_src_axi_wdata[26] = \<const0> ;
  assign m_src_axi_wdata[25] = \<const0> ;
  assign m_src_axi_wdata[24] = \<const0> ;
  assign m_src_axi_wdata[23] = \<const0> ;
  assign m_src_axi_wdata[22] = \<const0> ;
  assign m_src_axi_wdata[21] = \<const0> ;
  assign m_src_axi_wdata[20] = \<const0> ;
  assign m_src_axi_wdata[19] = \<const0> ;
  assign m_src_axi_wdata[18] = \<const0> ;
  assign m_src_axi_wdata[17] = \<const0> ;
  assign m_src_axi_wdata[16] = \<const0> ;
  assign m_src_axi_wdata[15] = \<const0> ;
  assign m_src_axi_wdata[14] = \<const0> ;
  assign m_src_axi_wdata[13] = \<const0> ;
  assign m_src_axi_wdata[12] = \<const0> ;
  assign m_src_axi_wdata[11] = \<const0> ;
  assign m_src_axi_wdata[10] = \<const0> ;
  assign m_src_axi_wdata[9] = \<const0> ;
  assign m_src_axi_wdata[8] = \<const0> ;
  assign m_src_axi_wdata[7] = \<const0> ;
  assign m_src_axi_wdata[6] = \<const0> ;
  assign m_src_axi_wdata[5] = \<const0> ;
  assign m_src_axi_wdata[4] = \<const0> ;
  assign m_src_axi_wdata[3] = \<const0> ;
  assign m_src_axi_wdata[2] = \<const0> ;
  assign m_src_axi_wdata[1] = \<const0> ;
  assign m_src_axi_wdata[0] = \<const0> ;
  assign m_src_axi_wid[0] = \<const0> ;
  assign m_src_axi_wlast = \<const0> ;
  assign m_src_axi_wstrb[15] = \<const0> ;
  assign m_src_axi_wstrb[14] = \<const0> ;
  assign m_src_axi_wstrb[13] = \<const0> ;
  assign m_src_axi_wstrb[12] = \<const0> ;
  assign m_src_axi_wstrb[11] = \<const0> ;
  assign m_src_axi_wstrb[10] = \<const0> ;
  assign m_src_axi_wstrb[9] = \<const0> ;
  assign m_src_axi_wstrb[8] = \<const0> ;
  assign m_src_axi_wstrb[7] = \<const0> ;
  assign m_src_axi_wstrb[6] = \<const0> ;
  assign m_src_axi_wstrb[5] = \<const0> ;
  assign m_src_axi_wstrb[4] = \<const0> ;
  assign m_src_axi_wstrb[3] = \<const0> ;
  assign m_src_axi_wstrb[2] = \<const0> ;
  assign m_src_axi_wstrb[1] = \<const0> ;
  assign m_src_axi_wstrb[0] = \<const0> ;
  assign m_src_axi_wvalid = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap i_regmap
       (.D({data3,up_dma_src_address,up_dma_x_length[11:4],up_dma_last}),
        .Q(i_transfer_n_0),
        .ctrl_enable(ctrl_enable),
        .ctrl_pause(ctrl_pause),
        .dbg_ids0({dbg_ids0[27:24],dbg_ids0[17:16],dbg_ids0[11],dbg_ids0[9:8],dbg_ids0[3:2]}),
        .dbg_ids1(dbg_ids1),
        .dbg_status({dbg_status[11],dbg_status[6:4],dbg_status[2]}),
        .irq(irq),
        .m_dest_axi_awaddr(\^m_dest_axi_awaddr ),
        .p_3_in(\i_regmap_request/p_3_in ),
        .p_5_in(\i_regmap_request/p_5_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[10:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(i_regmap_n_1),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[10:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .src_request_id(src_request_id),
        .up_axi_rvalid_int_reg(s_axi_rvalid),
        .up_bl_partial(\i_regmap_request/up_bl_partial ),
        .up_dma_req_valid(up_dma_req_valid),
        .\up_dma_x_length_reg[23] (up_dma_x_length[23:12]),
        .up_eot(up_eot),
        .\up_measured_transfer_length_reg[11] (measured_burst_length),
        .\up_raddr_int_reg[1] (i_regmap_n_77),
        .\up_raddr_int_reg[2] (i_regmap_n_76),
        .\up_rdata_reg[0]_0 (i_transfer_n_55),
        .\up_rdata_reg[10]_0 (i_transfer_n_59),
        .\up_rdata_reg[19]_0 ({i_transfer_n_19,p_0_in0_in}),
        .\up_rdata_reg[1]_0 (i_transfer_n_58),
        .up_req_eot(up_req_eot),
        .up_response_ready(up_response_ready),
        .up_response_valid(up_response_valid),
        .\zerodeep.cdc_sync_fifo_ram_reg0 (\i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_transfer i_transfer
       (.D({data3,up_dma_src_address,up_dma_x_length[11:4],up_dma_last}),
        .Q(i_transfer_n_0),
        .SR(i_regmap_n_1),
        .active_reg(s_axis_xfer_req),
        .addr_valid_reg(m_dest_axi_awvalid),
        .\cdc_sync_stage2_reg[3] (src_request_id),
        .ctrl_enable(ctrl_enable),
        .ctrl_pause(ctrl_pause),
        .\cur_burst_length_reg[11] (up_dma_x_length[23:12]),
        .dbg_ids1(dbg_ids1),
        .\dest_id_reg[3] ({i_transfer_n_19,p_0_in0_in}),
        .\fwd_data_reg[144] ({m_dest_axi_wlast,m_dest_axi_wdata}),
        .fwd_valid_reg(m_dest_axi_wvalid),
        .\id_reg[2] (i_transfer_n_59),
        .\id_reg[3] ({dbg_ids0[27:24],dbg_ids0[17:16],dbg_ids0[11],dbg_ids0[9:8],dbg_ids0[3:2]}),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .m_dest_axi_awaddr(\^m_dest_axi_awaddr ),
        .m_dest_axi_awlen(m_dest_axi_awlen),
        .m_dest_axi_awready(m_dest_axi_awready),
        .m_dest_axi_bready(m_dest_axi_bready),
        .m_dest_axi_bvalid(m_dest_axi_bvalid),
        .m_dest_axi_wready(m_dest_axi_wready),
        .m_dest_axi_wstrb(m_dest_axi_wstrb),
        .\measured_burst_length_reg[11] (measured_burst_length),
        .needs_reset_reg({dbg_status[11],dbg_status[6:4],dbg_status[2]}),
        .p_3_in(\i_regmap_request/p_3_in ),
        .p_5_in(\i_regmap_request/p_5_in ),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_data(s_axis_data),
        .s_axis_last(s_axis_last),
        .s_axis_ready(s_axis_ready),
        .s_axis_user(s_axis_user),
        .s_axis_valid(s_axis_valid),
        .\src_id_reg[0] (i_transfer_n_55),
        .\src_id_reg[1] (i_transfer_n_58),
        .up_bl_partial(\i_regmap_request/up_bl_partial ),
        .up_dma_req_valid(up_dma_req_valid),
        .up_eot(up_eot),
        .\up_rdata_reg[0] (i_regmap_n_77),
        .\up_rdata_reg[0]_0 (i_regmap_n_76),
        .up_req_eot(up_req_eot),
        .up_response_ready(up_response_ready),
        .up_response_valid(up_response_valid),
        .\zerodeep.cdc_sync_fifo_ram_reg0 (\i_request_arb/i_src_req_fifo/zerodeep.cdc_sync_fifo_ram_reg0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_burst_memory
   (dest_burst_info_write,
    dest_fifo_valid,
    dest_mem_data_last,
    \src_id_reg[0]_0 ,
    \src_id_reg[1]_0 ,
    \cdc_sync_stage2_reg[0] ,
    \src_id_reg[3]_0 ,
    \dest_burst_len_data_reg[12]_0 ,
    src_throttler_enabled_reg,
    \dest_id_reg[3]_0 ,
    doutb,
    Q,
    m_dest_axi_aclk,
    s_axis_aclk,
    src_last_beat,
    DIE,
    dest_valid_reg_0,
    dest_fifo_ready,
    src_request_id,
    \up_rdata_reg[0] ,
    \up_rdata_reg[0]_0 ,
    \up_rdata_reg[1] ,
    dest_enable,
    bl_ready_reg,
    bl_ready_reg_0,
    \dest_id_next[3]_i_6_0 ,
    src_fifo_last,
    src_fifo_valid,
    \src_throttled_request_id_reg[0] ,
    \src_throttled_request_id[3]_i_3_0 ,
    dina,
    SR);
  output dest_burst_info_write;
  output dest_fifo_valid;
  output dest_mem_data_last;
  output \src_id_reg[0]_0 ;
  output \src_id_reg[1]_0 ;
  output \cdc_sync_stage2_reg[0] ;
  output [1:0]\src_id_reg[3]_0 ;
  output [8:0]\dest_burst_len_data_reg[12]_0 ;
  output src_throttler_enabled_reg;
  output [3:0]\dest_id_reg[3]_0 ;
  output [127:0]doutb;
  input [0:0]Q;
  input m_dest_axi_aclk;
  input s_axis_aclk;
  input src_last_beat;
  input [0:0]DIE;
  input [0:0]dest_valid_reg_0;
  input dest_fifo_ready;
  input [1:0]src_request_id;
  input \up_rdata_reg[0] ;
  input \up_rdata_reg[0]_0 ;
  input [1:0]\up_rdata_reg[1] ;
  input dest_enable;
  input bl_ready_reg;
  input bl_ready_reg_0;
  input \dest_id_next[3]_i_6_0 ;
  input src_fifo_last;
  input src_fifo_valid;
  input \src_throttled_request_id_reg[0] ;
  input [3:0]\src_throttled_request_id[3]_i_3_0 ;
  input [127:0]dina;
  input [0:0]SR;

  wire [0:0]DIE;
  wire [0:0]Q;
  wire [0:0]SR;
  wire addr_valid_i_4_n_0;
  wire b2g3_return07_out;
  wire b2g3_return09_out;
  wire bl_ready_reg;
  wire bl_ready_reg_0;
  wire \cdc_sync_stage2_reg[0] ;
  wire [1:0]dbg_ids0;
  wire dest_beat;
  wire dest_beat_counter0;
  wire \dest_beat_counter[7]_i_3_n_0 ;
  wire [7:0]dest_beat_counter_reg;
  wire dest_burst_info_write;
  wire [12:4]dest_burst_len_data;
  wire [8:0]\dest_burst_len_data_reg[12]_0 ;
  wire dest_burst_ready;
  wire dest_burst_valid;
  wire dest_enable;
  wire dest_fifo_ready;
  wire dest_fifo_valid;
  wire \dest_id_next[0]_i_1_n_0 ;
  wire \dest_id_next[3]_i_3_n_0 ;
  wire \dest_id_next[3]_i_4_n_0 ;
  wire \dest_id_next[3]_i_5_n_0 ;
  wire \dest_id_next[3]_i_6_0 ;
  wire \dest_id_next[3]_i_7_n_0 ;
  wire \dest_id_next_reg_n_0_[3] ;
  wire dest_id_reduced_msb;
  wire dest_id_reduced_msb_next_i_1_n_0;
  wire [2:2]dest_id_reduced_next;
  wire [1:0]dest_id_reduced_next_0;
  wire [3:0]\dest_id_reg[3]_0 ;
  wire dest_last;
  wire dest_mem_data_last;
  wire dest_mem_data_last_i_1_n_0;
  wire dest_mem_data_valid_i_1_n_0;
  wire dest_valid;
  wire dest_valid_i_1_n_0;
  wire [0:0]dest_valid_reg_0;
  wire [127:0]dina;
  wire [127:0]doutb;
  wire id0;
  wire m_dest_axi_aclk;
  wire [7:0]p_0_in;
  wire p_0_in13_in;
  wire [7:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_1_in8_in;
  wire s_axis_aclk;
  wire \src_beat_counter[7]_i_3_n_0 ;
  wire src_fifo_last;
  wire src_fifo_valid;
  wire [3:0]src_id_next;
  wire [2:2]src_id_reduced;
  wire src_id_reduced_msb_i_1_n_0;
  wire \src_id_reg[0]_0 ;
  wire \src_id_reg[1]_0 ;
  wire [1:0]\src_id_reg[3]_0 ;
  wire src_last_beat;
  wire [1:0]src_request_id;
  wire [3:0]\src_throttled_request_id[3]_i_3_0 ;
  wire \src_throttled_request_id[3]_i_5_n_0 ;
  wire \src_throttled_request_id_reg[0] ;
  wire src_throttler_enabled_reg;
  wire \up_rdata_reg[0] ;
  wire \up_rdata_reg[0]_0 ;
  wire [1:0]\up_rdata_reg[1] ;
  wire [1:1]NLW_burst_len_mem_reg_0_7_0_8_DOE_UNCONNECTED;
  wire [1:0]NLW_burst_len_mem_reg_0_7_0_8_DOF_UNCONNECTED;
  wire [1:0]NLW_burst_len_mem_reg_0_7_0_8_DOG_UNCONNECTED;
  wire [1:0]NLW_burst_len_mem_reg_0_7_0_8_DOH_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8AA8AAAAAAAA8AA8)) 
    addr_valid_i_3
       (.I0(dest_enable),
        .I1(addr_valid_i_4_n_0),
        .I2(dbg_ids0[0]),
        .I3(bl_ready_reg),
        .I4(\src_id_reg[3]_0 [1]),
        .I5(bl_ready_reg_0),
        .O(\cdc_sync_stage2_reg[0] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    addr_valid_i_4
       (.I0(dbg_ids0[1]),
        .I1(\dest_id_next[3]_i_6_0 ),
        .I2(\src_id_reg[3]_0 [0]),
        .I3(dest_valid_reg_0),
        .O(addr_valid_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "72" *) 
  (* RTL_RAM_NAME = "i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAM32M16 burst_len_mem_reg_0_7_0_8
       (.ADDRA({1'b0,1'b0,dest_id_reduced_next,dest_id_reduced_next_0}),
        .ADDRB({1'b0,1'b0,dest_id_reduced_next,dest_id_reduced_next_0}),
        .ADDRC({1'b0,1'b0,dest_id_reduced_next,dest_id_reduced_next_0}),
        .ADDRD({1'b0,1'b0,dest_id_reduced_next,dest_id_reduced_next_0}),
        .ADDRE({1'b0,1'b0,dest_id_reduced_next,dest_id_reduced_next_0}),
        .ADDRF({1'b0,1'b0,dest_id_reduced_next,dest_id_reduced_next_0}),
        .ADDRG({1'b0,1'b0,dest_id_reduced_next,dest_id_reduced_next_0}),
        .ADDRH({1'b0,1'b0,src_id_reduced,dbg_ids0}),
        .DIA(p_0_in[1:0]),
        .DIB(p_0_in[3:2]),
        .DIC(p_0_in[5:4]),
        .DID(p_0_in[7:6]),
        .DIE({1'b0,DIE}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dest_burst_len_data[5:4]),
        .DOB(dest_burst_len_data[7:6]),
        .DOC(dest_burst_len_data[9:8]),
        .DOD(dest_burst_len_data[11:10]),
        .DOE({NLW_burst_len_mem_reg_0_7_0_8_DOE_UNCONNECTED[1],dest_burst_len_data[12]}),
        .DOF(NLW_burst_len_mem_reg_0_7_0_8_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_burst_len_mem_reg_0_7_0_8_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_burst_len_mem_reg_0_7_0_8_DOH_UNCONNECTED[1:0]),
        .WCLK(s_axis_aclk),
        .WE(src_last_beat));
  LUT1 #(
    .INIT(2'h1)) 
    \dest_beat_counter[0]_i_1 
       (.I0(dest_beat_counter_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dest_beat_counter[1]_i_1 
       (.I0(dest_beat_counter_reg[0]),
        .I1(dest_beat_counter_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \dest_beat_counter[2]_i_1 
       (.I0(dest_beat_counter_reg[2]),
        .I1(dest_beat_counter_reg[1]),
        .I2(dest_beat_counter_reg[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \dest_beat_counter[3]_i_1 
       (.I0(dest_beat_counter_reg[3]),
        .I1(dest_beat_counter_reg[0]),
        .I2(dest_beat_counter_reg[1]),
        .I3(dest_beat_counter_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \dest_beat_counter[4]_i_1 
       (.I0(dest_beat_counter_reg[4]),
        .I1(dest_beat_counter_reg[2]),
        .I2(dest_beat_counter_reg[1]),
        .I3(dest_beat_counter_reg[0]),
        .I4(dest_beat_counter_reg[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \dest_beat_counter[5]_i_1 
       (.I0(dest_beat_counter_reg[5]),
        .I1(dest_beat_counter_reg[3]),
        .I2(dest_beat_counter_reg[0]),
        .I3(dest_beat_counter_reg[1]),
        .I4(dest_beat_counter_reg[2]),
        .I5(dest_beat_counter_reg[4]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_beat_counter[6]_i_1 
       (.I0(dest_beat_counter_reg[6]),
        .I1(\dest_beat_counter[7]_i_3_n_0 ),
        .O(p_0_in__0[6]));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \dest_beat_counter[7]_i_1 
       (.I0(dest_beat),
        .I1(\dest_id_next[3]_i_3_n_0 ),
        .I2(\dest_id_next[3]_i_4_n_0 ),
        .I3(\dest_id_next[3]_i_5_n_0 ),
        .I4(Q),
        .O(dest_beat_counter0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \dest_beat_counter[7]_i_2 
       (.I0(dest_beat_counter_reg[7]),
        .I1(\dest_beat_counter[7]_i_3_n_0 ),
        .I2(dest_beat_counter_reg[6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dest_beat_counter[7]_i_3 
       (.I0(dest_beat_counter_reg[5]),
        .I1(dest_beat_counter_reg[3]),
        .I2(dest_beat_counter_reg[0]),
        .I3(dest_beat_counter_reg[1]),
        .I4(dest_beat_counter_reg[2]),
        .I5(dest_beat_counter_reg[4]),
        .O(\dest_beat_counter[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dest_beat_counter_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(dest_beat),
        .D(p_0_in__0[0]),
        .Q(dest_beat_counter_reg[0]),
        .R(dest_beat_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_beat_counter_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(dest_beat),
        .D(p_0_in__0[1]),
        .Q(dest_beat_counter_reg[1]),
        .R(dest_beat_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_beat_counter_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(dest_beat),
        .D(p_0_in__0[2]),
        .Q(dest_beat_counter_reg[2]),
        .R(dest_beat_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_beat_counter_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(dest_beat),
        .D(p_0_in__0[3]),
        .Q(dest_beat_counter_reg[3]),
        .R(dest_beat_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_beat_counter_reg[4] 
       (.C(m_dest_axi_aclk),
        .CE(dest_beat),
        .D(p_0_in__0[4]),
        .Q(dest_beat_counter_reg[4]),
        .R(dest_beat_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_beat_counter_reg[5] 
       (.C(m_dest_axi_aclk),
        .CE(dest_beat),
        .D(p_0_in__0[5]),
        .Q(dest_beat_counter_reg[5]),
        .R(dest_beat_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_beat_counter_reg[6] 
       (.C(m_dest_axi_aclk),
        .CE(dest_beat),
        .D(p_0_in__0[6]),
        .Q(dest_beat_counter_reg[6]),
        .R(dest_beat_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_beat_counter_reg[7] 
       (.C(m_dest_axi_aclk),
        .CE(dest_beat),
        .D(p_0_in__0[7]),
        .Q(dest_beat_counter_reg[7]),
        .R(dest_beat_counter0));
  FDRE #(
    .INIT(1'b0)) 
    dest_burst_info_write_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(id0),
        .Q(dest_burst_info_write),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_burst_len_data_reg[10] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(dest_burst_len_data[10]),
        .Q(\dest_burst_len_data_reg[12]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_burst_len_data_reg[11] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(dest_burst_len_data[11]),
        .Q(\dest_burst_len_data_reg[12]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_burst_len_data_reg[12] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(dest_burst_len_data[12]),
        .Q(\dest_burst_len_data_reg[12]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_burst_len_data_reg[4] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(dest_burst_len_data[4]),
        .Q(\dest_burst_len_data_reg[12]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_burst_len_data_reg[5] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(dest_burst_len_data[5]),
        .Q(\dest_burst_len_data_reg[12]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_burst_len_data_reg[6] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(dest_burst_len_data[6]),
        .Q(\dest_burst_len_data_reg[12]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_burst_len_data_reg[7] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(dest_burst_len_data[7]),
        .Q(\dest_burst_len_data_reg[12]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_burst_len_data_reg[8] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(dest_burst_len_data[8]),
        .Q(\dest_burst_len_data_reg[12]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_burst_len_data_reg[9] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(dest_burst_len_data[9]),
        .Q(\dest_burst_len_data_reg[12]_0 [5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \dest_id[3]_i_1 
       (.I0(dest_beat),
        .I1(\dest_id_next[3]_i_3_n_0 ),
        .I2(\dest_id_next[3]_i_4_n_0 ),
        .I3(\dest_id_next[3]_i_5_n_0 ),
        .I4(dest_valid),
        .O(dest_burst_ready));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \dest_id_next[0]_i_1 
       (.I0(dest_id_reduced_next_0[1]),
        .I1(p_0_in13_in),
        .I2(\dest_id_next_reg_n_0_[3] ),
        .O(\dest_id_next[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \dest_id_next[1]_i_1 
       (.I0(dest_id_reduced_next_0[1]),
        .I1(p_0_in13_in),
        .I2(\dest_id_next_reg_n_0_[3] ),
        .I3(dest_id_reduced_next_0[0]),
        .O(b2g3_return07_out));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hCC4E)) 
    \dest_id_next[2]_i_1 
       (.I0(dest_id_reduced_next_0[1]),
        .I1(p_0_in13_in),
        .I2(\dest_id_next_reg_n_0_[3] ),
        .I3(dest_id_reduced_next_0[0]),
        .O(b2g3_return09_out));
  LUT6 #(
    .INIT(64'h02000000FFFF0000)) 
    \dest_id_next[3]_i_1 
       (.I0(dest_beat),
        .I1(\dest_id_next[3]_i_3_n_0 ),
        .I2(\dest_id_next[3]_i_4_n_0 ),
        .I3(\dest_id_next[3]_i_5_n_0 ),
        .I4(dest_burst_valid),
        .I5(dest_valid),
        .O(id0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hF0E4)) 
    \dest_id_next[3]_i_2 
       (.I0(dest_id_reduced_next_0[1]),
        .I1(p_0_in13_in),
        .I2(\dest_id_next_reg_n_0_[3] ),
        .I3(dest_id_reduced_next_0[0]),
        .O(p_1_in8_in));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \dest_id_next[3]_i_3 
       (.I0(\dest_burst_len_data_reg[12]_0 [3]),
        .I1(dest_beat_counter_reg[3]),
        .I2(dest_beat_counter_reg[4]),
        .I3(\dest_burst_len_data_reg[12]_0 [4]),
        .I4(dest_beat_counter_reg[5]),
        .I5(\dest_burst_len_data_reg[12]_0 [5]),
        .O(\dest_id_next[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \dest_id_next[3]_i_4 
       (.I0(\dest_burst_len_data_reg[12]_0 [0]),
        .I1(dest_beat_counter_reg[0]),
        .I2(dest_beat_counter_reg[2]),
        .I3(\dest_burst_len_data_reg[12]_0 [2]),
        .I4(dest_beat_counter_reg[1]),
        .I5(\dest_burst_len_data_reg[12]_0 [1]),
        .O(\dest_id_next[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \dest_id_next[3]_i_5 
       (.I0(\dest_burst_len_data_reg[12]_0 [7]),
        .I1(dest_beat_counter_reg[7]),
        .I2(\dest_burst_len_data_reg[12]_0 [6]),
        .I3(dest_beat_counter_reg[6]),
        .O(\dest_id_next[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \dest_id_next[3]_i_6 
       (.I0(bl_ready_reg_0),
        .I1(\dest_id_next_reg_n_0_[3] ),
        .I2(dest_valid_reg_0),
        .I3(p_0_in13_in),
        .I4(\dest_id_next[3]_i_7_n_0 ),
        .O(dest_burst_valid));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dest_id_next[3]_i_7 
       (.I0(dest_id_reduced_next_0[1]),
        .I1(\dest_id_next[3]_i_6_0 ),
        .I2(dest_id_reduced_next_0[0]),
        .I3(bl_ready_reg),
        .O(\dest_id_next[3]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dest_id_next_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(\dest_id_next[0]_i_1_n_0 ),
        .Q(dest_id_reduced_next_0[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \dest_id_next_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(b2g3_return07_out),
        .Q(dest_id_reduced_next_0[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \dest_id_next_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(b2g3_return09_out),
        .Q(p_0_in13_in),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \dest_id_next_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(p_1_in8_in),
        .Q(\dest_id_next_reg_n_0_[3] ),
        .R(Q));
  LUT4 #(
    .INIT(16'h3CAA)) 
    dest_id_reduced_msb_next_i_1
       (.I0(dest_id_reduced_next_0[1]),
        .I1(p_0_in13_in),
        .I2(\dest_id_next_reg_n_0_[3] ),
        .I3(dest_id_reduced_next_0[0]),
        .O(dest_id_reduced_msb_next_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dest_id_reduced_msb_next_reg
       (.C(m_dest_axi_aclk),
        .CE(id0),
        .D(dest_id_reduced_msb_next_i_1_n_0),
        .Q(dest_id_reduced_next),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    dest_id_reduced_msb_reg
       (.C(m_dest_axi_aclk),
        .CE(dest_burst_ready),
        .D(dest_id_reduced_next),
        .Q(dest_id_reduced_msb),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_id_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(dest_burst_ready),
        .D(dest_id_reduced_next_0[0]),
        .Q(\dest_id_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_id_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(dest_burst_ready),
        .D(dest_id_reduced_next_0[1]),
        .Q(\dest_id_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_id_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(dest_burst_ready),
        .D(p_0_in13_in),
        .Q(\dest_id_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dest_id_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(dest_burst_ready),
        .D(\dest_id_next_reg_n_0_[3] ),
        .Q(\dest_id_reg[3]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000D0DDD000)) 
    dest_mem_data_last_i_1
       (.I0(dest_fifo_ready),
        .I1(dest_valid),
        .I2(dest_last),
        .I3(dest_beat),
        .I4(dest_mem_data_last),
        .I5(Q),
        .O(dest_mem_data_last_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    dest_mem_data_last_i_2
       (.I0(\dest_id_next[3]_i_5_n_0 ),
        .I1(\dest_id_next[3]_i_4_n_0 ),
        .I2(\dest_id_next[3]_i_3_n_0 ),
        .O(dest_last));
  FDRE #(
    .INIT(1'b0)) 
    dest_mem_data_last_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(dest_mem_data_last_i_1_n_0),
        .Q(dest_mem_data_last),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hDC)) 
    dest_mem_data_valid_i_1
       (.I0(dest_fifo_ready),
        .I1(dest_valid),
        .I2(dest_fifo_valid),
        .O(dest_mem_data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dest_mem_data_valid_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(dest_mem_data_valid_i_1_n_0),
        .Q(dest_fifo_valid),
        .R(Q));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    dest_valid_i_1
       (.I0(dest_beat),
        .I1(\dest_id_next[3]_i_3_n_0 ),
        .I2(\dest_id_next[3]_i_4_n_0 ),
        .I3(\dest_id_next[3]_i_5_n_0 ),
        .I4(dest_burst_valid),
        .I5(dest_valid),
        .O(dest_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dest_valid_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(dest_valid_i_1_n_0),
        .Q(dest_valid),
        .R(Q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ad_mem_asym i_mem
       (.ADDRARDADDR({src_id_reduced,dbg_ids0,p_0_in}),
        .ADDRBWRADDR({dest_id_reduced_msb,\dest_id_reg[3]_0 [1:0],dest_beat_counter_reg}),
        .dest_beat(dest_beat),
        .dest_fifo_ready(dest_fifo_ready),
        .dest_fifo_valid(dest_fifo_valid),
        .dest_valid(dest_valid),
        .dina(dina),
        .doutb(doutb),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .s_axis_aclk(s_axis_aclk),
        .src_fifo_valid(src_fifo_valid));
  LUT1 #(
    .INIT(2'h1)) 
    \src_beat_counter[0]_i_1 
       (.I0(p_0_in[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_beat_counter[1]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \src_beat_counter[2]_i_1 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \src_beat_counter[3]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \src_beat_counter[4]_i_1 
       (.I0(p_0_in[4]),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \src_beat_counter[5]_i_1 
       (.I0(p_0_in[5]),
        .I1(p_0_in[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_beat_counter[6]_i_1 
       (.I0(p_0_in[6]),
        .I1(\src_beat_counter[7]_i_3_n_0 ),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \src_beat_counter[7]_i_2 
       (.I0(p_0_in[7]),
        .I1(\src_beat_counter[7]_i_3_n_0 ),
        .I2(p_0_in[6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \src_beat_counter[7]_i_3 
       (.I0(p_0_in[5]),
        .I1(p_0_in[3]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[4]),
        .O(\src_beat_counter[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \src_beat_counter_reg[0] 
       (.C(s_axis_aclk),
        .CE(src_fifo_valid),
        .D(p_0_in__1[0]),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \src_beat_counter_reg[1] 
       (.C(s_axis_aclk),
        .CE(src_fifo_valid),
        .D(p_0_in__1[1]),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \src_beat_counter_reg[2] 
       (.C(s_axis_aclk),
        .CE(src_fifo_valid),
        .D(p_0_in__1[2]),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \src_beat_counter_reg[3] 
       (.C(s_axis_aclk),
        .CE(src_fifo_valid),
        .D(p_0_in__1[3]),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \src_beat_counter_reg[4] 
       (.C(s_axis_aclk),
        .CE(src_fifo_valid),
        .D(p_0_in__1[4]),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \src_beat_counter_reg[5] 
       (.C(s_axis_aclk),
        .CE(src_fifo_valid),
        .D(p_0_in__1[5]),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \src_beat_counter_reg[6] 
       (.C(s_axis_aclk),
        .CE(src_fifo_valid),
        .D(p_0_in__1[6]),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \src_beat_counter_reg[7] 
       (.C(s_axis_aclk),
        .CE(src_fifo_valid),
        .D(p_0_in__1[7]),
        .Q(p_0_in[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h69FFFFFF69000000)) 
    \src_id[0]_i_1 
       (.I0(dbg_ids0[1]),
        .I1(\src_id_reg[3]_0 [0]),
        .I2(\src_id_reg[3]_0 [1]),
        .I3(src_fifo_last),
        .I4(src_fifo_valid),
        .I5(dbg_ids0[0]),
        .O(src_id_next[0]));
  LUT6 #(
    .INIT(64'hEAAA2AAA2AAAEAAA)) 
    \src_id[1]_i_1 
       (.I0(dbg_ids0[1]),
        .I1(dbg_ids0[0]),
        .I2(src_fifo_valid),
        .I3(src_fifo_last),
        .I4(\src_id_reg[3]_0 [0]),
        .I5(\src_id_reg[3]_0 [1]),
        .O(src_id_next[1]));
  LUT6 #(
    .INIT(64'hCCCCCCCC4ECCCCCC)) 
    \src_id[2]_i_1 
       (.I0(dbg_ids0[1]),
        .I1(\src_id_reg[3]_0 [0]),
        .I2(\src_id_reg[3]_0 [1]),
        .I3(src_fifo_last),
        .I4(src_fifo_valid),
        .I5(dbg_ids0[0]),
        .O(src_id_next[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0E4F0F0F0)) 
    \src_id[3]_i_1 
       (.I0(dbg_ids0[1]),
        .I1(\src_id_reg[3]_0 [0]),
        .I2(\src_id_reg[3]_0 [1]),
        .I3(src_fifo_last),
        .I4(src_fifo_valid),
        .I5(dbg_ids0[0]),
        .O(src_id_next[3]));
  LUT6 #(
    .INIT(64'h40FFFF4000BFBF00)) 
    src_id_reduced_msb_i_1
       (.I0(dbg_ids0[0]),
        .I1(src_fifo_valid),
        .I2(src_fifo_last),
        .I3(\src_id_reg[3]_0 [1]),
        .I4(\src_id_reg[3]_0 [0]),
        .I5(dbg_ids0[1]),
        .O(src_id_reduced_msb_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_id_reduced_msb_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(src_id_reduced_msb_i_1_n_0),
        .Q(src_id_reduced),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \src_id_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(src_id_next[0]),
        .Q(dbg_ids0[0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \src_id_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(src_id_next[1]),
        .Q(dbg_ids0[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \src_id_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(src_id_next[2]),
        .Q(\src_id_reg[3]_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \src_id_reg[3] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(src_id_next[3]),
        .Q(\src_id_reg[3]_0 [1]),
        .R(Q));
  LUT6 #(
    .INIT(64'hD55D55555555D55D)) 
    \src_throttled_request_id[3]_i_3 
       (.I0(\src_throttled_request_id_reg[0] ),
        .I1(\src_throttled_request_id[3]_i_5_n_0 ),
        .I2(\dest_id_reg[3]_0 [1]),
        .I3(\src_throttled_request_id[3]_i_3_0 [1]),
        .I4(\dest_id_reg[3]_0 [0]),
        .I5(\src_throttled_request_id[3]_i_3_0 [0]),
        .O(src_throttler_enabled_reg));
  LUT4 #(
    .INIT(16'h0660)) 
    \src_throttled_request_id[3]_i_5 
       (.I0(\dest_id_reg[3]_0 [3]),
        .I1(\src_throttled_request_id[3]_i_3_0 [3]),
        .I2(\dest_id_reg[3]_0 [2]),
        .I3(\src_throttled_request_id[3]_i_3_0 [2]),
        .O(\src_throttled_request_id[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    \up_rdata[0]_i_4 
       (.I0(dbg_ids0[0]),
        .I1(src_request_id[0]),
        .I2(\up_rdata_reg[0] ),
        .I3(\up_rdata_reg[0]_0 ),
        .I4(\up_rdata_reg[1] [0]),
        .O(\src_id_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hC0FAC00A)) 
    \up_rdata[1]_i_4 
       (.I0(dbg_ids0[1]),
        .I1(src_request_id[1]),
        .I2(\up_rdata_reg[0] ),
        .I3(\up_rdata_reg[0]_0 ),
        .I4(\up_rdata_reg[1] [1]),
        .O(\src_id_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap
   (ctrl_enable,
    s_axi_aresetn_0,
    p_3_in,
    p_5_in,
    ctrl_pause,
    D,
    irq,
    up_dma_req_valid,
    up_response_ready,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_wready,
    up_axi_rvalid_int_reg,
    s_axi_arready,
    \up_raddr_int_reg[2] ,
    \up_raddr_int_reg[1] ,
    \up_dma_x_length_reg[23] ,
    s_axi_rdata,
    s_axi_aclk,
    up_req_eot,
    up_bl_partial,
    \zerodeep.cdc_sync_fifo_ram_reg0 ,
    dbg_ids1,
    dbg_ids0,
    m_dest_axi_awaddr,
    \up_rdata_reg[0]_0 ,
    \up_rdata_reg[1]_0 ,
    dbg_status,
    Q,
    \up_rdata_reg[10]_0 ,
    \up_rdata_reg[19]_0 ,
    src_request_id,
    up_eot,
    up_response_valid,
    s_axi_aresetn,
    s_axi_bready,
    \up_measured_transfer_length_reg[11] ,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_wdata,
    s_axi_awaddr,
    s_axi_araddr);
  output ctrl_enable;
  output s_axi_aresetn_0;
  output [0:0]p_3_in;
  output p_5_in;
  output ctrl_pause;
  output [62:0]D;
  output irq;
  output up_dma_req_valid;
  output up_response_ready;
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_wready;
  output up_axi_rvalid_int_reg;
  output s_axi_arready;
  output \up_raddr_int_reg[2] ;
  output \up_raddr_int_reg[1] ;
  output [11:0]\up_dma_x_length_reg[23] ;
  output [31:0]s_axi_rdata;
  input s_axi_aclk;
  input up_req_eot;
  input up_bl_partial;
  input \zerodeep.cdc_sync_fifo_ram_reg0 ;
  input [3:0]dbg_ids1;
  input [10:0]dbg_ids0;
  input [26:0]m_dest_axi_awaddr;
  input \up_rdata_reg[0]_0 ;
  input \up_rdata_reg[1]_0 ;
  input [4:0]dbg_status;
  input [0:0]Q;
  input \up_rdata_reg[10]_0 ;
  input [1:0]\up_rdata_reg[19]_0 ;
  input [1:0]src_request_id;
  input up_eot;
  input up_response_valid;
  input s_axi_aresetn;
  input s_axi_bready;
  input [11:0]\up_measured_transfer_length_reg[11] ;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_arvalid;
  input s_axi_rready;
  input [31:0]s_axi_wdata;
  input [8:0]s_axi_awaddr;
  input [8:0]s_axi_araddr;

  wire [62:0]D;
  wire [0:0]Q;
  wire ctrl_enable;
  wire ctrl_pause;
  wire [31:0]data5;
  wire [1:0]data9;
  wire [10:0]dbg_ids0;
  wire [3:0]dbg_ids1;
  wire [4:0]dbg_status;
  wire i_regmap_request_n_122;
  wire i_regmap_request_n_123;
  wire i_regmap_request_n_124;
  wire i_regmap_request_n_125;
  wire i_regmap_request_n_126;
  wire i_regmap_request_n_127;
  wire i_regmap_request_n_128;
  wire i_regmap_request_n_129;
  wire i_regmap_request_n_130;
  wire i_regmap_request_n_131;
  wire i_regmap_request_n_132;
  wire i_regmap_request_n_133;
  wire i_regmap_request_n_134;
  wire i_regmap_request_n_135;
  wire i_regmap_request_n_136;
  wire i_regmap_request_n_137;
  wire i_regmap_request_n_138;
  wire i_regmap_request_n_139;
  wire i_regmap_request_n_140;
  wire i_regmap_request_n_73;
  wire i_regmap_request_n_74;
  wire i_regmap_request_n_75;
  wire i_regmap_request_n_76;
  wire i_regmap_request_n_77;
  wire i_regmap_request_n_78;
  wire i_regmap_request_n_91;
  wire i_regmap_request_n_92;
  wire i_regmap_request_n_93;
  wire i_regmap_request_n_94;
  wire i_regmap_request_n_95;
  wire i_up_axi_n_10;
  wire i_up_axi_n_11;
  wire i_up_axi_n_12;
  wire i_up_axi_n_13;
  wire i_up_axi_n_14;
  wire i_up_axi_n_15;
  wire i_up_axi_n_16;
  wire i_up_axi_n_37;
  wire i_up_axi_n_38;
  wire i_up_axi_n_39;
  wire i_up_axi_n_40;
  wire i_up_axi_n_41;
  wire i_up_axi_n_76;
  wire i_up_axi_n_77;
  wire i_up_axi_n_78;
  wire i_up_axi_n_79;
  wire i_up_axi_n_8;
  wire i_up_axi_n_80;
  wire i_up_axi_n_81;
  wire i_up_axi_n_82;
  wire i_up_axi_n_84;
  wire i_up_axi_n_85;
  wire i_up_axi_n_86;
  wire i_up_axi_n_87;
  wire i_up_axi_n_88;
  wire i_up_axi_n_89;
  wire i_up_axi_n_9;
  wire i_up_axi_n_90;
  wire i_up_axi_n_91;
  wire i_up_axi_n_92;
  wire i_up_axi_n_93;
  wire irq;
  wire irq_i_1_n_0;
  wire [26:0]m_dest_axi_awaddr;
  wire [0:0]p_3_in;
  wire p_5_in;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [1:0]src_request_id;
  wire up_axi_rvalid_int_reg;
  wire up_bl_partial;
  wire up_dma_last;
  wire up_dma_req_valid;
  wire [23:4]up_dma_x_length0_in;
  wire [11:0]\up_dma_x_length_reg[23] ;
  wire up_eot;
  wire \up_irq_mask_reg_n_0_[0] ;
  wire \up_irq_mask_reg_n_0_[1] ;
  wire [1:0]up_irq_source;
  wire [23:0]up_measured_transfer_length;
  wire [11:0]\up_measured_transfer_length_reg[11] ;
  wire up_rack;
  wire [4:1]up_raddr;
  wire \up_raddr_int_reg[1] ;
  wire \up_raddr_int_reg[2] ;
  wire [31:0]up_rdata;
  wire [31:0]up_rdata_0;
  wire \up_rdata_reg[0]_0 ;
  wire \up_rdata_reg[10]_0 ;
  wire [1:0]\up_rdata_reg[19]_0 ;
  wire \up_rdata_reg[1]_0 ;
  wire up_req_eot;
  wire up_response_ready;
  wire up_response_valid;
  wire up_rreq;
  wire [31:0]up_scratch;
  wire [1:1]up_transfer_id;
  wire up_wack;
  wire up_wreq;
  wire \zerodeep.cdc_sync_fifo_ram_reg0 ;

  FDRE #(
    .INIT(1'b0)) 
    ctrl_enable_reg
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_80),
        .D(i_up_axi_n_40),
        .Q(ctrl_enable),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    ctrl_pause_reg
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_80),
        .D(i_up_axi_n_39),
        .Q(ctrl_pause),
        .R(s_axi_aresetn_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap_request i_regmap_request
       (.D(D),
        .E(p_5_in),
        .Q({i_up_axi_n_10,i_up_axi_n_11,i_up_axi_n_12,i_up_axi_n_13,i_up_axi_n_14,i_up_axi_n_15,i_up_axi_n_16,up_dma_x_length0_in,i_up_axi_n_38,i_up_axi_n_39}),
        .SR(s_axi_aresetn_0),
        .ctrl_enable_reg(i_regmap_request_n_73),
        .data5({data5[31],data5[3:0]}),
        .\fifo.sync_clocks.data_reg[0] (i_regmap_request_n_77),
        .\fifo.sync_clocks.data_reg[14] (i_regmap_request_n_75),
        .\fifo.sync_clocks.data_reg[16] (i_regmap_request_n_76),
        .\fifo.sync_clocks.data_reg[25] ({data9,i_regmap_request_n_122,i_regmap_request_n_123,i_regmap_request_n_124,i_regmap_request_n_125,i_regmap_request_n_126,i_regmap_request_n_127,i_regmap_request_n_128,i_regmap_request_n_129,i_regmap_request_n_130,i_regmap_request_n_131,i_regmap_request_n_132,i_regmap_request_n_133,i_regmap_request_n_134,i_regmap_request_n_135,i_regmap_request_n_136,i_regmap_request_n_137,i_regmap_request_n_138,i_regmap_request_n_139,i_regmap_request_n_140}),
        .\fifo.sync_clocks.data_reg[5] (i_regmap_request_n_74),
        .\fifo.valid_reg (i_up_axi_n_41),
        .\m_axis_raddr_reg_reg[0] (ctrl_enable),
        .p_3_in(p_3_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .up_bl_partial(up_bl_partial),
        .\up_dma_dest_address_reg[4]_0 (i_up_axi_n_92),
        .up_dma_last(up_dma_last),
        .up_dma_req_valid(up_dma_req_valid),
        .up_dma_req_valid_reg_0(i_up_axi_n_8),
        .\up_dma_src_address_reg[4]_0 (i_up_axi_n_93),
        .\up_dma_x_length_reg[10]_0 (i_regmap_request_n_93),
        .\up_dma_x_length_reg[15]_0 (i_regmap_request_n_92),
        .\up_dma_x_length_reg[19]_0 (i_regmap_request_n_91),
        .\up_dma_x_length_reg[21]_0 (i_regmap_request_n_78),
        .\up_dma_x_length_reg[23]_0 (\up_dma_x_length_reg[23] ),
        .\up_dma_x_length_reg[4]_0 (i_up_axi_n_82),
        .\up_dma_x_length_reg[6]_0 (i_regmap_request_n_94),
        .up_eot(up_eot),
        .\up_measured_transfer_length_reg[11]_0 (\up_measured_transfer_length_reg[11] ),
        .\up_measured_transfer_length_reg[23]_0 (up_measured_transfer_length),
        .\up_rdata[0]_i_5 (up_raddr),
        .\up_rdata_reg[14] (i_up_axi_n_85),
        .\up_rdata_reg[16] (i_up_axi_n_76),
        .\up_rdata_reg[16]_0 (i_up_axi_n_84),
        .\up_rdata_reg[5] (i_up_axi_n_86),
        .up_req_eot(up_req_eot),
        .up_response_ready(up_response_ready),
        .up_response_valid(up_response_valid),
        .\up_transfer_id_eot_reg[1]_0 (i_regmap_request_n_95),
        .\up_transfer_id_reg[1]_0 (up_transfer_id),
        .\zerodeep.cdc_sync_fifo_ram_reg0 (\zerodeep.cdc_sync_fifo_ram_reg0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi i_up_axi
       (.D({up_rdata_0[31:24],up_rdata_0[22],up_rdata_0[19:16],up_rdata_0[14:0]}),
        .E(i_up_axi_n_77),
        .Q({i_up_axi_n_9,i_up_axi_n_10,i_up_axi_n_11,i_up_axi_n_12,i_up_axi_n_13,i_up_axi_n_14,i_up_axi_n_15,i_up_axi_n_16,up_dma_x_length0_in,i_up_axi_n_37,i_up_axi_n_38,i_up_axi_n_39,i_up_axi_n_40}),
        .SR(s_axi_aresetn_0),
        .\address_reg[11] (i_up_axi_n_87),
        .\address_reg[17] (i_up_axi_n_89),
        .ctrl_enable(ctrl_enable),
        .ctrl_pause(ctrl_pause),
        .data5({data5[31],data5[3:0]}),
        .dbg_ids0(dbg_ids0),
        .dbg_ids1(dbg_ids1),
        .dbg_status(dbg_status),
        .\fifo.sync_clocks.data_reg[20] (i_up_axi_n_88),
        .\fifo.sync_clocks.data_reg[23] (i_up_axi_n_90),
        .m_dest_axi_awaddr(m_dest_axi_awaddr),
        .p_3_in(p_3_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .src_request_id(src_request_id),
        .up_axi_rvalid_int_reg_0(up_axi_rvalid_int_reg),
        .up_dma_last(up_dma_last),
        .up_dma_req_valid(up_dma_req_valid),
        .up_dma_req_valid_reg(i_regmap_request_n_73),
        .up_eot(up_eot),
        .\up_irq_source_reg[1] (up_irq_source),
        .up_rack(up_rack),
        .\up_raddr_int_reg[0]_0 (i_up_axi_n_41),
        .\up_raddr_int_reg[0]_1 (i_up_axi_n_76),
        .\up_raddr_int_reg[1]_0 (\up_raddr_int_reg[1] ),
        .\up_raddr_int_reg[2]_0 (\up_raddr_int_reg[2] ),
        .\up_raddr_int_reg[2]_1 (i_up_axi_n_84),
        .\up_raddr_int_reg[2]_2 (i_up_axi_n_85),
        .\up_raddr_int_reg[2]_3 (i_up_axi_n_86),
        .\up_raddr_int_reg[4]_0 (up_raddr),
        .up_rdata(up_rdata),
        .\up_rdata[1]_i_5_0 ({data9,i_regmap_request_n_122,i_regmap_request_n_123,i_regmap_request_n_124,i_regmap_request_n_125,i_regmap_request_n_126,i_regmap_request_n_127,i_regmap_request_n_128,i_regmap_request_n_129,i_regmap_request_n_130,i_regmap_request_n_131,i_regmap_request_n_132,i_regmap_request_n_133,i_regmap_request_n_134,i_regmap_request_n_135,i_regmap_request_n_136,i_regmap_request_n_137,i_regmap_request_n_138,i_regmap_request_n_139,i_regmap_request_n_140}),
        .\up_rdata[1]_i_5_1 (up_transfer_id),
        .\up_rdata[1]_i_5_2 (i_regmap_request_n_95),
        .\up_rdata[23]_i_4_0 (up_measured_transfer_length),
        .\up_rdata_reg[0] (\up_rdata_reg[0]_0 ),
        .\up_rdata_reg[0]_0 (i_regmap_request_n_77),
        .\up_rdata_reg[10] (\up_rdata_reg[10]_0 ),
        .\up_rdata_reg[10]_0 (i_regmap_request_n_93),
        .\up_rdata_reg[14] (i_regmap_request_n_75),
        .\up_rdata_reg[15] (i_regmap_request_n_92),
        .\up_rdata_reg[16] (i_regmap_request_n_76),
        .\up_rdata_reg[19] (\up_rdata_reg[19]_0 ),
        .\up_rdata_reg[19]_0 (i_regmap_request_n_91),
        .\up_rdata_reg[1] (\up_rdata_reg[1]_0 ),
        .\up_rdata_reg[1]_0 ({\up_irq_mask_reg_n_0_[1] ,\up_irq_mask_reg_n_0_[0] }),
        .\up_rdata_reg[21] (i_regmap_request_n_78),
        .\up_rdata_reg[23] ({\up_dma_x_length_reg[23] [11:10],\up_dma_x_length_reg[23] [8],\up_dma_x_length_reg[23] [6:5],\up_dma_x_length_reg[23] [1:0]}),
        .\up_rdata_reg[30] ({D[62:54],D[52],D[50:49],D[45:43],D[41:39],D[36],D[8],D[6:4],D[1]}),
        .\up_rdata_reg[31] (up_scratch),
        .\up_rdata_reg[5] (i_regmap_request_n_74),
        .\up_rdata_reg[6] (i_regmap_request_n_94),
        .\up_rdata_reg[9] (Q),
        .up_rreq(up_rreq),
        .up_rreq_int_reg_0(i_up_axi_n_91),
        .up_wack(up_wack),
        .\up_waddr_int_reg[1]_0 (i_up_axi_n_80),
        .\up_waddr_int_reg[2]_0 (i_up_axi_n_81),
        .\up_waddr_int_reg[3]_0 (i_up_axi_n_82),
        .\up_waddr_int_reg[3]_1 (i_up_axi_n_92),
        .\up_waddr_int_reg[3]_2 (i_up_axi_n_93),
        .\up_wdata_int_reg[0]_0 (i_up_axi_n_8),
        .\up_wdata_int_reg[1]_0 ({i_up_axi_n_78,i_up_axi_n_79}),
        .up_wreq(up_wreq),
        .\zerodeep.cdc_sync_fifo_ram_reg0 (\zerodeep.cdc_sync_fifo_ram_reg0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_i_1
       (.I0(\up_irq_mask_reg_n_0_[1] ),
        .I1(up_irq_source[1]),
        .I2(\up_irq_mask_reg_n_0_[0] ),
        .I3(up_irq_source[0]),
        .O(irq_i_1_n_0));
  FDRE irq_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(irq_i_1_n_0),
        .Q(irq),
        .R(s_axi_aresetn_0));
  FDSE #(
    .INIT(1'b1)) 
    \up_irq_mask_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_81),
        .D(i_up_axi_n_40),
        .Q(\up_irq_mask_reg_n_0_[0] ),
        .S(s_axi_aresetn_0));
  FDSE #(
    .INIT(1'b1)) 
    \up_irq_mask_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_81),
        .D(i_up_axi_n_39),
        .Q(\up_irq_mask_reg_n_0_[1] ),
        .S(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_irq_source_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_up_axi_n_79),
        .Q(up_irq_source[0]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_irq_source_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_up_axi_n_78),
        .Q(up_irq_source[1]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    up_rack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rreq),
        .Q(up_rack),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[0]),
        .Q(up_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[10]),
        .Q(up_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[11]),
        .Q(up_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[12]),
        .Q(up_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[13]),
        .Q(up_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[14]),
        .Q(up_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(i_up_axi_n_87),
        .Q(up_rdata[15]),
        .R(i_up_axi_n_91));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[16]),
        .Q(up_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[17]),
        .Q(up_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[18]),
        .Q(up_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[19]),
        .Q(up_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[1]),
        .Q(up_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(i_up_axi_n_88),
        .Q(up_rdata[20]),
        .R(i_up_axi_n_91));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(i_up_axi_n_89),
        .Q(up_rdata[21]),
        .R(i_up_axi_n_91));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[22]),
        .Q(up_rdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(i_up_axi_n_90),
        .Q(up_rdata[23]),
        .R(i_up_axi_n_91));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[24]),
        .Q(up_rdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[25]),
        .Q(up_rdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[26]),
        .Q(up_rdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[27]),
        .Q(up_rdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[28]),
        .Q(up_rdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[29]),
        .Q(up_rdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[2]),
        .Q(up_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[30]),
        .Q(up_rdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[31]),
        .Q(up_rdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[3]),
        .Q(up_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[4]),
        .Q(up_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[5]),
        .Q(up_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[6]),
        .Q(up_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[7]),
        .Q(up_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[8]),
        .Q(up_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_rreq),
        .D(up_rdata_0[9]),
        .Q(up_rdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_40),
        .Q(up_scratch[0]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[10]),
        .Q(up_scratch[10]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[11]),
        .Q(up_scratch[11]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[12] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[12]),
        .Q(up_scratch[12]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[13] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[13]),
        .Q(up_scratch[13]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[14]),
        .Q(up_scratch[14]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[15]),
        .Q(up_scratch[15]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[16] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[16]),
        .Q(up_scratch[16]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[17] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[17]),
        .Q(up_scratch[17]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[18] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[18]),
        .Q(up_scratch[18]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[19] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[19]),
        .Q(up_scratch[19]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_39),
        .Q(up_scratch[1]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[20] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[20]),
        .Q(up_scratch[20]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[21] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[21]),
        .Q(up_scratch[21]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[22] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[22]),
        .Q(up_scratch[22]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[23] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[23]),
        .Q(up_scratch[23]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[24] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_16),
        .Q(up_scratch[24]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[25] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_15),
        .Q(up_scratch[25]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[26] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_14),
        .Q(up_scratch[26]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[27] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_13),
        .Q(up_scratch[27]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[28] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_12),
        .Q(up_scratch[28]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[29] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_11),
        .Q(up_scratch[29]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_38),
        .Q(up_scratch[2]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[30] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_10),
        .Q(up_scratch[30]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[31] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_9),
        .Q(up_scratch[31]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(i_up_axi_n_37),
        .Q(up_scratch[3]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[4]),
        .Q(up_scratch[4]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[5]),
        .Q(up_scratch[5]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[6]),
        .Q(up_scratch[6]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[7]),
        .Q(up_scratch[7]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[8]),
        .Q(up_scratch[8]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_scratch_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_up_axi_n_77),
        .D(up_dma_x_length0_in[9]),
        .Q(up_scratch[9]),
        .R(s_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    up_wack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wreq),
        .Q(up_wack),
        .R(s_axi_aresetn_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_regmap_request
   (p_3_in,
    E,
    D,
    up_dma_req_valid,
    up_response_ready,
    data5,
    \up_transfer_id_reg[1]_0 ,
    ctrl_enable_reg,
    \fifo.sync_clocks.data_reg[5] ,
    \fifo.sync_clocks.data_reg[14] ,
    \fifo.sync_clocks.data_reg[16] ,
    \fifo.sync_clocks.data_reg[0] ,
    \up_dma_x_length_reg[21]_0 ,
    \up_dma_x_length_reg[23]_0 ,
    \up_dma_x_length_reg[19]_0 ,
    \up_dma_x_length_reg[15]_0 ,
    \up_dma_x_length_reg[10]_0 ,
    \up_dma_x_length_reg[6]_0 ,
    \up_transfer_id_eot_reg[1]_0 ,
    \up_measured_transfer_length_reg[23]_0 ,
    \fifo.sync_clocks.data_reg[25] ,
    SR,
    up_dma_last,
    Q,
    s_axi_aclk,
    up_req_eot,
    up_dma_req_valid_reg_0,
    up_bl_partial,
    \fifo.valid_reg ,
    \zerodeep.cdc_sync_fifo_ram_reg0 ,
    up_response_valid,
    \m_axis_raddr_reg_reg[0] ,
    s_axi_aresetn,
    \up_rdata_reg[16] ,
    \up_rdata_reg[5] ,
    \up_rdata_reg[14] ,
    \up_rdata_reg[16]_0 ,
    \up_rdata[0]_i_5 ,
    \up_measured_transfer_length_reg[11]_0 ,
    up_eot,
    \up_dma_dest_address_reg[4]_0 ,
    \up_dma_x_length_reg[4]_0 ,
    \up_dma_src_address_reg[4]_0 );
  output [0:0]p_3_in;
  output [0:0]E;
  output [62:0]D;
  output up_dma_req_valid;
  output up_response_ready;
  output [4:0]data5;
  output [0:0]\up_transfer_id_reg[1]_0 ;
  output ctrl_enable_reg;
  output \fifo.sync_clocks.data_reg[5] ;
  output \fifo.sync_clocks.data_reg[14] ;
  output \fifo.sync_clocks.data_reg[16] ;
  output \fifo.sync_clocks.data_reg[0] ;
  output \up_dma_x_length_reg[21]_0 ;
  output [11:0]\up_dma_x_length_reg[23]_0 ;
  output \up_dma_x_length_reg[19]_0 ;
  output \up_dma_x_length_reg[15]_0 ;
  output \up_dma_x_length_reg[10]_0 ;
  output \up_dma_x_length_reg[6]_0 ;
  output \up_transfer_id_eot_reg[1]_0 ;
  output [23:0]\up_measured_transfer_length_reg[23]_0 ;
  output [20:0]\fifo.sync_clocks.data_reg[25] ;
  input [0:0]SR;
  input up_dma_last;
  input [28:0]Q;
  input s_axi_aclk;
  input up_req_eot;
  input up_dma_req_valid_reg_0;
  input up_bl_partial;
  input \fifo.valid_reg ;
  input \zerodeep.cdc_sync_fifo_ram_reg0 ;
  input up_response_valid;
  input \m_axis_raddr_reg_reg[0] ;
  input s_axi_aresetn;
  input \up_rdata_reg[16] ;
  input \up_rdata_reg[5] ;
  input \up_rdata_reg[14] ;
  input \up_rdata_reg[16]_0 ;
  input [3:0]\up_rdata[0]_i_5 ;
  input [11:0]\up_measured_transfer_length_reg[11]_0 ;
  input up_eot;
  input [0:0]\up_dma_dest_address_reg[4]_0 ;
  input [0:0]\up_dma_x_length_reg[4]_0 ;
  input [0:0]\up_dma_src_address_reg[4]_0 ;

  wire [62:0]D;
  wire [0:0]E;
  wire [28:0]Q;
  wire [0:0]SR;
  wire ctrl_enable_reg;
  wire [4:0]data5;
  wire \fifo.sync_clocks.data_reg[0] ;
  wire \fifo.sync_clocks.data_reg[14] ;
  wire \fifo.sync_clocks.data_reg[16] ;
  wire [20:0]\fifo.sync_clocks.data_reg[25] ;
  wire \fifo.sync_clocks.data_reg[5] ;
  wire \fifo.valid_reg ;
  wire i_transfer_lenghts_fifo_n_0;
  wire i_transfer_lenghts_fifo_n_1;
  wire i_transfer_lenghts_fifo_n_7;
  wire i_transfer_lenghts_fifo_n_8;
  wire \m_axis_raddr_reg_reg[0] ;
  wire [0:0]p_3_in;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire up_bl_partial;
  wire up_clear_tl;
  wire [0:0]\up_dma_dest_address_reg[4]_0 ;
  wire up_dma_last;
  wire up_dma_req_valid;
  wire up_dma_req_valid_reg_0;
  wire [0:0]\up_dma_src_address_reg[4]_0 ;
  wire \up_dma_x_length_reg[10]_0 ;
  wire \up_dma_x_length_reg[15]_0 ;
  wire \up_dma_x_length_reg[19]_0 ;
  wire \up_dma_x_length_reg[21]_0 ;
  wire [11:0]\up_dma_x_length_reg[23]_0 ;
  wire [0:0]\up_dma_x_length_reg[4]_0 ;
  wire \up_dma_x_length_reg[6]_0 ;
  wire up_eot;
  wire \up_measured_transfer_length[23]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[0]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[0]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[0]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[0]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[10]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[10]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[10]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[10]_i_1_n_3 ;
  wire [11:0]\up_measured_transfer_length_reg[11]_0 ;
  wire \up_measured_transfer_length_reg[11]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[11]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[11]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[11]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[12]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[12]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[12]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[12]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[13]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[13]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[13]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[13]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[14]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[14]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[14]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[14]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[15]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[15]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[15]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[15]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[16]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[16]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[16]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[16]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[16]_i_2_n_0 ;
  wire \up_measured_transfer_length_reg[16]_i_2_n_1 ;
  wire \up_measured_transfer_length_reg[16]_i_2_n_2 ;
  wire \up_measured_transfer_length_reg[16]_i_2_n_3 ;
  wire \up_measured_transfer_length_reg[17]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[17]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[17]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[17]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[18]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[18]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[18]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[18]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[19]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[19]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[19]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[19]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[1]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[1]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[1]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[1]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[20]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[20]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[20]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[20]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[21]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[21]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[21]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[21]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[22]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[22]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[22]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[22]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[22]_i_2_n_0 ;
  wire \up_measured_transfer_length_reg[22]_i_2_n_1 ;
  wire \up_measured_transfer_length_reg[22]_i_2_n_2 ;
  wire \up_measured_transfer_length_reg[22]_i_2_n_3 ;
  wire [23:0]\up_measured_transfer_length_reg[23]_0 ;
  wire \up_measured_transfer_length_reg[23]_i_2_n_0 ;
  wire \up_measured_transfer_length_reg[23]_i_2_n_1 ;
  wire \up_measured_transfer_length_reg[23]_i_2_n_2 ;
  wire \up_measured_transfer_length_reg[23]_i_2_n_3 ;
  wire \up_measured_transfer_length_reg[2]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[2]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[2]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[2]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[3]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[3]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[3]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[3]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[4]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[4]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[4]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[4]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[5]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[5]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[5]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[5]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[6]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[6]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[6]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[6]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[7]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[7]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[7]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[7]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[8]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[8]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[8]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[8]_i_1_n_3 ;
  wire \up_measured_transfer_length_reg[8]_i_2_n_0 ;
  wire \up_measured_transfer_length_reg[8]_i_2_n_1 ;
  wire \up_measured_transfer_length_reg[8]_i_2_n_2 ;
  wire \up_measured_transfer_length_reg[8]_i_2_n_3 ;
  wire \up_measured_transfer_length_reg[9]_i_1_n_0 ;
  wire \up_measured_transfer_length_reg[9]_i_1_n_1 ;
  wire \up_measured_transfer_length_reg[9]_i_1_n_2 ;
  wire \up_measured_transfer_length_reg[9]_i_1_n_3 ;
  wire [3:0]\up_rdata[0]_i_5 ;
  wire \up_rdata[14]_i_6_n_0 ;
  wire \up_rdata[16]_i_5_n_0 ;
  wire \up_rdata[5]_i_5_n_0 ;
  wire \up_rdata_reg[14] ;
  wire \up_rdata_reg[16] ;
  wire \up_rdata_reg[16]_0 ;
  wire \up_rdata_reg[5] ;
  wire up_req_eot;
  wire up_response_ready;
  wire up_response_valid;
  wire up_tlf_s_valid_reg_n_0;
  wire \up_transfer_done_bitmap[0]_i_1_n_0 ;
  wire \up_transfer_done_bitmap[0]_i_2_n_0 ;
  wire \up_transfer_done_bitmap[1]_i_1_n_0 ;
  wire \up_transfer_done_bitmap[1]_i_2_n_0 ;
  wire \up_transfer_done_bitmap[2]_i_1_n_0 ;
  wire \up_transfer_done_bitmap[2]_i_2_n_0 ;
  wire \up_transfer_done_bitmap[3]_i_1_n_0 ;
  wire \up_transfer_done_bitmap[3]_i_2_n_0 ;
  wire [0:0]up_transfer_id;
  wire \up_transfer_id[0]_i_1_n_0 ;
  wire \up_transfer_id[1]_i_2_n_0 ;
  wire [1:0]up_transfer_id_eot;
  wire \up_transfer_id_eot[0]_i_1_n_0 ;
  wire \up_transfer_id_eot[1]_i_2_n_0 ;
  wire [1:0]up_transfer_id_eot_d;
  wire \up_transfer_id_eot_reg[1]_0 ;
  wire [0:0]\up_transfer_id_reg[1]_0 ;
  wire \zerodeep.cdc_sync_fifo_ram_reg0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo i_transfer_lenghts_fifo
       (.D(D[0]),
        .Q(up_transfer_id_eot),
        .SR(i_transfer_lenghts_fifo_n_0),
        .data5(data5[4]),
        .\fifo.sync_clocks.data_reg[0]_0 (\fifo.sync_clocks.data_reg[0] ),
        .\fifo.sync_clocks.data_reg[14]_0 (\fifo.sync_clocks.data_reg[14] ),
        .\fifo.sync_clocks.data_reg[16]_0 (\fifo.sync_clocks.data_reg[16] ),
        .\fifo.sync_clocks.data_reg[25]_0 (\fifo.sync_clocks.data_reg[25] ),
        .\fifo.sync_clocks.data_reg[5]_0 (\fifo.sync_clocks.data_reg[5] ),
        .\fifo.valid_reg_0 (i_transfer_lenghts_fifo_n_8),
        .\fifo.valid_reg_1 (\fifo.valid_reg ),
        .\m_axis_raddr_reg_reg[0] (\m_axis_raddr_reg_reg[0] ),
        .response_ready_reg(i_transfer_lenghts_fifo_n_7),
        .response_ready_reg_0(E),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_data({up_transfer_id_eot_d,\up_measured_transfer_length_reg[23]_0 }),
        .\s_axis_waddr_reg_reg[0] (up_tlf_s_valid_reg_n_0),
        .up_bl_partial(up_bl_partial),
        .\up_rdata[0]_i_5 ({\up_rdata[0]_i_5 [3:2],\up_rdata[0]_i_5 [0]}),
        .\up_rdata[0]_i_5_0 (up_transfer_id),
        .\up_rdata_reg[14] (\up_rdata_reg[14] ),
        .\up_rdata_reg[14]_0 (\up_rdata[14]_i_6_n_0 ),
        .\up_rdata_reg[16] (\up_rdata_reg[16] ),
        .\up_rdata_reg[16]_0 (\up_rdata_reg[16]_0 ),
        .\up_rdata_reg[16]_1 (\up_rdata[16]_i_5_n_0 ),
        .\up_rdata_reg[5] (\up_rdata_reg[5] ),
        .\up_rdata_reg[5]_0 (\up_rdata[5]_i_5_n_0 ),
        .up_response_ready(up_response_ready),
        .up_tlf_s_valid_reg(i_transfer_lenghts_fifo_n_1),
        .\up_transfer_id_eot_reg[1] (\up_transfer_id_eot_reg[1]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    response_ready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_transfer_lenghts_fifo_n_7),
        .Q(up_response_ready),
        .S(i_transfer_lenghts_fifo_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    up_clear_tl_i_1
       (.I0(up_response_ready),
        .I1(up_response_valid),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    up_clear_tl_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(up_req_eot),
        .Q(up_clear_tl),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[8]),
        .Q(D[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[9]),
        .Q(D[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[10]),
        .Q(D[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[11]),
        .Q(D[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[12]),
        .Q(D[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[13]),
        .Q(D[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[14]),
        .Q(D[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[15]),
        .Q(D[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[16]),
        .Q(D[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[17]),
        .Q(D[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[18]),
        .Q(D[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[19]),
        .Q(D[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[20]),
        .Q(D[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[21]),
        .Q(D[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[22]),
        .Q(D[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[23]),
        .Q(D[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[24]),
        .Q(D[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[25]),
        .Q(D[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[26]),
        .Q(D[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[27]),
        .Q(D[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[28]),
        .Q(D[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[2]),
        .Q(D[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[3]),
        .Q(D[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[4]),
        .Q(D[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[5]),
        .Q(D[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[6]),
        .Q(D[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_dest_address_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dma_dest_address_reg[4]_0 ),
        .D(Q[7]),
        .Q(D[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    up_dma_enable_tlen_reporting_reg
       (.C(s_axi_aclk),
        .CE(up_dma_last),
        .D(Q[1]),
        .Q(p_3_in),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    up_dma_last_reg
       (.C(s_axi_aclk),
        .CE(up_dma_last),
        .D(Q[0]),
        .Q(D[0]),
        .S(SR));
  LUT2 #(
    .INIT(4'h8)) 
    up_dma_req_valid_i_2
       (.I0(\m_axis_raddr_reg_reg[0] ),
        .I1(s_axi_aresetn),
        .O(ctrl_enable_reg));
  FDRE #(
    .INIT(1'b0)) 
    up_dma_req_valid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_dma_req_valid_reg_0),
        .Q(up_dma_req_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[8]),
        .Q(D[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[9]),
        .Q(D[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[10]),
        .Q(D[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[11]),
        .Q(D[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[12]),
        .Q(D[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[13]),
        .Q(D[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[14]),
        .Q(D[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[15]),
        .Q(D[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[16]),
        .Q(D[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[17]),
        .Q(D[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[18]),
        .Q(D[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[19]),
        .Q(D[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[20]),
        .Q(D[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[21]),
        .Q(D[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[22]),
        .Q(D[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[23]),
        .Q(D[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[24]),
        .Q(D[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[25]),
        .Q(D[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[26]),
        .Q(D[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[27]),
        .Q(D[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[28]),
        .Q(D[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[2]),
        .Q(D[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[3]),
        .Q(D[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[4]),
        .Q(D[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[5]),
        .Q(D[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[6]),
        .Q(D[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_src_address_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dma_src_address_reg[4]_0 ),
        .D(Q[7]),
        .Q(D[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[8]),
        .Q(D[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[9]),
        .Q(D[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[10]),
        .Q(\up_dma_x_length_reg[23]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[11]),
        .Q(\up_dma_x_length_reg[23]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[12]),
        .Q(\up_dma_x_length_reg[23]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[13]),
        .Q(\up_dma_x_length_reg[23]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[14]),
        .Q(\up_dma_x_length_reg[23]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[15]),
        .Q(\up_dma_x_length_reg[23]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[16]),
        .Q(\up_dma_x_length_reg[23]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[17]),
        .Q(\up_dma_x_length_reg[23]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[18]),
        .Q(\up_dma_x_length_reg[23]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[19]),
        .Q(\up_dma_x_length_reg[23]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[20]),
        .Q(\up_dma_x_length_reg[23]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[21]),
        .Q(\up_dma_x_length_reg[23]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[2]),
        .Q(D[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[3]),
        .Q(D[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[4]),
        .Q(D[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[5]),
        .Q(D[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[6]),
        .Q(D[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_dma_x_length_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_dma_x_length_reg[4]_0 ),
        .D(Q[7]),
        .Q(D[6]),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \up_measured_transfer_length[23]_i_1 
       (.I0(E),
        .I1(up_clear_tl),
        .I2(\m_axis_raddr_reg_reg[0] ),
        .O(\up_measured_transfer_length[23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[0]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [0]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[0]_i_1 
       (.GE(\up_measured_transfer_length_reg[0]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [0]),
        .I3(\up_measured_transfer_length_reg[11]_0 [0]),
        .I4(1'b1),
        .O51(\up_measured_transfer_length_reg[0]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[0]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[10]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [10]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[10]_i_1 
       (.GE(\up_measured_transfer_length_reg[10]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [10]),
        .I3(\up_measured_transfer_length_reg[11]_0 [10]),
        .I4(\up_measured_transfer_length_reg[16]_i_2_n_0 ),
        .O51(\up_measured_transfer_length_reg[10]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[10]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[10]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[11]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [11]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[11]_i_1 
       (.GE(\up_measured_transfer_length_reg[11]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [11]),
        .I3(\up_measured_transfer_length_reg[11]_0 [11]),
        .I4(\up_measured_transfer_length_reg[10]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[11]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[11]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[11]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[12]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [12]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \up_measured_transfer_length_reg[12]_i_1 
       (.GE(\up_measured_transfer_length_reg[12]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [12]),
        .I4(\up_measured_transfer_length_reg[16]_i_2_n_1 ),
        .O51(\up_measured_transfer_length_reg[12]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[12]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[12]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[13]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [13]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \up_measured_transfer_length_reg[13]_i_1 
       (.GE(\up_measured_transfer_length_reg[13]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [13]),
        .I4(\up_measured_transfer_length_reg[12]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[13]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[13]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[13]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[14]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [14]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \up_measured_transfer_length_reg[14]_i_1 
       (.GE(\up_measured_transfer_length_reg[14]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [14]),
        .I4(\up_measured_transfer_length_reg[16]_i_2_n_2 ),
        .O51(\up_measured_transfer_length_reg[14]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[14]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[14]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[15]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [15]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \up_measured_transfer_length_reg[15]_i_1 
       (.GE(\up_measured_transfer_length_reg[15]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [15]),
        .I4(\up_measured_transfer_length_reg[14]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[15]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[15]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[15]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[16]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [16]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \up_measured_transfer_length_reg[16]_i_1 
       (.GE(\up_measured_transfer_length_reg[16]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [16]),
        .I4(\up_measured_transfer_length_reg[16]_i_2_n_3 ),
        .O51(\up_measured_transfer_length_reg[16]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[16]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[16]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \up_measured_transfer_length_reg[16]_i_2 
       (.CIN(\up_measured_transfer_length_reg[8]_i_2_n_3 ),
        .COUTB(\up_measured_transfer_length_reg[16]_i_2_n_0 ),
        .COUTD(\up_measured_transfer_length_reg[16]_i_2_n_1 ),
        .COUTF(\up_measured_transfer_length_reg[16]_i_2_n_2 ),
        .COUTH(\up_measured_transfer_length_reg[16]_i_2_n_3 ),
        .CYA(\up_measured_transfer_length_reg[8]_i_1_n_2 ),
        .CYB(\up_measured_transfer_length_reg[9]_i_1_n_2 ),
        .CYC(\up_measured_transfer_length_reg[10]_i_1_n_2 ),
        .CYD(\up_measured_transfer_length_reg[11]_i_1_n_2 ),
        .CYE(\up_measured_transfer_length_reg[12]_i_1_n_2 ),
        .CYF(\up_measured_transfer_length_reg[13]_i_1_n_2 ),
        .CYG(\up_measured_transfer_length_reg[14]_i_1_n_2 ),
        .CYH(\up_measured_transfer_length_reg[15]_i_1_n_2 ),
        .GEA(\up_measured_transfer_length_reg[8]_i_1_n_0 ),
        .GEB(\up_measured_transfer_length_reg[9]_i_1_n_0 ),
        .GEC(\up_measured_transfer_length_reg[10]_i_1_n_0 ),
        .GED(\up_measured_transfer_length_reg[11]_i_1_n_0 ),
        .GEE(\up_measured_transfer_length_reg[12]_i_1_n_0 ),
        .GEF(\up_measured_transfer_length_reg[13]_i_1_n_0 ),
        .GEG(\up_measured_transfer_length_reg[14]_i_1_n_0 ),
        .GEH(\up_measured_transfer_length_reg[15]_i_1_n_0 ),
        .PROPA(\up_measured_transfer_length_reg[8]_i_1_n_3 ),
        .PROPB(\up_measured_transfer_length_reg[9]_i_1_n_3 ),
        .PROPC(\up_measured_transfer_length_reg[10]_i_1_n_3 ),
        .PROPD(\up_measured_transfer_length_reg[11]_i_1_n_3 ),
        .PROPE(\up_measured_transfer_length_reg[12]_i_1_n_3 ),
        .PROPF(\up_measured_transfer_length_reg[13]_i_1_n_3 ),
        .PROPG(\up_measured_transfer_length_reg[14]_i_1_n_3 ),
        .PROPH(\up_measured_transfer_length_reg[15]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[17]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [17]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \up_measured_transfer_length_reg[17]_i_1 
       (.GE(\up_measured_transfer_length_reg[17]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [17]),
        .I4(\up_measured_transfer_length_reg[16]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[17]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[17]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[17]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[18]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [18]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \up_measured_transfer_length_reg[18]_i_1 
       (.GE(\up_measured_transfer_length_reg[18]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [18]),
        .I4(\up_measured_transfer_length_reg[22]_i_2_n_0 ),
        .O51(\up_measured_transfer_length_reg[18]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[18]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[18]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[19]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [19]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \up_measured_transfer_length_reg[19]_i_1 
       (.GE(\up_measured_transfer_length_reg[19]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [19]),
        .I4(\up_measured_transfer_length_reg[18]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[19]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[19]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[19]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[1]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [1]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[1]_i_1 
       (.GE(\up_measured_transfer_length_reg[1]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [1]),
        .I3(\up_measured_transfer_length_reg[11]_0 [1]),
        .I4(\up_measured_transfer_length_reg[0]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[1]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[1]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[20]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [20]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \up_measured_transfer_length_reg[20]_i_1 
       (.GE(\up_measured_transfer_length_reg[20]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [20]),
        .I4(\up_measured_transfer_length_reg[22]_i_2_n_1 ),
        .O51(\up_measured_transfer_length_reg[20]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[20]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[20]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[21]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [21]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \up_measured_transfer_length_reg[21]_i_1 
       (.GE(\up_measured_transfer_length_reg[21]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [21]),
        .I4(\up_measured_transfer_length_reg[20]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[21]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[21]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[21]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[22]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [22]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00000000FFFF00)) 
    \up_measured_transfer_length_reg[22]_i_1 
       (.GE(\up_measured_transfer_length_reg[22]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [22]),
        .I4(\up_measured_transfer_length_reg[22]_i_2_n_2 ),
        .O51(\up_measured_transfer_length_reg[22]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[22]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[22]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("TRUE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \up_measured_transfer_length_reg[22]_i_2 
       (.CIN(\up_measured_transfer_length_reg[16]_i_2_n_3 ),
        .COUTB(\up_measured_transfer_length_reg[22]_i_2_n_0 ),
        .COUTD(\up_measured_transfer_length_reg[22]_i_2_n_1 ),
        .COUTF(\up_measured_transfer_length_reg[22]_i_2_n_2 ),
        .COUTH(\up_measured_transfer_length_reg[22]_i_2_n_3 ),
        .CYA(\up_measured_transfer_length_reg[16]_i_1_n_2 ),
        .CYB(\up_measured_transfer_length_reg[17]_i_1_n_2 ),
        .CYC(\up_measured_transfer_length_reg[18]_i_1_n_2 ),
        .CYD(\up_measured_transfer_length_reg[19]_i_1_n_2 ),
        .CYE(\up_measured_transfer_length_reg[20]_i_1_n_2 ),
        .CYF(\up_measured_transfer_length_reg[21]_i_1_n_2 ),
        .CYG(\up_measured_transfer_length_reg[22]_i_1_n_2 ),
        .CYH(\up_measured_transfer_length_reg[23]_i_2_n_2 ),
        .GEA(\up_measured_transfer_length_reg[16]_i_1_n_0 ),
        .GEB(\up_measured_transfer_length_reg[17]_i_1_n_0 ),
        .GEC(\up_measured_transfer_length_reg[18]_i_1_n_0 ),
        .GED(\up_measured_transfer_length_reg[19]_i_1_n_0 ),
        .GEE(\up_measured_transfer_length_reg[20]_i_1_n_0 ),
        .GEF(\up_measured_transfer_length_reg[21]_i_1_n_0 ),
        .GEG(\up_measured_transfer_length_reg[22]_i_1_n_0 ),
        .GEH(\up_measured_transfer_length_reg[23]_i_2_n_0 ),
        .PROPA(\up_measured_transfer_length_reg[16]_i_1_n_3 ),
        .PROPB(\up_measured_transfer_length_reg[17]_i_1_n_3 ),
        .PROPC(\up_measured_transfer_length_reg[18]_i_1_n_3 ),
        .PROPD(\up_measured_transfer_length_reg[19]_i_1_n_3 ),
        .PROPE(\up_measured_transfer_length_reg[20]_i_1_n_3 ),
        .PROPF(\up_measured_transfer_length_reg[21]_i_1_n_3 ),
        .PROPG(\up_measured_transfer_length_reg[22]_i_1_n_3 ),
        .PROPH(\up_measured_transfer_length_reg[23]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[23]_i_2_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [23]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFF00FF0000FFFF00)) 
    \up_measured_transfer_length_reg[23]_i_2 
       (.GE(\up_measured_transfer_length_reg[23]_i_2_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(\up_measured_transfer_length_reg[23]_0 [23]),
        .I4(\up_measured_transfer_length_reg[22]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[23]_i_2_n_1 ),
        .O52(\up_measured_transfer_length_reg[23]_i_2_n_2 ),
        .PROP(\up_measured_transfer_length_reg[23]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[2]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [2]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[2]_i_1 
       (.GE(\up_measured_transfer_length_reg[2]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [2]),
        .I3(\up_measured_transfer_length_reg[11]_0 [2]),
        .I4(\up_measured_transfer_length_reg[8]_i_2_n_0 ),
        .O51(\up_measured_transfer_length_reg[2]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[2]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[2]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[3]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [3]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[3]_i_1 
       (.GE(\up_measured_transfer_length_reg[3]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [3]),
        .I3(\up_measured_transfer_length_reg[11]_0 [3]),
        .I4(\up_measured_transfer_length_reg[2]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[3]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[3]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[3]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[4]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [4]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[4]_i_1 
       (.GE(\up_measured_transfer_length_reg[4]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [4]),
        .I3(\up_measured_transfer_length_reg[11]_0 [4]),
        .I4(\up_measured_transfer_length_reg[8]_i_2_n_1 ),
        .O51(\up_measured_transfer_length_reg[4]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[4]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[4]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[5]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [5]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[5]_i_1 
       (.GE(\up_measured_transfer_length_reg[5]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [5]),
        .I3(\up_measured_transfer_length_reg[11]_0 [5]),
        .I4(\up_measured_transfer_length_reg[4]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[5]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[5]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[5]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[6]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [6]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[6]_i_1 
       (.GE(\up_measured_transfer_length_reg[6]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [6]),
        .I3(\up_measured_transfer_length_reg[11]_0 [6]),
        .I4(\up_measured_transfer_length_reg[8]_i_2_n_2 ),
        .O51(\up_measured_transfer_length_reg[6]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[6]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[6]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[7]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [7]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[7]_i_1 
       (.GE(\up_measured_transfer_length_reg[7]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [7]),
        .I3(\up_measured_transfer_length_reg[11]_0 [7]),
        .I4(\up_measured_transfer_length_reg[6]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[7]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[7]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[8]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [8]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[8]_i_1 
       (.GE(\up_measured_transfer_length_reg[8]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [8]),
        .I3(\up_measured_transfer_length_reg[11]_0 [8]),
        .I4(\up_measured_transfer_length_reg[8]_i_2_n_3 ),
        .O51(\up_measured_transfer_length_reg[8]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[8]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[8]_i_1_n_3 ));
  LOOKAHEAD8 #(
    .LOOKB("FALSE"),
    .LOOKD("TRUE"),
    .LOOKF("TRUE"),
    .LOOKH("TRUE")) 
    \up_measured_transfer_length_reg[8]_i_2 
       (.CIN(1'b1),
        .COUTB(\up_measured_transfer_length_reg[8]_i_2_n_0 ),
        .COUTD(\up_measured_transfer_length_reg[8]_i_2_n_1 ),
        .COUTF(\up_measured_transfer_length_reg[8]_i_2_n_2 ),
        .COUTH(\up_measured_transfer_length_reg[8]_i_2_n_3 ),
        .CYA(\up_measured_transfer_length_reg[0]_i_1_n_2 ),
        .CYB(\up_measured_transfer_length_reg[1]_i_1_n_2 ),
        .CYC(\up_measured_transfer_length_reg[2]_i_1_n_2 ),
        .CYD(\up_measured_transfer_length_reg[3]_i_1_n_2 ),
        .CYE(\up_measured_transfer_length_reg[4]_i_1_n_2 ),
        .CYF(\up_measured_transfer_length_reg[5]_i_1_n_2 ),
        .CYG(\up_measured_transfer_length_reg[6]_i_1_n_2 ),
        .CYH(\up_measured_transfer_length_reg[7]_i_1_n_2 ),
        .GEA(\up_measured_transfer_length_reg[0]_i_1_n_0 ),
        .GEB(\up_measured_transfer_length_reg[1]_i_1_n_0 ),
        .GEC(\up_measured_transfer_length_reg[2]_i_1_n_0 ),
        .GED(\up_measured_transfer_length_reg[3]_i_1_n_0 ),
        .GEE(\up_measured_transfer_length_reg[4]_i_1_n_0 ),
        .GEF(\up_measured_transfer_length_reg[5]_i_1_n_0 ),
        .GEG(\up_measured_transfer_length_reg[6]_i_1_n_0 ),
        .GEH(\up_measured_transfer_length_reg[7]_i_1_n_0 ),
        .PROPA(\up_measured_transfer_length_reg[0]_i_1_n_3 ),
        .PROPB(\up_measured_transfer_length_reg[1]_i_1_n_3 ),
        .PROPC(\up_measured_transfer_length_reg[2]_i_1_n_3 ),
        .PROPD(\up_measured_transfer_length_reg[3]_i_1_n_3 ),
        .PROPE(\up_measured_transfer_length_reg[4]_i_1_n_3 ),
        .PROPF(\up_measured_transfer_length_reg[5]_i_1_n_3 ),
        .PROPG(\up_measured_transfer_length_reg[6]_i_1_n_3 ),
        .PROPH(\up_measured_transfer_length_reg[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_measured_transfer_length_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\up_measured_transfer_length_reg[9]_i_1_n_1 ),
        .Q(\up_measured_transfer_length_reg[23]_0 [9]),
        .R(\up_measured_transfer_length[23]_i_1_n_0 ));
  LUT6CY #(
    .INIT(64'hFFF0F000F00F0FF0)) 
    \up_measured_transfer_length_reg[9]_i_1 
       (.GE(\up_measured_transfer_length_reg[9]_i_1_n_0 ),
        .I0(1'b1),
        .I1(1'b1),
        .I2(\up_measured_transfer_length_reg[23]_0 [9]),
        .I3(\up_measured_transfer_length_reg[11]_0 [9]),
        .I4(\up_measured_transfer_length_reg[8]_i_1_n_2 ),
        .O51(\up_measured_transfer_length_reg[9]_i_1_n_1 ),
        .O52(\up_measured_transfer_length_reg[9]_i_1_n_2 ),
        .PROP(\up_measured_transfer_length_reg[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    up_partial_length_valid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_transfer_lenghts_fifo_n_8),
        .Q(data5[4]),
        .R(i_transfer_lenghts_fifo_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hBC8C)) 
    \up_rdata[10]_i_6 
       (.I0(D[7]),
        .I1(\up_rdata[0]_i_5 [0]),
        .I2(\up_rdata[0]_i_5 [1]),
        .I3(D[42]),
        .O(\up_dma_x_length_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hBC8C)) 
    \up_rdata[14]_i_6 
       (.I0(\up_dma_x_length_reg[23]_0 [2]),
        .I1(\up_rdata[0]_i_5 [0]),
        .I2(\up_rdata[0]_i_5 [1]),
        .I3(D[46]),
        .O(\up_rdata[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hBC8C)) 
    \up_rdata[15]_i_5 
       (.I0(\up_dma_x_length_reg[23]_0 [3]),
        .I1(\up_rdata[0]_i_5 [0]),
        .I2(\up_rdata[0]_i_5 [1]),
        .I3(D[47]),
        .O(\up_dma_x_length_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hBC8C)) 
    \up_rdata[16]_i_5 
       (.I0(\up_dma_x_length_reg[23]_0 [4]),
        .I1(\up_rdata[0]_i_5 [0]),
        .I2(\up_rdata[0]_i_5 [1]),
        .I3(D[48]),
        .O(\up_rdata[16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBC8C)) 
    \up_rdata[19]_i_8 
       (.I0(\up_dma_x_length_reg[23]_0 [7]),
        .I1(\up_rdata[0]_i_5 [0]),
        .I2(\up_rdata[0]_i_5 [1]),
        .I3(D[51]),
        .O(\up_dma_x_length_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBC8C)) 
    \up_rdata[21]_i_7 
       (.I0(\up_dma_x_length_reg[23]_0 [9]),
        .I1(\up_rdata[0]_i_5 [0]),
        .I2(\up_rdata[0]_i_5 [1]),
        .I3(D[53]),
        .O(\up_dma_x_length_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBC8C)) 
    \up_rdata[5]_i_5 
       (.I0(D[2]),
        .I1(\up_rdata[0]_i_5 [0]),
        .I2(\up_rdata[0]_i_5 [1]),
        .I3(D[37]),
        .O(\up_rdata[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBC8C)) 
    \up_rdata[6]_i_6 
       (.I0(D[3]),
        .I1(\up_rdata[0]_i_5 [0]),
        .I2(\up_rdata[0]_i_5 [1]),
        .I3(D[38]),
        .O(\up_dma_x_length_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    up_tlf_s_valid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_transfer_lenghts_fifo_n_1),
        .Q(up_tlf_s_valid_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h57550300)) 
    \up_transfer_done_bitmap[0]_i_1 
       (.I0(\up_transfer_done_bitmap[0]_i_2_n_0 ),
        .I1(up_transfer_id_eot[0]),
        .I2(up_transfer_id_eot[1]),
        .I3(up_eot),
        .I4(data5[0]),
        .O(\up_transfer_done_bitmap[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \up_transfer_done_bitmap[0]_i_2 
       (.I0(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .I1(\up_transfer_id_reg[1]_0 ),
        .I2(up_transfer_id),
        .O(\up_transfer_done_bitmap[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h75553000)) 
    \up_transfer_done_bitmap[1]_i_1 
       (.I0(\up_transfer_done_bitmap[1]_i_2_n_0 ),
        .I1(up_transfer_id_eot[1]),
        .I2(up_transfer_id_eot[0]),
        .I3(up_eot),
        .I4(data5[1]),
        .O(\up_transfer_done_bitmap[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_transfer_done_bitmap[1]_i_2 
       (.I0(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .I1(up_transfer_id),
        .I2(\up_transfer_id_reg[1]_0 ),
        .O(\up_transfer_done_bitmap[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h75553000)) 
    \up_transfer_done_bitmap[2]_i_1 
       (.I0(\up_transfer_done_bitmap[2]_i_2_n_0 ),
        .I1(up_transfer_id_eot[0]),
        .I2(up_transfer_id_eot[1]),
        .I3(up_eot),
        .I4(data5[2]),
        .O(\up_transfer_done_bitmap[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_transfer_done_bitmap[2]_i_2 
       (.I0(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .I1(\up_transfer_id_reg[1]_0 ),
        .I2(up_transfer_id),
        .O(\up_transfer_done_bitmap[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hD555C000)) 
    \up_transfer_done_bitmap[3]_i_1 
       (.I0(\up_transfer_done_bitmap[3]_i_2_n_0 ),
        .I1(up_transfer_id_eot[0]),
        .I2(up_transfer_id_eot[1]),
        .I3(up_eot),
        .I4(data5[3]),
        .O(\up_transfer_done_bitmap[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \up_transfer_done_bitmap[3]_i_2 
       (.I0(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .I1(\up_transfer_id_reg[1]_0 ),
        .I2(up_transfer_id),
        .O(\up_transfer_done_bitmap[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_transfer_done_bitmap_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_transfer_done_bitmap[0]_i_1_n_0 ),
        .Q(data5[0]),
        .R(i_transfer_lenghts_fifo_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_transfer_done_bitmap_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_transfer_done_bitmap[1]_i_1_n_0 ),
        .Q(data5[1]),
        .R(i_transfer_lenghts_fifo_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_transfer_done_bitmap_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_transfer_done_bitmap[2]_i_1_n_0 ),
        .Q(data5[2]),
        .R(i_transfer_lenghts_fifo_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_transfer_done_bitmap_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_transfer_done_bitmap[3]_i_1_n_0 ),
        .Q(data5[3]),
        .R(i_transfer_lenghts_fifo_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \up_transfer_id[0]_i_1 
       (.I0(up_transfer_id),
        .O(\up_transfer_id[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_transfer_id[1]_i_2 
       (.I0(up_transfer_id),
        .I1(\up_transfer_id_reg[1]_0 ),
        .O(\up_transfer_id[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \up_transfer_id_eot[0]_i_1 
       (.I0(up_transfer_id_eot[0]),
        .O(\up_transfer_id_eot[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_transfer_id_eot[1]_i_2 
       (.I0(up_transfer_id_eot[0]),
        .I1(up_transfer_id_eot[1]),
        .O(\up_transfer_id_eot[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_transfer_id_eot_d_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(up_transfer_id_eot[0]),
        .Q(up_transfer_id_eot_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_transfer_id_eot_d_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(up_transfer_id_eot[1]),
        .Q(up_transfer_id_eot_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \up_transfer_id_eot_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_eot),
        .D(\up_transfer_id_eot[0]_i_1_n_0 ),
        .Q(up_transfer_id_eot[0]),
        .R(i_transfer_lenghts_fifo_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_transfer_id_eot_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_eot),
        .D(\up_transfer_id_eot[1]_i_2_n_0 ),
        .Q(up_transfer_id_eot[1]),
        .R(i_transfer_lenghts_fifo_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_transfer_id_reg[0] 
       (.C(s_axi_aclk),
        .CE(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .D(\up_transfer_id[0]_i_1_n_0 ),
        .Q(up_transfer_id),
        .R(i_transfer_lenghts_fifo_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \up_transfer_id_reg[1] 
       (.C(s_axi_aclk),
        .CE(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .D(\up_transfer_id[1]_i_2_n_0 ),
        .Q(\up_transfer_id_reg[1]_0 ),
        .R(i_transfer_lenghts_fifo_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_reset_manager
   (Q,
    do_enable_reg_0,
    needs_reset_reg_0,
    dest_enable,
    \reset_gen[2].reset_sync_reg[0]_0 ,
    \state_reg[1]_0 ,
    m_dest_axi_aclk,
    s_axi_aclk,
    enabled,
    s_axis_aclk,
    ctrl_enable,
    ctrl_pause,
    SR);
  output [0:0]Q;
  output do_enable_reg_0;
  output [3:0]needs_reset_reg_0;
  output dest_enable;
  output [0:0]\reset_gen[2].reset_sync_reg[0]_0 ;
  output [1:0]\state_reg[1]_0 ;
  input m_dest_axi_aclk;
  input s_axi_aclk;
  input enabled;
  input s_axis_aclk;
  input ctrl_enable;
  input ctrl_pause;
  input [0:0]SR;

  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state_reg_n_0_[2] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire \FSM_onehot_state_reg_n_0_[5] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cdc_sync_stage2;
  wire ctrl_enable;
  wire ctrl_pause;
  wire dest_enable;
  wire do_enable0;
  wire do_enable_reg_0;
  wire do_reset;
  wire do_reset_0;
  wire enabled;
  wire m_dest_axi_aclk;
  wire needs_reset;
  wire needs_reset_i_1_n_0;
  wire [3:0]needs_reset_reg_0;
  wire \reset_gen[0].reset_async_reg_n_0_[0] ;
  wire \reset_gen[0].reset_async_reg_n_0_[1] ;
  wire \reset_gen[0].reset_async_reg_n_0_[2] ;
  wire \reset_gen[0].reset_async_reg_n_0_[3] ;
  wire \reset_gen[0].reset_sync_in ;
  wire \reset_gen[0].reset_sync_reg_n_0_[1] ;
  wire \reset_gen[2].reset_async_reg_n_0_[0] ;
  wire \reset_gen[2].reset_async_reg_n_0_[1] ;
  wire \reset_gen[2].reset_async_reg_n_0_[2] ;
  wire \reset_gen[2].reset_async_reg_n_0_[3] ;
  wire \reset_gen[2].reset_sync_in ;
  wire [0:0]\reset_gen[2].reset_sync_reg[0]_0 ;
  wire \reset_gen[2].reset_sync_reg_n_0_[1] ;
  wire s_axi_aclk;
  wire s_axis_aclk;
  wire state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire [1:0]\state_reg[1]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(needs_reset_reg_0[3]),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(needs_reset),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(needs_reset_reg_0[3]),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(state),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(do_reset_0),
        .S(SR));
  (* FSM_ENCODED_STATES = "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(state),
        .D(do_reset_0),
        .Q(needs_reset),
        .R(SR));
  (* FSM_ENCODED_STATES = "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(state),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(state),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(state),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "STATE_RESET:000010,STATE_DISABLED:000100,STATE_ENABLED:010000,STATE_SHUTDOWN:100000,STATE_STARTUP:001000,STATE_DO_RESET:000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(state),
        .D(\FSM_onehot_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_state_reg_n_0_[5] ),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    do_enable_i_1
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(do_enable0));
  FDRE #(
    .INIT(1'b0)) 
    do_enable_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(do_enable0),
        .Q(do_enable_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    do_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(do_reset_0),
        .Q(do_reset),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__7 i_sync_control_dest
       (.\cdc_sync_stage1_reg[0]_0 (do_enable_reg_0),
        .dest_enable(dest_enable),
        .m_dest_axi_aclk(m_dest_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__8 i_sync_control_src
       (.\cdc_sync_stage1_reg[0]_0 (do_enable_reg_0),
        .cdc_sync_stage2(cdc_sync_stage2),
        .s_axis_aclk(s_axis_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__9 i_sync_status_dest
       (.E(state),
        .\FSM_onehot_state[5]_i_3_0 (needs_reset_reg_0[2]),
        .\FSM_onehot_state[5]_i_3_1 (do_enable_reg_0),
        .Q({\FSM_onehot_state_reg_n_0_[5] ,\FSM_onehot_state_reg_n_0_[4] ,\FSM_onehot_state_reg_n_0_[3] ,\FSM_onehot_state_reg_n_0_[2] ,needs_reset,do_reset_0}),
        .\cdc_sync_stage2_reg[0]_0 (needs_reset_reg_0[1]),
        .ctrl_enable(ctrl_enable),
        .ctrl_pause(ctrl_pause),
        .enabled(enabled),
        .s_axi_aclk(s_axi_aclk),
        .\state_reg[0] (needs_reset_reg_0[3]),
        .\state_reg[0]_0 (\reset_gen[2].reset_sync_reg[0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits i_sync_status_src
       (.cdc_sync_stage2(cdc_sync_stage2),
        .\cdc_sync_stage2_reg[0]_0 (needs_reset_reg_0[2]),
        .s_axi_aclk(s_axi_aclk));
  LUT3 #(
    .INIT(8'h0D)) 
    needs_reset_i_1
       (.I0(ctrl_enable),
        .I1(needs_reset_reg_0[3]),
        .I2(needs_reset),
        .O(needs_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    needs_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(needs_reset_i_1_n_0),
        .Q(needs_reset_reg_0[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \reset_gen[0].reset_async_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[0].reset_async_reg_n_0_[1] ),
        .PRE(do_reset),
        .Q(\reset_gen[0].reset_async_reg_n_0_[0] ));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \reset_gen[0].reset_async_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[0].reset_async_reg_n_0_[2] ),
        .PRE(do_reset),
        .Q(\reset_gen[0].reset_async_reg_n_0_[1] ));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \reset_gen[0].reset_async_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[0].reset_async_reg_n_0_[3] ),
        .PRE(do_reset),
        .Q(\reset_gen[0].reset_async_reg_n_0_[2] ));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \reset_gen[0].reset_async_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(do_reset),
        .Q(\reset_gen[0].reset_async_reg_n_0_[3] ));
  FDPE #(
    .INIT(1'b1)) 
    \reset_gen[0].reset_sync_in_reg 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[0].reset_async_reg_n_0_[0] ),
        .PRE(\reset_gen[2].reset_async_reg_n_0_[0] ),
        .Q(\reset_gen[0].reset_sync_in ));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \reset_gen[0].reset_sync_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[0].reset_sync_reg_n_0_[1] ),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \reset_gen[0].reset_sync_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[0].reset_sync_in ),
        .Q(\reset_gen[0].reset_sync_reg_n_0_[1] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \reset_gen[2].reset_async_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[2].reset_async_reg_n_0_[1] ),
        .PRE(do_reset),
        .Q(\reset_gen[2].reset_async_reg_n_0_[0] ));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \reset_gen[2].reset_async_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[2].reset_async_reg_n_0_[2] ),
        .PRE(do_reset),
        .Q(\reset_gen[2].reset_async_reg_n_0_[1] ));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \reset_gen[2].reset_async_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[2].reset_async_reg_n_0_[3] ),
        .PRE(do_reset),
        .Q(\reset_gen[2].reset_async_reg_n_0_[2] ));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \reset_gen[2].reset_async_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[0].reset_async_reg_n_0_[0] ),
        .PRE(do_reset),
        .Q(\reset_gen[2].reset_async_reg_n_0_[3] ));
  FDPE #(
    .INIT(1'b1)) 
    \reset_gen[2].reset_sync_in_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[2].reset_async_reg_n_0_[0] ),
        .PRE(Q),
        .Q(\reset_gen[2].reset_sync_in ));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \reset_gen[2].reset_sync_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[2].reset_sync_reg_n_0_[1] ),
        .Q(\reset_gen[2].reset_sync_reg[0]_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \reset_gen[2].reset_sync_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\reset_gen[2].reset_sync_in ),
        .Q(\reset_gen[2].reset_sync_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \state[0]_i_1 
       (.I0(\state_reg[1]_0 [1]),
        .I1(needs_reset_reg_0[3]),
        .I2(\state_reg[1]_0 [0]),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h26)) 
    \state[1]_i_1 
       (.I0(\state_reg[1]_0 [0]),
        .I1(\state_reg[1]_0 [1]),
        .I2(needs_reset_reg_0[3]),
        .O(\state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \state[2]_i_1 
       (.I0(\state_reg[1]_0 [1]),
        .I1(\state_reg[1]_0 [0]),
        .I2(needs_reset_reg_0[0]),
        .O(\state[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_axi_aclk),
        .CE(state),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[1]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_axi_aclk),
        .CE(state),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg[1]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(s_axi_aclk),
        .CE(state),
        .D(\state[2]_i_1_n_0 ),
        .Q(needs_reset_reg_0[0]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_response_manager
   (E,
    up_response_valid,
    completion_req_ready,
    up_eot,
    up_bl_partial,
    up_req_eot,
    m_dest_axi_bready,
    \measured_burst_length_reg[11]_0 ,
    Q,
    m_dest_axi_aclk,
    \cdc_sync_stage2_reg[0] ,
    s_axi_aclk,
    p_5_in,
    p_3_in,
    up_response_ready,
    m_dest_axi_bvalid,
    \zerodeep.s_axis_waddr_reg ,
    completion_req_valid,
    \FSM_sequential_state[0]_i_3__0_0 ,
    completion_req_last,
    D);
  output [0:0]E;
  output up_response_valid;
  output completion_req_ready;
  output up_eot;
  output up_bl_partial;
  output up_req_eot;
  output m_dest_axi_bready;
  output [11:0]\measured_burst_length_reg[11]_0 ;
  input [0:0]Q;
  input m_dest_axi_aclk;
  input [0:0]\cdc_sync_stage2_reg[0] ;
  input s_axi_aclk;
  input p_5_in;
  input [0:0]p_3_in;
  input up_response_ready;
  input m_dest_axi_bvalid;
  input \zerodeep.s_axis_waddr_reg ;
  input completion_req_valid;
  input [1:0]\FSM_sequential_state[0]_i_3__0_0 ;
  input completion_req_last;
  input [9:0]D;

  wire [9:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_state[0]_i_3__0_0 ;
  wire \FSM_sequential_state[0]_i_3__0_n_0 ;
  wire \FSM_sequential_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire [0:0]Q;
  wire [0:0]\cdc_sync_stage2_reg[0] ;
  wire completion_req_last;
  wire completion_req_last_found_i_1_n_0;
  wire completion_req_last_found_reg_n_0;
  wire completion_req_ready;
  wire completion_req_ready_i_1_n_0;
  wire completion_req_valid;
  wire i_dest_response_fifo_n_13;
  wire i_dest_response_fifo_n_15;
  wire i_dest_response_fifo_n_20;
  wire m_dest_axi_aclk;
  wire m_dest_axi_bready;
  wire m_dest_axi_bvalid;
  wire \measured_burst_length[11]_i_1_n_0 ;
  wire \measured_burst_length[11]_i_2_n_0 ;
  wire [11:0]\measured_burst_length_reg[11]_0 ;
  wire [2:0]nx_state__0;
  wire [0:0]p_3_in;
  wire p_5_in;
  wire req_eot;
  wire req_eot0;
  wire [11:0]req_response_dest_data_burst_length;
  wire req_response_partial;
  wire [11:0]response_dest_data_burst_length;
  wire response_dest_partial;
  wire response_dest_ready;
  wire response_dest_ready_i_2_n_0;
  wire response_valid_i_5_n_0;
  wire s_axi_aclk;
  wire [2:0]state;
  wire [1:0]to_complete_count;
  wire \to_complete_count[0]_i_1_n_0 ;
  wire \to_complete_count[1]_i_1_n_0 ;
  wire \to_complete_count[1]_i_2_n_0 ;
  wire transfer_id0;
  wire \transfer_id[0]_i_1_n_0 ;
  wire \transfer_id[1]_i_2_n_0 ;
  wire \transfer_id[1]_i_3_n_0 ;
  wire \transfer_id_reg_n_0_[0] ;
  wire \transfer_id_reg_n_0_[1] ;
  wire up_bl_partial;
  wire up_eot;
  wire up_req_eot;
  wire up_response_ready;
  wire up_response_valid;
  wire \zerodeep.s_axis_waddr_reg ;

  LUT5 #(
    .INIT(32'hFD0DFFFF)) 
    \FSM_sequential_state[0]_i_3__0 
       (.I0(up_response_ready),
        .I1(\FSM_sequential_state[1]_i_4_n_0 ),
        .I2(state[0]),
        .I3(\FSM_sequential_state[1]_i_3__0_n_0 ),
        .I4(state[1]),
        .O(\FSM_sequential_state[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_state[1]_i_3__0 
       (.I0(completion_req_last_found_reg_n_0),
        .I1(to_complete_count[0]),
        .I2(to_complete_count[1]),
        .O(\FSM_sequential_state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h1FF1FFFFFFFF1FF1)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(to_complete_count[0]),
        .I1(to_complete_count[1]),
        .I2(\FSM_sequential_state[0]_i_3__0_0 [0]),
        .I3(\transfer_id_reg_n_0_[0] ),
        .I4(\transfer_id_reg_n_0_[1] ),
        .I5(\FSM_sequential_state[0]_i_3__0_0 [1]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_sequential_state[2]_i_1__0 
       (.I0(up_response_ready),
        .I1(state[2]),
        .I2(\FSM_sequential_state[2]_i_2_n_0 ),
        .I3(\measured_burst_length[11]_i_1_n_0 ),
        .O(nx_state__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(to_complete_count[1]),
        .I1(to_complete_count[0]),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "STATE_WRITE_RESPR:010,STATE_ACC:001,STATE_WRITE_ZRCMPL:100,STATE_IDLE:000,STATE_ZERO_COMPL:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nx_state__0[0]),
        .Q(state[0]),
        .R(\cdc_sync_stage2_reg[0] ));
  (* FSM_ENCODED_STATES = "STATE_WRITE_RESPR:010,STATE_ACC:001,STATE_WRITE_ZRCMPL:100,STATE_IDLE:000,STATE_ZERO_COMPL:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nx_state__0[1]),
        .Q(state[1]),
        .R(\cdc_sync_stage2_reg[0] ));
  (* FSM_ENCODED_STATES = "STATE_WRITE_RESPR:010,STATE_ACC:001,STATE_WRITE_ZRCMPL:100,STATE_IDLE:000,STATE_ZERO_COMPL:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nx_state__0[2]),
        .Q(state[2]),
        .R(\cdc_sync_stage2_reg[0] ));
  LUT6 #(
    .INIT(64'h80BFBFBF80808080)) 
    completion_req_last_found_i_1
       (.I0(completion_req_last),
        .I1(completion_req_valid),
        .I2(completion_req_ready),
        .I3(\FSM_sequential_state[2]_i_2_n_0 ),
        .I4(\measured_burst_length[11]_i_1_n_0 ),
        .I5(completion_req_last_found_reg_n_0),
        .O(completion_req_last_found_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    completion_req_last_found_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(completion_req_last_found_i_1_n_0),
        .Q(completion_req_last_found_reg_n_0),
        .R(\cdc_sync_stage2_reg[0] ));
  LUT4 #(
    .INIT(16'h3F2A)) 
    completion_req_ready_i_1
       (.I0(\FSM_sequential_state[2]_i_2_n_0 ),
        .I1(completion_req_valid),
        .I2(completion_req_last),
        .I3(completion_req_ready),
        .O(completion_req_ready_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    completion_req_ready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(completion_req_ready_i_1_n_0),
        .Q(completion_req_ready),
        .S(\cdc_sync_stage2_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized4 i_dest_response_fifo
       (.D(nx_state__0[1:0]),
        .E(E),
        .\FSM_sequential_state_reg[0] (state),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state[0]_i_3__0_n_0 ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state[1]_i_4_n_0 ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state[1]_i_3__0_n_0 ),
        .Q(Q),
        .\cdc_sync_stage2_reg[0] (\cdc_sync_stage2_reg[0] ),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .m_dest_axi_bready(m_dest_axi_bready),
        .m_dest_axi_bvalid(m_dest_axi_bvalid),
        .out({response_dest_data_burst_length,response_dest_partial,i_dest_response_fifo_n_13}),
        .response_dest_ready(response_dest_ready),
        .response_dest_ready_reg(req_eot0),
        .response_dest_ready_reg_0(response_dest_ready_i_2_n_0),
        .response_ready_reg(i_dest_response_fifo_n_15),
        .response_ready_reg_0(i_dest_response_fifo_n_20),
        .response_valid_reg(response_valid_i_5_n_0),
        .s_axi_aclk(s_axi_aclk),
        .up_response_ready(up_response_ready),
        .up_response_valid(up_response_valid),
        .\zerodeep.cdc_sync_fifo_ram_reg[13]_0 (D),
        .\zerodeep.s_axis_waddr_reg_0 (\zerodeep.s_axis_waddr_reg ));
  LUT3 #(
    .INIT(8'h08)) 
    \measured_burst_length[11]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .O(\measured_burst_length[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \measured_burst_length[11]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .O(\measured_burst_length[11]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[0] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[0]),
        .Q(\measured_burst_length_reg[11]_0 [0]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[10] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[10]),
        .Q(\measured_burst_length_reg[11]_0 [10]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[11] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[11]),
        .Q(\measured_burst_length_reg[11]_0 [11]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[1] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[1]),
        .Q(\measured_burst_length_reg[11]_0 [1]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[2] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[2]),
        .Q(\measured_burst_length_reg[11]_0 [2]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[3] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[3]),
        .Q(\measured_burst_length_reg[11]_0 [3]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[4] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[4]),
        .Q(\measured_burst_length_reg[11]_0 [4]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[5] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[5]),
        .Q(\measured_burst_length_reg[11]_0 [5]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[6] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[6]),
        .Q(\measured_burst_length_reg[11]_0 [6]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[7] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[7]),
        .Q(\measured_burst_length_reg[11]_0 [7]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[8] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[8]),
        .Q(\measured_burst_length_reg[11]_0 [8]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \measured_burst_length_reg[9] 
       (.C(s_axi_aclk),
        .CE(\measured_burst_length[11]_i_2_n_0 ),
        .D(req_response_dest_data_burst_length[9]),
        .Q(\measured_burst_length_reg[11]_0 [9]),
        .S(\measured_burst_length[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    req_eot_reg
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(i_dest_response_fifo_n_13),
        .Q(req_eot),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[0] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[0]),
        .Q(req_response_dest_data_burst_length[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[10] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[10]),
        .Q(req_response_dest_data_burst_length[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[11] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[11]),
        .Q(req_response_dest_data_burst_length[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[1] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[1]),
        .Q(req_response_dest_data_burst_length[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[2] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[2]),
        .Q(req_response_dest_data_burst_length[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[3] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[3]),
        .Q(req_response_dest_data_burst_length[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[4] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[4]),
        .Q(req_response_dest_data_burst_length[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[5] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[5]),
        .Q(req_response_dest_data_burst_length[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[6] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[6]),
        .Q(req_response_dest_data_burst_length[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[7] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[7]),
        .Q(req_response_dest_data_burst_length[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[8] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[8]),
        .Q(req_response_dest_data_burst_length[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_response_dest_data_burst_length_reg[9] 
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_data_burst_length[9]),
        .Q(req_response_dest_data_burst_length[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    req_response_partial_reg
       (.C(s_axi_aclk),
        .CE(req_eot0),
        .D(response_dest_partial),
        .Q(req_response_partial),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFFFACFFF)) 
    response_dest_ready_i_2
       (.I0(up_response_ready),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .O(response_dest_ready_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    response_dest_ready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_dest_response_fifo_n_15),
        .Q(response_dest_ready),
        .S(\cdc_sync_stage2_reg[0] ));
  LUT6 #(
    .INIT(64'hFEFFFE00FEFFFEFF)) 
    response_valid_i_5
       (.I0(completion_req_last_found_reg_n_0),
        .I1(to_complete_count[0]),
        .I2(to_complete_count[1]),
        .I3(state[0]),
        .I4(\FSM_sequential_state[1]_i_4_n_0 ),
        .I5(up_response_ready),
        .O(response_valid_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    response_valid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_dest_response_fifo_n_20),
        .Q(up_response_valid),
        .R(\cdc_sync_stage2_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \to_complete_count[0]_i_1 
       (.I0(to_complete_count[0]),
        .O(\to_complete_count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \to_complete_count[1]_i_1 
       (.I0(completion_req_valid),
        .I1(completion_req_ready),
        .I2(\transfer_id[1]_i_3_n_0 ),
        .O(\to_complete_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \to_complete_count[1]_i_2 
       (.I0(\transfer_id[1]_i_3_n_0 ),
        .I1(completion_req_ready),
        .I2(completion_req_valid),
        .I3(to_complete_count[0]),
        .I4(to_complete_count[1]),
        .O(\to_complete_count[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \to_complete_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\to_complete_count[1]_i_1_n_0 ),
        .D(\to_complete_count[0]_i_1_n_0 ),
        .Q(to_complete_count[0]),
        .R(\cdc_sync_stage2_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \to_complete_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\to_complete_count[1]_i_1_n_0 ),
        .D(\to_complete_count[1]_i_2_n_0 ),
        .Q(to_complete_count[1]),
        .R(\cdc_sync_stage2_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \transfer_id[0]_i_1 
       (.I0(\transfer_id_reg_n_0_[0] ),
        .O(\transfer_id[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF04FF00)) 
    \transfer_id[1]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\transfer_id[1]_i_3_n_0 ),
        .I4(req_eot),
        .O(transfer_id0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \transfer_id[1]_i_2 
       (.I0(\transfer_id_reg_n_0_[0] ),
        .I1(\transfer_id_reg_n_0_[1] ),
        .O(\transfer_id[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \transfer_id[1]_i_3 
       (.I0(up_response_ready),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\transfer_id[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \transfer_id_reg[0] 
       (.C(s_axi_aclk),
        .CE(transfer_id0),
        .D(\transfer_id[0]_i_1_n_0 ),
        .Q(\transfer_id_reg_n_0_[0] ),
        .R(\cdc_sync_stage2_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \transfer_id_reg[1] 
       (.C(s_axi_aclk),
        .CE(transfer_id0),
        .D(\transfer_id[1]_i_2_n_0 ),
        .Q(\transfer_id_reg_n_0_[1] ),
        .R(\cdc_sync_stage2_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    up_clear_tl_i_2
       (.I0(state[0]),
        .I1(req_eot),
        .I2(state[2]),
        .I3(state[1]),
        .O(up_req_eot));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    up_tlf_s_valid_i_2
       (.I0(state[0]),
        .I1(req_response_partial),
        .I2(p_3_in),
        .I3(p_5_in),
        .I4(state[2]),
        .I5(state[1]),
        .O(up_bl_partial));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \up_transfer_id_eot[1]_i_1 
       (.I0(p_5_in),
        .I1(state[0]),
        .I2(req_eot),
        .I3(state[2]),
        .I4(state[1]),
        .O(up_eot));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_transfer
   (Q,
    needs_reset_reg,
    addr_valid_reg,
    \zerodeep.cdc_sync_fifo_ram_reg0 ,
    \id_reg[3] ,
    \dest_id_reg[3] ,
    dbg_ids1,
    m_dest_axi_awaddr,
    up_response_valid,
    active_reg,
    fwd_valid_reg,
    \src_id_reg[0] ,
    \cdc_sync_stage2_reg[3] ,
    \src_id_reg[1] ,
    \id_reg[2] ,
    up_eot,
    up_bl_partial,
    up_req_eot,
    m_dest_axi_bready,
    s_axis_ready,
    \measured_burst_length_reg[11] ,
    m_dest_axi_awlen,
    \fwd_data_reg[144] ,
    m_dest_axi_wstrb,
    m_dest_axi_aclk,
    s_axi_aclk,
    s_axis_aclk,
    D,
    \up_rdata_reg[0] ,
    \up_rdata_reg[0]_0 ,
    up_dma_req_valid,
    p_5_in,
    p_3_in,
    up_response_ready,
    m_dest_axi_awready,
    m_dest_axi_bvalid,
    s_axis_last,
    s_axis_user,
    s_axis_valid,
    \cur_burst_length_reg[11] ,
    m_dest_axi_wready,
    ctrl_enable,
    ctrl_pause,
    SR,
    s_axis_data);
  output [0:0]Q;
  output [4:0]needs_reset_reg;
  output addr_valid_reg;
  output \zerodeep.cdc_sync_fifo_ram_reg0 ;
  output [10:0]\id_reg[3] ;
  output [1:0]\dest_id_reg[3] ;
  output [3:0]dbg_ids1;
  output [26:0]m_dest_axi_awaddr;
  output up_response_valid;
  output active_reg;
  output fwd_valid_reg;
  output \src_id_reg[0] ;
  output [1:0]\cdc_sync_stage2_reg[3] ;
  output \src_id_reg[1] ;
  output \id_reg[2] ;
  output up_eot;
  output up_bl_partial;
  output up_req_eot;
  output m_dest_axi_bready;
  output s_axis_ready;
  output [11:0]\measured_burst_length_reg[11] ;
  output [7:0]m_dest_axi_awlen;
  output [128:0]\fwd_data_reg[144] ;
  output [15:0]m_dest_axi_wstrb;
  input m_dest_axi_aclk;
  input s_axi_aclk;
  input s_axis_aclk;
  input [62:0]D;
  input \up_rdata_reg[0] ;
  input \up_rdata_reg[0]_0 ;
  input up_dma_req_valid;
  input p_5_in;
  input [0:0]p_3_in;
  input up_response_ready;
  input m_dest_axi_awready;
  input m_dest_axi_bvalid;
  input s_axis_last;
  input [0:0]s_axis_user;
  input s_axis_valid;
  input [11:0]\cur_burst_length_reg[11] ;
  input m_dest_axi_wready;
  input ctrl_enable;
  input ctrl_pause;
  input [0:0]SR;
  input [127:0]s_axis_data;

  wire [62:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire active_reg;
  wire addr_valid_reg;
  wire [1:0]\cdc_sync_stage2_reg[3] ;
  wire ctrl_enable;
  wire ctrl_pause;
  wire [11:0]\cur_burst_length_reg[11] ;
  wire [3:0]dbg_ids1;
  wire [1:0]dbg_status;
  wire dest_enable;
  wire [1:0]\dest_id_reg[3] ;
  wire enabled;
  wire [128:0]\fwd_data_reg[144] ;
  wire fwd_valid_reg;
  wire i_reset_manager_n_7;
  wire \id_reg[2] ;
  wire [10:0]\id_reg[3] ;
  wire m_dest_axi_aclk;
  wire [26:0]m_dest_axi_awaddr;
  wire [7:0]m_dest_axi_awlen;
  wire m_dest_axi_awready;
  wire m_dest_axi_bready;
  wire m_dest_axi_bvalid;
  wire m_dest_axi_wready;
  wire [15:0]m_dest_axi_wstrb;
  wire [11:0]\measured_burst_length_reg[11] ;
  wire [4:0]needs_reset_reg;
  wire [0:0]p_3_in;
  wire p_5_in;
  wire s_axi_aclk;
  wire s_axis_aclk;
  wire [127:0]s_axis_data;
  wire s_axis_last;
  wire s_axis_ready;
  wire [0:0]s_axis_user;
  wire s_axis_valid;
  wire \src_id_reg[0] ;
  wire \src_id_reg[1] ;
  wire up_bl_partial;
  wire up_dma_req_valid;
  wire up_eot;
  wire \up_rdata_reg[0] ;
  wire \up_rdata_reg[0]_0 ;
  wire up_req_eot;
  wire up_response_ready;
  wire up_response_valid;
  wire \zerodeep.cdc_sync_fifo_ram_reg0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_arb i_request_arb
       (.D(D),
        .E(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .Q(Q),
        .active_reg(active_reg),
        .addr_valid_reg(addr_valid_reg),
        .\cdc_sync_stage2_reg[0] (i_reset_manager_n_7),
        .\cdc_sync_stage2_reg[3] (\cdc_sync_stage2_reg[3] ),
        .\cur_burst_length_reg[11] (\cur_burst_length_reg[11] ),
        .dest_enable(dest_enable),
        .\dest_id_reg[3] ({\dest_id_reg[3] ,\id_reg[3] [6:5]}),
        .enabled(enabled),
        .\fwd_data_reg[144] (\fwd_data_reg[144] ),
        .fwd_valid_reg(fwd_valid_reg),
        .g(dbg_ids1),
        .id(\id_reg[3] [4:2]),
        .id0_in(\id_reg[3] [10:7]),
        .\id_reg[2] (\id_reg[2] ),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .m_dest_axi_awaddr(m_dest_axi_awaddr),
        .m_dest_axi_awlen(m_dest_axi_awlen),
        .m_dest_axi_awready(m_dest_axi_awready),
        .m_dest_axi_bready(m_dest_axi_bready),
        .m_dest_axi_bvalid(m_dest_axi_bvalid),
        .m_dest_axi_wready(m_dest_axi_wready),
        .m_dest_axi_wstrb(m_dest_axi_wstrb),
        .\measured_burst_length_reg[11] (\measured_burst_length_reg[11] ),
        .p_3_in(p_3_in),
        .p_5_in(p_5_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_data(s_axis_data),
        .s_axis_last(s_axis_last),
        .s_axis_ready(s_axis_ready),
        .s_axis_user(s_axis_user),
        .s_axis_valid(s_axis_valid),
        .\src_id_reg[0] (\src_id_reg[0] ),
        .\src_id_reg[1] (\src_id_reg[1] ),
        .\src_id_reg[3] (\id_reg[3] [1:0]),
        .up_bl_partial(up_bl_partial),
        .up_dma_req_valid(up_dma_req_valid),
        .up_eot(up_eot),
        .\up_rdata_reg[0] (\up_rdata_reg[0] ),
        .\up_rdata_reg[0]_0 (\up_rdata_reg[0]_0 ),
        .\up_rdata_reg[1] (dbg_status),
        .up_req_eot(up_req_eot),
        .up_response_ready(up_response_ready),
        .up_response_valid(up_response_valid),
        .\zerodeep.s_axis_waddr_reg (needs_reset_reg[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_reset_manager i_reset_manager
       (.Q(Q),
        .SR(SR),
        .ctrl_enable(ctrl_enable),
        .ctrl_pause(ctrl_pause),
        .dest_enable(dest_enable),
        .do_enable_reg_0(needs_reset_reg[3]),
        .enabled(enabled),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .needs_reset_reg_0({needs_reset_reg[4],needs_reset_reg[2:0]}),
        .\reset_gen[2].reset_sync_reg[0]_0 (i_reset_manager_n_7),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_aclk(s_axis_aclk),
        .\state_reg[1]_0 (dbg_status));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice
   (src_fifo_valid,
    SR,
    src_fifo_last,
    src_last_beat,
    dina,
    DIE,
    Q,
    fwd_valid_reg_0,
    s_axis_aclk,
    s_axis_data,
    src_last,
    src_partial_burst);
  output src_fifo_valid;
  output [0:0]SR;
  output src_fifo_last;
  output src_last_beat;
  output [127:0]dina;
  output [0:0]DIE;
  input [0:0]Q;
  input [0:0]fwd_valid_reg_0;
  input s_axis_aclk;
  input [127:0]s_axis_data;
  input src_last;
  input src_partial_burst;

  wire [0:0]DIE;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [127:0]dina;
  wire [0:0]fwd_valid_reg_0;
  wire s_axis_aclk;
  wire [127:0]s_axis_data;
  wire src_fifo_last;
  wire src_fifo_valid;
  wire src_last;
  wire src_last_beat;
  wire src_partial_burst;

  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    burst_len_mem_reg_0_7_0_8_i_1
       (.I0(src_fifo_valid),
        .I1(src_fifo_last),
        .O(src_last_beat));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(src_partial_burst),
        .Q(DIE),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[100] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[94]),
        .Q(dina[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[101] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[95]),
        .Q(dina[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[102] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[96]),
        .Q(dina[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[103] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[97]),
        .Q(dina[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[104] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[98]),
        .Q(dina[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[105] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[99]),
        .Q(dina[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[106] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[100]),
        .Q(dina[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[107] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[101]),
        .Q(dina[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[108] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[102]),
        .Q(dina[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[109] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[103]),
        .Q(dina[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[10] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[4]),
        .Q(dina[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[110] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[104]),
        .Q(dina[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[111] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[105]),
        .Q(dina[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[112] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[106]),
        .Q(dina[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[113] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[107]),
        .Q(dina[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[114] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[108]),
        .Q(dina[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[115] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[109]),
        .Q(dina[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[116] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[110]),
        .Q(dina[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[117] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[111]),
        .Q(dina[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[118] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[112]),
        .Q(dina[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[119] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[113]),
        .Q(dina[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[11] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[5]),
        .Q(dina[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[120] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[114]),
        .Q(dina[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[121] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[115]),
        .Q(dina[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[122] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[116]),
        .Q(dina[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[123] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[117]),
        .Q(dina[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[124] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[118]),
        .Q(dina[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[125] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[119]),
        .Q(dina[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[126] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[120]),
        .Q(dina[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[127] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[121]),
        .Q(dina[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[128] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[122]),
        .Q(dina[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[129] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[123]),
        .Q(dina[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[12] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[6]),
        .Q(dina[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[130] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[124]),
        .Q(dina[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[131] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[125]),
        .Q(dina[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[132] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[126]),
        .Q(dina[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[133] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[127]),
        .Q(dina[127]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[13] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[7]),
        .Q(dina[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[14] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[8]),
        .Q(dina[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[15] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[9]),
        .Q(dina[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[16] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[10]),
        .Q(dina[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[17] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[11]),
        .Q(dina[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[18] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[12]),
        .Q(dina[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[19] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[13]),
        .Q(dina[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(src_last),
        .Q(src_fifo_last),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[20] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[14]),
        .Q(dina[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[21] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[15]),
        .Q(dina[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[22] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[16]),
        .Q(dina[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[23] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[17]),
        .Q(dina[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[24] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[18]),
        .Q(dina[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[25] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[19]),
        .Q(dina[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[26] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[20]),
        .Q(dina[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[27] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[21]),
        .Q(dina[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[28] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[22]),
        .Q(dina[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[29] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[23]),
        .Q(dina[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[30] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[24]),
        .Q(dina[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[31] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[25]),
        .Q(dina[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[32] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[26]),
        .Q(dina[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[33] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[27]),
        .Q(dina[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[34] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[28]),
        .Q(dina[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[35] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[29]),
        .Q(dina[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[36] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[30]),
        .Q(dina[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[37] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[31]),
        .Q(dina[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[38] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[32]),
        .Q(dina[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[39] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[33]),
        .Q(dina[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[40] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[34]),
        .Q(dina[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[41] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[35]),
        .Q(dina[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[42] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[36]),
        .Q(dina[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[43] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[37]),
        .Q(dina[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[44] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[38]),
        .Q(dina[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[45] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[39]),
        .Q(dina[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[46] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[40]),
        .Q(dina[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[47] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[41]),
        .Q(dina[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[48] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[42]),
        .Q(dina[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[49] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[43]),
        .Q(dina[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[50] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[44]),
        .Q(dina[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[51] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[45]),
        .Q(dina[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[52] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[46]),
        .Q(dina[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[53] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[47]),
        .Q(dina[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[54] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[48]),
        .Q(dina[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[55] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[49]),
        .Q(dina[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[56] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[50]),
        .Q(dina[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[57] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[51]),
        .Q(dina[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[58] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[52]),
        .Q(dina[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[59] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[53]),
        .Q(dina[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[60] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[54]),
        .Q(dina[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[61] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[55]),
        .Q(dina[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[62] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[56]),
        .Q(dina[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[63] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[57]),
        .Q(dina[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[64] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[58]),
        .Q(dina[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[65] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[59]),
        .Q(dina[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[66] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[60]),
        .Q(dina[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[67] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[61]),
        .Q(dina[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[68] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[62]),
        .Q(dina[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[69] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[63]),
        .Q(dina[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[6] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[0]),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[70] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[64]),
        .Q(dina[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[71] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[65]),
        .Q(dina[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[72] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[66]),
        .Q(dina[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[73] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[67]),
        .Q(dina[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[74] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[68]),
        .Q(dina[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[75] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[69]),
        .Q(dina[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[76] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[70]),
        .Q(dina[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[77] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[71]),
        .Q(dina[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[78] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[72]),
        .Q(dina[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[79] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[73]),
        .Q(dina[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[7] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[1]),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[80] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[74]),
        .Q(dina[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[81] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[75]),
        .Q(dina[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[82] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[76]),
        .Q(dina[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[83] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[77]),
        .Q(dina[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[84] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[78]),
        .Q(dina[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[85] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[79]),
        .Q(dina[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[86] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[80]),
        .Q(dina[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[87] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[81]),
        .Q(dina[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[88] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[82]),
        .Q(dina[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[89] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[83]),
        .Q(dina[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[8] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[2]),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[90] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[84]),
        .Q(dina[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[91] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[85]),
        .Q(dina[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[92] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[86]),
        .Q(dina[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[93] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[87]),
        .Q(dina[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[94] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[88]),
        .Q(dina[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[95] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[89]),
        .Q(dina[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[96] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[90]),
        .Q(dina[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[97] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[91]),
        .Q(dina[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[98] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[92]),
        .Q(dina[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[99] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[93]),
        .Q(dina[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[9] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(s_axis_data[3]),
        .Q(dina[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    fwd_valid_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(fwd_valid_reg_0),
        .Q(src_fifo_valid),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \src_beat_counter[7]_i_1 
       (.I0(Q),
        .I1(src_fifo_valid),
        .I2(src_fifo_last),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "axi_register_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice__parameterized0
   (fwd_valid_reg_0,
    dest_fifo_ready,
    \fwd_data_reg[144]_0 ,
    m_dest_axi_wstrb,
    Q,
    m_dest_axi_aclk,
    m_dest_axi_wready,
    dest_mem_data_last,
    doutb,
    dest_fifo_valid);
  output fwd_valid_reg_0;
  output dest_fifo_ready;
  output [128:0]\fwd_data_reg[144]_0 ;
  output [15:0]m_dest_axi_wstrb;
  input [0:0]Q;
  input m_dest_axi_aclk;
  input m_dest_axi_wready;
  input dest_mem_data_last;
  input [127:0]doutb;
  input dest_fifo_valid;

  wire [0:0]Q;
  wire [144:0]bwd_data;
  wire [144:0]bwd_data_s;
  wire bwd_ready_i_1_n_0;
  wire dest_fifo_ready;
  wire dest_fifo_valid;
  wire dest_mem_data_last;
  wire [127:0]doutb;
  wire \fwd_data[143]_i_1_n_0 ;
  wire [128:0]\fwd_data_reg[144]_0 ;
  wire fwd_ready_s;
  wire fwd_valid_i_1_n_0;
  wire fwd_valid_reg_0;
  wire m_dest_axi_aclk;
  wire m_dest_axi_wready;
  wire [15:0]m_dest_axi_wstrb;

  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[0]),
        .Q(bwd_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[100] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[100]),
        .Q(bwd_data[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[101] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[101]),
        .Q(bwd_data[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[102] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[102]),
        .Q(bwd_data[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[103] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[103]),
        .Q(bwd_data[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[104] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[104]),
        .Q(bwd_data[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[105] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[105]),
        .Q(bwd_data[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[106] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[106]),
        .Q(bwd_data[106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[107] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[107]),
        .Q(bwd_data[107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[108] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[108]),
        .Q(bwd_data[108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[109] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[109]),
        .Q(bwd_data[109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[10] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[10]),
        .Q(bwd_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[110] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[110]),
        .Q(bwd_data[110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[111] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[111]),
        .Q(bwd_data[111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[112] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[112]),
        .Q(bwd_data[112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[113] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[113]),
        .Q(bwd_data[113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[114] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[114]),
        .Q(bwd_data[114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[115] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[115]),
        .Q(bwd_data[115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[116] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[116]),
        .Q(bwd_data[116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[117] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[117]),
        .Q(bwd_data[117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[118] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[118]),
        .Q(bwd_data[118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[119] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[119]),
        .Q(bwd_data[119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[11] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[11]),
        .Q(bwd_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[120] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[120]),
        .Q(bwd_data[120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[121] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[121]),
        .Q(bwd_data[121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[122] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[122]),
        .Q(bwd_data[122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[123] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[123]),
        .Q(bwd_data[123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[124] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[124]),
        .Q(bwd_data[124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[125] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[125]),
        .Q(bwd_data[125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[126] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[126]),
        .Q(bwd_data[126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[127] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[127]),
        .Q(bwd_data[127]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[128] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[128]),
        .Q(bwd_data[128]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[129] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[129]),
        .Q(bwd_data[129]),
        .S(dest_fifo_ready));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[12] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[12]),
        .Q(bwd_data[12]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[130] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[130]),
        .Q(bwd_data[130]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[131] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[131]),
        .Q(bwd_data[131]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[132] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[132]),
        .Q(bwd_data[132]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[133] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[133]),
        .Q(bwd_data[133]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[134] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[134]),
        .Q(bwd_data[134]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[135] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[135]),
        .Q(bwd_data[135]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[136] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[136]),
        .Q(bwd_data[136]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[137] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[137]),
        .Q(bwd_data[137]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[138] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[138]),
        .Q(bwd_data[138]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[139] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[139]),
        .Q(bwd_data[139]),
        .S(dest_fifo_ready));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[13] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[13]),
        .Q(bwd_data[13]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[140] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[140]),
        .Q(bwd_data[140]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[141] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[141]),
        .Q(bwd_data[141]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[142] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[142]),
        .Q(bwd_data[142]),
        .S(dest_fifo_ready));
  FDSE #(
    .INIT(1'b0)) 
    \bwd_data_reg[143] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_data[143]),
        .Q(bwd_data[143]),
        .S(dest_fifo_ready));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[144] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(dest_mem_data_last),
        .Q(bwd_data[144]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[14] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[14]),
        .Q(bwd_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[15] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[15]),
        .Q(bwd_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[16] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[16]),
        .Q(bwd_data[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[17] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[17]),
        .Q(bwd_data[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[18] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[18]),
        .Q(bwd_data[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[19] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[19]),
        .Q(bwd_data[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[1]),
        .Q(bwd_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[20] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[20]),
        .Q(bwd_data[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[21] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[21]),
        .Q(bwd_data[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[22] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[22]),
        .Q(bwd_data[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[23] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[23]),
        .Q(bwd_data[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[24] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[24]),
        .Q(bwd_data[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[25] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[25]),
        .Q(bwd_data[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[26] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[26]),
        .Q(bwd_data[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[27] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[27]),
        .Q(bwd_data[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[28] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[28]),
        .Q(bwd_data[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[29] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[29]),
        .Q(bwd_data[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[2]),
        .Q(bwd_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[30] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[30]),
        .Q(bwd_data[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[31] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[31]),
        .Q(bwd_data[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[32] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[32]),
        .Q(bwd_data[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[33] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[33]),
        .Q(bwd_data[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[34] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[34]),
        .Q(bwd_data[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[35] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[35]),
        .Q(bwd_data[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[36] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[36]),
        .Q(bwd_data[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[37] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[37]),
        .Q(bwd_data[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[38] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[38]),
        .Q(bwd_data[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[39] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[39]),
        .Q(bwd_data[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[3]),
        .Q(bwd_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[40] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[40]),
        .Q(bwd_data[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[41] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[41]),
        .Q(bwd_data[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[42] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[42]),
        .Q(bwd_data[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[43] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[43]),
        .Q(bwd_data[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[44] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[44]),
        .Q(bwd_data[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[45] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[45]),
        .Q(bwd_data[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[46] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[46]),
        .Q(bwd_data[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[47] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[47]),
        .Q(bwd_data[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[48] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[48]),
        .Q(bwd_data[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[49] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[49]),
        .Q(bwd_data[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[4] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[4]),
        .Q(bwd_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[50] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[50]),
        .Q(bwd_data[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[51] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[51]),
        .Q(bwd_data[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[52] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[52]),
        .Q(bwd_data[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[53] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[53]),
        .Q(bwd_data[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[54] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[54]),
        .Q(bwd_data[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[55] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[55]),
        .Q(bwd_data[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[56] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[56]),
        .Q(bwd_data[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[57] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[57]),
        .Q(bwd_data[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[58] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[58]),
        .Q(bwd_data[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[59] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[59]),
        .Q(bwd_data[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[5] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[5]),
        .Q(bwd_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[60] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[60]),
        .Q(bwd_data[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[61] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[61]),
        .Q(bwd_data[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[62] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[62]),
        .Q(bwd_data[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[63] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[63]),
        .Q(bwd_data[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[64] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[64]),
        .Q(bwd_data[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[65] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[65]),
        .Q(bwd_data[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[66] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[66]),
        .Q(bwd_data[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[67] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[67]),
        .Q(bwd_data[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[68] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[68]),
        .Q(bwd_data[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[69] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[69]),
        .Q(bwd_data[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[6] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[6]),
        .Q(bwd_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[70] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[70]),
        .Q(bwd_data[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[71] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[71]),
        .Q(bwd_data[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[72] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[72]),
        .Q(bwd_data[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[73] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[73]),
        .Q(bwd_data[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[74] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[74]),
        .Q(bwd_data[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[75] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[75]),
        .Q(bwd_data[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[76] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[76]),
        .Q(bwd_data[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[77] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[77]),
        .Q(bwd_data[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[78] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[78]),
        .Q(bwd_data[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[79] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[79]),
        .Q(bwd_data[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[7] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[7]),
        .Q(bwd_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[80] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[80]),
        .Q(bwd_data[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[81] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[81]),
        .Q(bwd_data[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[82] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[82]),
        .Q(bwd_data[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[83] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[83]),
        .Q(bwd_data[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[84] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[84]),
        .Q(bwd_data[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[85] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[85]),
        .Q(bwd_data[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[86] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[86]),
        .Q(bwd_data[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[87] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[87]),
        .Q(bwd_data[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[88] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[88]),
        .Q(bwd_data[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[89] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[89]),
        .Q(bwd_data[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[8] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[8]),
        .Q(bwd_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[90] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[90]),
        .Q(bwd_data[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[91] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[91]),
        .Q(bwd_data[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[92] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[92]),
        .Q(bwd_data[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[93] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[93]),
        .Q(bwd_data[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[94] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[94]),
        .Q(bwd_data[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[95] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[95]),
        .Q(bwd_data[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[96] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[96]),
        .Q(bwd_data[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[97] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[97]),
        .Q(bwd_data[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[98] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[98]),
        .Q(bwd_data[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[99] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[99]),
        .Q(bwd_data[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bwd_data_reg[9] 
       (.C(m_dest_axi_aclk),
        .CE(dest_fifo_ready),
        .D(doutb[9]),
        .Q(bwd_data[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFBBFB)) 
    bwd_ready_i_1
       (.I0(m_dest_axi_wready),
        .I1(fwd_valid_reg_0),
        .I2(dest_fifo_ready),
        .I3(dest_fifo_valid),
        .I4(Q),
        .O(bwd_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    bwd_ready_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(bwd_ready_i_1_n_0),
        .Q(dest_fifo_ready),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[0]_i_1__0 
       (.I0(doutb[0]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[0]),
        .O(bwd_data_s[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[100]_i_1 
       (.I0(doutb[100]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[100]),
        .O(bwd_data_s[100]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[101]_i_1 
       (.I0(doutb[101]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[101]),
        .O(bwd_data_s[101]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[102]_i_1 
       (.I0(doutb[102]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[102]),
        .O(bwd_data_s[102]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[103]_i_1 
       (.I0(doutb[103]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[103]),
        .O(bwd_data_s[103]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[104]_i_1 
       (.I0(doutb[104]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[104]),
        .O(bwd_data_s[104]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[105]_i_1 
       (.I0(doutb[105]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[105]),
        .O(bwd_data_s[105]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[106]_i_1 
       (.I0(doutb[106]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[106]),
        .O(bwd_data_s[106]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[107]_i_1 
       (.I0(doutb[107]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[107]),
        .O(bwd_data_s[107]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[108]_i_1 
       (.I0(doutb[108]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[108]),
        .O(bwd_data_s[108]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[109]_i_1 
       (.I0(doutb[109]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[109]),
        .O(bwd_data_s[109]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[10]_i_1 
       (.I0(doutb[10]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[10]),
        .O(bwd_data_s[10]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[110]_i_1 
       (.I0(doutb[110]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[110]),
        .O(bwd_data_s[110]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[111]_i_1 
       (.I0(doutb[111]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[111]),
        .O(bwd_data_s[111]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[112]_i_1 
       (.I0(doutb[112]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[112]),
        .O(bwd_data_s[112]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[113]_i_1 
       (.I0(doutb[113]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[113]),
        .O(bwd_data_s[113]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[114]_i_1 
       (.I0(doutb[114]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[114]),
        .O(bwd_data_s[114]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[115]_i_1 
       (.I0(doutb[115]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[115]),
        .O(bwd_data_s[115]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[116]_i_1 
       (.I0(doutb[116]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[116]),
        .O(bwd_data_s[116]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[117]_i_1 
       (.I0(doutb[117]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[117]),
        .O(bwd_data_s[117]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[118]_i_1 
       (.I0(doutb[118]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[118]),
        .O(bwd_data_s[118]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[119]_i_1 
       (.I0(doutb[119]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[119]),
        .O(bwd_data_s[119]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[11]_i_1 
       (.I0(doutb[11]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[11]),
        .O(bwd_data_s[11]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[120]_i_1 
       (.I0(doutb[120]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[120]),
        .O(bwd_data_s[120]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[121]_i_1 
       (.I0(doutb[121]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[121]),
        .O(bwd_data_s[121]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[122]_i_1 
       (.I0(doutb[122]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[122]),
        .O(bwd_data_s[122]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[123]_i_1 
       (.I0(doutb[123]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[123]),
        .O(bwd_data_s[123]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[124]_i_1 
       (.I0(doutb[124]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[124]),
        .O(bwd_data_s[124]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[125]_i_1 
       (.I0(doutb[125]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[125]),
        .O(bwd_data_s[125]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[126]_i_1 
       (.I0(doutb[126]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[126]),
        .O(bwd_data_s[126]));
  LUT2 #(
    .INIT(4'hB)) 
    \fwd_data[127]_i_1 
       (.I0(m_dest_axi_wready),
        .I1(fwd_valid_reg_0),
        .O(fwd_ready_s));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[127]_i_2 
       (.I0(doutb[127]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[127]),
        .O(bwd_data_s[127]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[12]_i_1 
       (.I0(doutb[12]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[12]),
        .O(bwd_data_s[12]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[13]_i_1 
       (.I0(doutb[13]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[13]),
        .O(bwd_data_s[13]));
  LUT3 #(
    .INIT(8'hB0)) 
    \fwd_data[143]_i_1 
       (.I0(m_dest_axi_wready),
        .I1(fwd_valid_reg_0),
        .I2(dest_fifo_ready),
        .O(\fwd_data[143]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[144]_i_1 
       (.I0(dest_mem_data_last),
        .I1(dest_fifo_ready),
        .I2(bwd_data[144]),
        .O(bwd_data_s[144]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[14]_i_1 
       (.I0(doutb[14]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[14]),
        .O(bwd_data_s[14]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[15]_i_1 
       (.I0(doutb[15]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[15]),
        .O(bwd_data_s[15]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[16]_i_1 
       (.I0(doutb[16]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[16]),
        .O(bwd_data_s[16]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[17]_i_1 
       (.I0(doutb[17]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[17]),
        .O(bwd_data_s[17]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[18]_i_1 
       (.I0(doutb[18]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[18]),
        .O(bwd_data_s[18]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[19]_i_1 
       (.I0(doutb[19]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[19]),
        .O(bwd_data_s[19]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[1]_i_1__0 
       (.I0(doutb[1]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[1]),
        .O(bwd_data_s[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[20]_i_1 
       (.I0(doutb[20]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[20]),
        .O(bwd_data_s[20]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[21]_i_1 
       (.I0(doutb[21]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[21]),
        .O(bwd_data_s[21]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[22]_i_1 
       (.I0(doutb[22]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[22]),
        .O(bwd_data_s[22]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[23]_i_1 
       (.I0(doutb[23]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[23]),
        .O(bwd_data_s[23]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[24]_i_1 
       (.I0(doutb[24]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[24]),
        .O(bwd_data_s[24]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[25]_i_1 
       (.I0(doutb[25]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[25]),
        .O(bwd_data_s[25]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[26]_i_1 
       (.I0(doutb[26]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[26]),
        .O(bwd_data_s[26]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[27]_i_1 
       (.I0(doutb[27]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[27]),
        .O(bwd_data_s[27]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[28]_i_1 
       (.I0(doutb[28]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[28]),
        .O(bwd_data_s[28]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[29]_i_1 
       (.I0(doutb[29]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[29]),
        .O(bwd_data_s[29]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[2]_i_1 
       (.I0(doutb[2]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[2]),
        .O(bwd_data_s[2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[30]_i_1 
       (.I0(doutb[30]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[30]),
        .O(bwd_data_s[30]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[31]_i_1 
       (.I0(doutb[31]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[31]),
        .O(bwd_data_s[31]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[32]_i_1 
       (.I0(doutb[32]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[32]),
        .O(bwd_data_s[32]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[33]_i_1 
       (.I0(doutb[33]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[33]),
        .O(bwd_data_s[33]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[34]_i_1 
       (.I0(doutb[34]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[34]),
        .O(bwd_data_s[34]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[35]_i_1 
       (.I0(doutb[35]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[35]),
        .O(bwd_data_s[35]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[36]_i_1 
       (.I0(doutb[36]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[36]),
        .O(bwd_data_s[36]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[37]_i_1 
       (.I0(doutb[37]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[37]),
        .O(bwd_data_s[37]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[38]_i_1 
       (.I0(doutb[38]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[38]),
        .O(bwd_data_s[38]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[39]_i_1 
       (.I0(doutb[39]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[39]),
        .O(bwd_data_s[39]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[3]_i_1 
       (.I0(doutb[3]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[3]),
        .O(bwd_data_s[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[40]_i_1 
       (.I0(doutb[40]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[40]),
        .O(bwd_data_s[40]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[41]_i_1 
       (.I0(doutb[41]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[41]),
        .O(bwd_data_s[41]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[42]_i_1 
       (.I0(doutb[42]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[42]),
        .O(bwd_data_s[42]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[43]_i_1 
       (.I0(doutb[43]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[43]),
        .O(bwd_data_s[43]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[44]_i_1 
       (.I0(doutb[44]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[44]),
        .O(bwd_data_s[44]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[45]_i_1 
       (.I0(doutb[45]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[45]),
        .O(bwd_data_s[45]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[46]_i_1 
       (.I0(doutb[46]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[46]),
        .O(bwd_data_s[46]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[47]_i_1 
       (.I0(doutb[47]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[47]),
        .O(bwd_data_s[47]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[48]_i_1 
       (.I0(doutb[48]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[48]),
        .O(bwd_data_s[48]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[49]_i_1 
       (.I0(doutb[49]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[49]),
        .O(bwd_data_s[49]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[4]_i_1 
       (.I0(doutb[4]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[4]),
        .O(bwd_data_s[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[50]_i_1 
       (.I0(doutb[50]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[50]),
        .O(bwd_data_s[50]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[51]_i_1 
       (.I0(doutb[51]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[51]),
        .O(bwd_data_s[51]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[52]_i_1 
       (.I0(doutb[52]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[52]),
        .O(bwd_data_s[52]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[53]_i_1 
       (.I0(doutb[53]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[53]),
        .O(bwd_data_s[53]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[54]_i_1 
       (.I0(doutb[54]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[54]),
        .O(bwd_data_s[54]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[55]_i_1 
       (.I0(doutb[55]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[55]),
        .O(bwd_data_s[55]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[56]_i_1 
       (.I0(doutb[56]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[56]),
        .O(bwd_data_s[56]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[57]_i_1 
       (.I0(doutb[57]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[57]),
        .O(bwd_data_s[57]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[58]_i_1 
       (.I0(doutb[58]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[58]),
        .O(bwd_data_s[58]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[59]_i_1 
       (.I0(doutb[59]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[59]),
        .O(bwd_data_s[59]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[5]_i_1 
       (.I0(doutb[5]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[5]),
        .O(bwd_data_s[5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[60]_i_1 
       (.I0(doutb[60]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[60]),
        .O(bwd_data_s[60]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[61]_i_1 
       (.I0(doutb[61]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[61]),
        .O(bwd_data_s[61]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[62]_i_1 
       (.I0(doutb[62]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[62]),
        .O(bwd_data_s[62]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[63]_i_1 
       (.I0(doutb[63]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[63]),
        .O(bwd_data_s[63]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[64]_i_1 
       (.I0(doutb[64]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[64]),
        .O(bwd_data_s[64]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[65]_i_1 
       (.I0(doutb[65]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[65]),
        .O(bwd_data_s[65]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[66]_i_1 
       (.I0(doutb[66]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[66]),
        .O(bwd_data_s[66]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[67]_i_1 
       (.I0(doutb[67]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[67]),
        .O(bwd_data_s[67]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[68]_i_1 
       (.I0(doutb[68]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[68]),
        .O(bwd_data_s[68]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[69]_i_1 
       (.I0(doutb[69]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[69]),
        .O(bwd_data_s[69]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[6]_i_1 
       (.I0(doutb[6]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[6]),
        .O(bwd_data_s[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[70]_i_1 
       (.I0(doutb[70]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[70]),
        .O(bwd_data_s[70]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[71]_i_1 
       (.I0(doutb[71]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[71]),
        .O(bwd_data_s[71]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[72]_i_1 
       (.I0(doutb[72]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[72]),
        .O(bwd_data_s[72]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[73]_i_1 
       (.I0(doutb[73]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[73]),
        .O(bwd_data_s[73]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[74]_i_1 
       (.I0(doutb[74]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[74]),
        .O(bwd_data_s[74]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[75]_i_1 
       (.I0(doutb[75]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[75]),
        .O(bwd_data_s[75]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[76]_i_1 
       (.I0(doutb[76]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[76]),
        .O(bwd_data_s[76]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[77]_i_1 
       (.I0(doutb[77]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[77]),
        .O(bwd_data_s[77]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[78]_i_1 
       (.I0(doutb[78]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[78]),
        .O(bwd_data_s[78]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[79]_i_1 
       (.I0(doutb[79]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[79]),
        .O(bwd_data_s[79]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[7]_i_1 
       (.I0(doutb[7]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[7]),
        .O(bwd_data_s[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[80]_i_1 
       (.I0(doutb[80]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[80]),
        .O(bwd_data_s[80]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[81]_i_1 
       (.I0(doutb[81]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[81]),
        .O(bwd_data_s[81]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[82]_i_1 
       (.I0(doutb[82]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[82]),
        .O(bwd_data_s[82]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[83]_i_1 
       (.I0(doutb[83]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[83]),
        .O(bwd_data_s[83]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[84]_i_1 
       (.I0(doutb[84]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[84]),
        .O(bwd_data_s[84]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[85]_i_1 
       (.I0(doutb[85]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[85]),
        .O(bwd_data_s[85]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[86]_i_1 
       (.I0(doutb[86]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[86]),
        .O(bwd_data_s[86]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[87]_i_1 
       (.I0(doutb[87]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[87]),
        .O(bwd_data_s[87]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[88]_i_1 
       (.I0(doutb[88]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[88]),
        .O(bwd_data_s[88]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[89]_i_1 
       (.I0(doutb[89]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[89]),
        .O(bwd_data_s[89]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[8]_i_1 
       (.I0(doutb[8]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[8]),
        .O(bwd_data_s[8]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[90]_i_1 
       (.I0(doutb[90]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[90]),
        .O(bwd_data_s[90]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[91]_i_1 
       (.I0(doutb[91]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[91]),
        .O(bwd_data_s[91]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[92]_i_1 
       (.I0(doutb[92]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[92]),
        .O(bwd_data_s[92]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[93]_i_1 
       (.I0(doutb[93]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[93]),
        .O(bwd_data_s[93]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[94]_i_1 
       (.I0(doutb[94]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[94]),
        .O(bwd_data_s[94]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[95]_i_1 
       (.I0(doutb[95]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[95]),
        .O(bwd_data_s[95]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[96]_i_1 
       (.I0(doutb[96]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[96]),
        .O(bwd_data_s[96]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[97]_i_1 
       (.I0(doutb[97]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[97]),
        .O(bwd_data_s[97]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[98]_i_1 
       (.I0(doutb[98]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[98]),
        .O(bwd_data_s[98]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[99]_i_1 
       (.I0(doutb[99]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[99]),
        .O(bwd_data_s[99]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \fwd_data[9]_i_1 
       (.I0(doutb[9]),
        .I1(dest_fifo_ready),
        .I2(bwd_data[9]),
        .O(bwd_data_s[9]));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[0]),
        .Q(\fwd_data_reg[144]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[100] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[100]),
        .Q(\fwd_data_reg[144]_0 [100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[101] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[101]),
        .Q(\fwd_data_reg[144]_0 [101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[102] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[102]),
        .Q(\fwd_data_reg[144]_0 [102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[103] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[103]),
        .Q(\fwd_data_reg[144]_0 [103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[104] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[104]),
        .Q(\fwd_data_reg[144]_0 [104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[105] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[105]),
        .Q(\fwd_data_reg[144]_0 [105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[106] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[106]),
        .Q(\fwd_data_reg[144]_0 [106]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[107] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[107]),
        .Q(\fwd_data_reg[144]_0 [107]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[108] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[108]),
        .Q(\fwd_data_reg[144]_0 [108]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[109] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[109]),
        .Q(\fwd_data_reg[144]_0 [109]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[10] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[10]),
        .Q(\fwd_data_reg[144]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[110] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[110]),
        .Q(\fwd_data_reg[144]_0 [110]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[111] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[111]),
        .Q(\fwd_data_reg[144]_0 [111]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[112] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[112]),
        .Q(\fwd_data_reg[144]_0 [112]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[113] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[113]),
        .Q(\fwd_data_reg[144]_0 [113]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[114] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[114]),
        .Q(\fwd_data_reg[144]_0 [114]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[115] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[115]),
        .Q(\fwd_data_reg[144]_0 [115]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[116] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[116]),
        .Q(\fwd_data_reg[144]_0 [116]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[117] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[117]),
        .Q(\fwd_data_reg[144]_0 [117]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[118] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[118]),
        .Q(\fwd_data_reg[144]_0 [118]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[119] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[119]),
        .Q(\fwd_data_reg[144]_0 [119]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[11] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[11]),
        .Q(\fwd_data_reg[144]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[120] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[120]),
        .Q(\fwd_data_reg[144]_0 [120]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[121] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[121]),
        .Q(\fwd_data_reg[144]_0 [121]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[122] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[122]),
        .Q(\fwd_data_reg[144]_0 [122]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[123] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[123]),
        .Q(\fwd_data_reg[144]_0 [123]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[124] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[124]),
        .Q(\fwd_data_reg[144]_0 [124]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[125] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[125]),
        .Q(\fwd_data_reg[144]_0 [125]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[126] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[126]),
        .Q(\fwd_data_reg[144]_0 [126]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[127] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[127]),
        .Q(\fwd_data_reg[144]_0 [127]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[128] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[128]),
        .Q(m_dest_axi_wstrb[0]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[129] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[129]),
        .Q(m_dest_axi_wstrb[1]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[12] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[12]),
        .Q(\fwd_data_reg[144]_0 [12]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[130] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[130]),
        .Q(m_dest_axi_wstrb[2]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[131] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[131]),
        .Q(m_dest_axi_wstrb[3]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[132] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[132]),
        .Q(m_dest_axi_wstrb[4]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[133] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[133]),
        .Q(m_dest_axi_wstrb[5]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[134] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[134]),
        .Q(m_dest_axi_wstrb[6]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[135] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[135]),
        .Q(m_dest_axi_wstrb[7]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[136] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[136]),
        .Q(m_dest_axi_wstrb[8]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[137] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[137]),
        .Q(m_dest_axi_wstrb[9]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[138] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[138]),
        .Q(m_dest_axi_wstrb[10]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[139] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[139]),
        .Q(m_dest_axi_wstrb[11]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[13] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[13]),
        .Q(\fwd_data_reg[144]_0 [13]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[140] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[140]),
        .Q(m_dest_axi_wstrb[12]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[141] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[141]),
        .Q(m_dest_axi_wstrb[13]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[142] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[142]),
        .Q(m_dest_axi_wstrb[14]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \fwd_data_reg[143] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data[143]),
        .Q(m_dest_axi_wstrb[15]),
        .S(\fwd_data[143]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[144] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[144]),
        .Q(\fwd_data_reg[144]_0 [128]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[14] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[14]),
        .Q(\fwd_data_reg[144]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[15] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[15]),
        .Q(\fwd_data_reg[144]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[16] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[16]),
        .Q(\fwd_data_reg[144]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[17] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[17]),
        .Q(\fwd_data_reg[144]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[18] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[18]),
        .Q(\fwd_data_reg[144]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[19] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[19]),
        .Q(\fwd_data_reg[144]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[1]),
        .Q(\fwd_data_reg[144]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[20] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[20]),
        .Q(\fwd_data_reg[144]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[21] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[21]),
        .Q(\fwd_data_reg[144]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[22] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[22]),
        .Q(\fwd_data_reg[144]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[23] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[23]),
        .Q(\fwd_data_reg[144]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[24] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[24]),
        .Q(\fwd_data_reg[144]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[25] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[25]),
        .Q(\fwd_data_reg[144]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[26] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[26]),
        .Q(\fwd_data_reg[144]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[27] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[27]),
        .Q(\fwd_data_reg[144]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[28] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[28]),
        .Q(\fwd_data_reg[144]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[29] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[29]),
        .Q(\fwd_data_reg[144]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[2]),
        .Q(\fwd_data_reg[144]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[30] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[30]),
        .Q(\fwd_data_reg[144]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[31] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[31]),
        .Q(\fwd_data_reg[144]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[32] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[32]),
        .Q(\fwd_data_reg[144]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[33] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[33]),
        .Q(\fwd_data_reg[144]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[34] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[34]),
        .Q(\fwd_data_reg[144]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[35] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[35]),
        .Q(\fwd_data_reg[144]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[36] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[36]),
        .Q(\fwd_data_reg[144]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[37] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[37]),
        .Q(\fwd_data_reg[144]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[38] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[38]),
        .Q(\fwd_data_reg[144]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[39] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[39]),
        .Q(\fwd_data_reg[144]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[3]),
        .Q(\fwd_data_reg[144]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[40] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[40]),
        .Q(\fwd_data_reg[144]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[41] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[41]),
        .Q(\fwd_data_reg[144]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[42] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[42]),
        .Q(\fwd_data_reg[144]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[43] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[43]),
        .Q(\fwd_data_reg[144]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[44] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[44]),
        .Q(\fwd_data_reg[144]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[45] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[45]),
        .Q(\fwd_data_reg[144]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[46] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[46]),
        .Q(\fwd_data_reg[144]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[47] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[47]),
        .Q(\fwd_data_reg[144]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[48] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[48]),
        .Q(\fwd_data_reg[144]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[49] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[49]),
        .Q(\fwd_data_reg[144]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[4] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[4]),
        .Q(\fwd_data_reg[144]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[50] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[50]),
        .Q(\fwd_data_reg[144]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[51] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[51]),
        .Q(\fwd_data_reg[144]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[52] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[52]),
        .Q(\fwd_data_reg[144]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[53] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[53]),
        .Q(\fwd_data_reg[144]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[54] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[54]),
        .Q(\fwd_data_reg[144]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[55] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[55]),
        .Q(\fwd_data_reg[144]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[56] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[56]),
        .Q(\fwd_data_reg[144]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[57] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[57]),
        .Q(\fwd_data_reg[144]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[58] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[58]),
        .Q(\fwd_data_reg[144]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[59] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[59]),
        .Q(\fwd_data_reg[144]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[5] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[5]),
        .Q(\fwd_data_reg[144]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[60] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[60]),
        .Q(\fwd_data_reg[144]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[61] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[61]),
        .Q(\fwd_data_reg[144]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[62] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[62]),
        .Q(\fwd_data_reg[144]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[63] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[63]),
        .Q(\fwd_data_reg[144]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[64] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[64]),
        .Q(\fwd_data_reg[144]_0 [64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[65] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[65]),
        .Q(\fwd_data_reg[144]_0 [65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[66] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[66]),
        .Q(\fwd_data_reg[144]_0 [66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[67] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[67]),
        .Q(\fwd_data_reg[144]_0 [67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[68] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[68]),
        .Q(\fwd_data_reg[144]_0 [68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[69] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[69]),
        .Q(\fwd_data_reg[144]_0 [69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[6] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[6]),
        .Q(\fwd_data_reg[144]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[70] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[70]),
        .Q(\fwd_data_reg[144]_0 [70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[71] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[71]),
        .Q(\fwd_data_reg[144]_0 [71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[72] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[72]),
        .Q(\fwd_data_reg[144]_0 [72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[73] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[73]),
        .Q(\fwd_data_reg[144]_0 [73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[74] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[74]),
        .Q(\fwd_data_reg[144]_0 [74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[75] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[75]),
        .Q(\fwd_data_reg[144]_0 [75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[76] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[76]),
        .Q(\fwd_data_reg[144]_0 [76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[77] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[77]),
        .Q(\fwd_data_reg[144]_0 [77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[78] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[78]),
        .Q(\fwd_data_reg[144]_0 [78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[79] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[79]),
        .Q(\fwd_data_reg[144]_0 [79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[7] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[7]),
        .Q(\fwd_data_reg[144]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[80] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[80]),
        .Q(\fwd_data_reg[144]_0 [80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[81] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[81]),
        .Q(\fwd_data_reg[144]_0 [81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[82] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[82]),
        .Q(\fwd_data_reg[144]_0 [82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[83] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[83]),
        .Q(\fwd_data_reg[144]_0 [83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[84] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[84]),
        .Q(\fwd_data_reg[144]_0 [84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[85] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[85]),
        .Q(\fwd_data_reg[144]_0 [85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[86] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[86]),
        .Q(\fwd_data_reg[144]_0 [86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[87] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[87]),
        .Q(\fwd_data_reg[144]_0 [87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[88] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[88]),
        .Q(\fwd_data_reg[144]_0 [88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[89] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[89]),
        .Q(\fwd_data_reg[144]_0 [89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[8] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[8]),
        .Q(\fwd_data_reg[144]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[90] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[90]),
        .Q(\fwd_data_reg[144]_0 [90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[91] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[91]),
        .Q(\fwd_data_reg[144]_0 [91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[92] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[92]),
        .Q(\fwd_data_reg[144]_0 [92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[93] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[93]),
        .Q(\fwd_data_reg[144]_0 [93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[94] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[94]),
        .Q(\fwd_data_reg[144]_0 [94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[95] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[95]),
        .Q(\fwd_data_reg[144]_0 [95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[96] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[96]),
        .Q(\fwd_data_reg[144]_0 [96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[97] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[97]),
        .Q(\fwd_data_reg[144]_0 [97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[98] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[98]),
        .Q(\fwd_data_reg[144]_0 [98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[99] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[99]),
        .Q(\fwd_data_reg[144]_0 [99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \fwd_data_reg[9] 
       (.C(m_dest_axi_aclk),
        .CE(fwd_ready_s),
        .D(bwd_data_s[9]),
        .Q(\fwd_data_reg[144]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F3)) 
    fwd_valid_i_1
       (.I0(m_dest_axi_wready),
        .I1(dest_fifo_ready),
        .I2(dest_fifo_valid),
        .I3(fwd_valid_reg_0),
        .O(fwd_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fwd_valid_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(fwd_valid_i_1_n_0),
        .Q(fwd_valid_reg_0),
        .R(Q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_data_mover
   (req_xlast_d_reg_0,
    SR,
    \s_axis_user[0] ,
    \id_reg[3]_0 ,
    D,
    \id_reg[2]_0 ,
    \id_reg[1]_0 ,
    \id_reg[0]_0 ,
    bl_valid,
    active_reg_0,
    \src_throttled_request_id_reg[0] ,
    s_axis_last_0,
    source_eot,
    s_axis_last_1,
    src_last,
    s_axis_ready,
    src_dest_valid_hs_masked,
    \measured_last_burst_length_reg[7]_0 ,
    needs_sync,
    s_axis_aclk,
    E,
    out,
    Q,
    transfer_abort_reg_0,
    transfer_abort_reg_1,
    last_eot_reg_0,
    src_eot,
    s_axis_last,
    \zerodeep.s_axis_waddr ,
    \beat_counter_reg[0]_0 ,
    \src_throttled_request_id_reg[0]_0 ,
    \src_throttled_request_id_reg[0]_1 ,
    \src_throttled_request_id_reg[0]_2 ,
    s_axis_user,
    s_axis_valid,
    src_dest_valid_hs,
    dest_bl_ready,
    dest_bl_valid);
  output req_xlast_d_reg_0;
  output [0:0]SR;
  output [0:0]\s_axis_user[0] ;
  output \id_reg[3]_0 ;
  output [5:0]D;
  output \id_reg[2]_0 ;
  output \id_reg[1]_0 ;
  output \id_reg[0]_0 ;
  output bl_valid;
  output active_reg_0;
  output [3:0]\src_throttled_request_id_reg[0] ;
  output s_axis_last_0;
  output source_eot;
  output [0:0]s_axis_last_1;
  output src_last;
  output s_axis_ready;
  output src_dest_valid_hs_masked;
  output [7:0]\measured_last_burst_length_reg[7]_0 ;
  input needs_sync;
  input s_axis_aclk;
  input [0:0]E;
  input [8:0]out;
  input [0:0]Q;
  input transfer_abort_reg_0;
  input transfer_abort_reg_1;
  input last_eot_reg_0;
  input src_eot;
  input s_axis_last;
  input \zerodeep.s_axis_waddr ;
  input \beat_counter_reg[0]_0 ;
  input [3:0]\src_throttled_request_id_reg[0]_0 ;
  input \src_throttled_request_id_reg[0]_1 ;
  input \src_throttled_request_id_reg[0]_2 ;
  input [0:0]s_axis_user;
  input s_axis_valid;
  input src_dest_valid_hs;
  input dest_bl_ready;
  input dest_bl_valid;

  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire active_i_1_n_0;
  wire active_i_2_n_0;
  wire active_reg_0;
  wire [7:0]beat_counter_minus_one;
  wire \beat_counter_minus_one[7]_i_3_n_0 ;
  wire \beat_counter_minus_one[7]_i_4_n_0 ;
  wire [7:0]beat_counter_reg;
  wire \beat_counter_reg[0]_0 ;
  wire bl_valid;
  wire bl_valid0;
  wire bl_valid_i_1_n_0;
  wire block_descr_to_dst;
  wire dest_bl_ready;
  wire dest_bl_valid;
  wire \id_reg[0]_0 ;
  wire \id_reg[1]_0 ;
  wire \id_reg[2]_0 ;
  wire \id_reg[3]_0 ;
  wire [7:0]last_burst_length;
  wire last_eot;
  wire last_eot_i_1_n_0;
  wire last_eot_i_3_n_0;
  wire last_eot_i_5_n_0;
  wire last_eot_i_6_n_0;
  wire last_eot_reg_0;
  wire last_eot_reg_n_0;
  wire last_non_eot;
  wire last_non_eot_i_1_n_0;
  wire last_non_eot_i_2_n_0;
  wire [7:0]\measured_last_burst_length_reg[7]_0 ;
  wire needs_sync;
  wire needs_sync_reg_n_0;
  wire [8:0]out;
  wire [7:0]p_0_in;
  wire pending_burst;
  wire pending_burst_i_1_n_0;
  wire pending_burst_i_2_n_0;
  wire pending_burst_i_3_n_0;
  wire pending_burst_i_4_n_0;
  wire req_xlast_d_reg_0;
  wire s_axis_aclk;
  wire s_axis_last;
  wire s_axis_last_0;
  wire [0:0]s_axis_last_1;
  wire s_axis_ready;
  wire [0:0]s_axis_user;
  wire [0:0]\s_axis_user[0] ;
  wire s_axis_valid;
  wire source_eot;
  wire src_dest_valid_hs;
  wire src_dest_valid_hs_masked;
  wire src_eot;
  wire src_last;
  wire \src_throttled_request_id[1]_i_2_n_0 ;
  wire [3:0]\src_throttled_request_id_reg[0] ;
  wire [3:0]\src_throttled_request_id_reg[0]_0 ;
  wire \src_throttled_request_id_reg[0]_1 ;
  wire \src_throttled_request_id_reg[0]_2 ;
  wire transfer_abort_i_1_n_0;
  wire transfer_abort_i_2_n_0;
  wire transfer_abort_reg_0;
  wire transfer_abort_reg_1;
  wire \transfer_id[0]_i_1_n_0 ;
  wire \transfer_id[1]_i_1_n_0 ;
  wire \zerodeep.cdc_sync_fifo_ram[0]_i_2_n_0 ;
  wire \zerodeep.cdc_sync_fifo_ram[3]_i_2_n_0 ;
  wire \zerodeep.cdc_sync_fifo_ram[3]_i_3_n_0 ;
  wire \zerodeep.s_axis_waddr ;

  LUT5 #(
    .INIT(32'h8F888888)) 
    active_i_1
       (.I0(active_reg_0),
        .I1(active_i_2_n_0),
        .I2(transfer_abort_reg_0),
        .I3(SR),
        .I4(transfer_abort_reg_1),
        .O(active_i_1_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    active_i_2
       (.I0(\beat_counter_minus_one[7]_i_3_n_0 ),
        .I1(last_eot_reg_n_0),
        .I2(src_eot),
        .O(active_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    active_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(active_i_1_n_0),
        .Q(active_reg_0),
        .R(Q));
  LUT1 #(
    .INIT(2'h1)) 
    \beat_counter[0]_i_1 
       (.I0(beat_counter_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \beat_counter[1]_i_1 
       (.I0(beat_counter_reg[0]),
        .I1(beat_counter_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \beat_counter[2]_i_1 
       (.I0(beat_counter_reg[2]),
        .I1(beat_counter_reg[1]),
        .I2(beat_counter_reg[0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \beat_counter[3]_i_1 
       (.I0(beat_counter_reg[3]),
        .I1(beat_counter_reg[0]),
        .I2(beat_counter_reg[1]),
        .I3(beat_counter_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \beat_counter[4]_i_1 
       (.I0(beat_counter_reg[4]),
        .I1(beat_counter_reg[2]),
        .I2(beat_counter_reg[1]),
        .I3(beat_counter_reg[0]),
        .I4(beat_counter_reg[3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \beat_counter[5]_i_1 
       (.I0(beat_counter_reg[5]),
        .I1(beat_counter_reg[3]),
        .I2(beat_counter_reg[0]),
        .I3(beat_counter_reg[1]),
        .I4(beat_counter_reg[2]),
        .I5(beat_counter_reg[4]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_counter[6]_i_1 
       (.I0(beat_counter_reg[6]),
        .I1(last_non_eot_i_2_n_0),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \beat_counter[7]_i_1 
       (.I0(beat_counter_reg[7]),
        .I1(last_non_eot_i_2_n_0),
        .I2(beat_counter_reg[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF40400040)) 
    \beat_counter_minus_one[7]_i_1 
       (.I0(\beat_counter_minus_one[7]_i_3_n_0 ),
        .I1(last_eot_reg_n_0),
        .I2(src_eot),
        .I3(s_axis_last),
        .I4(req_xlast_d_reg_0),
        .I5(\beat_counter_minus_one[7]_i_4_n_0 ),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \beat_counter_minus_one[7]_i_2 
       (.I0(\beat_counter_minus_one[7]_i_3_n_0 ),
        .O(\s_axis_user[0] ));
  LUT6 #(
    .INIT(64'hFF4FFFFFFFFFFFFF)) 
    \beat_counter_minus_one[7]_i_3 
       (.I0(s_axis_user),
        .I1(needs_sync_reg_n_0),
        .I2(s_axis_valid),
        .I3(block_descr_to_dst),
        .I4(pending_burst),
        .I5(active_reg_0),
        .O(\beat_counter_minus_one[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h90909F90)) 
    \beat_counter_minus_one[7]_i_4 
       (.I0(\zerodeep.s_axis_waddr ),
        .I1(\beat_counter_reg[0]_0 ),
        .I2(block_descr_to_dst),
        .I3(pending_burst),
        .I4(active_reg_0),
        .O(\beat_counter_minus_one[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_minus_one_reg[0] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(beat_counter_reg[0]),
        .Q(beat_counter_minus_one[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_minus_one_reg[1] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(beat_counter_reg[1]),
        .Q(beat_counter_minus_one[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_minus_one_reg[2] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(beat_counter_reg[2]),
        .Q(beat_counter_minus_one[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_minus_one_reg[3] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(beat_counter_reg[3]),
        .Q(beat_counter_minus_one[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_minus_one_reg[4] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(beat_counter_reg[4]),
        .Q(beat_counter_minus_one[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_minus_one_reg[5] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(beat_counter_reg[5]),
        .Q(beat_counter_minus_one[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_minus_one_reg[6] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(beat_counter_reg[6]),
        .Q(beat_counter_minus_one[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_minus_one_reg[7] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(beat_counter_reg[7]),
        .Q(beat_counter_minus_one[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \beat_counter_reg[0] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(p_0_in[0]),
        .Q(beat_counter_reg[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_reg[1] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(p_0_in[1]),
        .Q(beat_counter_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_reg[2] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(p_0_in[2]),
        .Q(beat_counter_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_reg[3] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(p_0_in[3]),
        .Q(beat_counter_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_reg[4] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(p_0_in[4]),
        .Q(beat_counter_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_reg[5] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(p_0_in[5]),
        .Q(beat_counter_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_reg[6] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(p_0_in[6]),
        .Q(beat_counter_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \beat_counter_reg[7] 
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(p_0_in[7]),
        .Q(beat_counter_reg[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h40FF40FFFFFF40FF)) 
    bl_valid_i_1
       (.I0(dest_bl_ready),
        .I1(dest_bl_valid),
        .I2(bl_valid),
        .I3(active_i_2_n_0),
        .I4(s_axis_last),
        .I5(\beat_counter_minus_one[7]_i_3_n_0 ),
        .O(bl_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bl_valid_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(bl_valid_i_1_n_0),
        .Q(bl_valid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    eot_mem_dest_reg_r1_0_15_0_0_i_1
       (.I0(src_eot),
        .I1(s_axis_last_0),
        .O(source_eot));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h04444444)) 
    \fwd_data[0]_i_1 
       (.I0(\beat_counter_minus_one[7]_i_3_n_0 ),
        .I1(s_axis_last),
        .I2(src_eot),
        .I3(last_eot_reg_n_0),
        .I4(req_xlast_d_reg_0),
        .O(s_axis_last_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFFF444F4)) 
    \fwd_data[1]_i_1 
       (.I0(\beat_counter_minus_one[7]_i_3_n_0 ),
        .I1(s_axis_last),
        .I2(last_non_eot),
        .I3(src_eot),
        .I4(last_eot_reg_n_0),
        .O(src_last));
  FDRE #(
    .INIT(1'b0)) 
    \id_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\id_reg[0]_0 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \id_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\id_reg[1]_0 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \id_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\id_reg[2]_0 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \id_reg[3] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\id_reg[3]_0 ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_length_reg[0] 
       (.C(s_axis_aclk),
        .CE(SR),
        .D(out[1]),
        .Q(last_burst_length[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_length_reg[1] 
       (.C(s_axis_aclk),
        .CE(SR),
        .D(out[2]),
        .Q(last_burst_length[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_length_reg[2] 
       (.C(s_axis_aclk),
        .CE(SR),
        .D(out[3]),
        .Q(last_burst_length[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_length_reg[3] 
       (.C(s_axis_aclk),
        .CE(SR),
        .D(out[4]),
        .Q(last_burst_length[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_length_reg[4] 
       (.C(s_axis_aclk),
        .CE(SR),
        .D(out[5]),
        .Q(last_burst_length[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_length_reg[5] 
       (.C(s_axis_aclk),
        .CE(SR),
        .D(out[6]),
        .Q(last_burst_length[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_length_reg[6] 
       (.C(s_axis_aclk),
        .CE(SR),
        .D(out[7]),
        .Q(last_burst_length[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \last_burst_length_reg[7] 
       (.C(s_axis_aclk),
        .CE(SR),
        .D(out[8]),
        .Q(last_burst_length[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    last_eot_i_1
       (.I0(last_eot_reg_0),
        .I1(SR),
        .I2(last_eot_i_3_n_0),
        .O(last_eot_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    last_eot_i_3
       (.I0(beat_counter_reg[7]),
        .I1(last_burst_length[7]),
        .I2(beat_counter_reg[6]),
        .I3(last_burst_length[6]),
        .I4(last_eot_i_5_n_0),
        .I5(last_eot_i_6_n_0),
        .O(last_eot_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    last_eot_i_5
       (.I0(last_burst_length[0]),
        .I1(beat_counter_reg[0]),
        .I2(beat_counter_reg[1]),
        .I3(last_burst_length[1]),
        .I4(beat_counter_reg[2]),
        .I5(last_burst_length[2]),
        .O(last_eot_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    last_eot_i_6
       (.I0(last_burst_length[3]),
        .I1(beat_counter_reg[3]),
        .I2(beat_counter_reg[4]),
        .I3(last_burst_length[4]),
        .I4(beat_counter_reg[5]),
        .I5(last_burst_length[5]),
        .O(last_eot_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    last_eot_reg
       (.C(s_axis_aclk),
        .CE(last_eot),
        .D(last_eot_i_1_n_0),
        .Q(last_eot_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h80)) 
    last_non_eot_i_1
       (.I0(beat_counter_reg[7]),
        .I1(last_non_eot_i_2_n_0),
        .I2(beat_counter_reg[6]),
        .O(last_non_eot_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    last_non_eot_i_2
       (.I0(beat_counter_reg[5]),
        .I1(beat_counter_reg[3]),
        .I2(beat_counter_reg[0]),
        .I3(beat_counter_reg[1]),
        .I4(beat_counter_reg[2]),
        .I5(beat_counter_reg[4]),
        .O(last_non_eot_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    last_non_eot_reg
       (.C(s_axis_aclk),
        .CE(\s_axis_user[0] ),
        .D(last_non_eot_i_1_n_0),
        .Q(last_non_eot),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \measured_last_burst_length[7]_i_1 
       (.I0(\beat_counter_minus_one[7]_i_3_n_0 ),
        .I1(s_axis_last),
        .I2(active_i_2_n_0),
        .O(bl_valid0));
  FDRE \measured_last_burst_length_reg[0] 
       (.C(s_axis_aclk),
        .CE(bl_valid0),
        .D(beat_counter_minus_one[0]),
        .Q(\measured_last_burst_length_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \measured_last_burst_length_reg[1] 
       (.C(s_axis_aclk),
        .CE(bl_valid0),
        .D(beat_counter_minus_one[1]),
        .Q(\measured_last_burst_length_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \measured_last_burst_length_reg[2] 
       (.C(s_axis_aclk),
        .CE(bl_valid0),
        .D(beat_counter_minus_one[2]),
        .Q(\measured_last_burst_length_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \measured_last_burst_length_reg[3] 
       (.C(s_axis_aclk),
        .CE(bl_valid0),
        .D(beat_counter_minus_one[3]),
        .Q(\measured_last_burst_length_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \measured_last_burst_length_reg[4] 
       (.C(s_axis_aclk),
        .CE(bl_valid0),
        .D(beat_counter_minus_one[4]),
        .Q(\measured_last_burst_length_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \measured_last_burst_length_reg[5] 
       (.C(s_axis_aclk),
        .CE(bl_valid0),
        .D(beat_counter_minus_one[5]),
        .Q(\measured_last_burst_length_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \measured_last_burst_length_reg[6] 
       (.C(s_axis_aclk),
        .CE(bl_valid0),
        .D(beat_counter_minus_one[6]),
        .Q(\measured_last_burst_length_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \measured_last_burst_length_reg[7] 
       (.C(s_axis_aclk),
        .CE(bl_valid0),
        .D(beat_counter_minus_one[7]),
        .Q(\measured_last_burst_length_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    needs_sync_i_1
       (.I0(SR),
        .I1(\beat_counter_minus_one[7]_i_3_n_0 ),
        .O(last_eot));
  FDRE #(
    .INIT(1'b0)) 
    needs_sync_reg
       (.C(s_axis_aclk),
        .CE(last_eot),
        .D(needs_sync),
        .Q(needs_sync_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF6F6FF)) 
    pending_burst_i_1
       (.I0(\src_throttled_request_id_reg[0]_0 [0]),
        .I1(D[0]),
        .I2(pending_burst_i_2_n_0),
        .I3(\src_throttled_request_id[1]_i_2_n_0 ),
        .I4(\src_throttled_request_id_reg[0]_0 [1]),
        .I5(pending_burst_i_3_n_0),
        .O(pending_burst_i_1_n_0));
  LUT6 #(
    .INIT(64'h5A5A5A5A6A595A5A)) 
    pending_burst_i_2
       (.I0(\src_throttled_request_id_reg[0]_0 [2]),
        .I1(\id_reg[0]_0 ),
        .I2(\id_reg[2]_0 ),
        .I3(\id_reg[3]_0 ),
        .I4(\id_reg[1]_0 ),
        .I5(pending_burst_i_4_n_0),
        .O(pending_burst_i_2_n_0));
  LUT6 #(
    .INIT(64'h55AA55AA55AA569A)) 
    pending_burst_i_3
       (.I0(\src_throttled_request_id_reg[0]_0 [3]),
        .I1(\id_reg[0]_0 ),
        .I2(\id_reg[2]_0 ),
        .I3(\id_reg[3]_0 ),
        .I4(\id_reg[1]_0 ),
        .I5(pending_burst_i_4_n_0),
        .O(pending_burst_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFFFF0047)) 
    pending_burst_i_4
       (.I0(last_eot_reg_n_0),
        .I1(src_eot),
        .I2(last_non_eot),
        .I3(s_axis_last),
        .I4(\beat_counter_minus_one[7]_i_3_n_0 ),
        .O(pending_burst_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pending_burst_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(pending_burst_i_1_n_0),
        .Q(pending_burst),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    req_xlast_d_reg
       (.C(s_axis_aclk),
        .CE(E),
        .D(out[0]),
        .Q(req_xlast_d_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h08)) 
    s_axis_ready_INST_0
       (.I0(active_reg_0),
        .I1(pending_burst),
        .I2(block_descr_to_dst),
        .O(s_axis_ready));
  LUT5 #(
    .INIT(32'h8BB8B88B)) 
    \src_throttled_request_id[0]_i_1 
       (.I0(D[0]),
        .I1(s_axis_last_0),
        .I2(\src_throttled_request_id_reg[0]_0 [1]),
        .I3(\src_throttled_request_id_reg[0]_0 [3]),
        .I4(\src_throttled_request_id_reg[0]_0 [2]),
        .O(\src_throttled_request_id_reg[0] [0]));
  LUT6 #(
    .INIT(64'h7747477774444474)) 
    \src_throttled_request_id[1]_i_1 
       (.I0(\src_throttled_request_id[1]_i_2_n_0 ),
        .I1(s_axis_last_0),
        .I2(\src_throttled_request_id_reg[0]_0 [0]),
        .I3(\src_throttled_request_id_reg[0]_0 [2]),
        .I4(\src_throttled_request_id_reg[0]_0 [3]),
        .I5(\src_throttled_request_id_reg[0]_0 [1]),
        .O(\src_throttled_request_id_reg[0] [1]));
  LUT6 #(
    .INIT(64'h7775555544455555)) 
    \src_throttled_request_id[1]_i_2 
       (.I0(\id_reg[1]_0 ),
        .I1(\beat_counter_minus_one[7]_i_3_n_0 ),
        .I2(s_axis_last),
        .I3(\zerodeep.cdc_sync_fifo_ram[3]_i_2_n_0 ),
        .I4(\id_reg[0]_0 ),
        .I5(\zerodeep.cdc_sync_fifo_ram[0]_i_2_n_0 ),
        .O(\src_throttled_request_id[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888BB8BBB88BB88)) 
    \src_throttled_request_id[2]_i_1 
       (.I0(D[2]),
        .I1(s_axis_last_0),
        .I2(\src_throttled_request_id_reg[0]_0 [0]),
        .I3(\src_throttled_request_id_reg[0]_0 [2]),
        .I4(\src_throttled_request_id_reg[0]_0 [3]),
        .I5(\src_throttled_request_id_reg[0]_0 [1]),
        .O(\src_throttled_request_id_reg[0] [2]));
  LUT3 #(
    .INIT(8'hBA)) 
    \src_throttled_request_id[3]_i_1 
       (.I0(s_axis_last_0),
        .I1(\src_throttled_request_id_reg[0]_1 ),
        .I2(\src_throttled_request_id_reg[0]_2 ),
        .O(s_axis_last_1));
  LUT6 #(
    .INIT(64'hBBBB8888BBB88B88)) 
    \src_throttled_request_id[3]_i_2 
       (.I0(D[3]),
        .I1(s_axis_last_0),
        .I2(\src_throttled_request_id_reg[0]_0 [0]),
        .I3(\src_throttled_request_id_reg[0]_0 [2]),
        .I4(\src_throttled_request_id_reg[0]_0 [3]),
        .I5(\src_throttled_request_id_reg[0]_0 [1]),
        .O(\src_throttled_request_id_reg[0] [3]));
  LUT6 #(
    .INIT(64'h00000000D5DDDDDD)) 
    transfer_abort_i_1
       (.I0(req_xlast_d_reg_0),
        .I1(active_i_2_n_0),
        .I2(transfer_abort_reg_0),
        .I3(SR),
        .I4(transfer_abort_reg_1),
        .I5(transfer_abort_i_2_n_0),
        .O(transfer_abort_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hBBAB)) 
    transfer_abort_i_2
       (.I0(Q),
        .I1(block_descr_to_dst),
        .I2(s_axis_last),
        .I3(\beat_counter_minus_one[7]_i_3_n_0 ),
        .O(transfer_abort_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    transfer_abort_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(transfer_abort_i_1_n_0),
        .Q(block_descr_to_dst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \transfer_id[0]_i_1 
       (.I0(D[4]),
        .O(\transfer_id[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \transfer_id[1]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .O(\transfer_id[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \transfer_id_reg[0] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(\transfer_id[0]_i_1_n_0 ),
        .Q(D[4]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \transfer_id_reg[1] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(\transfer_id[1]_i_1_n_0 ),
        .Q(D[5]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \zerodeep.axis_valid_d_i_1__0 
       (.I0(src_dest_valid_hs),
        .I1(block_descr_to_dst),
        .O(src_dest_valid_hs_masked));
  LUT6 #(
    .INIT(64'hAAFEAA02AA02AAFE)) 
    \zerodeep.cdc_sync_fifo_ram[0]_i_1 
       (.I0(\id_reg[0]_0 ),
        .I1(\zerodeep.cdc_sync_fifo_ram[3]_i_2_n_0 ),
        .I2(s_axis_last),
        .I3(\beat_counter_minus_one[7]_i_3_n_0 ),
        .I4(\id_reg[1]_0 ),
        .I5(\zerodeep.cdc_sync_fifo_ram[0]_i_2_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \zerodeep.cdc_sync_fifo_ram[0]_i_2 
       (.I0(\id_reg[2]_0 ),
        .I1(\id_reg[3]_0 ),
        .O(\zerodeep.cdc_sync_fifo_ram[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zerodeep.cdc_sync_fifo_ram[1]_i_1 
       (.I0(\src_throttled_request_id[1]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAA888AAAAABBBA)) 
    \zerodeep.cdc_sync_fifo_ram[2]_i_1 
       (.I0(\id_reg[2]_0 ),
        .I1(\beat_counter_minus_one[7]_i_3_n_0 ),
        .I2(s_axis_last),
        .I3(\zerodeep.cdc_sync_fifo_ram[3]_i_2_n_0 ),
        .I4(\zerodeep.cdc_sync_fifo_ram[3]_i_3_n_0 ),
        .I5(\id_reg[3]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAABBBAAAAA888A)) 
    \zerodeep.cdc_sync_fifo_ram[3]_i_1 
       (.I0(\id_reg[3]_0 ),
        .I1(\beat_counter_minus_one[7]_i_3_n_0 ),
        .I2(s_axis_last),
        .I3(\zerodeep.cdc_sync_fifo_ram[3]_i_2_n_0 ),
        .I4(\zerodeep.cdc_sync_fifo_ram[3]_i_3_n_0 ),
        .I5(\id_reg[2]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zerodeep.cdc_sync_fifo_ram[3]_i_2 
       (.I0(last_eot_reg_n_0),
        .I1(src_eot),
        .I2(last_non_eot),
        .O(\zerodeep.cdc_sync_fifo_ram[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hBEEB)) 
    \zerodeep.cdc_sync_fifo_ram[3]_i_3 
       (.I0(\id_reg[0]_0 ),
        .I1(\id_reg[2]_0 ),
        .I2(\id_reg[3]_0 ),
        .I3(\id_reg[1]_0 ),
        .O(\zerodeep.cdc_sync_fifo_ram[3]_i_3_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dest_axi_mm
   (addr_valid_reg,
    D,
    \id_reg[3] ,
    \id_reg[2] ,
    \id_reg[1] ,
    \id_reg[0] ,
    \id_reg[3]_0 ,
    dbg_ids0,
    \id_reg[1]_0 ,
    \id_reg[0]_0 ,
    m_dest_axi_awaddr,
    enabled,
    dest_bl_ready,
    dest_req_ready,
    \id_reg[2]_0 ,
    \id_reg[3]_1 ,
    bl_ready_reg,
    m_dest_axi_awlen,
    m_dest_axi_aclk,
    dest_burst_info_write,
    Q,
    \zerodeep.cdc_sync_fifo_ram_reg[7] ,
    \id_reg[0]_1 ,
    E,
    dest_address_eot,
    \up_rdata_reg[10] ,
    \up_rdata_reg[10]_0 ,
    \up_rdata_reg[10]_1 ,
    m_dest_axi_awready,
    bl_ready_reg_0,
    dest_bl_valid,
    \address_reg[26] ,
    dest_enable,
    dest_req_valid,
    \last_burst_len_reg[7] );
  output addr_valid_reg;
  output [8:0]D;
  output \id_reg[3] ;
  output \id_reg[2] ;
  output \id_reg[1] ;
  output \id_reg[0] ;
  output \id_reg[3]_0 ;
  output [0:0]dbg_ids0;
  output \id_reg[1]_0 ;
  output \id_reg[0]_0 ;
  output [26:0]m_dest_axi_awaddr;
  output enabled;
  output dest_bl_ready;
  output dest_req_ready;
  output \id_reg[2]_0 ;
  output \id_reg[3]_1 ;
  output [0:0]bl_ready_reg;
  output [7:0]m_dest_axi_awlen;
  input m_dest_axi_aclk;
  input dest_burst_info_write;
  input [8:0]Q;
  input [3:0]\zerodeep.cdc_sync_fifo_ram_reg[7] ;
  input [0:0]\id_reg[0]_1 ;
  input [0:0]E;
  input dest_address_eot;
  input \up_rdata_reg[10] ;
  input [0:0]\up_rdata_reg[10]_0 ;
  input \up_rdata_reg[10]_1 ;
  input m_dest_axi_awready;
  input bl_ready_reg_0;
  input dest_bl_valid;
  input [26:0]\address_reg[26] ;
  input dest_enable;
  input dest_req_valid;
  input [7:0]\last_burst_len_reg[7] ;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire addr_valid_reg;
  wire address_enabled;
  wire [26:0]\address_reg[26] ;
  wire [0:0]bl_ready_reg;
  wire bl_ready_reg_0;
  wire [0:0]dbg_ids0;
  wire dest_address_eot;
  wire dest_bl_ready;
  wire dest_bl_valid;
  wire dest_burst_info_write;
  wire dest_enable;
  wire dest_req_ready;
  wire dest_req_valid;
  wire enabled;
  wire \id_reg[0] ;
  wire \id_reg[0]_0 ;
  wire [0:0]\id_reg[0]_1 ;
  wire \id_reg[1] ;
  wire \id_reg[1]_0 ;
  wire \id_reg[2] ;
  wire \id_reg[2]_0 ;
  wire \id_reg[3] ;
  wire \id_reg[3]_0 ;
  wire \id_reg[3]_1 ;
  wire [7:0]\last_burst_len_reg[7] ;
  wire m_dest_axi_aclk;
  wire [26:0]m_dest_axi_awaddr;
  wire [7:0]m_dest_axi_awlen;
  wire m_dest_axi_awready;
  wire \up_rdata_reg[10] ;
  wire [0:0]\up_rdata_reg[10]_0 ;
  wire \up_rdata_reg[10]_1 ;
  wire [3:0]\zerodeep.cdc_sync_fifo_ram_reg[7] ;
  wire [1:1]NLW_bl_mem_reg_0_15_0_12_DOE_UNCONNECTED;
  wire [1:0]NLW_bl_mem_reg_0_15_0_12_DOF_UNCONNECTED;
  wire [1:0]NLW_bl_mem_reg_0_15_0_12_DOG_UNCONNECTED;
  wire [1:0]NLW_bl_mem_reg_0_15_0_12_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "208" *) 
  (* RTL_RAM_NAME = "i_transfer/i_request_arb/i_dest_dma_mm/bl_mem_reg_0_15_0_12" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "12" *) 
  RAM32M16 bl_mem_reg_0_15_0_12
       (.ADDRA({1'b0,\id_reg[3] ,\id_reg[2] ,\id_reg[1] ,\id_reg[0] }),
        .ADDRB({1'b0,\id_reg[3] ,\id_reg[2] ,\id_reg[1] ,\id_reg[0] }),
        .ADDRC({1'b0,\id_reg[3] ,\id_reg[2] ,\id_reg[1] ,\id_reg[0] }),
        .ADDRD({1'b0,\id_reg[3] ,\id_reg[2] ,\id_reg[1] ,\id_reg[0] }),
        .ADDRE({1'b0,\id_reg[3] ,\id_reg[2] ,\id_reg[1] ,\id_reg[0] }),
        .ADDRF({1'b0,\id_reg[3] ,\id_reg[2] ,\id_reg[1] ,\id_reg[0] }),
        .ADDRG({1'b0,\id_reg[3] ,\id_reg[2] ,\id_reg[1] ,\id_reg[0] }),
        .ADDRH({1'b0,\zerodeep.cdc_sync_fifo_ram_reg[7] }),
        .DIA(Q[1:0]),
        .DIB(Q[3:2]),
        .DIC(Q[5:4]),
        .DID(Q[7:6]),
        .DIE({1'b0,Q[8]}),
        .DIF({1'b1,1'b1}),
        .DIG({1'b1,1'b1}),
        .DIH({1'b0,1'b0}),
        .DOA(D[2:1]),
        .DOB(D[4:3]),
        .DOC(D[6:5]),
        .DOD(D[8:7]),
        .DOE({NLW_bl_mem_reg_0_15_0_12_DOE_UNCONNECTED[1],D[0]}),
        .DOF(NLW_bl_mem_reg_0_15_0_12_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_bl_mem_reg_0_15_0_12_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_bl_mem_reg_0_15_0_12_DOH_UNCONNECTED[1:0]),
        .WCLK(m_dest_axi_aclk),
        .WE(dest_burst_info_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_generator i_addr_gen
       (.addr_valid_reg_0(addr_valid_reg),
        .address_enabled(address_enabled),
        .\address_reg[26]_0 (\address_reg[26] ),
        .bl_ready_reg_0(dest_bl_ready),
        .bl_ready_reg_1(bl_ready_reg),
        .bl_ready_reg_2(bl_ready_reg_0),
        .dest_address_eot(dest_address_eot),
        .dest_bl_valid(dest_bl_valid),
        .dest_enable(dest_enable),
        .dest_req_valid(dest_req_valid),
        .\id_reg[0]_0 (\id_reg[0]_0 ),
        .\id_reg[1]_0 (\id_reg[1]_0 ),
        .\id_reg[2]_0 (dbg_ids0),
        .\id_reg[2]_1 (\id_reg[2]_0 ),
        .\id_reg[3]_0 (\id_reg[3]_0 ),
        .\last_burst_len_reg[7]_0 (\last_burst_len_reg[7] ),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .m_dest_axi_awaddr(m_dest_axi_awaddr),
        .m_dest_axi_awlen(m_dest_axi_awlen),
        .m_dest_axi_awready(m_dest_axi_awready),
        .req_ready_reg_0(dest_req_ready),
        .req_ready_reg_1(\id_reg[0]_1 ),
        .\up_rdata_reg[10] (\up_rdata_reg[10] ),
        .\up_rdata_reg[10]_0 (\up_rdata_reg[10]_0 ),
        .\up_rdata_reg[10]_1 (\up_rdata_reg[10]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_response_handler i_response_handler
       (.ADDRG({\id_reg[3] ,\id_reg[2] ,\id_reg[1] ,\id_reg[0] }),
        .E(E),
        .address_enabled(address_enabled),
        .dbg_ids0(dbg_ids0),
        .enabled(enabled),
        .enabled_reg_0(\id_reg[3]_0 ),
        .\id_reg[0]_0 (\id_reg[0]_1 ),
        .\id_reg[3]_0 (\id_reg[3]_1 ),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .m_dest_axi_bready_INST_0_i_1_0(\id_reg[1]_0 ),
        .m_dest_axi_bready_INST_0_i_1_1(\id_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_arb
   (addr_valid_reg,
    E,
    id0_in,
    \dest_id_reg[3] ,
    g,
    id,
    m_dest_axi_awaddr,
    up_response_valid,
    enabled,
    active_reg,
    fwd_valid_reg,
    \src_id_reg[0] ,
    \src_id_reg[1] ,
    \id_reg[2] ,
    up_eot,
    up_bl_partial,
    up_req_eot,
    \src_id_reg[3] ,
    m_dest_axi_bready,
    s_axis_ready,
    \cdc_sync_stage2_reg[3] ,
    \measured_burst_length_reg[11] ,
    m_dest_axi_awlen,
    \fwd_data_reg[144] ,
    m_dest_axi_wstrb,
    m_dest_axi_aclk,
    Q,
    s_axis_aclk,
    \cdc_sync_stage2_reg[0] ,
    s_axi_aclk,
    D,
    \up_rdata_reg[0] ,
    \up_rdata_reg[0]_0 ,
    \up_rdata_reg[1] ,
    \zerodeep.s_axis_waddr_reg ,
    up_dma_req_valid,
    p_5_in,
    p_3_in,
    up_response_ready,
    m_dest_axi_awready,
    dest_enable,
    m_dest_axi_bvalid,
    s_axis_last,
    s_axis_user,
    s_axis_valid,
    \cur_burst_length_reg[11] ,
    m_dest_axi_wready,
    s_axis_data);
  output addr_valid_reg;
  output [0:0]E;
  output [3:0]id0_in;
  output [3:0]\dest_id_reg[3] ;
  output [3:0]g;
  output [2:0]id;
  output [26:0]m_dest_axi_awaddr;
  output up_response_valid;
  output enabled;
  output active_reg;
  output fwd_valid_reg;
  output \src_id_reg[0] ;
  output \src_id_reg[1] ;
  output \id_reg[2] ;
  output up_eot;
  output up_bl_partial;
  output up_req_eot;
  output [1:0]\src_id_reg[3] ;
  output m_dest_axi_bready;
  output s_axis_ready;
  output [1:0]\cdc_sync_stage2_reg[3] ;
  output [11:0]\measured_burst_length_reg[11] ;
  output [7:0]m_dest_axi_awlen;
  output [128:0]\fwd_data_reg[144] ;
  output [15:0]m_dest_axi_wstrb;
  input m_dest_axi_aclk;
  input [0:0]Q;
  input s_axis_aclk;
  input [0:0]\cdc_sync_stage2_reg[0] ;
  input s_axi_aclk;
  input [62:0]D;
  input \up_rdata_reg[0] ;
  input \up_rdata_reg[0]_0 ;
  input [1:0]\up_rdata_reg[1] ;
  input \zerodeep.s_axis_waddr_reg ;
  input up_dma_req_valid;
  input p_5_in;
  input [0:0]p_3_in;
  input up_response_ready;
  input m_dest_axi_awready;
  input dest_enable;
  input m_dest_axi_bvalid;
  input s_axis_last;
  input [0:0]s_axis_user;
  input s_axis_valid;
  input [11:0]\cur_burst_length_reg[11] ;
  input m_dest_axi_wready;
  input [127:0]s_axis_data;

  wire [62:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire active_reg;
  wire addr_valid_reg;
  wire bl_valid;
  wire [0:0]\cdc_sync_stage2_reg[0] ;
  wire [1:0]\cdc_sync_stage2_reg[3] ;
  wire completion_req_last;
  wire completion_req_ready;
  wire completion_req_valid;
  wire [11:0]\cur_burst_length_reg[11] ;
  wire [30:4]data;
  wire [10:10]dbg_ids0;
  wire dest_address_eot;
  wire dest_bl_ready;
  wire dest_bl_valid;
  wire dest_burst_info_write;
  wire [7:0]dest_burst_len;
  wire dest_enable;
  wire [127:0]dest_fifo_data;
  wire dest_fifo_ready;
  wire dest_fifo_valid;
  wire [3:0]\dest_id_reg[3] ;
  wire dest_mem_data_last;
  wire dest_req_ready;
  wire dest_req_valid;
  wire dest_response_eot;
  wire enabled;
  wire [128:0]\fwd_data_reg[144] ;
  wire fwd_valid_reg;
  wire [3:0]g;
  wire [3:0]\i_data_mover/id_next ;
  wire \i_data_mover/needs_sync ;
  wire \i_data_mover/req_xlast_d ;
  wire i_dest_dma_mm_n_49;
  wire i_dest_req_fifo_n_1;
  wire i_dest_req_fifo_n_2;
  wire i_req_gen_n_5;
  wire i_req_gen_n_6;
  wire i_req_gen_n_7;
  wire \i_response_handler/id0 ;
  wire i_rewind_req_fifo_n_8;
  wire i_rewind_req_fifo_n_9;
  wire i_src_dma_stream_n_15;
  wire i_src_dma_stream_n_16;
  wire i_src_dma_stream_n_17;
  wire i_src_dma_stream_n_18;
  wire i_src_dma_stream_n_21;
  wire i_src_req_fifo_n_35;
  wire i_src_req_fifo_n_37;
  wire i_src_req_fifo_n_39;
  wire i_src_req_fifo_n_41;
  wire i_src_slice_n_132;
  wire i_store_and_forward_n_17;
  wire i_store_and_forward_n_5;
  wire i_store_and_forward_n_8;
  wire i_sync_src_request_id_n_0;
  wire [2:0]id;
  wire [3:0]id0_in;
  wire \id_reg[2] ;
  wire m_dest_axi_aclk;
  wire [26:0]m_dest_axi_awaddr;
  wire [7:0]m_dest_axi_awlen;
  wire m_dest_axi_awready;
  wire m_dest_axi_bready;
  wire m_dest_axi_bvalid;
  wire m_dest_axi_wready;
  wire [15:0]m_dest_axi_wstrb;
  wire [11:0]\measured_burst_length_reg[11] ;
  wire [7:0]measured_last_burst_length;
  wire nx_state13_out;
  wire p_0_in1_in;
  wire p_1_in;
  wire [0:0]p_3_in;
  wire p_5_in;
  wire req_gen_ready;
  wire [6:0]req_rewind_req_data;
  wire request_eot;
  wire [3:0]request_id;
  wire [12:4]response_data_burst_length;
  wire [3:0]response_id;
  wire s_axi_aclk;
  wire s_axis_aclk;
  wire [127:0]s_axis_data;
  wire [6:5]s_axis_data__0;
  wire [27:1]s_axis_data__1;
  wire s_axis_last;
  wire s_axis_ready;
  wire [0:0]s_axis_user;
  wire s_axis_valid;
  wire source_eot;
  wire src_beat_counter0;
  wire src_bl_ready;
  wire src_dest_valid_hs;
  wire src_dest_valid_hs_masked;
  wire src_eot;
  wire [127:0]src_fifo_data;
  wire src_fifo_last;
  wire src_fifo_valid;
  wire \src_id_reg[0] ;
  wire \src_id_reg[1] ;
  wire [1:0]\src_id_reg[3] ;
  wire src_last;
  wire src_last_beat;
  wire src_partial_burst;
  wire [26:0]src_req_dest_address;
  wire [7:0]src_req_last_burst_length;
  wire src_req_ready;
  wire [1:0]src_request_id;
  wire \src_throttled_request_id_reg_n_0_[0] ;
  wire \src_throttled_request_id_reg_n_0_[1] ;
  wire src_throttler_enabled_reg_n_0;
  wire src_valid;
  wire [1:0]state;
  wire sync_rewind_n_0;
  wire up_bl_partial;
  wire up_dma_req_valid;
  wire up_eot;
  wire \up_rdata_reg[0] ;
  wire \up_rdata_reg[0]_0 ;
  wire [1:0]\up_rdata_reg[1] ;
  wire up_req_eot;
  wire up_response_ready;
  wire up_response_valid;
  wire [7:0]\zerodeep.axis_data_d ;
  wire \zerodeep.m_axis_raddr0 ;
  wire \zerodeep.s_axis_waddr ;
  wire \zerodeep.s_axis_waddr_reg ;
  wire NLW_eot_mem_dest_reg_r1_0_15_0_0_SPO_UNCONNECTED;
  wire NLW_eot_mem_dest_reg_r2_0_15_0_0_SPO_UNCONNECTED;
  wire NLW_eot_mem_src_reg_0_15_0_0_SPO_UNCONNECTED;

  (* RTL_RAM_BITS = "16" *) 
  (* RTL_RAM_NAME = "i_transfer/i_request_arb/eot_mem_dest_reg_r1" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    eot_mem_dest_reg_r1_0_15_0_0
       (.A0(g[0]),
        .A1(g[1]),
        .A2(g[2]),
        .A3(g[3]),
        .A4(1'b0),
        .D(source_eot),
        .DPO(dest_response_eot),
        .DPRA0(id0_in[0]),
        .DPRA1(id0_in[1]),
        .DPRA2(id0_in[2]),
        .DPRA3(id0_in[3]),
        .DPRA4(1'b0),
        .SPO(NLW_eot_mem_dest_reg_r1_0_15_0_0_SPO_UNCONNECTED),
        .WCLK(s_axis_aclk),
        .WE(1'b1));
  (* RTL_RAM_BITS = "16" *) 
  (* RTL_RAM_NAME = "i_transfer/i_request_arb/eot_mem_dest_reg_r2" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    eot_mem_dest_reg_r2_0_15_0_0
       (.A0(g[0]),
        .A1(g[1]),
        .A2(g[2]),
        .A3(g[3]),
        .A4(1'b0),
        .D(source_eot),
        .DPO(dest_address_eot),
        .DPRA0(id[0]),
        .DPRA1(id[1]),
        .DPRA2(dbg_ids0),
        .DPRA3(id[2]),
        .DPRA4(1'b0),
        .SPO(NLW_eot_mem_dest_reg_r2_0_15_0_0_SPO_UNCONNECTED),
        .WCLK(s_axis_aclk),
        .WE(1'b1));
  (* RTL_RAM_BITS = "16" *) 
  (* RTL_RAM_NAME = "i_transfer/i_request_arb/eot_mem_src_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    eot_mem_src_reg_0_15_0_0
       (.A0(request_id[0]),
        .A1(request_id[1]),
        .A2(request_id[2]),
        .A3(request_id[3]),
        .A4(1'b0),
        .D(request_eot),
        .DPO(src_eot),
        .DPRA0(g[0]),
        .DPRA1(g[1]),
        .DPRA2(g[2]),
        .DPRA3(g[3]),
        .DPRA4(1'b0),
        .SPO(NLW_eot_mem_src_reg_0_15_0_0_SPO_UNCONNECTED),
        .WCLK(s_axi_aclk),
        .WE(1'b1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dest_axi_mm i_dest_dma_mm
       (.D({response_data_burst_length[11:4],response_data_burst_length[12]}),
        .E(\i_response_handler/id0 ),
        .Q({i_store_and_forward_n_8,dest_burst_len}),
        .addr_valid_reg(addr_valid_reg),
        .\address_reg[26] (data),
        .bl_ready_reg(src_bl_ready),
        .bl_ready_reg_0(i_store_and_forward_n_5),
        .dbg_ids0(dbg_ids0),
        .dest_address_eot(dest_address_eot),
        .dest_bl_ready(dest_bl_ready),
        .dest_bl_valid(dest_bl_valid),
        .dest_burst_info_write(dest_burst_info_write),
        .dest_enable(dest_enable),
        .dest_req_ready(dest_req_ready),
        .dest_req_valid(dest_req_valid),
        .enabled(enabled),
        .\id_reg[0] (id0_in[0]),
        .\id_reg[0]_0 (id[0]),
        .\id_reg[0]_1 (Q),
        .\id_reg[1] (id0_in[1]),
        .\id_reg[1]_0 (id[1]),
        .\id_reg[2] (id0_in[2]),
        .\id_reg[2]_0 (\id_reg[2] ),
        .\id_reg[3] (id0_in[3]),
        .\id_reg[3]_0 (id[2]),
        .\id_reg[3]_1 (i_dest_dma_mm_n_49),
        .\last_burst_len_reg[7] (\zerodeep.axis_data_d ),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .m_dest_axi_awaddr(m_dest_axi_awaddr),
        .m_dest_axi_awlen(m_dest_axi_awlen),
        .m_dest_axi_awready(m_dest_axi_awready),
        .\up_rdata_reg[10] (\up_rdata_reg[0] ),
        .\up_rdata_reg[10]_0 (\cdc_sync_stage2_reg[0] ),
        .\up_rdata_reg[10]_1 (\up_rdata_reg[0]_0 ),
        .\zerodeep.cdc_sync_fifo_ram_reg[7] (\dest_id_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized2 i_dest_req_fifo
       (.Q(Q),
        .dest_req_ready(dest_req_ready),
        .dest_req_valid(dest_req_valid),
        .s_axis_aclk(s_axis_aclk),
        .src_dest_valid_hs(src_dest_valid_hs),
        .src_dest_valid_hs_masked(src_dest_valid_hs_masked),
        .src_dest_valid_hs_reg(i_dest_req_fifo_n_2),
        .src_dest_valid_hs_reg_0(i_src_req_fifo_n_39),
        .src_req_ready(src_req_ready),
        .\zerodeep.axis_data_d_reg[27]_0 (data),
        .\zerodeep.axis_data_d_reg[27]_1 (s_axis_data__1),
        .\zerodeep.axis_valid_d_reg_0 (i_dest_req_fifo_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice__parameterized0 i_dest_slice
       (.Q(Q),
        .dest_fifo_ready(dest_fifo_ready),
        .dest_fifo_valid(dest_fifo_valid),
        .dest_mem_data_last(dest_mem_data_last),
        .doutb(dest_fifo_data),
        .\fwd_data_reg[144]_0 (\fwd_data_reg[144] ),
        .fwd_valid_reg_0(fwd_valid_reg),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .m_dest_axi_wready(m_dest_axi_wready),
        .m_dest_axi_wstrb(m_dest_axi_wstrb));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_generator i_req_gen
       (.D(D[0]),
        .E(nx_state13_out),
        .\FSM_sequential_state_reg[0]_0 (i_src_req_fifo_n_37),
        .\FSM_sequential_state_reg[0]_1 (\zerodeep.s_axis_waddr_reg ),
        .\FSM_sequential_state_reg[1]_0 (i_req_gen_n_5),
        .Q(state),
        .completion_req_last(completion_req_last),
        .completion_req_valid(completion_req_valid),
        .completion_req_valid_reg_0(\cdc_sync_stage2_reg[0] ),
        .\cur_burst_length_reg[11]_0 (\cur_burst_length_reg[11] ),
        .cur_transfer_id_reg_0(E),
        .\id_reg[3]_0 (request_id),
        .out(req_rewind_req_data),
        .req_gen_ready(req_gen_ready),
        .req_ready_reg_0(i_rewind_req_fifo_n_9),
        .request_eot(request_eot),
        .response_id(response_id),
        .\rew_transfer_id_reg[1]_0 ({i_req_gen_n_6,i_req_gen_n_7}),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_response_manager i_response_manager
       (.D({response_data_burst_length[11:4],response_data_burst_length[12],dest_response_eot}),
        .E(\i_response_handler/id0 ),
        .\FSM_sequential_state[0]_i_3__0_0 ({i_req_gen_n_6,i_req_gen_n_7}),
        .Q(Q),
        .\cdc_sync_stage2_reg[0] (\cdc_sync_stage2_reg[0] ),
        .completion_req_last(completion_req_last),
        .completion_req_ready(completion_req_ready),
        .completion_req_valid(completion_req_valid),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .m_dest_axi_bready(m_dest_axi_bready),
        .m_dest_axi_bvalid(m_dest_axi_bvalid),
        .\measured_burst_length_reg[11]_0 (\measured_burst_length_reg[11] ),
        .p_3_in(p_3_in),
        .p_5_in(p_5_in),
        .s_axi_aclk(s_axi_aclk),
        .up_bl_partial(up_bl_partial),
        .up_eot(up_eot),
        .up_req_eot(up_req_eot),
        .up_response_ready(up_response_ready),
        .up_response_valid(up_response_valid),
        .\zerodeep.s_axis_waddr_reg (i_dest_dma_mm_n_49));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized1 i_rewind_req_fifo
       (.D({s_axis_data__0,\i_data_mover/req_xlast_d ,\i_data_mover/id_next }),
        .E(nx_state13_out),
        .\FSM_sequential_state_reg[1] (i_rewind_req_fifo_n_9),
        .Q(Q),
        .\cdc_sync_stage1_reg[0] (\cdc_sync_stage2_reg[0] ),
        .\cdc_sync_stage2_reg[0] (i_rewind_req_fifo_n_8),
        .completion_req_ready(completion_req_ready),
        .out(req_rewind_req_data),
        .req_ready_i_2(state[1]),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_aclk(s_axis_aclk),
        .src_partial_burst(src_partial_burst),
        .\zerodeep.s_axis_waddr (\zerodeep.s_axis_waddr ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized0 i_src_dest_bl_fifo
       (.E(src_bl_ready),
        .Q(Q),
        .bl_valid(bl_valid),
        .dest_bl_valid(dest_bl_valid),
        .s_axis_aclk(s_axis_aclk),
        .\zerodeep.axis_data_d_reg[7]_0 (\zerodeep.axis_data_d ),
        .\zerodeep.axis_data_d_reg[7]_1 (measured_last_burst_length));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_src_axi_stream i_src_dma_stream
       (.D({s_axis_data__0,\i_data_mover/req_xlast_d ,\i_data_mover/id_next }),
        .E(\zerodeep.m_axis_raddr0 ),
        .Q(Q),
        .active_reg(active_reg),
        .\beat_counter_reg[0] (i_rewind_req_fifo_n_8),
        .bl_valid(bl_valid),
        .dest_bl_ready(dest_bl_ready),
        .dest_bl_valid(dest_bl_valid),
        .\id_reg[0] (g[0]),
        .\id_reg[1] (g[1]),
        .\id_reg[2] (g[2]),
        .\id_reg[3] (g[3]),
        .last_eot_reg(i_src_req_fifo_n_41),
        .\measured_last_burst_length_reg[7] (measured_last_burst_length),
        .needs_sync(\i_data_mover/needs_sync ),
        .out({src_req_last_burst_length,i_src_req_fifo_n_35}),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_last(s_axis_last),
        .s_axis_last_0(i_src_dma_stream_n_21),
        .s_axis_ready(s_axis_ready),
        .s_axis_user(s_axis_user),
        .\s_axis_user[0] (src_valid),
        .s_axis_valid(s_axis_valid),
        .source_eot(source_eot),
        .src_dest_valid_hs(src_dest_valid_hs),
        .src_dest_valid_hs_masked(src_dest_valid_hs_masked),
        .src_eot(src_eot),
        .src_last(src_last),
        .src_partial_burst(src_partial_burst),
        .src_req_ready(src_req_ready),
        .\src_throttled_request_id_reg[0] ({i_src_dma_stream_n_15,i_src_dma_stream_n_16,i_src_dma_stream_n_17,i_src_dma_stream_n_18}),
        .\src_throttled_request_id_reg[0]_0 ({p_1_in,p_0_in1_in,\src_throttled_request_id_reg_n_0_[1] ,\src_throttled_request_id_reg_n_0_[0] }),
        .\src_throttled_request_id_reg[0]_1 (i_store_and_forward_n_17),
        .\src_throttled_request_id_reg[0]_2 (i_sync_src_request_id_n_0),
        .transfer_abort_reg(i_dest_req_fifo_n_1),
        .transfer_abort_reg_0(i_src_req_fifo_n_39),
        .\zerodeep.s_axis_waddr (\zerodeep.s_axis_waddr ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized3 i_src_req_fifo
       (.D(D),
        .E(E),
        .\FSM_sequential_state_reg[0] (i_src_req_fifo_n_37),
        .\FSM_sequential_state_reg[0]_0 (state[0]),
        .\FSM_sequential_state_reg[0]_1 (i_rewind_req_fifo_n_9),
        .Q(Q),
        .\cdc_sync_stage2_reg[0] (\cdc_sync_stage2_reg[0] ),
        .needs_sync(\i_data_mover/needs_sync ),
        .out({src_req_dest_address,src_req_last_burst_length,i_src_req_fifo_n_35}),
        .req_gen_ready(req_gen_ready),
        .req_xlast_d_reg(i_dest_req_fifo_n_1),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_aclk(s_axis_aclk),
        .src_req_ready(src_req_ready),
        .up_dma_req_valid(up_dma_req_valid),
        .\zerodeep.cdc_sync_fifo_ram_reg[10]_0 (i_src_req_fifo_n_41),
        .\zerodeep.m_axis_raddr_reg_0 (\zerodeep.m_axis_raddr0 ),
        .\zerodeep.m_axis_raddr_reg_1 (i_src_req_fifo_n_39),
        .\zerodeep.s_axis_waddr_reg_0 (\zerodeep.s_axis_waddr_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice i_src_slice
       (.DIE(i_src_slice_n_132),
        .Q(Q),
        .SR(src_beat_counter0),
        .dina(src_fifo_data),
        .fwd_valid_reg_0(src_valid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_data(s_axis_data),
        .src_fifo_last(src_fifo_last),
        .src_fifo_valid(src_fifo_valid),
        .src_last(src_last),
        .src_last_beat(src_last_beat),
        .src_partial_burst(src_partial_burst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac_burst_memory i_store_and_forward
       (.DIE(i_src_slice_n_132),
        .Q(Q),
        .SR(src_beat_counter0),
        .bl_ready_reg(id[0]),
        .bl_ready_reg_0(id[2]),
        .\cdc_sync_stage2_reg[0] (i_store_and_forward_n_5),
        .dest_burst_info_write(dest_burst_info_write),
        .\dest_burst_len_data_reg[12]_0 ({i_store_and_forward_n_8,dest_burst_len}),
        .dest_enable(dest_enable),
        .dest_fifo_ready(dest_fifo_ready),
        .dest_fifo_valid(dest_fifo_valid),
        .\dest_id_next[3]_i_6_0 (id[1]),
        .\dest_id_reg[3]_0 (\dest_id_reg[3] ),
        .dest_mem_data_last(dest_mem_data_last),
        .dest_valid_reg_0(dbg_ids0),
        .dina(src_fifo_data),
        .doutb(dest_fifo_data),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .s_axis_aclk(s_axis_aclk),
        .src_fifo_last(src_fifo_last),
        .src_fifo_valid(src_fifo_valid),
        .\src_id_reg[0]_0 (\src_id_reg[0] ),
        .\src_id_reg[1]_0 (\src_id_reg[1] ),
        .\src_id_reg[3]_0 (\src_id_reg[3] ),
        .src_last_beat(src_last_beat),
        .src_request_id(src_request_id),
        .\src_throttled_request_id[3]_i_3_0 ({p_1_in,p_0_in1_in,\src_throttled_request_id_reg_n_0_[1] ,\src_throttled_request_id_reg_n_0_[0] }),
        .\src_throttled_request_id_reg[0] (src_throttler_enabled_reg_n_0),
        .src_throttler_enabled_reg(i_store_and_forward_n_17),
        .\up_rdata_reg[0] (\up_rdata_reg[0] ),
        .\up_rdata_reg[0]_0 (\up_rdata_reg[0]_0 ),
        .\up_rdata_reg[1] (\up_rdata_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized1__xdcDup__1 i_sync_req_response_id
       (.id0_in(id0_in),
        .response_id(response_id),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized1 i_sync_src_request_id
       (.Q({p_1_in,p_0_in1_in,\src_throttled_request_id_reg_n_0_[1] ,\src_throttled_request_id_reg_n_0_[0] }),
        .\cdc_sync_stage1_reg[3]_0 (request_id),
        .\cdc_sync_stage2_reg[3]_0 (\cdc_sync_stage2_reg[3] ),
        .s_axis_aclk(s_axis_aclk),
        .src_request_id(src_request_id),
        .\src_throttled_request_id_reg[1] (i_sync_src_request_id_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_dest_valid_hs_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(i_dest_req_fifo_n_2),
        .Q(src_dest_valid_hs),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[0] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[0]),
        .Q(s_axis_data__1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[10] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[10]),
        .Q(s_axis_data__1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[11] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[11]),
        .Q(s_axis_data__1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[12] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[12]),
        .Q(s_axis_data__1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[13] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[13]),
        .Q(s_axis_data__1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[14] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[14]),
        .Q(s_axis_data__1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[15] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[15]),
        .Q(s_axis_data__1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[16] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[16]),
        .Q(s_axis_data__1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[17] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[17]),
        .Q(s_axis_data__1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[18] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[18]),
        .Q(s_axis_data__1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[19] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[19]),
        .Q(s_axis_data__1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[1] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[1]),
        .Q(s_axis_data__1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[20] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[20]),
        .Q(s_axis_data__1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[21] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[21]),
        .Q(s_axis_data__1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[22] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[22]),
        .Q(s_axis_data__1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[23] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[23]),
        .Q(s_axis_data__1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[24] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[24]),
        .Q(s_axis_data__1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[25] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[25]),
        .Q(s_axis_data__1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[26] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[26]),
        .Q(s_axis_data__1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[2] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[2]),
        .Q(s_axis_data__1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[3] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[3]),
        .Q(s_axis_data__1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[4] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[4]),
        .Q(s_axis_data__1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[5] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[5]),
        .Q(s_axis_data__1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[6] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[6]),
        .Q(s_axis_data__1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[7] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[7]),
        .Q(s_axis_data__1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[8] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[8]),
        .Q(s_axis_data__1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \src_req_dest_address_cur_reg[9] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.m_axis_raddr0 ),
        .D(src_req_dest_address[9]),
        .Q(s_axis_data__1[10]),
        .R(1'b0));
  FDRE \src_throttled_request_id_reg[0] 
       (.C(s_axis_aclk),
        .CE(i_src_dma_stream_n_21),
        .D(i_src_dma_stream_n_18),
        .Q(\src_throttled_request_id_reg_n_0_[0] ),
        .R(Q));
  FDRE \src_throttled_request_id_reg[1] 
       (.C(s_axis_aclk),
        .CE(i_src_dma_stream_n_21),
        .D(i_src_dma_stream_n_17),
        .Q(\src_throttled_request_id_reg_n_0_[1] ),
        .R(Q));
  FDRE \src_throttled_request_id_reg[2] 
       (.C(s_axis_aclk),
        .CE(i_src_dma_stream_n_21),
        .D(i_src_dma_stream_n_16),
        .Q(p_0_in1_in),
        .R(Q));
  FDRE \src_throttled_request_id_reg[3] 
       (.C(s_axis_aclk),
        .CE(i_src_dma_stream_n_21),
        .D(i_src_dma_stream_n_15),
        .Q(p_1_in),
        .R(Q));
  FDSE #(
    .INIT(1'b1)) 
    src_throttler_enabled_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(sync_rewind_n_0),
        .Q(src_throttler_enabled_reg_n_0),
        .S(Q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_event sync_rewind
       (.in_toggle_d1_reg_0(i_req_gen_n_5),
        .\out_event_reg[0]_0 (sync_rewind_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axis_aclk(s_axis_aclk),
        .src_partial_burst(src_partial_burst),
        .src_throttler_enabled_reg(src_throttler_enabled_reg_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_request_generator
   (req_gen_ready,
    completion_req_last,
    completion_req_valid,
    Q,
    \FSM_sequential_state_reg[1]_0 ,
    \rew_transfer_id_reg[1]_0 ,
    \id_reg[3]_0 ,
    request_eot,
    completion_req_valid_reg_0,
    s_axi_aclk,
    E,
    out,
    cur_transfer_id_reg_0,
    D,
    req_ready_reg_0,
    \FSM_sequential_state_reg[0]_0 ,
    \cur_burst_length_reg[11]_0 ,
    response_id,
    \FSM_sequential_state_reg[0]_1 );
  output req_gen_ready;
  output completion_req_last;
  output completion_req_valid;
  output [1:0]Q;
  output \FSM_sequential_state_reg[1]_0 ;
  output [1:0]\rew_transfer_id_reg[1]_0 ;
  output [3:0]\id_reg[3]_0 ;
  output request_eot;
  input [0:0]completion_req_valid_reg_0;
  input s_axi_aclk;
  input [0:0]E;
  input [6:0]out;
  input cur_transfer_id_reg_0;
  input [0:0]D;
  input req_ready_reg_0;
  input \FSM_sequential_state_reg[0]_0 ;
  input [11:0]\cur_burst_length_reg[11]_0 ;
  input [3:0]response_id;
  input \FSM_sequential_state_reg[0]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_4_n_0 ;
  wire \FSM_sequential_state[0]_i_5_n_0 ;
  wire \FSM_sequential_state[0]_i_6_n_0 ;
  wire \FSM_sequential_state[0]_i_7_n_0 ;
  wire \FSM_sequential_state[0]_i_8_n_0 ;
  wire \FSM_sequential_state[0]_i_9_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [1:0]Q;
  wire [11:0]burst_count;
  wire \burst_count[0]_i_1_n_0 ;
  wire \burst_count[10]_i_1_n_0 ;
  wire \burst_count[10]_i_2_n_0 ;
  wire \burst_count[10]_i_3_n_0 ;
  wire \burst_count[11]_i_2_n_0 ;
  wire \burst_count[11]_i_3_n_0 ;
  wire \burst_count[11]_i_4_n_0 ;
  wire \burst_count[1]_i_1_n_0 ;
  wire \burst_count[2]_i_1_n_0 ;
  wire \burst_count[2]_i_2_n_0 ;
  wire \burst_count[3]_i_1_n_0 ;
  wire \burst_count[3]_i_2_n_0 ;
  wire \burst_count[4]_i_1_n_0 ;
  wire \burst_count[4]_i_2_n_0 ;
  wire \burst_count[5]_i_1_n_0 ;
  wire \burst_count[5]_i_2_n_0 ;
  wire \burst_count[6]_i_1_n_0 ;
  wire \burst_count[6]_i_2_n_0 ;
  wire \burst_count[7]_i_1_n_0 ;
  wire \burst_count[8]_i_1_n_0 ;
  wire \burst_count[8]_i_2_n_0 ;
  wire \burst_count[8]_i_3_n_0 ;
  wire \burst_count[9]_i_1_n_0 ;
  wire burst_count_0;
  wire completion_req_last;
  wire completion_req_valid;
  wire [0:0]completion_req_valid_reg_0;
  wire [11:0]cur_burst_length;
  wire [11:0]\cur_burst_length_reg[11]_0 ;
  wire cur_transfer_id;
  wire cur_transfer_id_i_1_n_0;
  wire cur_transfer_id_reg_0;
  wire \id[0]_i_1_n_0 ;
  wire \id[0]_i_2_n_0 ;
  wire \id[1]_i_1_n_0 ;
  wire \id[2]_i_1_n_0 ;
  wire \id[3]_i_1__0_n_0 ;
  wire \id[3]_i_2_n_0 ;
  wire \id[3]_i_3_n_0 ;
  wire \id[3]_i_5_n_0 ;
  wire [3:0]\id_reg[3]_0 ;
  wire nx_completion_req_valid;
  wire [2:0]nx_state__0;
  wire [6:0]out;
  wire req_gen_ready;
  wire req_ready_i_1_n_0;
  wire req_ready_i_2_n_0;
  wire req_ready_reg_0;
  wire request_eot;
  wire [3:0]response_id;
  wire [3:0]rew_id;
  wire rew_req_xlast;
  wire [1:0]\rew_transfer_id_reg[1]_0 ;
  wire s_axi_aclk;
  wire [2:2]state;

  LUT6 #(
    .INIT(64'h0000FFFFBBBABBBA)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state[0]_i_4_n_0 ),
        .I3(\FSM_sequential_state[0]_i_5_n_0 ),
        .I4(completion_req_last),
        .I5(state),
        .O(nx_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(\FSM_sequential_state[0]_i_6_n_0 ),
        .I1(Q[0]),
        .I2(state),
        .I3(Q[1]),
        .I4(cur_transfer_id_reg_0),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[0]_i_4 
       (.I0(\burst_count[6]_i_2_n_0 ),
        .I1(\FSM_sequential_state[0]_i_7_n_0 ),
        .O(\FSM_sequential_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555D755FFFFFFFF)) 
    \FSM_sequential_state[0]_i_5 
       (.I0(\FSM_sequential_state_reg[0]_1 ),
        .I1(response_id[0]),
        .I2(\id[0]_i_2_n_0 ),
        .I3(\FSM_sequential_state[0]_i_8_n_0 ),
        .I4(\FSM_sequential_state[0]_i_9_n_0 ),
        .I5(Q[0]),
        .O(\FSM_sequential_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00002828000082AA)) 
    \FSM_sequential_state[0]_i_6 
       (.I0(Q[1]),
        .I1(cur_transfer_id),
        .I2(\rew_transfer_id_reg[1]_0 [0]),
        .I3(completion_req_last),
        .I4(Q[0]),
        .I5(rew_req_xlast),
        .O(\FSM_sequential_state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[0]_i_7 
       (.I0(burst_count[10]),
        .I1(burst_count[11]),
        .I2(burst_count[9]),
        .I3(burst_count[6]),
        .I4(burst_count[7]),
        .I5(burst_count[8]),
        .O(\FSM_sequential_state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9925002000806685)) 
    \FSM_sequential_state[0]_i_8 
       (.I0(response_id[1]),
        .I1(\id_reg[3]_0 [3]),
        .I2(\id_reg[3]_0 [1]),
        .I3(\id_reg[3]_0 [0]),
        .I4(\id_reg[3]_0 [2]),
        .I5(response_id[2]),
        .O(\FSM_sequential_state[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h5556AAA6)) 
    \FSM_sequential_state[0]_i_9 
       (.I0(response_id[3]),
        .I1(\id_reg[3]_0 [2]),
        .I2(\id_reg[3]_0 [0]),
        .I3(\id_reg[3]_0 [1]),
        .I4(\id_reg[3]_0 [3]),
        .O(\FSM_sequential_state[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(\FSM_sequential_state[1]_i_2_n_0 ),
        .I1(completion_req_last),
        .I2(state),
        .O(nx_state__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h8AAA8A8A)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(req_ready_reg_0),
        .I1(\FSM_sequential_state[1]_i_4__0_n_0 ),
        .I2(Q[1]),
        .I3(cur_transfer_id_reg_0),
        .I4(Q[0]),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h0000009F)) 
    \FSM_sequential_state[1]_i_4__0 
       (.I0(cur_transfer_id),
        .I1(\rew_transfer_id_reg[1]_0 [0]),
        .I2(completion_req_last),
        .I3(Q[0]),
        .I4(rew_req_xlast),
        .O(\FSM_sequential_state[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(cur_transfer_id_reg_0),
        .I1(Q[1]),
        .I2(state),
        .I3(Q[0]),
        .O(nx_state__0[2]));
  (* FSM_ENCODED_STATES = "STATE_REWIND_ID:010,STATE_GEN_ID:001,STATE_WAIT_LAST:100,STATE_IDLE:000,STATE_CONSUME:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nx_state__0[0]),
        .Q(Q[0]),
        .R(completion_req_valid_reg_0));
  (* FSM_ENCODED_STATES = "STATE_REWIND_ID:010,STATE_GEN_ID:001,STATE_WAIT_LAST:100,STATE_IDLE:000,STATE_CONSUME:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nx_state__0[1]),
        .Q(Q[1]),
        .R(completion_req_valid_reg_0));
  (* FSM_ENCODED_STATES = "STATE_REWIND_ID:010,STATE_GEN_ID:001,STATE_WAIT_LAST:100,STATE_IDLE:000,STATE_CONSUME:011" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nx_state__0[2]),
        .Q(state),
        .R(completion_req_valid_reg_0));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \burst_count[0]_i_1 
       (.I0(cur_burst_length[0]),
        .I1(Q[1]),
        .I2(\cur_burst_length_reg[11]_0 [0]),
        .I3(\burst_count[11]_i_4_n_0 ),
        .I4(burst_count[0]),
        .O(\burst_count[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8888A)) 
    \burst_count[10]_i_1 
       (.I0(\burst_count[10]_i_2_n_0 ),
        .I1(\burst_count[11]_i_4_n_0 ),
        .I2(burst_count[9]),
        .I3(\burst_count[10]_i_3_n_0 ),
        .I4(burst_count[10]),
        .O(\burst_count[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB8FF)) 
    \burst_count[10]_i_2 
       (.I0(cur_burst_length[10]),
        .I1(Q[1]),
        .I2(\cur_burst_length_reg[11]_0 [10]),
        .I3(\burst_count[11]_i_4_n_0 ),
        .O(\burst_count[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \burst_count[10]_i_3 
       (.I0(burst_count[8]),
        .I1(burst_count[6]),
        .I2(\burst_count[6]_i_2_n_0 ),
        .I3(burst_count[7]),
        .O(\burst_count[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h001F)) 
    \burst_count[11]_i_1 
       (.I0(\id[3]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(state),
        .O(burst_count_0));
  LUT6 #(
    .INIT(64'hD8D8D8D8FF0000FF)) 
    \burst_count[11]_i_2 
       (.I0(Q[1]),
        .I1(cur_burst_length[11]),
        .I2(\cur_burst_length_reg[11]_0 [11]),
        .I3(burst_count[11]),
        .I4(\burst_count[11]_i_3_n_0 ),
        .I5(\burst_count[11]_i_4_n_0 ),
        .O(\burst_count[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \burst_count[11]_i_3 
       (.I0(burst_count[10]),
        .I1(burst_count[8]),
        .I2(burst_count[6]),
        .I3(\burst_count[6]_i_2_n_0 ),
        .I4(burst_count[7]),
        .I5(burst_count[9]),
        .O(\burst_count[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \burst_count[11]_i_4 
       (.I0(state),
        .I1(Q[0]),
        .O(\burst_count[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B8BB)) 
    \burst_count[1]_i_1 
       (.I0(cur_burst_length[1]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\cur_burst_length_reg[11]_0 [1]),
        .I3(\burst_count[11]_i_4_n_0 ),
        .I4(burst_count[1]),
        .I5(burst_count[0]),
        .O(\burst_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFFFF00A9)) 
    \burst_count[2]_i_1 
       (.I0(burst_count[2]),
        .I1(burst_count[1]),
        .I2(burst_count[0]),
        .I3(\burst_count[11]_i_4_n_0 ),
        .I4(\burst_count[2]_i_2_n_0 ),
        .O(\burst_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \burst_count[2]_i_2 
       (.I0(cur_burst_length[2]),
        .I1(Q[1]),
        .I2(\cur_burst_length_reg[11]_0 [2]),
        .I3(\burst_count[11]_i_4_n_0 ),
        .O(\burst_count[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hEEEAAAEA)) 
    \burst_count[3]_i_1 
       (.I0(\burst_count[3]_i_2_n_0 ),
        .I1(\burst_count[11]_i_4_n_0 ),
        .I2(\cur_burst_length_reg[11]_0 [3]),
        .I3(Q[1]),
        .I4(cur_burst_length[3]),
        .O(\burst_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h55540001)) 
    \burst_count[3]_i_2 
       (.I0(\burst_count[11]_i_4_n_0 ),
        .I1(burst_count[2]),
        .I2(burst_count[1]),
        .I3(burst_count[0]),
        .I4(burst_count[3]),
        .O(\burst_count[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \burst_count[4]_i_1 
       (.I0(burst_count[4]),
        .I1(\burst_count[4]_i_2_n_0 ),
        .I2(\burst_count[11]_i_4_n_0 ),
        .I3(\cur_burst_length_reg[11]_0 [4]),
        .I4(Q[1]),
        .I5(cur_burst_length[4]),
        .O(\burst_count[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \burst_count[4]_i_2 
       (.I0(burst_count[3]),
        .I1(burst_count[0]),
        .I2(burst_count[1]),
        .I3(burst_count[2]),
        .O(\burst_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    \burst_count[5]_i_1 
       (.I0(\burst_count[11]_i_4_n_0 ),
        .I1(cur_burst_length[5]),
        .I2(Q[1]),
        .I3(\cur_burst_length_reg[11]_0 [5]),
        .I4(\burst_count[5]_i_2_n_0 ),
        .O(\burst_count[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0056)) 
    \burst_count[5]_i_2 
       (.I0(burst_count[5]),
        .I1(\burst_count[4]_i_2_n_0 ),
        .I2(burst_count[4]),
        .I3(\burst_count[11]_i_4_n_0 ),
        .O(\burst_count[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \burst_count[6]_i_1 
       (.I0(burst_count[6]),
        .I1(\burst_count[6]_i_2_n_0 ),
        .I2(\burst_count[11]_i_4_n_0 ),
        .I3(\cur_burst_length_reg[11]_0 [6]),
        .I4(Q[1]),
        .I5(cur_burst_length[6]),
        .O(\burst_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \burst_count[6]_i_2 
       (.I0(burst_count[5]),
        .I1(burst_count[3]),
        .I2(burst_count[0]),
        .I3(burst_count[1]),
        .I4(burst_count[2]),
        .I5(burst_count[4]),
        .O(\burst_count[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \burst_count[7]_i_1 
       (.I0(cur_burst_length[7]),
        .I1(Q[1]),
        .I2(\cur_burst_length_reg[11]_0 [7]),
        .I3(\burst_count[11]_i_4_n_0 ),
        .I4(\burst_count[8]_i_3_n_0 ),
        .I5(burst_count[7]),
        .O(\burst_count[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAA8888A)) 
    \burst_count[8]_i_1 
       (.I0(\burst_count[8]_i_2_n_0 ),
        .I1(\burst_count[11]_i_4_n_0 ),
        .I2(burst_count[7]),
        .I3(\burst_count[8]_i_3_n_0 ),
        .I4(burst_count[8]),
        .O(\burst_count[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hE2FF)) 
    \burst_count[8]_i_2 
       (.I0(\cur_burst_length_reg[11]_0 [8]),
        .I1(Q[1]),
        .I2(cur_burst_length[8]),
        .I3(\burst_count[11]_i_4_n_0 ),
        .O(\burst_count[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \burst_count[8]_i_3 
       (.I0(burst_count[6]),
        .I1(\burst_count[6]_i_2_n_0 ),
        .O(\burst_count[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE2FFE200E200E2FF)) 
    \burst_count[9]_i_1 
       (.I0(\cur_burst_length_reg[11]_0 [9]),
        .I1(Q[1]),
        .I2(cur_burst_length[9]),
        .I3(\burst_count[11]_i_4_n_0 ),
        .I4(burst_count[9]),
        .I5(\burst_count[10]_i_3_n_0 ),
        .O(\burst_count[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[0]_i_1_n_0 ),
        .Q(burst_count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[10]_i_1_n_0 ),
        .Q(burst_count[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[11]_i_2_n_0 ),
        .Q(burst_count[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[1]_i_1_n_0 ),
        .Q(burst_count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[2]_i_1_n_0 ),
        .Q(burst_count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[3]_i_1_n_0 ),
        .Q(burst_count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[4]_i_1_n_0 ),
        .Q(burst_count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[5]_i_1_n_0 ),
        .Q(burst_count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[6]_i_1_n_0 ),
        .Q(burst_count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[7]_i_1_n_0 ),
        .Q(burst_count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[8]_i_1_n_0 ),
        .Q(burst_count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \burst_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(burst_count_0),
        .D(\burst_count[9]_i_1_n_0 ),
        .Q(burst_count[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAABABAAA)) 
    completion_req_valid_i_1
       (.I0(nx_state__0[2]),
        .I1(rew_req_xlast),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(cur_transfer_id),
        .I4(\rew_transfer_id_reg[1]_0 [0]),
        .O(nx_completion_req_valid));
  FDRE #(
    .INIT(1'b0)) 
    completion_req_valid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(nx_completion_req_valid),
        .Q(completion_req_valid),
        .R(completion_req_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[0] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [0]),
        .Q(cur_burst_length[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[10] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [10]),
        .Q(cur_burst_length[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[11] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [11]),
        .Q(cur_burst_length[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[1] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [1]),
        .Q(cur_burst_length[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[2] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [2]),
        .Q(cur_burst_length[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[3] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [3]),
        .Q(cur_burst_length[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[4] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [4]),
        .Q(cur_burst_length[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[5] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [5]),
        .Q(cur_burst_length[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[6] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [6]),
        .Q(cur_burst_length[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[7] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [7]),
        .Q(cur_burst_length[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[8] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [8]),
        .Q(cur_burst_length[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_burst_length_reg[9] 
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(\cur_burst_length_reg[11]_0 [9]),
        .Q(cur_burst_length[9]),
        .R(1'b0));
  FDRE cur_req_xlast_reg
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(D),
        .Q(completion_req_last),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT1 #(
    .INIT(2'h1)) 
    cur_transfer_id_i_1
       (.I0(cur_transfer_id),
        .O(cur_transfer_id_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cur_transfer_id_reg
       (.C(s_axi_aclk),
        .CE(cur_transfer_id_reg_0),
        .D(cur_transfer_id_i_1_n_0),
        .Q(cur_transfer_id),
        .R(completion_req_valid_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    eot_mem_src_reg_0_15_0_0_i_1
       (.I0(\FSM_sequential_state[0]_i_4_n_0 ),
        .O(request_eot));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \id[0]_i_1 
       (.I0(rew_id[0]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\id[0]_i_2_n_0 ),
        .O(\id[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \id[0]_i_2 
       (.I0(\id_reg[3]_0 [1]),
        .I1(\id_reg[3]_0 [2]),
        .I2(\id_reg[3]_0 [3]),
        .O(\id[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAC3FFC300)) 
    \id[1]_i_1 
       (.I0(rew_id[1]),
        .I1(\id_reg[3]_0 [3]),
        .I2(\id_reg[3]_0 [2]),
        .I3(\id_reg[3]_0 [0]),
        .I4(\id_reg[3]_0 [1]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\id[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFF3F0030)) 
    \id[2]_i_1 
       (.I0(rew_id[2]),
        .I1(\id_reg[3]_0 [3]),
        .I2(\id_reg[3]_0 [1]),
        .I3(\id_reg[3]_0 [0]),
        .I4(\id_reg[3]_0 [2]),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\id[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h001C)) 
    \id[3]_i_1__0 
       (.I0(\id[3]_i_3_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(state),
        .O(\id[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \id[3]_i_2 
       (.I0(rew_id[3]),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\id[3]_i_5_n_0 ),
        .O(\id[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h60000060FFFFFFFF)) 
    \id[3]_i_3 
       (.I0(response_id[3]),
        .I1(\id[3]_i_5_n_0 ),
        .I2(\FSM_sequential_state[0]_i_8_n_0 ),
        .I3(\id[0]_i_2_n_0 ),
        .I4(response_id[0]),
        .I5(\FSM_sequential_state_reg[0]_1 ),
        .O(\id[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \id[3]_i_4 
       (.I0(\burst_count[11]_i_4_n_0 ),
        .I1(Q[1]),
        .O(\FSM_sequential_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h5457)) 
    \id[3]_i_5 
       (.I0(\id_reg[3]_0 [3]),
        .I1(\id_reg[3]_0 [1]),
        .I2(\id_reg[3]_0 [0]),
        .I3(\id_reg[3]_0 [2]),
        .O(\id[3]_i_5_n_0 ));
  FDRE \id_reg[0] 
       (.C(s_axi_aclk),
        .CE(\id[3]_i_1__0_n_0 ),
        .D(\id[0]_i_1_n_0 ),
        .Q(\id_reg[3]_0 [0]),
        .R(completion_req_valid_reg_0));
  FDRE \id_reg[1] 
       (.C(s_axi_aclk),
        .CE(\id[3]_i_1__0_n_0 ),
        .D(\id[1]_i_1_n_0 ),
        .Q(\id_reg[3]_0 [1]),
        .R(completion_req_valid_reg_0));
  FDRE \id_reg[2] 
       (.C(s_axi_aclk),
        .CE(\id[3]_i_1__0_n_0 ),
        .D(\id[2]_i_1_n_0 ),
        .Q(\id_reg[3]_0 [2]),
        .R(completion_req_valid_reg_0));
  FDRE \id_reg[3] 
       (.C(s_axi_aclk),
        .CE(\id[3]_i_1__0_n_0 ),
        .D(\id[3]_i_2_n_0 ),
        .Q(\id_reg[3]_0 [3]),
        .R(completion_req_valid_reg_0));
  LUT6 #(
    .INIT(64'hF0F9F9F9F9F9F9F9)) 
    req_ready_i_1
       (.I0(req_ready_i_2_n_0),
        .I1(\FSM_sequential_state[1]_i_2_n_0 ),
        .I2(state),
        .I3(cur_transfer_id_reg_0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(req_ready_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAFEAAFEAAFEAAAE)) 
    req_ready_i_2
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(cur_transfer_id_reg_0),
        .I2(Q[0]),
        .I3(req_ready_reg_0),
        .I4(\FSM_sequential_state[0]_i_4_n_0 ),
        .I5(\id[3]_i_3_n_0 ),
        .O(req_ready_i_2_n_0));
  FDRE req_ready_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(req_ready_i_1_n_0),
        .Q(req_gen_ready),
        .R(completion_req_valid_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rew_id_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(out[0]),
        .Q(rew_id[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rew_id_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(out[1]),
        .Q(rew_id[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rew_id_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(out[2]),
        .Q(rew_id[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rew_id_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(out[3]),
        .Q(rew_id[3]),
        .R(1'b0));
  FDRE rew_req_xlast_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(out[4]),
        .Q(rew_req_xlast),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rew_transfer_id_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(out[5]),
        .Q(\rew_transfer_id_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rew_transfer_id_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(out[6]),
        .Q(\rew_transfer_id_reg[1]_0 [1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_response_handler
   (ADDRG,
    enabled,
    \id_reg[3]_0 ,
    \id_reg[0]_0 ,
    E,
    m_dest_axi_aclk,
    enabled_reg_0,
    dbg_ids0,
    m_dest_axi_bready_INST_0_i_1_0,
    m_dest_axi_bready_INST_0_i_1_1,
    address_enabled);
  output [3:0]ADDRG;
  output enabled;
  output \id_reg[3]_0 ;
  input [0:0]\id_reg[0]_0 ;
  input [0:0]E;
  input m_dest_axi_aclk;
  input enabled_reg_0;
  input [0:0]dbg_ids0;
  input m_dest_axi_bready_INST_0_i_1_0;
  input m_dest_axi_bready_INST_0_i_1_1;
  input address_enabled;

  wire [3:0]ADDRG;
  wire [0:0]E;
  wire address_enabled;
  wire [0:0]dbg_ids0;
  wire enabled;
  wire enabled_i_1__0_n_0;
  wire enabled_reg_0;
  wire \id[0]_i_1__1_n_0 ;
  wire \id[3]_i_1__1_n_0 ;
  wire [0:0]\id_reg[0]_0 ;
  wire \id_reg[3]_0 ;
  wire [2:1]inc_id0_return;
  wire m_dest_axi_aclk;
  wire m_dest_axi_bready_INST_0_i_1_0;
  wire m_dest_axi_bready_INST_0_i_1_1;
  wire m_dest_axi_bready_INST_0_i_2_n_0;

  LUT3 #(
    .INIT(8'hBA)) 
    enabled_i_1__0
       (.I0(address_enabled),
        .I1(\id_reg[3]_0 ),
        .I2(enabled),
        .O(enabled_i_1__0_n_0));
  FDRE enabled_reg
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(enabled_i_1__0_n_0),
        .Q(enabled),
        .R(\id_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \id[0]_i_1__1 
       (.I0(ADDRG[1]),
        .I1(ADDRG[2]),
        .I2(ADDRG[3]),
        .O(\id[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \id[1]_i_1__1 
       (.I0(ADDRG[1]),
        .I1(ADDRG[2]),
        .I2(ADDRG[3]),
        .I3(ADDRG[0]),
        .O(inc_id0_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hCC4E)) 
    \id[2]_i_1__1 
       (.I0(ADDRG[1]),
        .I1(ADDRG[2]),
        .I2(ADDRG[3]),
        .I3(ADDRG[0]),
        .O(inc_id0_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hF0E4)) 
    \id[3]_i_1__1 
       (.I0(ADDRG[1]),
        .I1(ADDRG[2]),
        .I2(ADDRG[3]),
        .I3(ADDRG[0]),
        .O(\id[3]_i_1__1_n_0 ));
  FDRE \id_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\id[0]_i_1__1_n_0 ),
        .Q(ADDRG[0]),
        .R(\id_reg[0]_0 ));
  FDRE \id_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(inc_id0_return[1]),
        .Q(ADDRG[1]),
        .R(\id_reg[0]_0 ));
  FDRE \id_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(inc_id0_return[2]),
        .Q(ADDRG[2]),
        .R(\id_reg[0]_0 ));
  FDRE \id_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\id[3]_i_1__1_n_0 ),
        .Q(ADDRG[3]),
        .R(\id_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h00009009)) 
    m_dest_axi_bready_INST_0_i_1
       (.I0(enabled_reg_0),
        .I1(ADDRG[3]),
        .I2(dbg_ids0),
        .I3(ADDRG[2]),
        .I4(m_dest_axi_bready_INST_0_i_2_n_0),
        .O(\id_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    m_dest_axi_bready_INST_0_i_2
       (.I0(ADDRG[1]),
        .I1(m_dest_axi_bready_INST_0_i_1_0),
        .I2(ADDRG[0]),
        .I3(m_dest_axi_bready_INST_0_i_1_1),
        .O(m_dest_axi_bready_INST_0_i_2_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_src_axi_stream
   (D,
    src_req_ready,
    \s_axis_user[0] ,
    \id_reg[3] ,
    \id_reg[2] ,
    \id_reg[1] ,
    \id_reg[0] ,
    bl_valid,
    active_reg,
    \src_throttled_request_id_reg[0] ,
    src_partial_burst,
    source_eot,
    s_axis_last_0,
    src_last,
    s_axis_ready,
    src_dest_valid_hs_masked,
    \measured_last_burst_length_reg[7] ,
    needs_sync,
    s_axis_aclk,
    E,
    out,
    Q,
    transfer_abort_reg,
    transfer_abort_reg_0,
    last_eot_reg,
    src_eot,
    s_axis_last,
    \zerodeep.s_axis_waddr ,
    \beat_counter_reg[0] ,
    \src_throttled_request_id_reg[0]_0 ,
    \src_throttled_request_id_reg[0]_1 ,
    \src_throttled_request_id_reg[0]_2 ,
    s_axis_user,
    s_axis_valid,
    src_dest_valid_hs,
    dest_bl_ready,
    dest_bl_valid);
  output [6:0]D;
  output src_req_ready;
  output [0:0]\s_axis_user[0] ;
  output \id_reg[3] ;
  output \id_reg[2] ;
  output \id_reg[1] ;
  output \id_reg[0] ;
  output bl_valid;
  output active_reg;
  output [3:0]\src_throttled_request_id_reg[0] ;
  output src_partial_burst;
  output source_eot;
  output [0:0]s_axis_last_0;
  output src_last;
  output s_axis_ready;
  output src_dest_valid_hs_masked;
  output [7:0]\measured_last_burst_length_reg[7] ;
  input needs_sync;
  input s_axis_aclk;
  input [0:0]E;
  input [8:0]out;
  input [0:0]Q;
  input transfer_abort_reg;
  input transfer_abort_reg_0;
  input last_eot_reg;
  input src_eot;
  input s_axis_last;
  input \zerodeep.s_axis_waddr ;
  input \beat_counter_reg[0] ;
  input [3:0]\src_throttled_request_id_reg[0]_0 ;
  input \src_throttled_request_id_reg[0]_1 ;
  input \src_throttled_request_id_reg[0]_2 ;
  input [0:0]s_axis_user;
  input s_axis_valid;
  input src_dest_valid_hs;
  input dest_bl_ready;
  input dest_bl_valid;

  wire [6:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire active_reg;
  wire \beat_counter_reg[0] ;
  wire bl_valid;
  wire dest_bl_ready;
  wire dest_bl_valid;
  wire \id_reg[0] ;
  wire \id_reg[1] ;
  wire \id_reg[2] ;
  wire \id_reg[3] ;
  wire last_eot_reg;
  wire [7:0]\measured_last_burst_length_reg[7] ;
  wire needs_sync;
  wire [8:0]out;
  wire s_axis_aclk;
  wire s_axis_last;
  wire [0:0]s_axis_last_0;
  wire s_axis_ready;
  wire [0:0]s_axis_user;
  wire [0:0]\s_axis_user[0] ;
  wire s_axis_valid;
  wire source_eot;
  wire src_dest_valid_hs;
  wire src_dest_valid_hs_masked;
  wire src_eot;
  wire src_last;
  wire src_partial_burst;
  wire src_req_ready;
  wire [3:0]\src_throttled_request_id_reg[0] ;
  wire [3:0]\src_throttled_request_id_reg[0]_0 ;
  wire \src_throttled_request_id_reg[0]_1 ;
  wire \src_throttled_request_id_reg[0]_2 ;
  wire transfer_abort_reg;
  wire transfer_abort_reg_0;
  wire \zerodeep.s_axis_waddr ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_data_mover i_data_mover
       (.D({D[6:5],D[3:0]}),
        .E(E),
        .Q(Q),
        .SR(src_req_ready),
        .active_reg_0(active_reg),
        .\beat_counter_reg[0]_0 (\beat_counter_reg[0] ),
        .bl_valid(bl_valid),
        .dest_bl_ready(dest_bl_ready),
        .dest_bl_valid(dest_bl_valid),
        .\id_reg[0]_0 (\id_reg[0] ),
        .\id_reg[1]_0 (\id_reg[1] ),
        .\id_reg[2]_0 (\id_reg[2] ),
        .\id_reg[3]_0 (\id_reg[3] ),
        .last_eot_reg_0(last_eot_reg),
        .\measured_last_burst_length_reg[7]_0 (\measured_last_burst_length_reg[7] ),
        .needs_sync(needs_sync),
        .out(out),
        .req_xlast_d_reg_0(D[4]),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_last(s_axis_last),
        .s_axis_last_0(src_partial_burst),
        .s_axis_last_1(s_axis_last_0),
        .s_axis_ready(s_axis_ready),
        .s_axis_user(s_axis_user),
        .\s_axis_user[0] (\s_axis_user[0] ),
        .s_axis_valid(s_axis_valid),
        .source_eot(source_eot),
        .src_dest_valid_hs(src_dest_valid_hs),
        .src_dest_valid_hs_masked(src_dest_valid_hs_masked),
        .src_eot(src_eot),
        .src_last(src_last),
        .\src_throttled_request_id_reg[0] (\src_throttled_request_id_reg[0] ),
        .\src_throttled_request_id_reg[0]_0 (\src_throttled_request_id_reg[0]_0 ),
        .\src_throttled_request_id_reg[0]_1 (\src_throttled_request_id_reg[0]_1 ),
        .\src_throttled_request_id_reg[0]_2 (\src_throttled_request_id_reg[0]_2 ),
        .transfer_abort_reg_0(transfer_abort_reg),
        .transfer_abort_reg_1(transfer_abort_reg_0),
        .\zerodeep.s_axis_waddr (\zerodeep.s_axis_waddr ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits
   (\cdc_sync_stage2_reg[0]_0 ,
    cdc_sync_stage2,
    s_axi_aclk);
  output [0:0]\cdc_sync_stage2_reg[0]_0 ;
  input cdc_sync_stage2;
  input s_axi_aclk;

  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire cdc_sync_stage2;
  wire [0:0]\cdc_sync_stage2_reg[0]_0 ;
  wire s_axi_aclk;

  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(cdc_sync_stage2),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(\cdc_sync_stage2_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0
   (out_toggle,
    load_out,
    in_toggle_d1,
    s_axis_aclk,
    out_toggle_d1);
  output out_toggle;
  output load_out;
  input in_toggle_d1;
  input s_axis_aclk;
  input out_toggle_d1;

  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire in_toggle_d1;
  wire load_out;
  wire out_toggle;
  wire out_toggle_d1;
  wire s_axis_aclk;

  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(in_toggle_d1),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(out_toggle),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \out_event[0]_i_1 
       (.I0(out_toggle_d1),
        .I1(out_toggle),
        .O(load_out));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0__xdcDup__1
   (\in_event_sticky_reg[0] ,
    \cdc_sync_stage2_reg[0]_0 ,
    out_toggle_d1,
    s_axi_aclk,
    in_toggle_d1_reg,
    in_event_sticky,
    in_toggle_d1);
  output \in_event_sticky_reg[0] ;
  output \cdc_sync_stage2_reg[0]_0 ;
  input out_toggle_d1;
  input s_axi_aclk;
  input in_toggle_d1_reg;
  input in_event_sticky;
  input in_toggle_d1;

  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire \cdc_sync_stage2_reg[0]_0 ;
  wire \cdc_sync_stage2_reg_n_0_[0] ;
  wire in_event_sticky;
  wire \in_event_sticky_reg[0] ;
  wire in_toggle_d1;
  wire in_toggle_d1_reg;
  wire out_toggle_d1;
  wire s_axi_aclk;

  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(out_toggle_d1),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(\cdc_sync_stage2_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0EE0)) 
    \in_event_sticky[0]_i_1 
       (.I0(in_toggle_d1_reg),
        .I1(in_event_sticky),
        .I2(in_toggle_d1),
        .I3(\cdc_sync_stage2_reg_n_0_[0] ),
        .O(\in_event_sticky_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h5754)) 
    in_toggle_d1_i_1
       (.I0(\cdc_sync_stage2_reg_n_0_[0] ),
        .I1(in_event_sticky),
        .I2(in_toggle_d1_reg),
        .I3(in_toggle_d1),
        .O(\cdc_sync_stage2_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized1
   (\src_throttled_request_id_reg[1] ,
    src_request_id,
    \cdc_sync_stage2_reg[3]_0 ,
    Q,
    \cdc_sync_stage1_reg[3]_0 ,
    s_axis_aclk);
  output \src_throttled_request_id_reg[1] ;
  output [1:0]src_request_id;
  output [1:0]\cdc_sync_stage2_reg[3]_0 ;
  input [3:0]Q;
  input [3:0]\cdc_sync_stage1_reg[3]_0 ;
  input s_axis_aclk;

  wire [3:0]Q;
  wire [3:0]\cdc_sync_stage1_reg[3]_0 ;
  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire \cdc_sync_stage1_reg_n_0_[1] ;
  wire \cdc_sync_stage1_reg_n_0_[2] ;
  wire \cdc_sync_stage1_reg_n_0_[3] ;
  wire [1:0]\cdc_sync_stage2_reg[3]_0 ;
  wire s_axis_aclk;
  wire [1:0]src_request_id;
  wire \src_throttled_request_id[3]_i_6_n_0 ;
  wire \src_throttled_request_id_reg[1] ;

  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg[3]_0 [0]),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg[3]_0 [1]),
        .Q(\cdc_sync_stage1_reg_n_0_[1] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg[3]_0 [2]),
        .Q(\cdc_sync_stage1_reg_n_0_[2] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[3] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg[3]_0 [3]),
        .Q(\cdc_sync_stage1_reg_n_0_[3] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(src_request_id[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[1] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[1] ),
        .Q(src_request_id[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[2] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[2] ),
        .Q(\cdc_sync_stage2_reg[3]_0 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[3] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[3] ),
        .Q(\cdc_sync_stage2_reg[3]_0 [1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \src_throttled_request_id[3]_i_4 
       (.I0(Q[1]),
        .I1(src_request_id[1]),
        .I2(Q[2]),
        .I3(\cdc_sync_stage2_reg[3]_0 [0]),
        .I4(\src_throttled_request_id[3]_i_6_n_0 ),
        .O(\src_throttled_request_id_reg[1] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \src_throttled_request_id[3]_i_6 
       (.I0(\cdc_sync_stage2_reg[3]_0 [1]),
        .I1(Q[3]),
        .I2(src_request_id[0]),
        .I3(Q[0]),
        .O(\src_throttled_request_id[3]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized1__xdcDup__1
   (response_id,
    id0_in,
    s_axi_aclk);
  output [3:0]response_id;
  input [3:0]id0_in;
  input s_axi_aclk;

  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire \cdc_sync_stage1_reg_n_0_[1] ;
  wire \cdc_sync_stage1_reg_n_0_[2] ;
  wire \cdc_sync_stage1_reg_n_0_[3] ;
  wire [3:0]id0_in;
  wire [3:0]response_id;
  wire s_axi_aclk;

  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(id0_in[0]),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(id0_in[1]),
        .Q(\cdc_sync_stage1_reg_n_0_[1] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(id0_in[2]),
        .Q(\cdc_sync_stage1_reg_n_0_[2] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(id0_in[3]),
        .Q(\cdc_sync_stage1_reg_n_0_[3] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(response_id[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[1] ),
        .Q(response_id[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[2] ),
        .Q(response_id[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[3] ),
        .Q(response_id[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__1
   (E,
    m_dest_axi_bready,
    Q,
    \cdc_sync_stage1_reg[0]_0 ,
    m_dest_axi_aclk,
    m_dest_axi_bvalid,
    \zerodeep.s_axis_waddr_reg ,
    \zerodeep.s_axis_waddr_reg_0 );
  output [0:0]E;
  output m_dest_axi_bready;
  input [0:0]Q;
  input \cdc_sync_stage1_reg[0]_0 ;
  input m_dest_axi_aclk;
  input m_dest_axi_bvalid;
  input \zerodeep.s_axis_waddr_reg ;
  input \zerodeep.s_axis_waddr_reg_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire \cdc_sync_stage1_reg[0]_0 ;
  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire \cdc_sync_stage2_reg_n_0_[0] ;
  wire m_dest_axi_aclk;
  wire m_dest_axi_bready;
  wire m_dest_axi_bvalid;
  wire \zerodeep.s_axis_waddr_reg ;
  wire \zerodeep.s_axis_waddr_reg_0 ;

  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg[0]_0 ),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(Q));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(\cdc_sync_stage2_reg_n_0_[0] ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h09)) 
    m_dest_axi_bready_INST_0
       (.I0(\cdc_sync_stage2_reg_n_0_[0] ),
        .I1(\zerodeep.s_axis_waddr_reg_0 ),
        .I2(\zerodeep.s_axis_waddr_reg ),
        .O(m_dest_axi_bready));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h2002)) 
    \zerodeep.s_axis_waddr_i_1__0 
       (.I0(m_dest_axi_bvalid),
        .I1(\zerodeep.s_axis_waddr_reg ),
        .I2(\zerodeep.s_axis_waddr_reg_0 ),
        .I3(\cdc_sync_stage2_reg_n_0_[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__2
   (response_ready_reg,
    D,
    response_dest_ready_reg,
    response_ready_reg_0,
    response_dest_ready_reg_0,
    \cdc_sync_stage2_reg[0]_0 ,
    \cdc_sync_stage1_reg[0]_0 ,
    s_axi_aclk,
    response_dest_ready_reg_1,
    up_response_ready,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    response_valid_reg,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0]_1 ,
    \zerodeep.m_axis_raddr_reg ,
    response_dest_ready,
    up_response_valid);
  output response_ready_reg;
  output [1:0]D;
  output [0:0]response_dest_ready_reg;
  output response_ready_reg_0;
  output response_dest_ready_reg_0;
  input [0:0]\cdc_sync_stage2_reg[0]_0 ;
  input \cdc_sync_stage1_reg[0]_0 ;
  input s_axi_aclk;
  input response_dest_ready_reg_1;
  input up_response_ready;
  input [2:0]\FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input response_valid_reg;
  input \FSM_sequential_state_reg[1] ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \zerodeep.m_axis_raddr_reg ;
  input response_dest_ready;
  input up_response_valid;

  wire [1:0]D;
  wire \FSM_sequential_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_state[1]_i_2__0_n_0 ;
  wire [2:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \cdc_sync_stage1_reg[0]_0 ;
  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire [0:0]\cdc_sync_stage2_reg[0]_0 ;
  wire \cdc_sync_stage2_reg_n_0_[0] ;
  wire \req_response_dest_data_burst_length[11]_i_2_n_0 ;
  wire response_dest_ready;
  wire [0:0]response_dest_ready_reg;
  wire response_dest_ready_reg_0;
  wire response_dest_ready_reg_1;
  wire response_ready_reg;
  wire response_ready_reg_0;
  wire response_valid_i_2_n_0;
  wire response_valid_i_3_n_0;
  wire response_valid_i_4_n_0;
  wire response_valid_reg;
  wire s_axi_aclk;
  wire up_response_ready;
  wire up_response_valid;
  wire \zerodeep.m_axis_raddr_reg ;

  LUT5 #(
    .INIT(32'hBBBBB0BB)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(\FSM_sequential_state[0]_i_2__0_n_0 ),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(\FSM_sequential_state_reg[0] [2]),
        .I4(up_response_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hAAAAAAFB)) 
    \FSM_sequential_state[0]_i_2__0 
       (.I0(\FSM_sequential_state_reg[0] [2]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(\req_response_dest_data_burst_length[11]_i_2_n_0 ),
        .I3(\FSM_sequential_state_reg[0] [0]),
        .I4(\FSM_sequential_state_reg[0] [1]),
        .O(\FSM_sequential_state[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE0EF)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(up_response_ready),
        .I1(\FSM_sequential_state_reg[0] [1]),
        .I2(\FSM_sequential_state_reg[0] [2]),
        .I3(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCFC0C0C00F0A0F0A)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(\req_response_dest_data_burst_length[11]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1] ),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(up_response_ready),
        .I5(\FSM_sequential_state_reg[0] [1]),
        .O(\FSM_sequential_state[1]_i_2__0_n_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg[0]_0 ),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(\cdc_sync_stage2_reg[0]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(\cdc_sync_stage2_reg_n_0_[0] ),
        .R(\cdc_sync_stage2_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \req_response_dest_data_burst_length[11]_i_1 
       (.I0(response_dest_ready),
        .I1(\req_response_dest_data_burst_length[11]_i_2_n_0 ),
        .O(response_dest_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \req_response_dest_data_burst_length[11]_i_2 
       (.I0(\zerodeep.m_axis_raddr_reg ),
        .I1(\cdc_sync_stage2_reg_n_0_[0] ),
        .O(\req_response_dest_data_burst_length[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0C000C880C000C00)) 
    response_dest_ready_i_1
       (.I0(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I1(response_dest_ready_reg_1),
        .I2(up_response_ready),
        .I3(\FSM_sequential_state_reg[0] [2]),
        .I4(\FSM_sequential_state[0]_i_2__0_n_0 ),
        .I5(\FSM_sequential_state_reg[0]_0 ),
        .O(response_ready_reg));
  LUT6 #(
    .INIT(64'h7F7F3F3F77773733)) 
    response_valid_i_1
       (.I0(response_valid_i_2_n_0),
        .I1(response_dest_ready_reg_1),
        .I2(up_response_ready),
        .I3(\FSM_sequential_state_reg[0] [2]),
        .I4(response_valid_i_3_n_0),
        .I5(up_response_valid),
        .O(response_ready_reg_0));
  LUT6 #(
    .INIT(64'h5454FEEE4444EEEE)) 
    response_valid_i_2
       (.I0(\FSM_sequential_state_reg[0] [2]),
        .I1(response_valid_i_4_n_0),
        .I2(response_valid_reg),
        .I3(\FSM_sequential_state_reg[0] [0]),
        .I4(up_response_ready),
        .I5(\FSM_sequential_state_reg[0] [1]),
        .O(response_valid_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000B8BBB8B8)) 
    response_valid_i_3
       (.I0(response_valid_reg),
        .I1(\FSM_sequential_state_reg[0] [1]),
        .I2(\FSM_sequential_state_reg[0] [0]),
        .I3(\req_response_dest_data_burst_length[11]_i_2_n_0 ),
        .I4(\FSM_sequential_state_reg[0]_1 ),
        .I5(\FSM_sequential_state_reg[0] [2]),
        .O(response_valid_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h10111110)) 
    response_valid_i_4
       (.I0(\FSM_sequential_state_reg[0] [1]),
        .I1(\FSM_sequential_state_reg[0] [0]),
        .I2(\FSM_sequential_state_reg[0]_1 ),
        .I3(\zerodeep.m_axis_raddr_reg ),
        .I4(\cdc_sync_stage2_reg_n_0_[0] ),
        .O(response_valid_i_4_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    \zerodeep.m_axis_raddr_i_1__1 
       (.I0(response_dest_ready),
        .I1(\req_response_dest_data_burst_length[11]_i_2_n_0 ),
        .I2(\zerodeep.m_axis_raddr_reg ),
        .O(response_dest_ready_reg_0));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__3
   (\cdc_sync_stage2_reg[0]_0 ,
    E,
    \zerodeep.s_axis_waddr_reg ,
    Q,
    \zerodeep.m_axis_raddr ,
    s_axis_aclk,
    \zerodeep.s_axis_waddr_reg_0 ,
    src_partial_burst);
  output \cdc_sync_stage2_reg[0]_0 ;
  output [0:0]E;
  output \zerodeep.s_axis_waddr_reg ;
  input [0:0]Q;
  input \zerodeep.m_axis_raddr ;
  input s_axis_aclk;
  input \zerodeep.s_axis_waddr_reg_0 ;
  input src_partial_burst;

  wire [0:0]E;
  wire [0:0]Q;
  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire \cdc_sync_stage2_reg[0]_0 ;
  wire s_axis_aclk;
  wire src_partial_burst;
  wire \zerodeep.m_axis_raddr ;
  wire \zerodeep.s_axis_waddr_reg ;
  wire \zerodeep.s_axis_waddr_reg_0 ;

  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\zerodeep.m_axis_raddr ),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(Q));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(\cdc_sync_stage2_reg[0]_0 ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \zerodeep.cdc_sync_fifo_ram[6]_i_1 
       (.I0(\zerodeep.s_axis_waddr_reg_0 ),
        .I1(\cdc_sync_stage2_reg[0]_0 ),
        .I2(src_partial_burst),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \zerodeep.s_axis_waddr_i_1__1 
       (.I0(\zerodeep.s_axis_waddr_reg_0 ),
        .I1(\cdc_sync_stage2_reg[0]_0 ),
        .I2(src_partial_burst),
        .O(\zerodeep.s_axis_waddr_reg ));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__4
   (\FSM_sequential_state_reg[1] ,
    E,
    completion_req_ready_reg,
    \cdc_sync_stage1_reg[0]_0 ,
    \zerodeep.s_axis_waddr ,
    s_axi_aclk,
    req_ready_i_2,
    \zerodeep.m_axis_raddr ,
    completion_req_ready);
  output \FSM_sequential_state_reg[1] ;
  output [0:0]E;
  output completion_req_ready_reg;
  input [0:0]\cdc_sync_stage1_reg[0]_0 ;
  input \zerodeep.s_axis_waddr ;
  input s_axi_aclk;
  input [0:0]req_ready_i_2;
  input \zerodeep.m_axis_raddr ;
  input completion_req_ready;

  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire [0:0]\cdc_sync_stage1_reg[0]_0 ;
  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire \cdc_sync_stage2_reg_n_0_[0] ;
  wire completion_req_ready;
  wire completion_req_ready_reg;
  wire [0:0]req_ready_i_2;
  wire s_axi_aclk;
  wire \zerodeep.m_axis_raddr ;
  wire \zerodeep.s_axis_waddr ;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hBEAA)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(req_ready_i_2),
        .I1(\zerodeep.m_axis_raddr ),
        .I2(\cdc_sync_stage2_reg_n_0_[0] ),
        .I3(completion_req_ready),
        .O(\FSM_sequential_state_reg[1] ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\zerodeep.s_axis_waddr ),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(\cdc_sync_stage1_reg[0]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(\cdc_sync_stage2_reg_n_0_[0] ),
        .R(\cdc_sync_stage1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \rew_id[3]_i_1 
       (.I0(completion_req_ready),
        .I1(\cdc_sync_stage2_reg_n_0_[0] ),
        .I2(\zerodeep.m_axis_raddr ),
        .O(E));
  LUT3 #(
    .INIT(8'hD8)) 
    \zerodeep.m_axis_raddr_i_1__0 
       (.I0(completion_req_ready),
        .I1(\cdc_sync_stage2_reg_n_0_[0] ),
        .I2(\zerodeep.m_axis_raddr ),
        .O(completion_req_ready_reg));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__5
   (\FSM_sequential_state_reg[0] ,
    E,
    \cdc_sync_stage2_reg[0]_0 ,
    \cdc_sync_stage1_reg[0]_0 ,
    s_axi_aclk,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    \zerodeep.s_axis_waddr_reg ,
    req_gen_ready,
    \zerodeep.s_axis_waddr_reg_0 ,
    up_dma_req_valid);
  output \FSM_sequential_state_reg[0] ;
  output [0:0]E;
  input [0:0]\cdc_sync_stage2_reg[0]_0 ;
  input \cdc_sync_stage1_reg[0]_0 ;
  input s_axi_aclk;
  input [0:0]\FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \zerodeep.s_axis_waddr_reg ;
  input req_gen_ready;
  input \zerodeep.s_axis_waddr_reg_0 ;
  input up_dma_req_valid;

  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire [0:0]\FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \cdc_sync_stage1_reg[0]_0 ;
  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire [0:0]\cdc_sync_stage2_reg[0]_0 ;
  wire \cdc_sync_stage2_reg_n_0_[0] ;
  wire req_gen_ready;
  wire s_axi_aclk;
  wire up_dma_req_valid;
  wire \zerodeep.s_axis_waddr_reg ;
  wire \zerodeep.s_axis_waddr_reg_0 ;

  LUT3 #(
    .INIT(8'hF1)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(E),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(\FSM_sequential_state_reg[0]_1 ),
        .O(\FSM_sequential_state_reg[0] ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg[0]_0 ),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(\cdc_sync_stage2_reg[0]_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(\cdc_sync_stage2_reg_n_0_[0] ),
        .R(\cdc_sync_stage2_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h90000000)) 
    \up_transfer_id[1]_i_1 
       (.I0(\cdc_sync_stage2_reg_n_0_[0] ),
        .I1(\zerodeep.s_axis_waddr_reg ),
        .I2(req_gen_ready),
        .I3(\zerodeep.s_axis_waddr_reg_0 ),
        .I4(up_dma_req_valid),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__6
   (\zerodeep.m_axis_raddr_reg ,
    \zerodeep.m_axis_raddr_reg_0 ,
    \zerodeep.m_axis_raddr_reg_1 ,
    Q,
    \cdc_sync_stage1_reg[0]_0 ,
    s_axis_aclk,
    src_req_ready,
    req_xlast_d_reg,
    \zerodeep.m_axis_raddr_reg_2 );
  output [0:0]\zerodeep.m_axis_raddr_reg ;
  output \zerodeep.m_axis_raddr_reg_0 ;
  output \zerodeep.m_axis_raddr_reg_1 ;
  input [0:0]Q;
  input \cdc_sync_stage1_reg[0]_0 ;
  input s_axis_aclk;
  input src_req_ready;
  input req_xlast_d_reg;
  input \zerodeep.m_axis_raddr_reg_2 ;

  wire [0:0]Q;
  wire \cdc_sync_stage1_reg[0]_0 ;
  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire \cdc_sync_stage2_reg_n_0_[0] ;
  wire req_xlast_d_reg;
  wire s_axis_aclk;
  wire src_req_ready;
  wire [0:0]\zerodeep.m_axis_raddr_reg ;
  wire \zerodeep.m_axis_raddr_reg_0 ;
  wire \zerodeep.m_axis_raddr_reg_1 ;
  wire \zerodeep.m_axis_raddr_reg_2 ;

  LUT2 #(
    .INIT(4'h6)) 
    active_i_4
       (.I0(\zerodeep.m_axis_raddr_reg_2 ),
        .I1(\cdc_sync_stage2_reg_n_0_[0] ),
        .O(\zerodeep.m_axis_raddr_reg_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg[0]_0 ),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(Q));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(\cdc_sync_stage2_reg_n_0_[0] ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \src_req_dest_address_cur[26]_i_1 
       (.I0(\zerodeep.m_axis_raddr_reg_0 ),
        .I1(src_req_ready),
        .I2(req_xlast_d_reg),
        .O(\zerodeep.m_axis_raddr_reg ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \zerodeep.m_axis_raddr_i_1 
       (.I0(req_xlast_d_reg),
        .I1(src_req_ready),
        .I2(\zerodeep.m_axis_raddr_reg_0 ),
        .I3(\zerodeep.m_axis_raddr_reg_2 ),
        .O(\zerodeep.m_axis_raddr_reg_1 ));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__7
   (dest_enable,
    \cdc_sync_stage1_reg[0]_0 ,
    m_dest_axi_aclk);
  output dest_enable;
  input \cdc_sync_stage1_reg[0]_0 ;
  input m_dest_axi_aclk;

  wire cdc_sync_stage1;
  wire \cdc_sync_stage1_reg[0]_0 ;
  wire dest_enable;
  wire m_dest_axi_aclk;

  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg[0]_0 ),
        .Q(cdc_sync_stage1),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(1'b1),
        .D(cdc_sync_stage1),
        .Q(dest_enable),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__8
   (cdc_sync_stage2,
    \cdc_sync_stage1_reg[0]_0 ,
    s_axis_aclk);
  output cdc_sync_stage2;
  input \cdc_sync_stage1_reg[0]_0 ;
  input s_axis_aclk;

  wire \cdc_sync_stage1_reg[0]_0 ;
  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire cdc_sync_stage2;
  wire s_axis_aclk;

  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg[0]_0 ),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(cdc_sync_stage2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sync_bits" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__9
   (\cdc_sync_stage2_reg[0]_0 ,
    E,
    enabled,
    s_axi_aclk,
    Q,
    ctrl_pause,
    \state_reg[0] ,
    \FSM_onehot_state[5]_i_3_0 ,
    \FSM_onehot_state[5]_i_3_1 ,
    ctrl_enable,
    \state_reg[0]_0 );
  output [0:0]\cdc_sync_stage2_reg[0]_0 ;
  output [0:0]E;
  input enabled;
  input s_axi_aclk;
  input [5:0]Q;
  input ctrl_pause;
  input \state_reg[0] ;
  input [0:0]\FSM_onehot_state[5]_i_3_0 ;
  input \FSM_onehot_state[5]_i_3_1 ;
  input ctrl_enable;
  input [0:0]\state_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_onehot_state[5]_i_2_n_0 ;
  wire [0:0]\FSM_onehot_state[5]_i_3_0 ;
  wire \FSM_onehot_state[5]_i_3_1 ;
  wire \FSM_onehot_state[5]_i_3_n_0 ;
  wire \FSM_onehot_state[5]_i_4_n_0 ;
  wire \FSM_onehot_state[5]_i_5_n_0 ;
  wire [5:0]Q;
  wire \cdc_sync_stage1_reg_n_0_[0] ;
  wire [0:0]\cdc_sync_stage2_reg[0]_0 ;
  wire ctrl_enable;
  wire ctrl_pause;
  wire enabled;
  wire s_axi_aclk;
  wire \state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFA8)) 
    \FSM_onehot_state[5]_i_1 
       (.I0(Q[4]),
        .I1(ctrl_pause),
        .I2(\state_reg[0] ),
        .I3(Q[0]),
        .I4(\FSM_onehot_state[5]_i_2_n_0 ),
        .I5(\FSM_onehot_state[5]_i_3_n_0 ),
        .O(E));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \FSM_onehot_state[5]_i_2 
       (.I0(\FSM_onehot_state[5]_i_4_n_0 ),
        .I1(ctrl_pause),
        .I2(\state_reg[0] ),
        .I3(Q[2]),
        .O(\FSM_onehot_state[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \FSM_onehot_state[5]_i_3 
       (.I0(\FSM_onehot_state[5]_i_5_n_0 ),
        .I1(ctrl_enable),
        .I2(Q[1]),
        .I3(\state_reg[0]_0 ),
        .O(\FSM_onehot_state[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_state[5]_i_4 
       (.I0(\cdc_sync_stage2_reg[0]_0 ),
        .I1(Q[3]),
        .I2(\FSM_onehot_state[5]_i_3_0 ),
        .I3(\FSM_onehot_state[5]_i_3_1 ),
        .O(\FSM_onehot_state[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_state[5]_i_5 
       (.I0(\cdc_sync_stage2_reg[0]_0 ),
        .I1(Q[5]),
        .I2(\FSM_onehot_state[5]_i_3_0 ),
        .I3(\FSM_onehot_state[5]_i_3_1 ),
        .O(\FSM_onehot_state[5]_i_5_n_0 ));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage1_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enabled),
        .Q(\cdc_sync_stage1_reg_n_0_[0] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    \cdc_sync_stage2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\cdc_sync_stage1_reg_n_0_[0] ),
        .Q(\cdc_sync_stage2_reg[0]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_event
   (\out_event_reg[0]_0 ,
    s_axis_aclk,
    s_axi_aclk,
    in_toggle_d1_reg_0,
    src_partial_burst,
    src_throttler_enabled_reg);
  output \out_event_reg[0]_0 ;
  input s_axis_aclk;
  input s_axi_aclk;
  input in_toggle_d1_reg_0;
  input src_partial_burst;
  input src_throttler_enabled_reg;

  wire i_sync_in_n_0;
  wire i_sync_in_n_1;
  wire in_event_sticky;
  wire in_toggle_d1;
  wire in_toggle_d1_reg_0;
  wire load_out;
  wire \out_event_reg[0]_0 ;
  wire out_toggle;
  wire out_toggle_d1;
  wire s_axi_aclk;
  wire s_axis_aclk;
  wire src_partial_burst;
  wire src_throttler_enable;
  wire src_throttler_enabled_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0__xdcDup__1 i_sync_in
       (.\cdc_sync_stage2_reg[0]_0 (i_sync_in_n_1),
        .in_event_sticky(in_event_sticky),
        .\in_event_sticky_reg[0] (i_sync_in_n_0),
        .in_toggle_d1(in_toggle_d1),
        .in_toggle_d1_reg(in_toggle_d1_reg_0),
        .out_toggle_d1(out_toggle_d1),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__parameterized0 i_sync_out
       (.in_toggle_d1(in_toggle_d1),
        .load_out(load_out),
        .out_toggle(out_toggle),
        .out_toggle_d1(out_toggle_d1),
        .s_axis_aclk(s_axis_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \in_event_sticky_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_sync_in_n_0),
        .Q(in_event_sticky),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    in_toggle_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_sync_in_n_1),
        .Q(in_toggle_d1),
        .R(1'b0));
  FDRE \out_event_reg[0] 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(load_out),
        .Q(src_throttler_enable),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    out_toggle_d1_reg
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(out_toggle),
        .Q(out_toggle_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h32)) 
    src_throttler_enabled_i_1
       (.I0(src_throttler_enable),
        .I1(src_partial_burst),
        .I2(src_throttler_enabled_reg),
        .O(\out_event_reg[0]_0 ));
endmodule

(* CHECK_LICENSE_TYPE = "system_axi_mxfe_rx_dma_0,axi_dmac,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "axi_dmac,Vivado 2023.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_awprot,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_arready,
    s_axi_arprot,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rdata,
    irq,
    m_dest_axi_aclk,
    m_dest_axi_aresetn,
    m_dest_axi_awaddr,
    m_dest_axi_awlen,
    m_dest_axi_awsize,
    m_dest_axi_awburst,
    m_dest_axi_awprot,
    m_dest_axi_awcache,
    m_dest_axi_awvalid,
    m_dest_axi_awready,
    m_dest_axi_wdata,
    m_dest_axi_wstrb,
    m_dest_axi_wready,
    m_dest_axi_wvalid,
    m_dest_axi_wlast,
    m_dest_axi_bvalid,
    m_dest_axi_bresp,
    m_dest_axi_bready,
    s_axis_aclk,
    s_axis_ready,
    s_axis_valid,
    s_axis_data,
    s_axis_strb,
    s_axis_keep,
    s_axis_user,
    s_axis_id,
    s_axis_dest,
    s_axis_last,
    s_axis_xfer_req);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 99999901, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl0_ref_clk, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWADDR" *) input [10:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARADDR" *) input [10:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999901, ID_WIDTH 0, ADDR_WIDTH 11, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl0_ref_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 irq INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME irq, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output irq;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_dest_axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_dest_axi_aclk, ASSOCIATED_BUSIF m_dest_axi, ASSOCIATED_RESET m_dest_axi_aresetn, FREQ_HZ 333333008, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl1_ref_clk, INSERT_VIP 0" *) input m_dest_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_dest_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_dest_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m_dest_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi AWADDR" *) output [30:0]m_dest_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi AWLEN" *) output [7:0]m_dest_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi AWSIZE" *) output [2:0]m_dest_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi AWBURST" *) output [1:0]m_dest_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi AWPROT" *) output [2:0]m_dest_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi AWCACHE" *) output [3:0]m_dest_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi AWVALID" *) output m_dest_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi AWREADY" *) input m_dest_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi WDATA" *) output [127:0]m_dest_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi WSTRB" *) output [15:0]m_dest_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi WREADY" *) input m_dest_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi WVALID" *) output m_dest_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi WLAST" *) output m_dest_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi BVALID" *) input m_dest_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi BRESP" *) input [1:0]m_dest_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_dest_axi BREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_dest_axi, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 333333008, ID_WIDTH 0, ADDR_WIDTH 31, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 0, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl1_ref_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_dest_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axis_aclk CLK, xilinx.com:signal:clock:1.0 s_axis_signal_clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_aclk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, ASSOCIATED_BUSIF s_axis, INSERT_VIP 0, XIL_INTERFACENAME s_axis_signal_clock, ASSOCIATED_BUSIF s_axis, FREQ_HZ 333333008, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl1_ref_clk, INSERT_VIP 0" *) input s_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TREADY" *) output s_axis_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TVALID" *) input s_axis_valid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDATA" *) input [127:0]s_axis_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TSTRB" *) input [15:0]s_axis_strb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TKEEP" *) input [15:0]s_axis_keep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TUSER" *) input [0:0]s_axis_user;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TID" *) input [7:0]s_axis_id;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TDEST" *) input [3:0]s_axis_dest;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis TLAST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 16, TDEST_WIDTH 4, TID_WIDTH 8, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 333333008, PHASE 0.0, CLK_DOMAIN bd_cc32_pspmc_0_0_pl1_ref_clk, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_last;
  output s_axis_xfer_req;

  wire \<const0> ;
  wire \<const1> ;
  wire irq;
  wire m_dest_axi_aclk;
  wire [30:4]\^m_dest_axi_awaddr ;
  wire [7:0]m_dest_axi_awlen;
  wire m_dest_axi_awready;
  wire m_dest_axi_awvalid;
  wire m_dest_axi_bready;
  wire m_dest_axi_bvalid;
  wire [127:0]m_dest_axi_wdata;
  wire m_dest_axi_wlast;
  wire m_dest_axi_wready;
  wire [15:0]m_dest_axi_wstrb;
  wire m_dest_axi_wvalid;
  wire s_axi_aclk;
  wire [10:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [10:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire s_axis_aclk;
  wire [127:0]s_axis_data;
  wire s_axis_last;
  wire s_axis_ready;
  wire [0:0]s_axis_user;
  wire s_axis_valid;
  wire s_axis_xfer_req;
  wire NLW_inst_fifo_rd_underflow_UNCONNECTED;
  wire NLW_inst_fifo_rd_valid_UNCONNECTED;
  wire NLW_inst_fifo_rd_xfer_req_UNCONNECTED;
  wire NLW_inst_fifo_wr_overflow_UNCONNECTED;
  wire NLW_inst_fifo_wr_xfer_req_UNCONNECTED;
  wire NLW_inst_m_axis_last_UNCONNECTED;
  wire NLW_inst_m_axis_valid_UNCONNECTED;
  wire NLW_inst_m_axis_xfer_req_UNCONNECTED;
  wire NLW_inst_m_dest_axi_arvalid_UNCONNECTED;
  wire NLW_inst_m_dest_axi_rready_UNCONNECTED;
  wire NLW_inst_m_src_axi_arvalid_UNCONNECTED;
  wire NLW_inst_m_src_axi_awvalid_UNCONNECTED;
  wire NLW_inst_m_src_axi_bready_UNCONNECTED;
  wire NLW_inst_m_src_axi_rready_UNCONNECTED;
  wire NLW_inst_m_src_axi_wlast_UNCONNECTED;
  wire NLW_inst_m_src_axi_wvalid_UNCONNECTED;
  wire [7:0]NLW_inst_dest_diag_level_bursts_UNCONNECTED;
  wire [127:0]NLW_inst_fifo_rd_dout_UNCONNECTED;
  wire [127:0]NLW_inst_m_axis_data_UNCONNECTED;
  wire [3:0]NLW_inst_m_axis_dest_UNCONNECTED;
  wire [7:0]NLW_inst_m_axis_id_UNCONNECTED;
  wire [15:0]NLW_inst_m_axis_keep_UNCONNECTED;
  wire [15:0]NLW_inst_m_axis_strb_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_user_UNCONNECTED;
  wire [30:0]NLW_inst_m_dest_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_dest_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_dest_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_dest_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_dest_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_dest_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_dest_axi_arprot_UNCONNECTED;
  wire [2:0]NLW_inst_m_dest_axi_arsize_UNCONNECTED;
  wire [3:0]NLW_inst_m_dest_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_dest_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_dest_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_dest_axi_awid_UNCONNECTED;
  wire [0:0]NLW_inst_m_dest_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_dest_axi_awprot_UNCONNECTED;
  wire [2:0]NLW_inst_m_dest_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_dest_axi_wid_UNCONNECTED;
  wire [30:0]NLW_inst_m_src_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_src_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_src_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_src_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_src_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_src_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_src_axi_arprot_UNCONNECTED;
  wire [2:0]NLW_inst_m_src_axi_arsize_UNCONNECTED;
  wire [30:0]NLW_inst_m_src_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_src_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_src_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_inst_m_src_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_m_src_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_src_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_src_axi_awprot_UNCONNECTED;
  wire [2:0]NLW_inst_m_src_axi_awsize_UNCONNECTED;
  wire [127:0]NLW_inst_m_src_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_inst_m_src_axi_wid_UNCONNECTED;
  wire [15:0]NLW_inst_m_src_axi_wstrb_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;

  assign m_dest_axi_awaddr[30:4] = \^m_dest_axi_awaddr [30:4];
  assign m_dest_axi_awaddr[3] = \<const0> ;
  assign m_dest_axi_awaddr[2] = \<const0> ;
  assign m_dest_axi_awaddr[1] = \<const0> ;
  assign m_dest_axi_awaddr[0] = \<const0> ;
  assign m_dest_axi_awburst[1] = \<const0> ;
  assign m_dest_axi_awburst[0] = \<const1> ;
  assign m_dest_axi_awcache[3] = \<const1> ;
  assign m_dest_axi_awcache[2] = \<const1> ;
  assign m_dest_axi_awcache[1] = \<const1> ;
  assign m_dest_axi_awcache[0] = \<const0> ;
  assign m_dest_axi_awprot[2] = \<const0> ;
  assign m_dest_axi_awprot[1] = \<const0> ;
  assign m_dest_axi_awprot[0] = \<const0> ;
  assign m_dest_axi_awsize[2] = \<const1> ;
  assign m_dest_axi_awsize[1] = \<const0> ;
  assign m_dest_axi_awsize[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* ALLOW_ASYM_MEM = "1" *) 
  (* ASYNC_CLK_DEST_REQ = "1'b1" *) 
  (* ASYNC_CLK_REQ_SRC = "1'b1" *) 
  (* ASYNC_CLK_SRC_DEST = "1'b0" *) 
  (* AXI_ID_WIDTH_DEST = "1" *) 
  (* AXI_ID_WIDTH_SRC = "1" *) 
  (* AXI_SLICE_DEST = "1'b1" *) 
  (* AXI_SLICE_SRC = "1'b1" *) 
  (* BEATS_PER_BURST_LIMIT_DEST = "256" *) 
  (* BEATS_PER_BURST_LIMIT_SRC = "1024" *) 
  (* BYTES_PER_BEAT_WIDTH_DEST = "4" *) 
  (* BYTES_PER_BEAT_WIDTH_SRC = "4" *) 
  (* BYTES_PER_BURST_LIMIT = "4096" *) 
  (* BYTES_PER_BURST_LIMIT_DEST = "4096" *) 
  (* BYTES_PER_BURST_LIMIT_SRC = "16384" *) 
  (* BYTES_PER_BURST_WIDTH = "12" *) 
  (* CACHE_COHERENT_DEST = "1'b1" *) 
  (* CYCLIC = "1'b0" *) 
  (* DBG_ID_PADDING = "4" *) 
  (* DISABLE_DEBUG_REGISTERS = "1'b0" *) 
  (* DMA_2D_TRANSFER = "1'b0" *) 
  (* DMA_AXIS_DEST_W = "4" *) 
  (* DMA_AXIS_ID_W = "8" *) 
  (* DMA_AXI_ADDR_WIDTH = "31" *) 
  (* DMA_AXI_PROTOCOL_DEST = "0" *) 
  (* DMA_AXI_PROTOCOL_SRC = "0" *) 
  (* DMA_DATA_WIDTH_DEST = "128" *) 
  (* DMA_DATA_WIDTH_SRC = "128" *) 
  (* DMA_LENGTH_ALIGN = "4" *) 
  (* DMA_LENGTH_ALIGN_DEST = "0" *) 
  (* DMA_LENGTH_ALIGN_SRC = "4" *) 
  (* DMA_LENGTH_WIDTH = "24" *) 
  (* DMA_TYPE_AXI_MM = "0" *) 
  (* DMA_TYPE_AXI_STREAM = "1" *) 
  (* DMA_TYPE_DEST = "0" *) 
  (* DMA_TYPE_FIFO = "2" *) 
  (* DMA_TYPE_SRC = "1" *) 
  (* ENABLE_DIAGNOSTICS_IF = "1'b0" *) 
  (* FIFO_SIZE = "8" *) 
  (* HAS_DEST_ADDR = "1'b1" *) 
  (* HAS_SRC_ADDR = "1'b0" *) 
  (* ID = "0" *) 
  (* ID_WIDTH = "4" *) 
  (* MAX_BYTES_PER_BURST = "4096" *) 
  (* REAL_MAX_BYTES_PER_BURST = "4096" *) 
  (* SYNC_TRANSFER_START = "1'b0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dmac inst
       (.dest_diag_level_bursts(NLW_inst_dest_diag_level_bursts_UNCONNECTED[7:0]),
        .fifo_rd_clk(1'b0),
        .fifo_rd_dout(NLW_inst_fifo_rd_dout_UNCONNECTED[127:0]),
        .fifo_rd_en(1'b0),
        .fifo_rd_underflow(NLW_inst_fifo_rd_underflow_UNCONNECTED),
        .fifo_rd_valid(NLW_inst_fifo_rd_valid_UNCONNECTED),
        .fifo_rd_xfer_req(NLW_inst_fifo_rd_xfer_req_UNCONNECTED),
        .fifo_wr_clk(1'b0),
        .fifo_wr_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .fifo_wr_en(1'b0),
        .fifo_wr_overflow(NLW_inst_fifo_wr_overflow_UNCONNECTED),
        .fifo_wr_sync(1'b1),
        .fifo_wr_xfer_req(NLW_inst_fifo_wr_xfer_req_UNCONNECTED),
        .irq(irq),
        .m_axis_aclk(1'b0),
        .m_axis_data(NLW_inst_m_axis_data_UNCONNECTED[127:0]),
        .m_axis_dest(NLW_inst_m_axis_dest_UNCONNECTED[3:0]),
        .m_axis_id(NLW_inst_m_axis_id_UNCONNECTED[7:0]),
        .m_axis_keep(NLW_inst_m_axis_keep_UNCONNECTED[15:0]),
        .m_axis_last(NLW_inst_m_axis_last_UNCONNECTED),
        .m_axis_ready(1'b0),
        .m_axis_strb(NLW_inst_m_axis_strb_UNCONNECTED[15:0]),
        .m_axis_user(NLW_inst_m_axis_user_UNCONNECTED[0]),
        .m_axis_valid(NLW_inst_m_axis_valid_UNCONNECTED),
        .m_axis_xfer_req(NLW_inst_m_axis_xfer_req_UNCONNECTED),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .m_dest_axi_araddr(NLW_inst_m_dest_axi_araddr_UNCONNECTED[30:0]),
        .m_dest_axi_arburst(NLW_inst_m_dest_axi_arburst_UNCONNECTED[1:0]),
        .m_dest_axi_arcache(NLW_inst_m_dest_axi_arcache_UNCONNECTED[3:0]),
        .m_dest_axi_aresetn(1'b0),
        .m_dest_axi_arid(NLW_inst_m_dest_axi_arid_UNCONNECTED[0]),
        .m_dest_axi_arlen(NLW_inst_m_dest_axi_arlen_UNCONNECTED[7:0]),
        .m_dest_axi_arlock(NLW_inst_m_dest_axi_arlock_UNCONNECTED[0]),
        .m_dest_axi_arprot(NLW_inst_m_dest_axi_arprot_UNCONNECTED[2:0]),
        .m_dest_axi_arready(1'b0),
        .m_dest_axi_arsize(NLW_inst_m_dest_axi_arsize_UNCONNECTED[2:0]),
        .m_dest_axi_arvalid(NLW_inst_m_dest_axi_arvalid_UNCONNECTED),
        .m_dest_axi_awaddr({\^m_dest_axi_awaddr ,NLW_inst_m_dest_axi_awaddr_UNCONNECTED[3:0]}),
        .m_dest_axi_awburst(NLW_inst_m_dest_axi_awburst_UNCONNECTED[1:0]),
        .m_dest_axi_awcache(NLW_inst_m_dest_axi_awcache_UNCONNECTED[3:0]),
        .m_dest_axi_awid(NLW_inst_m_dest_axi_awid_UNCONNECTED[0]),
        .m_dest_axi_awlen(m_dest_axi_awlen),
        .m_dest_axi_awlock(NLW_inst_m_dest_axi_awlock_UNCONNECTED[0]),
        .m_dest_axi_awprot(NLW_inst_m_dest_axi_awprot_UNCONNECTED[2:0]),
        .m_dest_axi_awready(m_dest_axi_awready),
        .m_dest_axi_awsize(NLW_inst_m_dest_axi_awsize_UNCONNECTED[2:0]),
        .m_dest_axi_awvalid(m_dest_axi_awvalid),
        .m_dest_axi_bid(1'b0),
        .m_dest_axi_bready(m_dest_axi_bready),
        .m_dest_axi_bresp({1'b0,1'b0}),
        .m_dest_axi_bvalid(m_dest_axi_bvalid),
        .m_dest_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_dest_axi_rid(1'b0),
        .m_dest_axi_rlast(1'b0),
        .m_dest_axi_rready(NLW_inst_m_dest_axi_rready_UNCONNECTED),
        .m_dest_axi_rresp({1'b0,1'b0}),
        .m_dest_axi_rvalid(1'b0),
        .m_dest_axi_wdata(m_dest_axi_wdata),
        .m_dest_axi_wid(NLW_inst_m_dest_axi_wid_UNCONNECTED[0]),
        .m_dest_axi_wlast(m_dest_axi_wlast),
        .m_dest_axi_wready(m_dest_axi_wready),
        .m_dest_axi_wstrb(m_dest_axi_wstrb),
        .m_dest_axi_wvalid(m_dest_axi_wvalid),
        .m_src_axi_aclk(1'b0),
        .m_src_axi_araddr(NLW_inst_m_src_axi_araddr_UNCONNECTED[30:0]),
        .m_src_axi_arburst(NLW_inst_m_src_axi_arburst_UNCONNECTED[1:0]),
        .m_src_axi_arcache(NLW_inst_m_src_axi_arcache_UNCONNECTED[3:0]),
        .m_src_axi_aresetn(1'b0),
        .m_src_axi_arid(NLW_inst_m_src_axi_arid_UNCONNECTED[0]),
        .m_src_axi_arlen(NLW_inst_m_src_axi_arlen_UNCONNECTED[7:0]),
        .m_src_axi_arlock(NLW_inst_m_src_axi_arlock_UNCONNECTED[0]),
        .m_src_axi_arprot(NLW_inst_m_src_axi_arprot_UNCONNECTED[2:0]),
        .m_src_axi_arready(1'b0),
        .m_src_axi_arsize(NLW_inst_m_src_axi_arsize_UNCONNECTED[2:0]),
        .m_src_axi_arvalid(NLW_inst_m_src_axi_arvalid_UNCONNECTED),
        .m_src_axi_awaddr(NLW_inst_m_src_axi_awaddr_UNCONNECTED[30:0]),
        .m_src_axi_awburst(NLW_inst_m_src_axi_awburst_UNCONNECTED[1:0]),
        .m_src_axi_awcache(NLW_inst_m_src_axi_awcache_UNCONNECTED[3:0]),
        .m_src_axi_awid(NLW_inst_m_src_axi_awid_UNCONNECTED[0]),
        .m_src_axi_awlen(NLW_inst_m_src_axi_awlen_UNCONNECTED[7:0]),
        .m_src_axi_awlock(NLW_inst_m_src_axi_awlock_UNCONNECTED[0]),
        .m_src_axi_awprot(NLW_inst_m_src_axi_awprot_UNCONNECTED[2:0]),
        .m_src_axi_awready(1'b0),
        .m_src_axi_awsize(NLW_inst_m_src_axi_awsize_UNCONNECTED[2:0]),
        .m_src_axi_awvalid(NLW_inst_m_src_axi_awvalid_UNCONNECTED),
        .m_src_axi_bid(1'b0),
        .m_src_axi_bready(NLW_inst_m_src_axi_bready_UNCONNECTED),
        .m_src_axi_bresp({1'b0,1'b0}),
        .m_src_axi_bvalid(1'b0),
        .m_src_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_src_axi_rid(1'b0),
        .m_src_axi_rlast(1'b0),
        .m_src_axi_rready(NLW_inst_m_src_axi_rready_UNCONNECTED),
        .m_src_axi_rresp({1'b0,1'b0}),
        .m_src_axi_rvalid(1'b0),
        .m_src_axi_wdata(NLW_inst_m_src_axi_wdata_UNCONNECTED[127:0]),
        .m_src_axi_wid(NLW_inst_m_src_axi_wid_UNCONNECTED[0]),
        .m_src_axi_wlast(NLW_inst_m_src_axi_wlast_UNCONNECTED),
        .m_src_axi_wready(1'b0),
        .m_src_axi_wstrb(NLW_inst_m_src_axi_wstrb_UNCONNECTED[15:0]),
        .m_src_axi_wvalid(NLW_inst_m_src_axi_wvalid_UNCONNECTED),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[10:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[10:2],1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axis_aclk(s_axis_aclk),
        .s_axis_data(s_axis_data),
        .s_axis_dest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_id({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_keep({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_last(s_axis_last),
        .s_axis_ready(s_axis_ready),
        .s_axis_strb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_user(s_axis_user),
        .s_axis_valid(s_axis_valid),
        .s_axis_xfer_req(s_axis_xfer_req));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_up_axi
   (SR,
    up_wreq,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_wready,
    up_rreq,
    up_axi_rvalid_int_reg_0,
    s_axi_arready,
    \up_wdata_int_reg[0]_0 ,
    Q,
    \up_raddr_int_reg[0]_0 ,
    \up_raddr_int_reg[4]_0 ,
    D,
    \up_raddr_int_reg[2]_0 ,
    \up_raddr_int_reg[1]_0 ,
    \up_raddr_int_reg[0]_1 ,
    E,
    \up_wdata_int_reg[1]_0 ,
    \up_waddr_int_reg[1]_0 ,
    \up_waddr_int_reg[2]_0 ,
    \up_waddr_int_reg[3]_0 ,
    up_dma_last,
    \up_raddr_int_reg[2]_1 ,
    \up_raddr_int_reg[2]_2 ,
    \up_raddr_int_reg[2]_3 ,
    \address_reg[11] ,
    \fifo.sync_clocks.data_reg[20] ,
    \address_reg[17] ,
    \fifo.sync_clocks.data_reg[23] ,
    up_rreq_int_reg_0,
    \up_waddr_int_reg[3]_1 ,
    \up_waddr_int_reg[3]_2 ,
    s_axi_rdata,
    s_axi_aclk,
    \zerodeep.cdc_sync_fifo_ram_reg0 ,
    up_dma_req_valid_reg,
    up_dma_req_valid,
    dbg_ids1,
    dbg_ids0,
    \up_rdata_reg[30] ,
    \up_rdata_reg[31] ,
    m_dest_axi_awaddr,
    \up_rdata_reg[0] ,
    \up_rdata_reg[1] ,
    dbg_status,
    \up_rdata_reg[9] ,
    \up_rdata_reg[10] ,
    \up_rdata_reg[14] ,
    \up_rdata_reg[16] ,
    \up_rdata_reg[19] ,
    \up_rdata_reg[5] ,
    \up_rdata[1]_i_5_0 ,
    \up_rdata_reg[1]_0 ,
    src_request_id,
    \up_irq_source_reg[1] ,
    ctrl_enable,
    ctrl_pause,
    \up_rdata_reg[0]_0 ,
    up_eot,
    up_wack,
    up_rack,
    s_axi_aresetn,
    s_axi_bready,
    data5,
    \up_rdata[23]_i_4_0 ,
    \up_rdata[1]_i_5_1 ,
    \up_rdata[1]_i_5_2 ,
    p_3_in,
    \up_rdata_reg[6] ,
    \up_rdata_reg[10]_0 ,
    \up_rdata_reg[15] ,
    \up_rdata_reg[23] ,
    \up_rdata_reg[19]_0 ,
    \up_rdata_reg[21] ,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_arvalid,
    s_axi_rready,
    up_rdata,
    s_axi_wdata,
    s_axi_awaddr,
    s_axi_araddr);
  output [0:0]SR;
  output up_wreq;
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_wready;
  output up_rreq;
  output up_axi_rvalid_int_reg_0;
  output s_axi_arready;
  output \up_wdata_int_reg[0]_0 ;
  output [31:0]Q;
  output \up_raddr_int_reg[0]_0 ;
  output [3:0]\up_raddr_int_reg[4]_0 ;
  output [27:0]D;
  output \up_raddr_int_reg[2]_0 ;
  output \up_raddr_int_reg[1]_0 ;
  output \up_raddr_int_reg[0]_1 ;
  output [0:0]E;
  output [1:0]\up_wdata_int_reg[1]_0 ;
  output \up_waddr_int_reg[1]_0 ;
  output [0:0]\up_waddr_int_reg[2]_0 ;
  output [0:0]\up_waddr_int_reg[3]_0 ;
  output up_dma_last;
  output \up_raddr_int_reg[2]_1 ;
  output \up_raddr_int_reg[2]_2 ;
  output \up_raddr_int_reg[2]_3 ;
  output \address_reg[11] ;
  output \fifo.sync_clocks.data_reg[20] ;
  output \address_reg[17] ;
  output \fifo.sync_clocks.data_reg[23] ;
  output up_rreq_int_reg_0;
  output [0:0]\up_waddr_int_reg[3]_1 ;
  output [0:0]\up_waddr_int_reg[3]_2 ;
  output [31:0]s_axi_rdata;
  input s_axi_aclk;
  input \zerodeep.cdc_sync_fifo_ram_reg0 ;
  input up_dma_req_valid_reg;
  input up_dma_req_valid;
  input [3:0]dbg_ids1;
  input [10:0]dbg_ids0;
  input [23:0]\up_rdata_reg[30] ;
  input [31:0]\up_rdata_reg[31] ;
  input [26:0]m_dest_axi_awaddr;
  input \up_rdata_reg[0] ;
  input \up_rdata_reg[1] ;
  input [4:0]dbg_status;
  input [0:0]\up_rdata_reg[9] ;
  input \up_rdata_reg[10] ;
  input \up_rdata_reg[14] ;
  input \up_rdata_reg[16] ;
  input [1:0]\up_rdata_reg[19] ;
  input \up_rdata_reg[5] ;
  input [20:0]\up_rdata[1]_i_5_0 ;
  input [1:0]\up_rdata_reg[1]_0 ;
  input [1:0]src_request_id;
  input [1:0]\up_irq_source_reg[1] ;
  input ctrl_enable;
  input ctrl_pause;
  input \up_rdata_reg[0]_0 ;
  input up_eot;
  input up_wack;
  input up_rack;
  input s_axi_aresetn;
  input s_axi_bready;
  input [4:0]data5;
  input [23:0]\up_rdata[23]_i_4_0 ;
  input [0:0]\up_rdata[1]_i_5_1 ;
  input \up_rdata[1]_i_5_2 ;
  input [0:0]p_3_in;
  input \up_rdata_reg[6] ;
  input \up_rdata_reg[10]_0 ;
  input \up_rdata_reg[15] ;
  input [6:0]\up_rdata_reg[23] ;
  input \up_rdata_reg[19]_0 ;
  input \up_rdata_reg[21] ;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_arvalid;
  input s_axi_rready;
  input [31:0]up_rdata;
  input [31:0]s_axi_wdata;
  input [8:0]s_axi_awaddr;
  input [8:0]s_axi_araddr;

  wire [27:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \address_reg[11] ;
  wire \address_reg[17] ;
  wire ctrl_enable;
  wire ctrl_enable_i_2_n_0;
  wire ctrl_enable_i_3_n_0;
  wire ctrl_pause;
  wire [4:0]data5;
  wire [10:0]dbg_ids0;
  wire [3:0]dbg_ids1;
  wire [4:0]dbg_status;
  wire \fifo.sync_clocks.data_reg[20] ;
  wire \fifo.sync_clocks.data_reg[23] ;
  wire [26:0]m_dest_axi_awaddr;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire p_1_in;
  wire [4:1]p_2_in;
  wire [0:0]p_3_in;
  wire p_5_in;
  wire s_axi_aclk;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [1:0]src_request_id;
  wire up_axi_arready_int_i_1_n_0;
  wire up_axi_awready_int_i_2_n_0;
  wire up_axi_bvalid_int_i_1_n_0;
  wire \up_axi_rdata_int[31]_i_1_n_0 ;
  wire up_axi_rvalid_int_i_1_n_0;
  wire up_axi_rvalid_int_reg_0;
  wire up_axi_wready_int_i_1_n_0;
  wire \up_dma_dest_address[30]_i_2_n_0 ;
  wire up_dma_enable_tlen_reporting_i_2_n_0;
  wire up_dma_enable_tlen_reporting_i_3_n_0;
  wire up_dma_last;
  wire up_dma_req_valid;
  wire up_dma_req_valid_i_3_n_0;
  wire up_dma_req_valid_reg;
  wire \up_dma_x_length[23]_i_2_n_0 ;
  wire up_eot;
  wire \up_irq_mask[1]_i_2_n_0 ;
  wire \up_irq_source[1]_i_2_n_0 ;
  wire [1:0]\up_irq_source_reg[1] ;
  wire up_rack;
  wire up_rack_d;
  wire up_rack_s;
  wire [8:0]up_raddr;
  wire \up_raddr_int_reg[0]_0 ;
  wire \up_raddr_int_reg[0]_1 ;
  wire \up_raddr_int_reg[1]_0 ;
  wire \up_raddr_int_reg[2]_0 ;
  wire \up_raddr_int_reg[2]_1 ;
  wire \up_raddr_int_reg[2]_2 ;
  wire \up_raddr_int_reg[2]_3 ;
  wire [3:0]\up_raddr_int_reg[4]_0 ;
  wire \up_rcount[0]_i_1_n_0 ;
  wire \up_rcount[1]_i_1_n_0 ;
  wire \up_rcount[2]_i_1_n_0 ;
  wire \up_rcount[3]_i_1_n_0 ;
  wire \up_rcount[4]_i_1_n_0 ;
  wire \up_rcount[4]_i_2_n_0 ;
  wire \up_rcount_reg_n_0_[0] ;
  wire \up_rcount_reg_n_0_[1] ;
  wire \up_rcount_reg_n_0_[2] ;
  wire \up_rcount_reg_n_0_[3] ;
  wire [31:0]up_rdata;
  wire \up_rdata[0]_i_2_n_0 ;
  wire \up_rdata[0]_i_3_n_0 ;
  wire \up_rdata[0]_i_5_n_0 ;
  wire \up_rdata[0]_i_7_n_0 ;
  wire \up_rdata[0]_i_8_n_0 ;
  wire \up_rdata[10]_i_2_n_0 ;
  wire \up_rdata[10]_i_4_n_0 ;
  wire \up_rdata[10]_i_5_n_0 ;
  wire \up_rdata[11]_i_2_n_0 ;
  wire \up_rdata[11]_i_3_n_0 ;
  wire \up_rdata[11]_i_4_n_0 ;
  wire \up_rdata[11]_i_5_n_0 ;
  wire \up_rdata[12]_i_2_n_0 ;
  wire \up_rdata[12]_i_3_n_0 ;
  wire \up_rdata[12]_i_4_n_0 ;
  wire \up_rdata[13]_i_2_n_0 ;
  wire \up_rdata[13]_i_3_n_0 ;
  wire \up_rdata[13]_i_4_n_0 ;
  wire \up_rdata[14]_i_2_n_0 ;
  wire \up_rdata[14]_i_3_n_0 ;
  wire \up_rdata[14]_i_3_n_1 ;
  wire \up_rdata[15]_i_2_n_0 ;
  wire \up_rdata[15]_i_3_n_0 ;
  wire \up_rdata[15]_i_4_n_0 ;
  wire \up_rdata[16]_i_3_n_0 ;
  wire \up_rdata[17]_i_2_n_0 ;
  wire \up_rdata[17]_i_3_n_0 ;
  wire \up_rdata[17]_i_4_n_0 ;
  wire \up_rdata[17]_i_5_n_0 ;
  wire \up_rdata[17]_i_6_n_0 ;
  wire \up_rdata[18]_i_2_n_0 ;
  wire \up_rdata[18]_i_3_n_0 ;
  wire \up_rdata[18]_i_4_n_0 ;
  wire \up_rdata[18]_i_5_n_0 ;
  wire \up_rdata[19]_i_2_n_0 ;
  wire \up_rdata[19]_i_3_n_0 ;
  wire \up_rdata[19]_i_4_n_0 ;
  wire \up_rdata[19]_i_5_n_0 ;
  wire \up_rdata[19]_i_6_n_0 ;
  wire \up_rdata[19]_i_7_n_0 ;
  wire \up_rdata[1]_i_2_n_0 ;
  wire \up_rdata[1]_i_3_n_0 ;
  wire [20:0]\up_rdata[1]_i_5_0 ;
  wire [0:0]\up_rdata[1]_i_5_1 ;
  wire \up_rdata[1]_i_5_2 ;
  wire \up_rdata[1]_i_5_n_0 ;
  wire \up_rdata[1]_i_6_n_0 ;
  wire \up_rdata[1]_i_7_n_0 ;
  wire \up_rdata[1]_i_8_n_0 ;
  wire \up_rdata[20]_i_2_n_0 ;
  wire \up_rdata[20]_i_3_n_0 ;
  wire \up_rdata[20]_i_4_n_0 ;
  wire \up_rdata[21]_i_2_n_0 ;
  wire \up_rdata[21]_i_3_n_0 ;
  wire \up_rdata[21]_i_4_n_0 ;
  wire \up_rdata[21]_i_6_n_0 ;
  wire \up_rdata[22]_i_2_n_0 ;
  wire \up_rdata[22]_i_3_n_0 ;
  wire \up_rdata[22]_i_4_n_0 ;
  wire \up_rdata[22]_i_5_n_0 ;
  wire \up_rdata[22]_i_6_n_0 ;
  wire \up_rdata[22]_i_7_n_0 ;
  wire \up_rdata[23]_i_3_n_0 ;
  wire [23:0]\up_rdata[23]_i_4_0 ;
  wire \up_rdata[23]_i_4_n_0 ;
  wire \up_rdata[23]_i_6_n_0 ;
  wire \up_rdata[24]_i_2_n_0 ;
  wire \up_rdata[24]_i_3_n_0 ;
  wire \up_rdata[25]_i_2_n_0 ;
  wire \up_rdata[25]_i_3_n_0 ;
  wire \up_rdata[26]_i_2_n_0 ;
  wire \up_rdata[26]_i_3_n_0 ;
  wire \up_rdata[26]_i_4_n_0 ;
  wire \up_rdata[26]_i_5_n_0 ;
  wire \up_rdata[26]_i_6_n_0 ;
  wire \up_rdata[27]_i_2_n_0 ;
  wire \up_rdata[27]_i_3_n_0 ;
  wire \up_rdata[27]_i_4_n_0 ;
  wire \up_rdata[27]_i_5_n_0 ;
  wire \up_rdata[27]_i_6_n_0 ;
  wire \up_rdata[28]_i_2_n_0 ;
  wire \up_rdata[29]_i_2_n_0 ;
  wire \up_rdata[2]_i_2_n_0 ;
  wire \up_rdata[2]_i_3_n_0 ;
  wire \up_rdata[2]_i_4_n_0 ;
  wire \up_rdata[2]_i_5_n_0 ;
  wire \up_rdata[30]_i_2_n_0 ;
  wire \up_rdata[30]_i_3_n_0 ;
  wire \up_rdata[30]_i_4_n_0 ;
  wire \up_rdata[30]_i_5_n_0 ;
  wire \up_rdata[30]_i_6_n_0 ;
  wire \up_rdata[31]_i_10_n_0 ;
  wire \up_rdata[31]_i_11_n_0 ;
  wire \up_rdata[31]_i_12_n_0 ;
  wire \up_rdata[31]_i_13_n_0 ;
  wire \up_rdata[31]_i_14_n_0 ;
  wire \up_rdata[31]_i_15_n_0 ;
  wire \up_rdata[31]_i_16_n_0 ;
  wire \up_rdata[31]_i_17_n_0 ;
  wire \up_rdata[31]_i_18_n_0 ;
  wire \up_rdata[31]_i_19_n_0 ;
  wire \up_rdata[31]_i_3_n_0 ;
  wire \up_rdata[31]_i_4_n_0 ;
  wire \up_rdata[31]_i_6_n_0 ;
  wire \up_rdata[31]_i_7_n_0 ;
  wire \up_rdata[31]_i_8_n_0 ;
  wire \up_rdata[31]_i_9_n_0 ;
  wire \up_rdata[3]_i_2_n_0 ;
  wire \up_rdata[3]_i_3_n_0 ;
  wire \up_rdata[3]_i_4_n_0 ;
  wire \up_rdata[3]_i_5_n_0 ;
  wire \up_rdata[4]_i_2_n_0 ;
  wire \up_rdata[4]_i_3_n_0 ;
  wire \up_rdata[4]_i_4_n_0 ;
  wire \up_rdata[4]_i_5_n_0 ;
  wire \up_rdata[5]_i_3_n_0 ;
  wire \up_rdata[6]_i_2_n_0 ;
  wire \up_rdata[6]_i_3_n_0 ;
  wire \up_rdata[6]_i_4_n_0 ;
  wire \up_rdata[6]_i_5_n_0 ;
  wire \up_rdata[7]_i_2_n_0 ;
  wire \up_rdata[7]_i_3_n_0 ;
  wire \up_rdata[7]_i_4_n_0 ;
  wire \up_rdata[8]_i_2_n_0 ;
  wire \up_rdata[8]_i_3_n_0 ;
  wire \up_rdata[8]_i_3_n_1 ;
  wire \up_rdata[8]_i_4_n_0 ;
  wire \up_rdata[8]_i_5_n_0 ;
  wire \up_rdata[8]_i_6_n_0 ;
  wire \up_rdata[9]_i_2_n_0 ;
  wire \up_rdata[9]_i_4_n_0 ;
  wire \up_rdata[9]_i_5_n_0 ;
  wire \up_rdata[9]_i_6_n_0 ;
  wire [31:0]up_rdata_d;
  wire \up_rdata_d[0]_i_1_n_0 ;
  wire \up_rdata_d[10]_i_1_n_0 ;
  wire \up_rdata_d[11]_i_1_n_0 ;
  wire \up_rdata_d[12]_i_1_n_0 ;
  wire \up_rdata_d[14]_i_1_n_0 ;
  wire \up_rdata_d[15]_i_1_n_0 ;
  wire \up_rdata_d[16]_i_1_n_0 ;
  wire \up_rdata_d[18]_i_1_n_0 ;
  wire \up_rdata_d[19]_i_1_n_0 ;
  wire \up_rdata_d[21]_i_1_n_0 ;
  wire \up_rdata_d[23]_i_1_n_0 ;
  wire \up_rdata_d[25]_i_1_n_0 ;
  wire \up_rdata_d[26]_i_1_n_0 ;
  wire \up_rdata_d[27]_i_1_n_0 ;
  wire \up_rdata_d[28]_i_1_n_0 ;
  wire \up_rdata_d[29]_i_1_n_0 ;
  wire \up_rdata_d[2]_i_1_n_0 ;
  wire \up_rdata_d[30]_i_1_n_0 ;
  wire \up_rdata_d[31]_i_1_n_0 ;
  wire \up_rdata_d[3]_i_1_n_0 ;
  wire \up_rdata_d[5]_i_1_n_0 ;
  wire \up_rdata_d[7]_i_1_n_0 ;
  wire \up_rdata_d[9]_i_1_n_0 ;
  wire \up_rdata_reg[0] ;
  wire \up_rdata_reg[0]_0 ;
  wire \up_rdata_reg[10] ;
  wire \up_rdata_reg[10]_0 ;
  wire \up_rdata_reg[14] ;
  wire \up_rdata_reg[15] ;
  wire \up_rdata_reg[16] ;
  wire [1:0]\up_rdata_reg[19] ;
  wire \up_rdata_reg[19]_0 ;
  wire \up_rdata_reg[1] ;
  wire [1:0]\up_rdata_reg[1]_0 ;
  wire \up_rdata_reg[21] ;
  wire [6:0]\up_rdata_reg[23] ;
  wire [23:0]\up_rdata_reg[30] ;
  wire [31:0]\up_rdata_reg[31] ;
  wire \up_rdata_reg[5] ;
  wire \up_rdata_reg[6] ;
  wire [0:0]\up_rdata_reg[9] ;
  wire up_rreq;
  wire up_rreq_int_i_1_n_0;
  wire up_rreq_int_reg_0;
  wire up_rsel_inv_i_1_n_0;
  wire \up_scratch[31]_i_2_n_0 ;
  wire up_wack;
  wire up_wack_d;
  wire up_wack_s;
  wire [8:0]up_waddr;
  wire \up_waddr_int_reg[1]_0 ;
  wire [0:0]\up_waddr_int_reg[2]_0 ;
  wire [0:0]\up_waddr_int_reg[3]_0 ;
  wire [0:0]\up_waddr_int_reg[3]_1 ;
  wire [0:0]\up_waddr_int_reg[3]_2 ;
  wire \up_wcount[0]_i_1_n_0 ;
  wire \up_wcount[4]_i_1_n_0 ;
  wire \up_wcount_reg_n_0_[0] ;
  wire \up_wcount_reg_n_0_[1] ;
  wire \up_wcount_reg_n_0_[2] ;
  wire \up_wcount_reg_n_0_[3] ;
  wire \up_wdata_int_reg[0]_0 ;
  wire [1:0]\up_wdata_int_reg[1]_0 ;
  wire up_wreq;
  wire up_wreq_int_i_1_n_0;
  wire up_wsel_inv_i_1_n_0;
  wire \zerodeep.cdc_sync_fifo_ram_reg0 ;

  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ctrl_enable_i_1
       (.I0(ctrl_enable_i_2_n_0),
        .I1(up_waddr[1]),
        .I2(up_waddr[2]),
        .I3(ctrl_enable_i_3_n_0),
        .O(\up_waddr_int_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ctrl_enable_i_2
       (.I0(up_dma_enable_tlen_reporting_i_2_n_0),
        .I1(up_waddr[8]),
        .I2(\up_scratch[31]_i_2_n_0 ),
        .O(ctrl_enable_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ctrl_enable_i_3
       (.I0(up_waddr[3]),
        .I1(up_waddr[4]),
        .O(ctrl_enable_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \m_axis_raddr_reg[2]_i_5 
       (.I0(\up_rdata[14]_i_3_n_0 ),
        .I1(up_raddr[0]),
        .I2(up_rreq),
        .I3(\up_raddr_int_reg[4]_0 [3]),
        .I4(\up_raddr_int_reg[4]_0 [0]),
        .I5(\up_raddr_int_reg[4]_0 [1]),
        .O(\up_raddr_int_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    up_axi_arready_int_i_1
       (.I0(s_axi_arready),
        .I1(up_rack_s),
        .O(up_axi_arready_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_arready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_arready_int_i_1_n_0),
        .Q(s_axi_arready),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    up_axi_awready_int_i_1
       (.I0(s_axi_aresetn),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h4)) 
    up_axi_awready_int_i_2
       (.I0(s_axi_awready),
        .I1(up_wack_s),
        .O(up_axi_awready_int_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_awready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_awready_int_i_2_n_0),
        .Q(s_axi_awready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0C88)) 
    up_axi_bvalid_int_i_1
       (.I0(up_wack_d),
        .I1(s_axi_aresetn),
        .I2(s_axi_bready),
        .I3(s_axi_bvalid),
        .O(up_axi_bvalid_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_bvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_bvalid_int_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8F)) 
    \up_axi_rdata_int[31]_i_1 
       (.I0(s_axi_rready),
        .I1(up_axi_rvalid_int_reg_0),
        .I2(s_axi_aresetn),
        .O(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[0]),
        .Q(s_axi_rdata[0]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[10]),
        .Q(s_axi_rdata[10]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[11]),
        .Q(s_axi_rdata[11]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[12]),
        .Q(s_axi_rdata[12]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[13]),
        .Q(s_axi_rdata[13]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[14]),
        .Q(s_axi_rdata[14]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[15]),
        .Q(s_axi_rdata[15]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[16]),
        .Q(s_axi_rdata[16]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[17]),
        .Q(s_axi_rdata[17]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[18]),
        .Q(s_axi_rdata[18]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[19]),
        .Q(s_axi_rdata[19]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[1]),
        .Q(s_axi_rdata[1]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[20]),
        .Q(s_axi_rdata[20]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[21]),
        .Q(s_axi_rdata[21]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[22]),
        .Q(s_axi_rdata[22]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[23]),
        .Q(s_axi_rdata[23]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[24]),
        .Q(s_axi_rdata[24]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[25]),
        .Q(s_axi_rdata[25]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[26]),
        .Q(s_axi_rdata[26]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[27]),
        .Q(s_axi_rdata[27]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[28]),
        .Q(s_axi_rdata[28]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[29]),
        .Q(s_axi_rdata[29]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[2]),
        .Q(s_axi_rdata[2]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[30]),
        .Q(s_axi_rdata[30]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[31]),
        .Q(s_axi_rdata[31]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[3]),
        .Q(s_axi_rdata[3]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[4]),
        .Q(s_axi_rdata[4]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[5]),
        .Q(s_axi_rdata[5]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[6]),
        .Q(s_axi_rdata[6]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[7]),
        .Q(s_axi_rdata[7]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[8]),
        .Q(s_axi_rdata[8]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[9]),
        .Q(s_axi_rdata[9]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7040)) 
    up_axi_rvalid_int_i_1
       (.I0(s_axi_rready),
        .I1(up_axi_rvalid_int_reg_0),
        .I2(s_axi_aresetn),
        .I3(up_rack_d),
        .O(up_axi_rvalid_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_rvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_rvalid_int_i_1_n_0),
        .Q(up_axi_rvalid_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h4)) 
    up_axi_wready_int_i_1
       (.I0(s_axi_wready),
        .I1(up_wack_s),
        .O(up_axi_wready_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_wready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_wready_int_i_1_n_0),
        .Q(s_axi_wready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \up_dma_dest_address[30]_i_1 
       (.I0(up_waddr[3]),
        .I1(up_dma_enable_tlen_reporting_i_2_n_0),
        .I2(up_waddr[8]),
        .I3(up_waddr[0]),
        .I4(\up_dma_dest_address[30]_i_2_n_0 ),
        .O(\up_waddr_int_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \up_dma_dest_address[30]_i_2 
       (.I0(up_waddr[5]),
        .I1(up_waddr[4]),
        .I2(up_wreq),
        .I3(up_waddr[2]),
        .I4(up_waddr[1]),
        .O(\up_dma_dest_address[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    up_dma_enable_tlen_reporting_i_1
       (.I0(up_waddr[3]),
        .I1(up_dma_enable_tlen_reporting_i_2_n_0),
        .I2(up_waddr[8]),
        .I3(up_waddr[0]),
        .I4(up_dma_enable_tlen_reporting_i_3_n_0),
        .O(up_dma_last));
  LUT2 #(
    .INIT(4'hE)) 
    up_dma_enable_tlen_reporting_i_2
       (.I0(up_waddr[7]),
        .I1(up_waddr[6]),
        .O(up_dma_enable_tlen_reporting_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    up_dma_enable_tlen_reporting_i_3
       (.I0(up_waddr[2]),
        .I1(up_wreq),
        .I2(up_waddr[1]),
        .I3(up_waddr[4]),
        .I4(up_waddr[5]),
        .O(up_dma_enable_tlen_reporting_i_3_n_0));
  LUT6 #(
    .INIT(64'h4444CC440000C000)) 
    up_dma_req_valid_i_1
       (.I0(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .I1(up_dma_req_valid_reg),
        .I2(Q[0]),
        .I3(ctrl_enable_i_2_n_0),
        .I4(up_dma_req_valid_i_3_n_0),
        .I5(up_dma_req_valid),
        .O(\up_wdata_int_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    up_dma_req_valid_i_3
       (.I0(ctrl_enable_i_3_n_0),
        .I1(up_waddr[1]),
        .I2(up_waddr[2]),
        .O(up_dma_req_valid_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \up_dma_src_address[30]_i_1 
       (.I0(up_waddr[3]),
        .I1(up_dma_enable_tlen_reporting_i_2_n_0),
        .I2(up_waddr[8]),
        .I3(up_waddr[0]),
        .I4(\up_dma_dest_address[30]_i_2_n_0 ),
        .O(\up_waddr_int_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \up_dma_x_length[23]_i_1 
       (.I0(up_waddr[3]),
        .I1(up_dma_enable_tlen_reporting_i_2_n_0),
        .I2(up_waddr[8]),
        .I3(up_waddr[0]),
        .I4(\up_dma_x_length[23]_i_2_n_0 ),
        .O(\up_waddr_int_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \up_dma_x_length[23]_i_2 
       (.I0(up_wreq),
        .I1(up_waddr[1]),
        .I2(up_waddr[4]),
        .I3(up_waddr[5]),
        .I4(up_waddr[2]),
        .O(\up_dma_x_length[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \up_irq_mask[1]_i_1 
       (.I0(\up_irq_mask[1]_i_2_n_0 ),
        .I1(ctrl_enable_i_3_n_0),
        .I2(up_waddr[2]),
        .I3(up_waddr[1]),
        .I4(up_waddr[0]),
        .O(\up_waddr_int_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \up_irq_mask[1]_i_2 
       (.I0(up_dma_enable_tlen_reporting_i_2_n_0),
        .I1(up_wreq),
        .I2(up_waddr[8]),
        .I3(up_waddr[5]),
        .O(\up_irq_mask[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \up_irq_source[0]_i_1 
       (.I0(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .I1(Q[0]),
        .I2(\up_irq_source[1]_i_2_n_0 ),
        .I3(\up_irq_mask[1]_i_2_n_0 ),
        .I4(\up_irq_source_reg[1] [0]),
        .O(\up_wdata_int_reg[1]_0 [0]));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \up_irq_source[1]_i_1 
       (.I0(up_eot),
        .I1(Q[1]),
        .I2(\up_irq_source[1]_i_2_n_0 ),
        .I3(\up_irq_mask[1]_i_2_n_0 ),
        .I4(\up_irq_source_reg[1] [1]),
        .O(\up_wdata_int_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \up_irq_source[1]_i_2 
       (.I0(up_waddr[0]),
        .I1(up_waddr[1]),
        .I2(up_waddr[2]),
        .I3(ctrl_enable_i_3_n_0),
        .O(\up_irq_source[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    up_rack_d_i_1
       (.I0(p_0_in6_in),
        .I1(\up_rcount_reg_n_0_[0] ),
        .I2(\up_rcount_reg_n_0_[1] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[3] ),
        .I5(up_rack),
        .O(up_rack_s));
  FDRE #(
    .INIT(1'b0)) 
    up_rack_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rack_s),
        .Q(up_rack_d),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[0]),
        .Q(up_raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[1]),
        .Q(\up_raddr_int_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[2]),
        .Q(\up_raddr_int_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[3]),
        .Q(\up_raddr_int_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[4]),
        .Q(\up_raddr_int_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[5]),
        .Q(up_raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[6]),
        .Q(up_raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[7]),
        .Q(up_raddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[8]),
        .Q(up_raddr[8]),
        .R(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \up_rcount[0]_i_1 
       (.I0(up_rack),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .O(\up_rcount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    \up_rcount[1]_i_1 
       (.I0(up_rack),
        .I1(\up_rcount_reg_n_0_[0] ),
        .I2(\up_rcount_reg_n_0_[1] ),
        .I3(p_0_in6_in),
        .O(\up_rcount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00002888)) 
    \up_rcount[2]_i_1 
       (.I0(p_0_in6_in),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(\up_rcount_reg_n_0_[1] ),
        .I3(\up_rcount_reg_n_0_[0] ),
        .I4(up_rack_s),
        .O(\up_rcount[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0440404040404040)) 
    \up_rcount[3]_i_1 
       (.I0(up_rack),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[3] ),
        .I3(\up_rcount_reg_n_0_[0] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[2] ),
        .O(\up_rcount[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rcount[4]_i_1 
       (.I0(p_0_in6_in),
        .I1(up_rreq),
        .O(\up_rcount[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \up_rcount[4]_i_2 
       (.I0(up_rack_s),
        .O(\up_rcount[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[0]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[1]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[2]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[3]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[4]_i_2_n_0 ),
        .Q(p_0_in6_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    \up_rdata[0]_i_1 
       (.I0(\up_rdata[0]_i_2_n_0 ),
        .I1(\up_rdata[30]_i_3_n_0 ),
        .I2(\up_rdata[0]_i_3_n_0 ),
        .I3(\up_rdata[30]_i_2_n_0 ),
        .I4(\up_rdata_reg[0] ),
        .I5(\up_rdata[0]_i_5_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h3FEC0FEC)) 
    \up_rdata[0]_i_2 
       (.I0(\up_rdata_reg[1]_0 [0]),
        .I1(\up_raddr_int_reg[1]_0 ),
        .I2(\up_raddr_int_reg[2]_0 ),
        .I3(\up_rdata[30]_i_2_n_0 ),
        .I4(\up_rdata_reg[31] [0]),
        .O(\up_rdata[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hF2020A0A)) 
    \up_rdata[0]_i_3 
       (.I0(\up_irq_source_reg[1] [0]),
        .I1(\up_rdata_reg[1]_0 [0]),
        .I2(\up_raddr_int_reg[2]_0 ),
        .I3(ctrl_enable),
        .I4(\up_raddr_int_reg[1]_0 ),
        .O(\up_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEAA)) 
    \up_rdata[0]_i_5 
       (.I0(\up_rdata[31]_i_13_n_0 ),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_rdata_reg[0]_0 ),
        .I3(up_raddr[0]),
        .I4(\up_rdata[0]_i_7_n_0 ),
        .I5(up_raddr[5]),
        .O(\up_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBB8BBBBBBBBBBBBB)) 
    \up_rdata[0]_i_7 
       (.I0(\up_rdata[0]_i_8_n_0 ),
        .I1(\up_raddr_int_reg[4]_0 [0]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [2]),
        .I4(\up_rdata[1]_i_5_0 [19]),
        .I5(\up_raddr_int_reg[4]_0 [1]),
        .O(\up_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFB0B0FAFFB5B5)) 
    \up_rdata[0]_i_8 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(data5[0]),
        .I2(\up_raddr_int_reg[4]_0 [2]),
        .I3(\up_rdata[23]_i_4_0 [0]),
        .I4(\up_raddr_int_reg[4]_0 [3]),
        .I5(up_dma_req_valid),
        .O(\up_rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000000F8)) 
    \up_rdata[10]_i_1 
       (.I0(\up_rdata[10]_i_2_n_0 ),
        .I1(\up_rdata[19]_i_4_n_0 ),
        .I2(\up_rdata_reg[10] ),
        .I3(\up_rdata[30]_i_2_n_0 ),
        .I4(\up_rdata[30]_i_3_n_0 ),
        .I5(\up_rdata[10]_i_4_n_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h44F4)) 
    \up_rdata[10]_i_2 
       (.I0(\up_rdata[10]_i_5_n_0 ),
        .I1(\up_rdata_reg[10]_0 ),
        .I2(\up_rdata[1]_i_5_0 [7]),
        .I3(\up_raddr_int_reg[0]_1 ),
        .O(\up_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h008CC0F00080C0F0)) 
    \up_rdata[10]_i_4 
       (.I0(\up_rdata_reg[31] [10]),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata[30]_i_3_n_0 ),
        .I3(\up_raddr_int_reg[1]_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .I5(m_dest_axi_awaddr[6]),
        .O(\up_rdata[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[10]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [10]),
        .I3(up_raddr[0]),
        .O(\up_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h11F111F1FFFF11F1)) 
    \up_rdata[11]_i_1 
       (.I0(\up_rdata[11]_i_2_n_0 ),
        .I1(\up_rdata[19]_i_5_n_0 ),
        .I2(\up_rdata_reg[31] [11]),
        .I3(\up_rdata[27]_i_5_n_0 ),
        .I4(m_dest_axi_awaddr[7]),
        .I5(\up_rdata[17]_i_3_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF0FF7070F0FF7F7F)) 
    \up_rdata[11]_i_2 
       (.I0(\up_rdata[11]_i_3_n_0 ),
        .I1(\up_rdata[14]_i_3_n_0 ),
        .I2(\up_raddr_int_reg[2]_0 ),
        .I3(dbg_status[4]),
        .I4(\up_raddr_int_reg[1]_0 ),
        .I5(dbg_ids0[4]),
        .O(\up_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h45504050FFFFFFFF)) 
    \up_rdata[11]_i_3 
       (.I0(\up_rdata[11]_i_4_n_0 ),
        .I1(\up_rdata_reg[30] [4]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_rdata_reg[30] [9]),
        .I5(\up_rdata[11]_i_5_n_0 ),
        .O(\up_rdata[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[11]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [11]),
        .I3(up_raddr[0]),
        .O(\up_rdata[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \up_rdata[11]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(up_raddr[0]),
        .I4(\up_rdata[1]_i_5_0 [8]),
        .O(\up_rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00800050008F0050)) 
    \up_rdata[12]_i_1 
       (.I0(\up_rdata[30]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [12]),
        .I2(\up_rdata[30]_i_3_n_0 ),
        .I3(\up_raddr_int_reg[1]_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .I5(\up_rdata[12]_i_2_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0000FFFF45FF45FF)) 
    \up_rdata[12]_i_2 
       (.I0(\up_rdata[12]_i_3_n_0 ),
        .I1(\up_raddr_int_reg[0]_1 ),
        .I2(\up_rdata[1]_i_5_0 [9]),
        .I3(\up_rdata[14]_i_3_n_0 ),
        .I4(m_dest_axi_awaddr[8]),
        .I5(\up_rdata[30]_i_2_n_0 ),
        .O(\up_rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F838)) 
    \up_rdata[12]_i_3 
       (.I0(\up_rdata_reg[30] [10]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(\up_rdata_reg[23] [0]),
        .I4(\up_rdata[12]_i_4_n_0 ),
        .O(\up_rdata[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[12]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [12]),
        .I3(up_raddr[0]),
        .O(\up_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \up_rdata[13]_i_1 
       (.I0(\up_raddr_int_reg[2]_0 ),
        .I1(\up_raddr_int_reg[1]_0 ),
        .I2(\up_rdata[13]_i_2_n_0 ),
        .I3(\up_rdata[30]_i_3_n_0 ),
        .I4(\up_rdata[27]_i_5_n_0 ),
        .I5(\up_rdata_reg[31] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hB888B8B8B888B888)) 
    \up_rdata[13]_i_2 
       (.I0(m_dest_axi_awaddr[9]),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata[14]_i_3_n_0 ),
        .I3(\up_rdata[13]_i_3_n_0 ),
        .I4(\up_raddr_int_reg[0]_1 ),
        .I5(\up_rdata[1]_i_5_0 [10]),
        .O(\up_rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F838)) 
    \up_rdata[13]_i_3 
       (.I0(\up_rdata_reg[30] [11]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(\up_rdata_reg[23] [1]),
        .I4(\up_rdata[13]_i_4_n_0 ),
        .O(\up_rdata[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[13]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [13]),
        .I3(up_raddr[0]),
        .O(\up_rdata[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \up_rdata[14]_i_1 
       (.I0(\up_rdata[14]_i_2_n_0 ),
        .I1(\up_rdata[14]_i_3_n_1 ),
        .I2(\up_rdata_reg[14] ),
        .I3(m_dest_axi_awaddr[10]),
        .I4(\up_rdata[17]_i_3_n_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h000A8000)) 
    \up_rdata[14]_i_2 
       (.I0(\up_rdata[30]_i_3_n_0 ),
        .I1(\up_rdata_reg[31] [14]),
        .I2(\up_rdata[30]_i_2_n_0 ),
        .I3(\up_raddr_int_reg[2]_0 ),
        .I4(\up_raddr_int_reg[1]_0 ),
        .O(\up_rdata[14]_i_2_n_0 ));
  LUT6_2 #(
    .INIT(64'h0000000000000010)) 
    \up_rdata[14]_i_3 
       (.I0(\up_raddr_int_reg[4]_0 [2]),
        .I1(up_raddr[5]),
        .I2(up_raddr[8]),
        .I3(up_raddr[6]),
        .I4(up_raddr[7]),
        .I5(\up_rdata[19]_i_5_n_0 ),
        .O5(\up_rdata[14]_i_3_n_0 ),
        .O6(\up_rdata[14]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[14]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [14]),
        .I3(up_raddr[0]),
        .O(\up_raddr_int_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
    \up_rdata[15]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(m_dest_axi_awaddr[11]),
        .I2(\up_rdata[21]_i_2_n_0 ),
        .I3(\up_rdata[15]_i_3_n_0 ),
        .I4(\up_rdata[14]_i_3_n_0 ),
        .I5(\up_rdata[19]_i_5_n_0 ),
        .O(\address_reg[11] ));
  LUT6 #(
    .INIT(64'h0800080808000800)) 
    \up_rdata[15]_i_2 
       (.I0(\up_rdata_reg[31] [15]),
        .I1(\up_rdata[31]_i_12_n_0 ),
        .I2(\up_rdata[30]_i_6_n_0 ),
        .I3(\up_rdata[31]_i_10_n_0 ),
        .I4(\up_rdata[31]_i_9_n_0 ),
        .I5(\up_rdata[31]_i_8_n_0 ),
        .O(\up_rdata[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \up_rdata[15]_i_3 
       (.I0(\up_rdata[15]_i_4_n_0 ),
        .I1(\up_rdata_reg[15] ),
        .I2(\up_rdata[1]_i_5_0 [11]),
        .I3(\up_raddr_int_reg[0]_1 ),
        .O(\up_rdata[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[15]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [15]),
        .I3(up_raddr[0]),
        .O(\up_rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10551010)) 
    \up_rdata[16]_i_1 
       (.I0(\up_rdata[19]_i_5_n_0 ),
        .I1(\up_rdata[19]_i_2_n_0 ),
        .I2(dbg_ids0[5]),
        .I3(\up_rdata_reg[16] ),
        .I4(\up_rdata[19]_i_4_n_0 ),
        .I5(\up_rdata[16]_i_3_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h008C300000803000)) 
    \up_rdata[16]_i_3 
       (.I0(\up_rdata_reg[31] [16]),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata[30]_i_3_n_0 ),
        .I3(\up_raddr_int_reg[1]_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .I5(m_dest_axi_awaddr[12]),
        .O(\up_rdata[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[16]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [16]),
        .I3(up_raddr[0]),
        .O(\up_raddr_int_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \up_rdata[17]_i_1 
       (.I0(\up_rdata[17]_i_2_n_0 ),
        .I1(m_dest_axi_awaddr[13]),
        .I2(\up_rdata[17]_i_3_n_0 ),
        .I3(\up_rdata_reg[31] [17]),
        .I4(\up_rdata[27]_i_5_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h0504000400040004)) 
    \up_rdata[17]_i_2 
       (.I0(\up_rdata[19]_i_5_n_0 ),
        .I1(dbg_ids0[6]),
        .I2(\up_raddr_int_reg[1]_0 ),
        .I3(\up_raddr_int_reg[2]_0 ),
        .I4(\up_rdata[14]_i_3_n_0 ),
        .I5(\up_rdata[17]_i_4_n_0 ),
        .O(\up_rdata[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \up_rdata[17]_i_3 
       (.I0(\up_rdata[30]_i_2_n_0 ),
        .I1(\up_rdata[30]_i_3_n_0 ),
        .I2(\up_raddr_int_reg[1]_0 ),
        .I3(\up_raddr_int_reg[2]_0 ),
        .O(\up_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h45504050FFFFFFFF)) 
    \up_rdata[17]_i_4 
       (.I0(\up_rdata[17]_i_5_n_0 ),
        .I1(\up_rdata_reg[23] [2]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_rdata_reg[30] [12]),
        .I5(\up_rdata[17]_i_6_n_0 ),
        .O(\up_rdata[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[17]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [17]),
        .I3(up_raddr[0]),
        .O(\up_rdata[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \up_rdata[17]_i_6 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(up_raddr[0]),
        .I4(\up_rdata[1]_i_5_0 [12]),
        .O(\up_rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBAFFBAAABAFFBA)) 
    \up_rdata[18]_i_1 
       (.I0(\up_rdata[18]_i_2_n_0 ),
        .I1(\up_rdata[22]_i_3_n_0 ),
        .I2(m_dest_axi_awaddr[14]),
        .I3(\up_rdata[30]_i_3_n_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .I5(\up_rdata_reg[31] [18]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h0101050100000400)) 
    \up_rdata[18]_i_2 
       (.I0(\up_rdata[19]_i_5_n_0 ),
        .I1(\up_raddr_int_reg[2]_0 ),
        .I2(\up_raddr_int_reg[1]_0 ),
        .I3(\up_rdata[14]_i_3_n_0 ),
        .I4(\up_rdata[18]_i_3_n_0 ),
        .I5(\up_rdata_reg[19] [0]),
        .O(\up_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A8888AA8AAA88AA)) 
    \up_rdata[18]_i_3 
       (.I0(\up_rdata[18]_i_4_n_0 ),
        .I1(\up_rdata[18]_i_5_n_0 ),
        .I2(\up_rdata_reg[23] [3]),
        .I3(\up_raddr_int_reg[4]_0 [0]),
        .I4(\up_raddr_int_reg[4]_0 [1]),
        .I5(\up_rdata_reg[30] [13]),
        .O(\up_rdata[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \up_rdata[18]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(up_raddr[0]),
        .I4(\up_rdata[1]_i_5_0 [13]),
        .O(\up_rdata[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[18]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [18]),
        .I3(up_raddr[0]),
        .O(\up_rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002F22)) 
    \up_rdata[19]_i_1 
       (.I0(\up_rdata_reg[19] [1]),
        .I1(\up_rdata[19]_i_2_n_0 ),
        .I2(\up_rdata[19]_i_3_n_0 ),
        .I3(\up_rdata[19]_i_4_n_0 ),
        .I4(\up_rdata[19]_i_5_n_0 ),
        .I5(\up_rdata[19]_i_6_n_0 ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[19]_i_2 
       (.I0(\up_raddr_int_reg[2]_0 ),
        .I1(\up_raddr_int_reg[1]_0 ),
        .O(\up_rdata[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \up_rdata[19]_i_3 
       (.I0(\up_raddr_int_reg[0]_1 ),
        .I1(\up_rdata[1]_i_5_0 [14]),
        .I2(\up_rdata[19]_i_7_n_0 ),
        .I3(\up_rdata_reg[19]_0 ),
        .O(\up_rdata[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \up_rdata[19]_i_4 
       (.I0(\up_rdata[14]_i_3_n_0 ),
        .I1(\up_raddr_int_reg[1]_0 ),
        .I2(\up_raddr_int_reg[2]_0 ),
        .O(\up_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F040F0F0F040F04)) 
    \up_rdata[19]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [3]),
        .I1(\up_rdata[31]_i_12_n_0 ),
        .I2(\up_rdata[31]_i_11_n_0 ),
        .I3(\up_rdata[31]_i_10_n_0 ),
        .I4(\up_rdata[31]_i_9_n_0 ),
        .I5(\up_rdata[31]_i_8_n_0 ),
        .O(\up_rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000CCB80000CC)) 
    \up_rdata[19]_i_6 
       (.I0(\up_rdata_reg[31] [19]),
        .I1(\up_rdata[30]_i_3_n_0 ),
        .I2(m_dest_axi_awaddr[15]),
        .I3(\up_rdata[30]_i_2_n_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .I5(\up_raddr_int_reg[1]_0 ),
        .O(\up_rdata[19]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[19]_i_7 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [19]),
        .I3(up_raddr[0]),
        .O(\up_rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B8BBB8BB)) 
    \up_rdata[1]_i_1 
       (.I0(\up_rdata[1]_i_2_n_0 ),
        .I1(\up_rdata[30]_i_3_n_0 ),
        .I2(\up_rdata[1]_i_3_n_0 ),
        .I3(\up_rdata[30]_i_2_n_0 ),
        .I4(\up_rdata_reg[1] ),
        .I5(\up_rdata[1]_i_5_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h08083C30)) 
    \up_rdata[1]_i_2 
       (.I0(\up_rdata_reg[31] [1]),
        .I1(\up_raddr_int_reg[2]_0 ),
        .I2(\up_raddr_int_reg[1]_0 ),
        .I3(\up_rdata_reg[1]_0 [1]),
        .I4(\up_rdata[30]_i_2_n_0 ),
        .O(\up_rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hF2020A0A)) 
    \up_rdata[1]_i_3 
       (.I0(\up_irq_source_reg[1] [1]),
        .I1(\up_rdata_reg[1]_0 [1]),
        .I2(\up_raddr_int_reg[2]_0 ),
        .I3(ctrl_pause),
        .I4(\up_raddr_int_reg[1]_0 ),
        .O(\up_rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    \up_rdata[1]_i_5 
       (.I0(\up_rdata[31]_i_13_n_0 ),
        .I1(\up_rdata[1]_i_6_n_0 ),
        .I2(\up_rdata[1]_i_7_n_0 ),
        .I3(\up_rdata[1]_i_8_n_0 ),
        .I4(up_raddr[5]),
        .O(\up_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDFDFFFFFFFDFF)) 
    \up_rdata[1]_i_6 
       (.I0(up_raddr[0]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_rdata[26]_i_6_n_0 ),
        .I3(\up_rdata[1]_i_5_1 ),
        .I4(\up_raddr_int_reg[4]_0 [0]),
        .I5(\up_rdata[1]_i_5_2 ),
        .O(\up_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF5F1F5F5F5F5F5F5)) 
    \up_rdata[1]_i_7 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(\up_rdata[1]_i_5_0 [20]),
        .I2(up_raddr[0]),
        .I3(\up_raddr_int_reg[4]_0 [2]),
        .I4(\up_raddr_int_reg[4]_0 [1]),
        .I5(\up_raddr_int_reg[4]_0 [3]),
        .O(\up_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000F0CA0FFFFFFFF)) 
    \up_rdata[1]_i_8 
       (.I0(\up_rdata[23]_i_4_0 [1]),
        .I1(data5[1]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [2]),
        .I4(\up_raddr_int_reg[4]_0 [1]),
        .I5(\up_raddr_int_reg[4]_0 [0]),
        .O(\up_rdata[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEEFEAAAA)) 
    \up_rdata[20]_i_1 
       (.I0(\up_rdata[20]_i_2_n_0 ),
        .I1(\up_rdata[20]_i_3_n_0 ),
        .I2(\up_rdata[1]_i_5_0 [15]),
        .I3(\up_raddr_int_reg[0]_1 ),
        .I4(\up_rdata[14]_i_3_n_1 ),
        .O(\fifo.sync_clocks.data_reg[20] ));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \up_rdata[20]_i_2 
       (.I0(\up_rdata_reg[31] [20]),
        .I1(\up_raddr_int_reg[2]_0 ),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_rdata[30]_i_3_n_0 ),
        .I4(\up_rdata[30]_i_2_n_0 ),
        .I5(m_dest_axi_awaddr[16]),
        .O(\up_rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F838)) 
    \up_rdata[20]_i_3 
       (.I0(\up_rdata_reg[30] [14]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(\up_rdata_reg[23] [4]),
        .I4(\up_rdata[20]_i_4_n_0 ),
        .O(\up_rdata[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[20]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [20]),
        .I3(up_raddr[0]),
        .O(\up_rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2FFF2F2F2)) 
    \up_rdata[21]_i_1 
       (.I0(m_dest_axi_awaddr[17]),
        .I1(\up_rdata[21]_i_2_n_0 ),
        .I2(\up_rdata[21]_i_3_n_0 ),
        .I3(\up_rdata[21]_i_4_n_0 ),
        .I4(\up_rdata[14]_i_3_n_0 ),
        .I5(\up_rdata[19]_i_5_n_0 ),
        .O(\address_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFFFBAFFFFFFFF)) 
    \up_rdata[21]_i_2 
       (.I0(\up_rdata[31]_i_10_n_0 ),
        .I1(\up_rdata[31]_i_9_n_0 ),
        .I2(\up_rdata[31]_i_8_n_0 ),
        .I3(\up_raddr_int_reg[4]_0 [3]),
        .I4(\up_rdata[31]_i_11_n_0 ),
        .I5(\up_rdata[31]_i_12_n_0 ),
        .O(\up_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800080808000800)) 
    \up_rdata[21]_i_3 
       (.I0(\up_rdata_reg[31] [21]),
        .I1(\up_rdata[31]_i_12_n_0 ),
        .I2(\up_rdata[30]_i_6_n_0 ),
        .I3(\up_rdata[31]_i_10_n_0 ),
        .I4(\up_rdata[31]_i_9_n_0 ),
        .I5(\up_rdata[31]_i_8_n_0 ),
        .O(\up_rdata[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h44F4)) 
    \up_rdata[21]_i_4 
       (.I0(\up_rdata[21]_i_6_n_0 ),
        .I1(\up_rdata_reg[21] ),
        .I2(\up_rdata[1]_i_5_0 [16]),
        .I3(\up_raddr_int_reg[0]_1 ),
        .O(\up_rdata[21]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFF9B)) 
    \up_rdata[21]_i_6 
       (.I0(\up_raddr_int_reg[4]_0 [3]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_rdata[23]_i_4_0 [21]),
        .I3(up_raddr[0]),
        .O(\up_rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBAFFBAFFBAFFBA00)) 
    \up_rdata[22]_i_1 
       (.I0(\up_rdata[22]_i_2_n_0 ),
        .I1(\up_rdata[22]_i_3_n_0 ),
        .I2(\up_rdata_reg[31] [22]),
        .I3(\up_rdata[30]_i_3_n_0 ),
        .I4(\up_rdata[22]_i_4_n_0 ),
        .I5(\up_rdata[22]_i_5_n_0 ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \up_rdata[22]_i_2 
       (.I0(\up_raddr_int_reg[1]_0 ),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_raddr_int_reg[2]_0 ),
        .O(\up_rdata[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \up_rdata[22]_i_3 
       (.I0(\up_raddr_int_reg[1]_0 ),
        .I1(\up_raddr_int_reg[2]_0 ),
        .I2(\up_rdata[30]_i_2_n_0 ),
        .O(\up_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1000101010001000)) 
    \up_rdata[22]_i_4 
       (.I0(\up_rdata[30]_i_2_n_0 ),
        .I1(\up_rdata[30]_i_3_n_0 ),
        .I2(\up_rdata[14]_i_3_n_0 ),
        .I3(\up_rdata[22]_i_6_n_0 ),
        .I4(\up_raddr_int_reg[0]_1 ),
        .I5(\up_rdata[1]_i_5_0 [17]),
        .O(\up_rdata[22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \up_rdata[22]_i_5 
       (.I0(\up_rdata[30]_i_2_n_0 ),
        .I1(\up_raddr_int_reg[2]_0 ),
        .I2(\up_raddr_int_reg[1]_0 ),
        .I3(m_dest_axi_awaddr[18]),
        .O(\up_rdata[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000F838)) 
    \up_rdata[22]_i_6 
       (.I0(\up_rdata_reg[30] [15]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(\up_rdata_reg[23] [5]),
        .I4(\up_rdata[22]_i_7_n_0 ),
        .O(\up_rdata[22]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[22]_i_7 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [22]),
        .I3(up_raddr[0]),
        .O(\up_rdata[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \up_rdata[23]_i_1 
       (.I0(up_rreq),
        .I1(\up_raddr_int_reg[1]_0 ),
        .I2(\up_raddr_int_reg[2]_0 ),
        .O(up_rreq_int_reg_0));
  LUT5 #(
    .INIT(32'hEAEAEEEA)) 
    \up_rdata[23]_i_2 
       (.I0(\up_rdata[23]_i_3_n_0 ),
        .I1(\up_rdata[14]_i_3_n_1 ),
        .I2(\up_rdata[23]_i_4_n_0 ),
        .I3(\up_rdata[1]_i_5_0 [18]),
        .I4(\up_raddr_int_reg[0]_1 ),
        .O(\fifo.sync_clocks.data_reg[23] ));
  LUT6 #(
    .INIT(64'h80FF808080808080)) 
    \up_rdata[23]_i_3 
       (.I0(\up_rdata_reg[31] [23]),
        .I1(\up_raddr_int_reg[2]_0 ),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_rdata[30]_i_3_n_0 ),
        .I4(\up_rdata[30]_i_2_n_0 ),
        .I5(m_dest_axi_awaddr[19]),
        .O(\up_rdata[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000F838)) 
    \up_rdata[23]_i_4 
       (.I0(\up_rdata_reg[30] [16]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(\up_rdata_reg[23] [6]),
        .I4(\up_rdata[23]_i_6_n_0 ),
        .O(\up_rdata[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \up_rdata[23]_i_5 
       (.I0(up_raddr[0]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [0]),
        .O(\up_raddr_int_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[23]_i_6 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [23]),
        .I3(up_raddr[0]),
        .O(\up_rdata[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \up_rdata[24]_i_1 
       (.I0(\up_rdata[24]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [24]),
        .I2(\up_rdata[27]_i_5_n_0 ),
        .I3(\up_rdata[27]_i_4_n_0 ),
        .I4(\up_rdata[24]_i_3_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h000C000200000002)) 
    \up_rdata[24]_i_2 
       (.I0(dbg_ids0[7]),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata[30]_i_3_n_0 ),
        .I3(\up_raddr_int_reg[1]_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .I5(m_dest_axi_awaddr[20]),
        .O(\up_rdata[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7477)) 
    \up_rdata[24]_i_3 
       (.I0(dbg_ids1[0]),
        .I1(\up_raddr_int_reg[1]_0 ),
        .I2(\up_rdata[27]_i_6_n_0 ),
        .I3(\up_rdata_reg[30] [17]),
        .O(\up_rdata[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \up_rdata[25]_i_1 
       (.I0(\up_rdata[25]_i_2_n_0 ),
        .I1(\up_rdata[27]_i_4_n_0 ),
        .I2(\up_rdata[25]_i_3_n_0 ),
        .I3(\up_rdata_reg[31] [25]),
        .I4(\up_rdata[27]_i_5_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h000C000200000002)) 
    \up_rdata[25]_i_2 
       (.I0(dbg_ids0[8]),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata[30]_i_3_n_0 ),
        .I3(\up_raddr_int_reg[1]_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .I5(m_dest_axi_awaddr[21]),
        .O(\up_rdata[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7477)) 
    \up_rdata[25]_i_3 
       (.I0(dbg_ids1[1]),
        .I1(\up_raddr_int_reg[1]_0 ),
        .I2(\up_rdata[27]_i_6_n_0 ),
        .I3(\up_rdata_reg[30] [18]),
        .O(\up_rdata[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \up_rdata[26]_i_1 
       (.I0(\up_rdata[26]_i_2_n_0 ),
        .I1(\up_rdata[30]_i_3_n_0 ),
        .I2(\up_rdata[26]_i_3_n_0 ),
        .I3(\up_rdata[30]_i_2_n_0 ),
        .I4(\up_rdata[26]_i_4_n_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h4202)) 
    \up_rdata[26]_i_2 
       (.I0(\up_raddr_int_reg[1]_0 ),
        .I1(\up_raddr_int_reg[2]_0 ),
        .I2(\up_rdata[30]_i_2_n_0 ),
        .I3(\up_rdata_reg[31] [26]),
        .O(\up_rdata[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_rdata[26]_i_3 
       (.I0(\up_raddr_int_reg[2]_0 ),
        .I1(m_dest_axi_awaddr[22]),
        .I2(\up_raddr_int_reg[1]_0 ),
        .O(\up_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF100F10011FF1100)) 
    \up_rdata[26]_i_4 
       (.I0(\up_rdata[26]_i_5_n_0 ),
        .I1(\up_rdata[31]_i_13_n_0 ),
        .I2(dbg_ids1[2]),
        .I3(\up_raddr_int_reg[2]_0 ),
        .I4(dbg_ids0[9]),
        .I5(\up_raddr_int_reg[1]_0 ),
        .O(\up_rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \up_rdata[26]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(up_raddr[5]),
        .I3(up_raddr[0]),
        .I4(\up_rdata_reg[30] [19]),
        .I5(\up_rdata[26]_i_6_n_0 ),
        .O(\up_rdata[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[26]_i_6 
       (.I0(\up_raddr_int_reg[4]_0 [2]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .O(\up_rdata[26]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAFFEA)) 
    \up_rdata[27]_i_1 
       (.I0(\up_rdata[27]_i_2_n_0 ),
        .I1(\up_rdata[27]_i_3_n_0 ),
        .I2(\up_rdata[27]_i_4_n_0 ),
        .I3(\up_rdata_reg[31] [27]),
        .I4(\up_rdata[27]_i_5_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h000C000200000002)) 
    \up_rdata[27]_i_2 
       (.I0(dbg_ids0[10]),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata[30]_i_3_n_0 ),
        .I3(\up_raddr_int_reg[1]_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .I5(m_dest_axi_awaddr[23]),
        .O(\up_rdata[27]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \up_rdata[27]_i_3 
       (.I0(dbg_ids1[3]),
        .I1(\up_raddr_int_reg[1]_0 ),
        .I2(\up_rdata_reg[30] [20]),
        .I3(\up_rdata[27]_i_6_n_0 ),
        .O(\up_rdata[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \up_rdata[27]_i_4 
       (.I0(\up_raddr_int_reg[2]_0 ),
        .I1(\up_rdata[30]_i_3_n_0 ),
        .I2(\up_rdata[30]_i_2_n_0 ),
        .O(\up_rdata[27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \up_rdata[27]_i_5 
       (.I0(\up_raddr_int_reg[1]_0 ),
        .I1(\up_raddr_int_reg[2]_0 ),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .O(\up_rdata[27]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \up_rdata[27]_i_6 
       (.I0(\up_rdata[14]_i_3_n_0 ),
        .I1(up_raddr[0]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [0]),
        .I4(\up_raddr_int_reg[4]_0 [1]),
        .O(\up_rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F00010001000100)) 
    \up_rdata[28]_i_1 
       (.I0(\up_rdata[28]_i_2_n_0 ),
        .I1(\up_rdata[30]_i_3_n_0 ),
        .I2(\up_raddr_int_reg[1]_0 ),
        .I3(\up_raddr_int_reg[2]_0 ),
        .I4(\up_rdata[31]_i_3_n_0 ),
        .I5(\up_rdata_reg[31] [28]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h7F7F007F7F7FFF7F)) 
    \up_rdata[28]_i_2 
       (.I0(\up_rdata_reg[30] [21]),
        .I1(\up_rdata[30]_i_5_n_0 ),
        .I2(\up_rdata[14]_i_3_n_0 ),
        .I3(\up_rdata[31]_i_12_n_0 ),
        .I4(\up_rdata[30]_i_6_n_0 ),
        .I5(m_dest_axi_awaddr[24]),
        .O(\up_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0F00010001000100)) 
    \up_rdata[29]_i_1 
       (.I0(\up_rdata[29]_i_2_n_0 ),
        .I1(\up_rdata[30]_i_3_n_0 ),
        .I2(\up_raddr_int_reg[1]_0 ),
        .I3(\up_raddr_int_reg[2]_0 ),
        .I4(\up_rdata[31]_i_3_n_0 ),
        .I5(\up_rdata_reg[31] [29]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h3FFF3FFF55553FFF)) 
    \up_rdata[29]_i_2 
       (.I0(m_dest_axi_awaddr[25]),
        .I1(\up_rdata_reg[30] [22]),
        .I2(\up_rdata[30]_i_5_n_0 ),
        .I3(\up_rdata[14]_i_3_n_0 ),
        .I4(\up_rdata[31]_i_12_n_0 ),
        .I5(\up_rdata[30]_i_6_n_0 ),
        .O(\up_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40401111000000FF)) 
    \up_rdata[2]_i_1 
       (.I0(\up_raddr_int_reg[1]_0 ),
        .I1(\up_raddr_int_reg[2]_0 ),
        .I2(\up_rdata_reg[31] [2]),
        .I3(\up_rdata[2]_i_2_n_0 ),
        .I4(\up_rdata[30]_i_2_n_0 ),
        .I5(\up_rdata[30]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h202FA0A0202FAFAF)) 
    \up_rdata[2]_i_2 
       (.I0(\up_rdata[2]_i_3_n_0 ),
        .I1(src_request_id[0]),
        .I2(\up_raddr_int_reg[2]_0 ),
        .I3(dbg_status[0]),
        .I4(\up_raddr_int_reg[1]_0 ),
        .I5(dbg_ids0[0]),
        .O(\up_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFDFFFDFFFFF)) 
    \up_rdata[2]_i_3 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(\up_rdata[31]_i_11_n_0 ),
        .I2(up_raddr[8]),
        .I3(up_raddr[5]),
        .I4(\up_rdata[2]_i_4_n_0 ),
        .I5(\up_rdata[2]_i_5_n_0 ),
        .O(\up_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000003032C20)) 
    \up_rdata[2]_i_4 
       (.I0(data5[2]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [2]),
        .I3(\up_rdata[23]_i_4_0 [2]),
        .I4(\up_raddr_int_reg[4]_0 [1]),
        .I5(up_raddr[0]),
        .O(\up_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \up_rdata[2]_i_5 
       (.I0(p_3_in),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[1]_i_5_0 [0]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(up_raddr[0]),
        .I5(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00803000008F3000)) 
    \up_rdata[30]_i_1 
       (.I0(\up_rdata_reg[31] [30]),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata[30]_i_3_n_0 ),
        .I3(\up_raddr_int_reg[1]_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .I5(\up_rdata[30]_i_4_n_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'h0002)) 
    \up_rdata[30]_i_2 
       (.I0(\up_rdata[31]_i_12_n_0 ),
        .I1(up_raddr[6]),
        .I2(up_raddr[7]),
        .I3(\up_raddr_int_reg[4]_0 [3]),
        .O(\up_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0019)) 
    \up_rdata[30]_i_3 
       (.I0(up_raddr[8]),
        .I1(\up_raddr_int_reg[4]_0 [2]),
        .I2(up_raddr[5]),
        .I3(\up_rdata[31]_i_9_n_0 ),
        .I4(\up_rdata[31]_i_10_n_0 ),
        .I5(\up_rdata[31]_i_11_n_0 ),
        .O(\up_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F007F7F7FFF7F)) 
    \up_rdata[30]_i_4 
       (.I0(\up_rdata_reg[30] [23]),
        .I1(\up_rdata[30]_i_5_n_0 ),
        .I2(\up_rdata[14]_i_3_n_0 ),
        .I3(\up_rdata[31]_i_12_n_0 ),
        .I4(\up_rdata[30]_i_6_n_0 ),
        .I5(m_dest_axi_awaddr[26]),
        .O(\up_rdata[30]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \up_rdata[30]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [0]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(up_raddr[0]),
        .O(\up_rdata[30]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rdata[30]_i_6 
       (.I0(\up_raddr_int_reg[4]_0 [3]),
        .I1(up_raddr[7]),
        .I2(up_raddr[6]),
        .O(\up_rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000808080FF)) 
    \up_rdata[31]_i_1 
       (.I0(\up_raddr_int_reg[2]_0 ),
        .I1(\up_rdata[31]_i_3_n_0 ),
        .I2(\up_rdata_reg[31] [31]),
        .I3(\up_rdata[31]_i_4_n_0 ),
        .I4(up_raddr[5]),
        .I5(\up_raddr_int_reg[1]_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h0200000100000003)) 
    \up_rdata[31]_i_10 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [2]),
        .I3(up_raddr[8]),
        .I4(up_raddr[5]),
        .I5(\up_raddr_int_reg[4]_0 [0]),
        .O(\up_rdata[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[31]_i_11 
       (.I0(up_raddr[6]),
        .I1(up_raddr[7]),
        .O(\up_rdata[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00480000C0001217)) 
    \up_rdata[31]_i_12 
       (.I0(up_raddr[0]),
        .I1(up_raddr[8]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(up_raddr[5]),
        .I4(\up_raddr_int_reg[4]_0 [1]),
        .I5(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[31]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \up_rdata[31]_i_13 
       (.I0(up_raddr[7]),
        .I1(up_raddr[6]),
        .I2(up_raddr[8]),
        .O(\up_rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \up_rdata[31]_i_14 
       (.I0(\up_raddr_int_reg[4]_0 [2]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(data5[4]),
        .I4(up_raddr[0]),
        .I5(\up_raddr_int_reg[4]_0 [3]),
        .O(\up_rdata[31]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE8)) 
    \up_rdata[31]_i_15 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(up_raddr[5]),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(up_raddr[8]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \up_rdata[31]_i_16 
       (.I0(up_raddr[0]),
        .I1(up_raddr[7]),
        .I2(up_raddr[6]),
        .O(\up_rdata[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \up_rdata[31]_i_17 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [2]),
        .I2(up_raddr[5]),
        .O(\up_rdata[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF666)) 
    \up_rdata[31]_i_18 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [2]),
        .I3(up_raddr[5]),
        .O(\up_rdata[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF0EFF0F0F0F0F0F0)) 
    \up_rdata[31]_i_19 
       (.I0(up_raddr[5]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [0]),
        .I4(up_raddr[0]),
        .I5(up_raddr[8]),
        .O(\up_rdata[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEFFEEFEEEFFEEEE)) 
    \up_rdata[31]_i_2 
       (.I0(\up_rdata[31]_i_6_n_0 ),
        .I1(\up_rdata[31]_i_7_n_0 ),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(up_raddr[8]),
        .I4(\up_raddr_int_reg[4]_0 [3]),
        .I5(\up_raddr_int_reg[4]_0 [0]),
        .O(\up_raddr_int_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h000000F200000000)) 
    \up_rdata[31]_i_3 
       (.I0(\up_rdata[31]_i_8_n_0 ),
        .I1(\up_rdata[31]_i_9_n_0 ),
        .I2(\up_rdata[31]_i_10_n_0 ),
        .I3(\up_raddr_int_reg[4]_0 [3]),
        .I4(\up_rdata[31]_i_11_n_0 ),
        .I5(\up_rdata[31]_i_12_n_0 ),
        .O(\up_rdata[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \up_rdata[31]_i_4 
       (.I0(\up_rdata[31]_i_13_n_0 ),
        .I1(\up_rdata[31]_i_14_n_0 ),
        .O(\up_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000444444F4)) 
    \up_rdata[31]_i_5 
       (.I0(\up_rdata[31]_i_15_n_0 ),
        .I1(\up_rdata[31]_i_16_n_0 ),
        .I2(\up_rdata[31]_i_17_n_0 ),
        .I3(\up_rdata[31]_i_13_n_0 ),
        .I4(\up_rdata[31]_i_18_n_0 ),
        .I5(\up_rdata[31]_i_19_n_0 ),
        .O(\up_raddr_int_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEFFCEFFCCFFEEBBE)) 
    \up_rdata[31]_i_6 
       (.I0(up_raddr[8]),
        .I1(up_raddr[5]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(up_raddr[0]),
        .I4(\up_raddr_int_reg[4]_0 [1]),
        .I5(\up_raddr_int_reg[4]_0 [3]),
        .O(\up_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF6CC)) 
    \up_rdata[31]_i_7 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(\up_raddr_int_reg[4]_0 [2]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(up_raddr[6]),
        .I5(up_raddr[7]),
        .O(\up_rdata[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h43)) 
    \up_rdata[31]_i_8 
       (.I0(up_raddr[5]),
        .I1(\up_raddr_int_reg[4]_0 [2]),
        .I2(up_raddr[8]),
        .O(\up_rdata[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFE)) 
    \up_rdata[31]_i_9 
       (.I0(\up_raddr_int_reg[4]_0 [3]),
        .I1(up_raddr[0]),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(\up_raddr_int_reg[4]_0 [0]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0011F011)) 
    \up_rdata[3]_i_1 
       (.I0(\up_rdata[3]_i_2_n_0 ),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [3]),
        .I3(\up_rdata[30]_i_3_n_0 ),
        .I4(\up_rdata[22]_i_3_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00FCFCFCFCFC5454)) 
    \up_rdata[3]_i_2 
       (.I0(dbg_ids0[1]),
        .I1(\up_rdata[31]_i_13_n_0 ),
        .I2(\up_rdata[3]_i_3_n_0 ),
        .I3(src_request_id[1]),
        .I4(\up_raddr_int_reg[1]_0 ),
        .I5(\up_raddr_int_reg[2]_0 ),
        .O(\up_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0EFFFFFFEEFFFF)) 
    \up_rdata[3]_i_3 
       (.I0(up_raddr[0]),
        .I1(\up_rdata[3]_i_4_n_0 ),
        .I2(\up_rdata[1]_i_5_0 [1]),
        .I3(up_raddr[5]),
        .I4(\up_raddr_int_reg[4]_0 [0]),
        .I5(\up_rdata[3]_i_5_n_0 ),
        .O(\up_rdata[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFAB5FFB5)) 
    \up_rdata[3]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_rdata[23]_i_4_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [2]),
        .I4(data5[3]),
        .O(\up_rdata[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \up_rdata[3]_i_5 
       (.I0(up_raddr[0]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00110011F0FFF011)) 
    \up_rdata[4]_i_1 
       (.I0(\up_rdata[4]_i_2_n_0 ),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata_reg[31] [4]),
        .I3(\up_rdata[30]_i_3_n_0 ),
        .I4(m_dest_axi_awaddr[0]),
        .I5(\up_rdata[22]_i_3_n_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFCF55FF)) 
    \up_rdata[4]_i_2 
       (.I0(dbg_status[1]),
        .I1(\up_rdata[4]_i_3_n_0 ),
        .I2(\up_rdata[14]_i_3_n_0 ),
        .I3(\up_raddr_int_reg[1]_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .O(\up_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A8888AA8AAA88AA)) 
    \up_rdata[4]_i_3 
       (.I0(\up_rdata[4]_i_4_n_0 ),
        .I1(\up_rdata[4]_i_5_n_0 ),
        .I2(\up_rdata_reg[30] [0]),
        .I3(\up_raddr_int_reg[4]_0 [0]),
        .I4(\up_raddr_int_reg[4]_0 [1]),
        .I5(\up_rdata_reg[30] [5]),
        .O(\up_rdata[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \up_rdata[4]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(up_raddr[0]),
        .I4(\up_rdata[1]_i_5_0 [2]),
        .O(\up_rdata[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[4]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [4]),
        .I3(up_raddr[0]),
        .O(\up_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00002F22)) 
    \up_rdata[5]_i_1 
       (.I0(dbg_status[2]),
        .I1(\up_rdata[6]_i_3_n_0 ),
        .I2(\up_rdata_reg[5] ),
        .I3(\up_rdata[19]_i_4_n_0 ),
        .I4(\up_rdata[19]_i_5_n_0 ),
        .I5(\up_rdata[5]_i_3_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h008FCCCC0088CCCC)) 
    \up_rdata[5]_i_3 
       (.I0(\up_rdata_reg[31] [5]),
        .I1(\up_rdata[31]_i_3_n_0 ),
        .I2(\up_rdata[21]_i_2_n_0 ),
        .I3(\up_raddr_int_reg[1]_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .I5(m_dest_axi_awaddr[1]),
        .O(\up_rdata[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[5]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [5]),
        .I3(up_raddr[0]),
        .O(\up_raddr_int_reg[2]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008F88)) 
    \up_rdata[6]_i_1 
       (.I0(\up_rdata[6]_i_2_n_0 ),
        .I1(\up_rdata[19]_i_4_n_0 ),
        .I2(\up_rdata[6]_i_3_n_0 ),
        .I3(dbg_status[3]),
        .I4(\up_rdata[19]_i_5_n_0 ),
        .I5(\up_rdata[6]_i_4_n_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h44F4)) 
    \up_rdata[6]_i_2 
       (.I0(\up_rdata[6]_i_5_n_0 ),
        .I1(\up_rdata_reg[6] ),
        .I2(\up_rdata[1]_i_5_0 [3]),
        .I3(\up_raddr_int_reg[0]_1 ),
        .O(\up_rdata[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \up_rdata[6]_i_3 
       (.I0(\up_raddr_int_reg[2]_0 ),
        .I1(\up_raddr_int_reg[1]_0 ),
        .O(\up_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h008CF0C00080F0C0)) 
    \up_rdata[6]_i_4 
       (.I0(\up_rdata_reg[31] [6]),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata[30]_i_3_n_0 ),
        .I3(\up_raddr_int_reg[1]_0 ),
        .I4(\up_raddr_int_reg[2]_0 ),
        .I5(m_dest_axi_awaddr[2]),
        .O(\up_rdata[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[6]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [6]),
        .I3(up_raddr[0]),
        .O(\up_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \up_rdata[7]_i_1 
       (.I0(\up_raddr_int_reg[2]_0 ),
        .I1(\up_raddr_int_reg[1]_0 ),
        .I2(\up_rdata[7]_i_2_n_0 ),
        .I3(\up_rdata[30]_i_3_n_0 ),
        .I4(\up_rdata[27]_i_5_n_0 ),
        .I5(\up_rdata_reg[31] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hB888B8B8B888B888)) 
    \up_rdata[7]_i_2 
       (.I0(m_dest_axi_awaddr[3]),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_rdata[14]_i_3_n_0 ),
        .I3(\up_rdata[7]_i_3_n_0 ),
        .I4(\up_raddr_int_reg[0]_1 ),
        .I5(\up_rdata[1]_i_5_0 [4]),
        .O(\up_rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000F838)) 
    \up_rdata[7]_i_3 
       (.I0(\up_rdata_reg[30] [6]),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(\up_rdata_reg[30] [1]),
        .I4(\up_rdata[7]_i_4_n_0 ),
        .O(\up_rdata[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[7]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [7]),
        .I3(up_raddr[0]),
        .O(\up_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEAAEA)) 
    \up_rdata[8]_i_1 
       (.I0(\up_rdata[8]_i_2_n_0 ),
        .I1(\up_rdata[30]_i_3_n_0 ),
        .I2(\up_rdata_reg[31] [8]),
        .I3(\up_rdata[22]_i_3_n_0 ),
        .I4(\up_rdata[22]_i_2_n_0 ),
        .I5(\up_rdata[8]_i_3_n_1 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0101050100000400)) 
    \up_rdata[8]_i_2 
       (.I0(\up_rdata[19]_i_5_n_0 ),
        .I1(\up_raddr_int_reg[2]_0 ),
        .I2(\up_raddr_int_reg[1]_0 ),
        .I3(\up_rdata[14]_i_3_n_0 ),
        .I4(\up_rdata[8]_i_4_n_0 ),
        .I5(dbg_ids0[2]),
        .O(\up_rdata[8]_i_2_n_0 ));
  LUT6_2 #(
    .INIT(64'h0008001800000010)) 
    \up_rdata[8]_i_3 
       (.I0(\up_raddr_int_reg[2]_0 ),
        .I1(\up_rdata[30]_i_2_n_0 ),
        .I2(\up_raddr_int_reg[1]_0 ),
        .I3(\up_rdata[30]_i_3_n_0 ),
        .I4(\up_rdata_reg[9] ),
        .I5(m_dest_axi_awaddr[4]),
        .O5(\up_rdata[8]_i_3_n_0 ),
        .O6(\up_rdata[8]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8A8888AA8AAA88AA)) 
    \up_rdata[8]_i_4 
       (.I0(\up_rdata[8]_i_5_n_0 ),
        .I1(\up_rdata[8]_i_6_n_0 ),
        .I2(\up_rdata_reg[30] [2]),
        .I3(\up_raddr_int_reg[4]_0 [0]),
        .I4(\up_raddr_int_reg[4]_0 [1]),
        .I5(\up_rdata_reg[30] [7]),
        .O(\up_rdata[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \up_rdata[8]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(up_raddr[0]),
        .I4(\up_rdata[1]_i_5_0 [5]),
        .O(\up_rdata[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[8]_i_6 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [8]),
        .I3(up_raddr[0]),
        .O(\up_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \up_rdata[9]_i_1 
       (.I0(\up_rdata[9]_i_2_n_0 ),
        .I1(\up_rdata[8]_i_3_n_0 ),
        .I2(\up_rdata[27]_i_5_n_0 ),
        .I3(\up_rdata_reg[31] [9]),
        .I4(m_dest_axi_awaddr[5]),
        .I5(\up_rdata[17]_i_3_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0101050100000400)) 
    \up_rdata[9]_i_2 
       (.I0(\up_rdata[19]_i_5_n_0 ),
        .I1(\up_raddr_int_reg[2]_0 ),
        .I2(\up_raddr_int_reg[1]_0 ),
        .I3(\up_rdata[14]_i_3_n_0 ),
        .I4(\up_rdata[9]_i_4_n_0 ),
        .I5(dbg_ids0[3]),
        .O(\up_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A8888AA8AAA88AA)) 
    \up_rdata[9]_i_4 
       (.I0(\up_rdata[9]_i_5_n_0 ),
        .I1(\up_rdata[9]_i_6_n_0 ),
        .I2(\up_rdata_reg[30] [3]),
        .I3(\up_raddr_int_reg[4]_0 [0]),
        .I4(\up_raddr_int_reg[4]_0 [1]),
        .I5(\up_rdata_reg[30] [8]),
        .O(\up_rdata[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \up_rdata[9]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(up_raddr[0]),
        .I4(\up_rdata[1]_i_5_0 [6]),
        .O(\up_rdata[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFF9D)) 
    \up_rdata[9]_i_6 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_rdata[23]_i_4_0 [9]),
        .I3(up_raddr[0]),
        .O(\up_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[0]_i_1 
       (.I0(up_rdata[0]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[10]_i_1 
       (.I0(up_rdata[10]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[11]_i_1 
       (.I0(up_rdata[11]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[12]_i_1 
       (.I0(up_rdata[12]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[14]_i_1 
       (.I0(up_rdata[14]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[15]_i_1 
       (.I0(up_rdata[15]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[16]_i_1 
       (.I0(up_rdata[16]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[18]_i_1 
       (.I0(up_rdata[18]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[19]_i_1 
       (.I0(up_rdata[19]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[21]_i_1 
       (.I0(up_rdata[21]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[23]_i_1 
       (.I0(up_rdata[23]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[25]_i_1 
       (.I0(up_rdata[25]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[26]_i_1 
       (.I0(up_rdata[26]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[27]_i_1 
       (.I0(up_rdata[27]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[28]_i_1 
       (.I0(up_rdata[28]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    \up_rdata_d[29]_i_1 
       (.I0(p_0_in6_in),
        .I1(\up_rcount_reg_n_0_[0] ),
        .I2(\up_rcount_reg_n_0_[1] ),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[3] ),
        .I5(s_axi_aresetn),
        .O(\up_rdata_d[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[2]_i_1 
       (.I0(up_rdata[2]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[30]_i_1 
       (.I0(up_rdata[30]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[31]_i_1 
       (.I0(up_rdata[31]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[3]_i_1 
       (.I0(up_rdata[3]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[5]_i_1 
       (.I0(up_rdata[5]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[7]_i_1 
       (.I0(up_rdata[7]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \up_rdata_d[9]_i_1 
       (.I0(up_rdata[9]),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[2] ),
        .I5(\up_rcount_reg_n_0_[3] ),
        .O(\up_rdata_d[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[0]_i_1_n_0 ),
        .Q(up_rdata_d[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[10]_i_1_n_0 ),
        .Q(up_rdata_d[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[11]_i_1_n_0 ),
        .Q(up_rdata_d[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[12]_i_1_n_0 ),
        .Q(up_rdata_d[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rdata[13]),
        .Q(up_rdata_d[13]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[14]_i_1_n_0 ),
        .Q(up_rdata_d[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[15]_i_1_n_0 ),
        .Q(up_rdata_d[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[16]_i_1_n_0 ),
        .Q(up_rdata_d[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rdata[17]),
        .Q(up_rdata_d[17]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[18]_i_1_n_0 ),
        .Q(up_rdata_d[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[19]_i_1_n_0 ),
        .Q(up_rdata_d[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rdata[1]),
        .Q(up_rdata_d[1]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rdata[20]),
        .Q(up_rdata_d[20]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[21]_i_1_n_0 ),
        .Q(up_rdata_d[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rdata[22]),
        .Q(up_rdata_d[22]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[23]_i_1_n_0 ),
        .Q(up_rdata_d[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rdata[24]),
        .Q(up_rdata_d[24]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[25]_i_1_n_0 ),
        .Q(up_rdata_d[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[26]_i_1_n_0 ),
        .Q(up_rdata_d[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[27]_i_1_n_0 ),
        .Q(up_rdata_d[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[28]_i_1_n_0 ),
        .Q(up_rdata_d[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rdata[29]),
        .Q(up_rdata_d[29]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[2]_i_1_n_0 ),
        .Q(up_rdata_d[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[30]_i_1_n_0 ),
        .Q(up_rdata_d[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[31]_i_1_n_0 ),
        .Q(up_rdata_d[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[3]_i_1_n_0 ),
        .Q(up_rdata_d[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rdata[4]),
        .Q(up_rdata_d[4]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[5]_i_1_n_0 ),
        .Q(up_rdata_d[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rdata[6]),
        .Q(up_rdata_d[6]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[7]_i_1_n_0 ),
        .Q(up_rdata_d[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rdata[8]),
        .Q(up_rdata_d[8]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d[9]_i_1_n_0 ),
        .Q(up_rdata_d[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h80)) 
    up_rreq_int_i_1
       (.I0(p_1_in),
        .I1(s_axi_arvalid),
        .I2(s_axi_aresetn),
        .O(up_rreq_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_rreq_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rreq_int_i_1_n_0),
        .Q(up_rreq),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h55C0)) 
    up_rsel_inv_i_1
       (.I0(s_axi_arvalid),
        .I1(s_axi_rready),
        .I2(up_axi_rvalid_int_reg_0),
        .I3(p_1_in),
        .O(up_rsel_inv_i_1_n_0));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    up_rsel_reg_inv
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rsel_inv_i_1_n_0),
        .Q(p_1_in),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \up_scratch[31]_i_1 
       (.I0(\up_scratch[31]_i_2_n_0 ),
        .I1(up_dma_enable_tlen_reporting_i_2_n_0),
        .I2(ctrl_enable_i_3_n_0),
        .I3(up_waddr[8]),
        .I4(up_waddr[1]),
        .I5(up_waddr[2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \up_scratch[31]_i_2 
       (.I0(up_wreq),
        .I1(up_waddr[0]),
        .I2(up_waddr[5]),
        .O(\up_scratch[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80000000)) 
    up_wack_d_i_1
       (.I0(p_0_in7_in),
        .I1(\up_wcount_reg_n_0_[3] ),
        .I2(\up_wcount_reg_n_0_[0] ),
        .I3(\up_wcount_reg_n_0_[1] ),
        .I4(\up_wcount_reg_n_0_[2] ),
        .I5(up_wack),
        .O(up_wack_s));
  FDRE #(
    .INIT(1'b0)) 
    up_wack_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wack_s),
        .Q(up_wack_d),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[0]),
        .Q(up_waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[1]),
        .Q(up_waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[2]),
        .Q(up_waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[3]),
        .Q(up_waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[4]),
        .Q(up_waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[5]),
        .Q(up_waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[6]),
        .Q(up_waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[7]),
        .Q(up_waddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[8]),
        .Q(up_waddr[8]),
        .R(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \up_wcount[0]_i_1 
       (.I0(up_wack),
        .I1(p_0_in7_in),
        .I2(\up_wcount_reg_n_0_[0] ),
        .O(\up_wcount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    \up_wcount[1]_i_1 
       (.I0(up_wack),
        .I1(\up_wcount_reg_n_0_[0] ),
        .I2(\up_wcount_reg_n_0_[1] ),
        .I3(p_0_in7_in),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h00006A00)) 
    \up_wcount[2]_i_1 
       (.I0(\up_wcount_reg_n_0_[2] ),
        .I1(\up_wcount_reg_n_0_[1] ),
        .I2(\up_wcount_reg_n_0_[0] ),
        .I3(p_0_in7_in),
        .I4(up_wack_s),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'h1444444400000000)) 
    \up_wcount[3]_i_1 
       (.I0(up_wack),
        .I1(\up_wcount_reg_n_0_[3] ),
        .I2(\up_wcount_reg_n_0_[0] ),
        .I3(\up_wcount_reg_n_0_[1] ),
        .I4(\up_wcount_reg_n_0_[2] ),
        .I5(p_0_in7_in),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_wcount[4]_i_1 
       (.I0(up_wreq),
        .I1(p_0_in7_in),
        .O(\up_wcount[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \up_wcount[4]_i_2 
       (.I0(up_wack_s),
        .O(p_2_in[4]));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(\up_wcount[0]_i_1_n_0 ),
        .Q(\up_wcount_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(\up_wcount_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(\up_wcount_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(\up_wcount_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(p_0_in7_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[9]),
        .Q(Q[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    up_wreq_int_i_1
       (.I0(p_5_in),
        .I1(s_axi_wvalid),
        .I2(s_axi_awvalid),
        .I3(s_axi_aresetn),
        .O(up_wreq_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_wreq_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wreq_int_i_1_n_0),
        .Q(up_wreq),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7777F000)) 
    up_wsel_inv_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_bready),
        .I3(s_axi_bvalid),
        .I4(p_5_in),
        .O(up_wsel_inv_i_1_n_0));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    up_wsel_reg_inv
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wsel_inv_i_1_n_0),
        .Q(p_5_in),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo
   (SR,
    up_tlf_s_valid_reg,
    \fifo.sync_clocks.data_reg[5]_0 ,
    \fifo.sync_clocks.data_reg[14]_0 ,
    \fifo.sync_clocks.data_reg[16]_0 ,
    \fifo.sync_clocks.data_reg[0]_0 ,
    \up_transfer_id_eot_reg[1] ,
    response_ready_reg,
    \fifo.valid_reg_0 ,
    \fifo.sync_clocks.data_reg[25]_0 ,
    s_axi_aclk,
    \s_axis_waddr_reg_reg[0] ,
    up_bl_partial,
    response_ready_reg_0,
    \fifo.valid_reg_1 ,
    \m_axis_raddr_reg_reg[0] ,
    \up_rdata_reg[16] ,
    \up_rdata_reg[5] ,
    \up_rdata_reg[5]_0 ,
    \up_rdata_reg[14] ,
    \up_rdata_reg[14]_0 ,
    \up_rdata_reg[16]_0 ,
    \up_rdata_reg[16]_1 ,
    Q,
    \up_rdata[0]_i_5 ,
    \up_rdata[0]_i_5_0 ,
    D,
    up_response_ready,
    data5,
    s_axis_data);
  output [0:0]SR;
  output up_tlf_s_valid_reg;
  output \fifo.sync_clocks.data_reg[5]_0 ;
  output \fifo.sync_clocks.data_reg[14]_0 ;
  output \fifo.sync_clocks.data_reg[16]_0 ;
  output \fifo.sync_clocks.data_reg[0]_0 ;
  output \up_transfer_id_eot_reg[1] ;
  output response_ready_reg;
  output \fifo.valid_reg_0 ;
  output [20:0]\fifo.sync_clocks.data_reg[25]_0 ;
  input s_axi_aclk;
  input \s_axis_waddr_reg_reg[0] ;
  input up_bl_partial;
  input response_ready_reg_0;
  input \fifo.valid_reg_1 ;
  input \m_axis_raddr_reg_reg[0] ;
  input \up_rdata_reg[16] ;
  input \up_rdata_reg[5] ;
  input \up_rdata_reg[5]_0 ;
  input \up_rdata_reg[14] ;
  input \up_rdata_reg[14]_0 ;
  input \up_rdata_reg[16]_0 ;
  input \up_rdata_reg[16]_1 ;
  input [1:0]Q;
  input [2:0]\up_rdata[0]_i_5 ;
  input [0:0]\up_rdata[0]_i_5_0 ;
  input [0:0]D;
  input up_response_ready;
  input [0:0]data5;
  input [25:0]s_axis_data;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]data5;
  wire \fifo.i_address_gray_n_7 ;
  wire \fifo.m_mem_read ;
  wire \fifo.s_mem_write ;
  wire [25:0]\fifo.sync_clocks.data0 ;
  wire \fifo.sync_clocks.data_reg[0]_0 ;
  wire \fifo.sync_clocks.data_reg[14]_0 ;
  wire \fifo.sync_clocks.data_reg[16]_0 ;
  wire [20:0]\fifo.sync_clocks.data_reg[25]_0 ;
  wire \fifo.sync_clocks.data_reg[5]_0 ;
  wire \fifo.sync_clocks.data_reg_n_0_[0] ;
  wire \fifo.sync_clocks.data_reg_n_0_[14] ;
  wire \fifo.sync_clocks.data_reg_n_0_[16] ;
  wire \fifo.sync_clocks.data_reg_n_0_[1] ;
  wire \fifo.sync_clocks.data_reg_n_0_[5] ;
  wire \fifo.valid_reg_0 ;
  wire \fifo.valid_reg_1 ;
  wire [1:0]m_axis_raddr;
  wire \m_axis_raddr_reg_reg[0] ;
  wire response_ready_reg;
  wire response_ready_reg_0;
  wire s_axi_aclk;
  wire [25:0]s_axis_data;
  wire [1:0]s_axis_waddr;
  wire \s_axis_waddr_reg_reg[0] ;
  wire up_bl_partial;
  wire [2:0]\up_rdata[0]_i_5 ;
  wire [0:0]\up_rdata[0]_i_5_0 ;
  wire \up_rdata_reg[14] ;
  wire \up_rdata_reg[14]_0 ;
  wire \up_rdata_reg[16] ;
  wire \up_rdata_reg[16]_0 ;
  wire \up_rdata_reg[16]_1 ;
  wire \up_rdata_reg[5] ;
  wire \up_rdata_reg[5]_0 ;
  wire up_response_ready;
  wire up_tlf_s_valid_reg;
  wire up_tlf_valid;
  wire \up_transfer_id_eot_reg[1] ;
  wire [1:0]\NLW_fifo.sync_clocks.ram_reg_0_3_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_fifo.sync_clocks.ram_reg_0_3_14_25_DOG_UNCONNECTED ;
  wire [1:0]\NLW_fifo.sync_clocks.ram_reg_0_3_14_25_DOH_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo_address_generator \fifo.i_address_gray 
       (.E(\fifo.m_mem_read ),
        .Q(m_axis_raddr),
        .SR(SR),
        .\fifo.s_mem_write (\fifo.s_mem_write ),
        .\fifo.valid_reg (\fifo.i_address_gray_n_7 ),
        .\fifo.valid_reg_0 (\fifo.valid_reg_1 ),
        .\m_axis_raddr_reg_reg[0]_0 (\m_axis_raddr_reg_reg[0] ),
        .response_ready_reg(response_ready_reg),
        .response_ready_reg_0(response_ready_reg_0),
        .s_axi_aclk(s_axi_aclk),
        .\s_axis_waddr_reg_reg[0]_0 (\s_axis_waddr_reg_reg[0] ),
        .\s_axis_waddr_reg_reg[1]_0 (s_axis_waddr),
        .up_bl_partial(up_bl_partial),
        .up_response_ready(up_response_ready),
        .up_tlf_s_valid_reg(up_tlf_s_valid_reg),
        .up_tlf_valid(up_tlf_valid));
  FDRE \fifo.sync_clocks.data_reg[0] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [0]),
        .Q(\fifo.sync_clocks.data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[10] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [10]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [7]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[11] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [11]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [8]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[12] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [12]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [9]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[13] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [13]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [10]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[14] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [14]),
        .Q(\fifo.sync_clocks.data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[15] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [15]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [11]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[16] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [16]),
        .Q(\fifo.sync_clocks.data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[17] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [17]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [12]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[18] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [18]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [13]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[19] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [19]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [14]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[1] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [1]),
        .Q(\fifo.sync_clocks.data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[20] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [20]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [15]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[21] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [21]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [16]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[22] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [22]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [17]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[23] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [23]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [18]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[24] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [24]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [19]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[25] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [25]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [20]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[2] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [2]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [0]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[3] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [3]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [1]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[4] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [4]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [2]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[5] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [5]),
        .Q(\fifo.sync_clocks.data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[6] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [6]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [3]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[7] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [7]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [4]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[8] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [8]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [5]),
        .R(1'b0));
  FDRE \fifo.sync_clocks.data_reg[9] 
       (.C(s_axi_aclk),
        .CE(\fifo.m_mem_read ),
        .D(\fifo.sync_clocks.data0 [9]),
        .Q(\fifo.sync_clocks.data_reg[25]_0 [6]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "104" *) 
  (* RTL_RAM_NAME = "i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_0_13" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \fifo.sync_clocks.ram_reg_0_3_0_13 
       (.ADDRA({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRB({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRC({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRD({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRE({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRF({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRG({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRH({1'b0,1'b0,1'b0,s_axis_waddr}),
        .DIA(s_axis_data[1:0]),
        .DIB(s_axis_data[3:2]),
        .DIC(s_axis_data[5:4]),
        .DID(s_axis_data[7:6]),
        .DIE(s_axis_data[9:8]),
        .DIF(s_axis_data[11:10]),
        .DIG(s_axis_data[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\fifo.sync_clocks.data0 [1:0]),
        .DOB(\fifo.sync_clocks.data0 [3:2]),
        .DOC(\fifo.sync_clocks.data0 [5:4]),
        .DOD(\fifo.sync_clocks.data0 [7:6]),
        .DOE(\fifo.sync_clocks.data0 [9:8]),
        .DOF(\fifo.sync_clocks.data0 [11:10]),
        .DOG(\fifo.sync_clocks.data0 [13:12]),
        .DOH(\NLW_fifo.sync_clocks.ram_reg_0_3_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(s_axi_aclk),
        .WE(\fifo.s_mem_write ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "104" *) 
  (* RTL_RAM_NAME = "i_regmap/i_regmap_request/i_transfer_lenghts_fifo/fifo.sync_clocks.ram_reg_0_3_14_25" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "25" *) 
  RAM32M16 \fifo.sync_clocks.ram_reg_0_3_14_25 
       (.ADDRA({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRB({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRC({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRD({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRE({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRF({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRG({1'b0,1'b0,1'b0,m_axis_raddr}),
        .ADDRH({1'b0,1'b0,1'b0,s_axis_waddr}),
        .DIA(s_axis_data[15:14]),
        .DIB(s_axis_data[17:16]),
        .DIC(s_axis_data[19:18]),
        .DID(s_axis_data[21:20]),
        .DIE(s_axis_data[23:22]),
        .DIF(s_axis_data[25:24]),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\fifo.sync_clocks.data0 [15:14]),
        .DOB(\fifo.sync_clocks.data0 [17:16]),
        .DOC(\fifo.sync_clocks.data0 [19:18]),
        .DOD(\fifo.sync_clocks.data0 [21:20]),
        .DOE(\fifo.sync_clocks.data0 [23:22]),
        .DOF(\fifo.sync_clocks.data0 [25:24]),
        .DOG(\NLW_fifo.sync_clocks.ram_reg_0_3_14_25_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_fifo.sync_clocks.ram_reg_0_3_14_25_DOH_UNCONNECTED [1:0]),
        .WCLK(s_axi_aclk),
        .WE(\fifo.s_mem_write ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo.valid_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\fifo.i_address_gray_n_7 ),
        .Q(up_tlf_valid),
        .R(SR));
  LUT4 #(
    .INIT(16'hDDDC)) 
    up_partial_length_valid_i_1
       (.I0(\fifo.valid_reg_1 ),
        .I1(up_bl_partial),
        .I2(up_tlf_valid),
        .I3(data5),
        .O(\fifo.valid_reg_0 ));
  LUT6 #(
    .INIT(64'hFF3F5FF0FF3F5FFF)) 
    \up_rdata[0]_i_6 
       (.I0(\fifo.sync_clocks.data_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\up_rdata[0]_i_5 [0]),
        .I3(\up_rdata[0]_i_5 [2]),
        .I4(\up_rdata[0]_i_5 [1]),
        .I5(\up_rdata[0]_i_5_0 ),
        .O(\fifo.sync_clocks.data_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \up_rdata[14]_i_4 
       (.I0(\fifo.sync_clocks.data_reg_n_0_[14] ),
        .I1(\up_rdata_reg[16] ),
        .I2(\up_rdata_reg[14] ),
        .I3(\up_rdata_reg[14]_0 ),
        .O(\fifo.sync_clocks.data_reg[14]_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \up_rdata[16]_i_2 
       (.I0(\fifo.sync_clocks.data_reg_n_0_[16] ),
        .I1(\up_rdata_reg[16] ),
        .I2(\up_rdata_reg[16]_0 ),
        .I3(\up_rdata_reg[16]_1 ),
        .O(\fifo.sync_clocks.data_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \up_rdata[1]_i_9 
       (.I0(Q[1]),
        .I1(\up_rdata[0]_i_5 [1]),
        .I2(\fifo.sync_clocks.data_reg_n_0_[1] ),
        .I3(\up_rdata[0]_i_5 [2]),
        .I4(D),
        .O(\up_transfer_id_eot_reg[1] ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \up_rdata[5]_i_2 
       (.I0(\fifo.sync_clocks.data_reg_n_0_[5] ),
        .I1(\up_rdata_reg[16] ),
        .I2(\up_rdata_reg[5] ),
        .I3(\up_rdata_reg[5]_0 ),
        .O(\fifo.sync_clocks.data_reg[5]_0 ));
endmodule

(* ORIG_REF_NAME = "util_axis_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized0
   (dest_bl_valid,
    \zerodeep.axis_data_d_reg[7]_0 ,
    Q,
    E,
    bl_valid,
    s_axis_aclk,
    \zerodeep.axis_data_d_reg[7]_1 );
  output dest_bl_valid;
  output [7:0]\zerodeep.axis_data_d_reg[7]_0 ;
  input [0:0]Q;
  input [0:0]E;
  input bl_valid;
  input s_axis_aclk;
  input [7:0]\zerodeep.axis_data_d_reg[7]_1 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire bl_valid;
  wire dest_bl_valid;
  wire s_axis_aclk;
  wire [7:0]\zerodeep.axis_data_d_reg[7]_0 ;
  wire [7:0]\zerodeep.axis_data_d_reg[7]_1 ;

  FDRE \zerodeep.axis_data_d_reg[0] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(\zerodeep.axis_data_d_reg[7]_1 [0]),
        .Q(\zerodeep.axis_data_d_reg[7]_0 [0]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[1] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(\zerodeep.axis_data_d_reg[7]_1 [1]),
        .Q(\zerodeep.axis_data_d_reg[7]_0 [1]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[2] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(\zerodeep.axis_data_d_reg[7]_1 [2]),
        .Q(\zerodeep.axis_data_d_reg[7]_0 [2]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[3] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(\zerodeep.axis_data_d_reg[7]_1 [3]),
        .Q(\zerodeep.axis_data_d_reg[7]_0 [3]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[4] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(\zerodeep.axis_data_d_reg[7]_1 [4]),
        .Q(\zerodeep.axis_data_d_reg[7]_0 [4]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[5] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(\zerodeep.axis_data_d_reg[7]_1 [5]),
        .Q(\zerodeep.axis_data_d_reg[7]_0 [5]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[6] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(\zerodeep.axis_data_d_reg[7]_1 [6]),
        .Q(\zerodeep.axis_data_d_reg[7]_0 [6]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[7] 
       (.C(s_axis_aclk),
        .CE(E),
        .D(\zerodeep.axis_data_d_reg[7]_1 [7]),
        .Q(\zerodeep.axis_data_d_reg[7]_0 [7]),
        .R(Q));
  FDRE \zerodeep.axis_valid_d_reg 
       (.C(s_axis_aclk),
        .CE(E),
        .D(bl_valid),
        .Q(dest_bl_valid),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "util_axis_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized1
   (out,
    \zerodeep.s_axis_waddr ,
    \cdc_sync_stage2_reg[0] ,
    \FSM_sequential_state_reg[1] ,
    E,
    \cdc_sync_stage1_reg[0] ,
    s_axi_aclk,
    Q,
    s_axis_aclk,
    req_ready_i_2,
    completion_req_ready,
    src_partial_burst,
    D);
  output [6:0]out;
  output \zerodeep.s_axis_waddr ;
  output \cdc_sync_stage2_reg[0] ;
  output \FSM_sequential_state_reg[1] ;
  output [0:0]E;
  input [0:0]\cdc_sync_stage1_reg[0] ;
  input s_axi_aclk;
  input [0:0]Q;
  input s_axis_aclk;
  input [0:0]req_ready_i_2;
  input completion_req_ready;
  input src_partial_burst;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire [0:0]Q;
  wire [0:0]\cdc_sync_stage1_reg[0] ;
  wire \cdc_sync_stage2_reg[0] ;
  wire completion_req_ready;
  wire [0:0]req_ready_i_2;
  wire s_axi_aclk;
  wire s_axis_aclk;
  wire src_partial_burst;
  (* RTL_KEEP = "yes" *) wire [6:0]\zerodeep.cdc_sync_fifo_ram ;
  wire \zerodeep.cdc_sync_fifo_ram_reg0 ;
  wire \zerodeep.i_raddr_sync_n_2 ;
  wire \zerodeep.i_waddr_sync_n_2 ;
  wire \zerodeep.m_axis_raddr ;
  wire \zerodeep.s_axis_waddr ;

  assign out[6:0] = \zerodeep.cdc_sync_fifo_ram ;
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[0] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .D(D[0]),
        .Q(\zerodeep.cdc_sync_fifo_ram [0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[1] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .D(D[1]),
        .Q(\zerodeep.cdc_sync_fifo_ram [1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[2] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .D(D[2]),
        .Q(\zerodeep.cdc_sync_fifo_ram [2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[3] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .D(D[3]),
        .Q(\zerodeep.cdc_sync_fifo_ram [3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[4] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .D(D[4]),
        .Q(\zerodeep.cdc_sync_fifo_ram [4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[5] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .D(D[5]),
        .Q(\zerodeep.cdc_sync_fifo_ram [5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[6] 
       (.C(s_axis_aclk),
        .CE(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .D(D[6]),
        .Q(\zerodeep.cdc_sync_fifo_ram [6]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__3 \zerodeep.i_raddr_sync 
       (.E(\zerodeep.cdc_sync_fifo_ram_reg0 ),
        .Q(Q),
        .\cdc_sync_stage2_reg[0]_0 (\cdc_sync_stage2_reg[0] ),
        .s_axis_aclk(s_axis_aclk),
        .src_partial_burst(src_partial_burst),
        .\zerodeep.m_axis_raddr (\zerodeep.m_axis_raddr ),
        .\zerodeep.s_axis_waddr_reg (\zerodeep.i_raddr_sync_n_2 ),
        .\zerodeep.s_axis_waddr_reg_0 (\zerodeep.s_axis_waddr ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__4 \zerodeep.i_waddr_sync 
       (.E(E),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\cdc_sync_stage1_reg[0]_0 (\cdc_sync_stage1_reg[0] ),
        .completion_req_ready(completion_req_ready),
        .completion_req_ready_reg(\zerodeep.i_waddr_sync_n_2 ),
        .req_ready_i_2(req_ready_i_2),
        .s_axi_aclk(s_axi_aclk),
        .\zerodeep.m_axis_raddr (\zerodeep.m_axis_raddr ),
        .\zerodeep.s_axis_waddr (\zerodeep.s_axis_waddr ));
  FDRE #(
    .INIT(1'b0)) 
    \zerodeep.m_axis_raddr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\zerodeep.i_waddr_sync_n_2 ),
        .Q(\zerodeep.m_axis_raddr ),
        .R(\cdc_sync_stage1_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \zerodeep.s_axis_waddr_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\zerodeep.i_raddr_sync_n_2 ),
        .Q(\zerodeep.s_axis_waddr ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "util_axis_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized2
   (dest_req_valid,
    \zerodeep.axis_valid_d_reg_0 ,
    src_dest_valid_hs_reg,
    \zerodeep.axis_data_d_reg[27]_0 ,
    Q,
    src_dest_valid_hs_masked,
    s_axis_aclk,
    dest_req_ready,
    src_dest_valid_hs,
    src_dest_valid_hs_reg_0,
    src_req_ready,
    \zerodeep.axis_data_d_reg[27]_1 );
  output dest_req_valid;
  output \zerodeep.axis_valid_d_reg_0 ;
  output src_dest_valid_hs_reg;
  output [26:0]\zerodeep.axis_data_d_reg[27]_0 ;
  input [0:0]Q;
  input src_dest_valid_hs_masked;
  input s_axis_aclk;
  input dest_req_ready;
  input src_dest_valid_hs;
  input src_dest_valid_hs_reg_0;
  input src_req_ready;
  input [26:0]\zerodeep.axis_data_d_reg[27]_1 ;

  wire [0:0]Q;
  wire dest_req_ready;
  wire dest_req_valid;
  wire s_axis_aclk;
  wire src_dest_ready_hs;
  wire src_dest_valid_hs;
  wire src_dest_valid_hs_masked;
  wire src_dest_valid_hs_reg;
  wire src_dest_valid_hs_reg_0;
  wire src_req_ready;
  wire [26:0]\zerodeep.axis_data_d_reg[27]_0 ;
  wire [26:0]\zerodeep.axis_data_d_reg[27]_1 ;
  wire \zerodeep.axis_valid_d_reg_0 ;

  LUT2 #(
    .INIT(4'h2)) 
    active_i_3
       (.I0(dest_req_valid),
        .I1(dest_req_ready),
        .O(\zerodeep.axis_valid_d_reg_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    src_dest_valid_hs_i_1
       (.I0(src_dest_valid_hs),
        .I1(\zerodeep.axis_valid_d_reg_0 ),
        .I2(src_dest_valid_hs_reg_0),
        .I3(src_req_ready),
        .O(src_dest_valid_hs_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \zerodeep.axis_data_d[27]_i_1 
       (.I0(\zerodeep.axis_valid_d_reg_0 ),
        .O(src_dest_ready_hs));
  FDRE \zerodeep.axis_data_d_reg[10] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [9]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [9]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[11] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [10]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [10]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[12] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [11]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [11]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[13] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [12]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [12]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[14] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [13]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [13]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[15] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [14]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [14]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[16] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [15]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [15]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[17] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [16]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [16]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[18] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [17]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [17]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[19] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [18]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [18]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[1] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [0]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [0]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[20] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [19]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [19]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[21] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [20]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [20]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[22] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [21]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [21]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[23] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [22]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [22]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[24] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [23]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [23]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[25] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [24]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [24]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[26] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [25]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [25]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[27] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [26]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [26]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[2] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [1]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [1]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[3] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [2]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [2]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[4] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [3]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [3]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[5] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [4]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [4]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[6] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [5]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [5]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[7] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [6]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [6]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[8] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [7]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [7]),
        .R(Q));
  FDRE \zerodeep.axis_data_d_reg[9] 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(\zerodeep.axis_data_d_reg[27]_1 [8]),
        .Q(\zerodeep.axis_data_d_reg[27]_0 [8]),
        .R(Q));
  FDRE \zerodeep.axis_valid_d_reg 
       (.C(s_axis_aclk),
        .CE(src_dest_ready_hs),
        .D(src_dest_valid_hs_masked),
        .Q(dest_req_valid),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "util_axis_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized3
   (out,
    E,
    \FSM_sequential_state_reg[0] ,
    \zerodeep.m_axis_raddr_reg_0 ,
    \zerodeep.m_axis_raddr_reg_1 ,
    needs_sync,
    \zerodeep.cdc_sync_fifo_ram_reg[10]_0 ,
    \cdc_sync_stage2_reg[0] ,
    s_axi_aclk,
    Q,
    s_axis_aclk,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    req_gen_ready,
    \zerodeep.s_axis_waddr_reg_0 ,
    up_dma_req_valid,
    src_req_ready,
    req_xlast_d_reg,
    D);
  output [35:0]out;
  output [0:0]E;
  output \FSM_sequential_state_reg[0] ;
  output [0:0]\zerodeep.m_axis_raddr_reg_0 ;
  output \zerodeep.m_axis_raddr_reg_1 ;
  output needs_sync;
  output \zerodeep.cdc_sync_fifo_ram_reg[10]_0 ;
  input [0:0]\cdc_sync_stage2_reg[0] ;
  input s_axi_aclk;
  input [0:0]Q;
  input s_axis_aclk;
  input [0:0]\FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input req_gen_ready;
  input \zerodeep.s_axis_waddr_reg_0 ;
  input up_dma_req_valid;
  input src_req_ready;
  input req_xlast_d_reg;
  input [62:0]D;

  wire [62:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire [0:0]\FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire [0:0]Q;
  wire [0:0]\cdc_sync_stage2_reg[0] ;
  wire last_eot_i_4_n_0;
  wire needs_sync;
  wire req_gen_ready;
  wire req_xlast_d_reg;
  wire s_axi_aclk;
  wire s_axis_aclk;
  wire src_req_ready;
  wire up_dma_req_valid;
  (* RTL_KEEP = "yes" *) wire [67:0]\zerodeep.cdc_sync_fifo_ram ;
  wire \zerodeep.cdc_sync_fifo_ram_reg[10]_0 ;
  wire \zerodeep.i_waddr_sync_n_2 ;
  wire [0:0]\zerodeep.m_axis_raddr_reg_0 ;
  wire \zerodeep.m_axis_raddr_reg_1 ;
  wire \zerodeep.m_axis_raddr_reg_n_0 ;
  wire \zerodeep.s_axis_waddr_i_1_n_0 ;
  wire \zerodeep.s_axis_waddr_reg_0 ;
  wire \zerodeep.s_axis_waddr_reg_n_0 ;

  assign out[35:9] = \zerodeep.cdc_sync_fifo_ram [67:41];
  assign out[8:1] = \zerodeep.cdc_sync_fifo_ram [13:6];
  assign out[0] = \zerodeep.cdc_sync_fifo_ram [0];
  LUT5 #(
    .INIT(32'h00000001)) 
    last_eot_i_2
       (.I0(\zerodeep.cdc_sync_fifo_ram [10]),
        .I1(\zerodeep.cdc_sync_fifo_ram [13]),
        .I2(\zerodeep.cdc_sync_fifo_ram [9]),
        .I3(\zerodeep.cdc_sync_fifo_ram [8]),
        .I4(last_eot_i_4_n_0),
        .O(\zerodeep.cdc_sync_fifo_ram_reg[10]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    last_eot_i_4
       (.I0(\zerodeep.cdc_sync_fifo_ram [12]),
        .I1(\zerodeep.cdc_sync_fifo_ram [7]),
        .I2(\zerodeep.cdc_sync_fifo_ram [11]),
        .I3(\zerodeep.cdc_sync_fifo_ram [6]),
        .O(last_eot_i_4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    needs_sync_i_2
       (.I0(\zerodeep.cdc_sync_fifo_ram [1]),
        .I1(src_req_ready),
        .O(needs_sync));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\zerodeep.cdc_sync_fifo_ram [0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\zerodeep.cdc_sync_fifo_ram [10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\zerodeep.cdc_sync_fifo_ram [11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\zerodeep.cdc_sync_fifo_ram [12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\zerodeep.cdc_sync_fifo_ram [13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\zerodeep.cdc_sync_fifo_ram [14]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\zerodeep.cdc_sync_fifo_ram [15]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\zerodeep.cdc_sync_fifo_ram [16]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\zerodeep.cdc_sync_fifo_ram [17]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\zerodeep.cdc_sync_fifo_ram [18]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\zerodeep.cdc_sync_fifo_ram [19]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(1'b0),
        .Q(\zerodeep.cdc_sync_fifo_ram [1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\zerodeep.cdc_sync_fifo_ram [20]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\zerodeep.cdc_sync_fifo_ram [21]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\zerodeep.cdc_sync_fifo_ram [22]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\zerodeep.cdc_sync_fifo_ram [23]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\zerodeep.cdc_sync_fifo_ram [24]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\zerodeep.cdc_sync_fifo_ram [25]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\zerodeep.cdc_sync_fifo_ram [26]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\zerodeep.cdc_sync_fifo_ram [27]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\zerodeep.cdc_sync_fifo_ram [28]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\zerodeep.cdc_sync_fifo_ram [29]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\zerodeep.cdc_sync_fifo_ram [2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\zerodeep.cdc_sync_fifo_ram [30]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\zerodeep.cdc_sync_fifo_ram [31]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[32] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\zerodeep.cdc_sync_fifo_ram [32]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[33] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\zerodeep.cdc_sync_fifo_ram [33]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[34] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\zerodeep.cdc_sync_fifo_ram [34]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[35] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\zerodeep.cdc_sync_fifo_ram [35]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[36] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\zerodeep.cdc_sync_fifo_ram [36]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[37] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\zerodeep.cdc_sync_fifo_ram [37]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[38] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\zerodeep.cdc_sync_fifo_ram [38]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[39] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\zerodeep.cdc_sync_fifo_ram [39]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\zerodeep.cdc_sync_fifo_ram [3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[40] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\zerodeep.cdc_sync_fifo_ram [40]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[41] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\zerodeep.cdc_sync_fifo_ram [41]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[42] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\zerodeep.cdc_sync_fifo_ram [42]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[43] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\zerodeep.cdc_sync_fifo_ram [43]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[44] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\zerodeep.cdc_sync_fifo_ram [44]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[45] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\zerodeep.cdc_sync_fifo_ram [45]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[46] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\zerodeep.cdc_sync_fifo_ram [46]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[47] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\zerodeep.cdc_sync_fifo_ram [47]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[48] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\zerodeep.cdc_sync_fifo_ram [48]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[49] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\zerodeep.cdc_sync_fifo_ram [49]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\zerodeep.cdc_sync_fifo_ram [4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[50] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\zerodeep.cdc_sync_fifo_ram [50]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[51] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\zerodeep.cdc_sync_fifo_ram [51]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[52] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\zerodeep.cdc_sync_fifo_ram [52]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[53] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\zerodeep.cdc_sync_fifo_ram [53]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[54] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[49]),
        .Q(\zerodeep.cdc_sync_fifo_ram [54]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[55] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[50]),
        .Q(\zerodeep.cdc_sync_fifo_ram [55]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[56] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[51]),
        .Q(\zerodeep.cdc_sync_fifo_ram [56]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[57] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[52]),
        .Q(\zerodeep.cdc_sync_fifo_ram [57]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[58] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[53]),
        .Q(\zerodeep.cdc_sync_fifo_ram [58]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[59] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[54]),
        .Q(\zerodeep.cdc_sync_fifo_ram [59]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\zerodeep.cdc_sync_fifo_ram [5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[60] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[55]),
        .Q(\zerodeep.cdc_sync_fifo_ram [60]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[61] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[56]),
        .Q(\zerodeep.cdc_sync_fifo_ram [61]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[62] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[57]),
        .Q(\zerodeep.cdc_sync_fifo_ram [62]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[63] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[58]),
        .Q(\zerodeep.cdc_sync_fifo_ram [63]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[64] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[59]),
        .Q(\zerodeep.cdc_sync_fifo_ram [64]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[65] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[60]),
        .Q(\zerodeep.cdc_sync_fifo_ram [65]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[66] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[61]),
        .Q(\zerodeep.cdc_sync_fifo_ram [66]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[67] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[62]),
        .Q(\zerodeep.cdc_sync_fifo_ram [67]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\zerodeep.cdc_sync_fifo_ram [6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\zerodeep.cdc_sync_fifo_ram [7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\zerodeep.cdc_sync_fifo_ram [8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\zerodeep.cdc_sync_fifo_ram [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__5 \zerodeep.i_raddr_sync 
       (.E(E),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0]_1 ),
        .\cdc_sync_stage1_reg[0]_0 (\zerodeep.m_axis_raddr_reg_n_0 ),
        .\cdc_sync_stage2_reg[0]_0 (\cdc_sync_stage2_reg[0] ),
        .req_gen_ready(req_gen_ready),
        .s_axi_aclk(s_axi_aclk),
        .up_dma_req_valid(up_dma_req_valid),
        .\zerodeep.s_axis_waddr_reg (\zerodeep.s_axis_waddr_reg_n_0 ),
        .\zerodeep.s_axis_waddr_reg_0 (\zerodeep.s_axis_waddr_reg_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__6 \zerodeep.i_waddr_sync 
       (.Q(Q),
        .\cdc_sync_stage1_reg[0]_0 (\zerodeep.s_axis_waddr_reg_n_0 ),
        .req_xlast_d_reg(req_xlast_d_reg),
        .s_axis_aclk(s_axis_aclk),
        .src_req_ready(src_req_ready),
        .\zerodeep.m_axis_raddr_reg (\zerodeep.m_axis_raddr_reg_0 ),
        .\zerodeep.m_axis_raddr_reg_0 (\zerodeep.m_axis_raddr_reg_1 ),
        .\zerodeep.m_axis_raddr_reg_1 (\zerodeep.i_waddr_sync_n_2 ),
        .\zerodeep.m_axis_raddr_reg_2 (\zerodeep.m_axis_raddr_reg_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \zerodeep.m_axis_raddr_reg 
       (.C(s_axis_aclk),
        .CE(1'b1),
        .D(\zerodeep.i_waddr_sync_n_2 ),
        .Q(\zerodeep.m_axis_raddr_reg_n_0 ),
        .R(Q));
  LUT1 #(
    .INIT(2'h1)) 
    \zerodeep.s_axis_waddr_i_1 
       (.I0(\zerodeep.s_axis_waddr_reg_n_0 ),
        .O(\zerodeep.s_axis_waddr_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \zerodeep.s_axis_waddr_reg 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\zerodeep.s_axis_waddr_i_1_n_0 ),
        .Q(\zerodeep.s_axis_waddr_reg_n_0 ),
        .R(\cdc_sync_stage2_reg[0] ));
endmodule

(* ORIG_REF_NAME = "util_axis_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo__parameterized4
   (out,
    E,
    response_ready_reg,
    m_dest_axi_bready,
    D,
    response_dest_ready_reg,
    response_ready_reg_0,
    Q,
    m_dest_axi_aclk,
    \cdc_sync_stage2_reg[0] ,
    s_axi_aclk,
    response_dest_ready_reg_0,
    up_response_ready,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    m_dest_axi_bvalid,
    \zerodeep.s_axis_waddr_reg_0 ,
    response_valid_reg,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0]_1 ,
    response_dest_ready,
    up_response_valid,
    \zerodeep.cdc_sync_fifo_ram_reg[13]_0 );
  output [13:0]out;
  output [0:0]E;
  output response_ready_reg;
  output m_dest_axi_bready;
  output [1:0]D;
  output [0:0]response_dest_ready_reg;
  output response_ready_reg_0;
  input [0:0]Q;
  input m_dest_axi_aclk;
  input [0:0]\cdc_sync_stage2_reg[0] ;
  input s_axi_aclk;
  input response_dest_ready_reg_0;
  input up_response_ready;
  input [2:0]\FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input m_dest_axi_bvalid;
  input \zerodeep.s_axis_waddr_reg_0 ;
  input response_valid_reg;
  input \FSM_sequential_state_reg[1] ;
  input \FSM_sequential_state_reg[0]_1 ;
  input response_dest_ready;
  input up_response_valid;
  input [9:0]\zerodeep.cdc_sync_fifo_ram_reg[13]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]\FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[1] ;
  wire [0:0]Q;
  wire [0:0]\cdc_sync_stage2_reg[0] ;
  wire m_dest_axi_aclk;
  wire m_dest_axi_bready;
  wire m_dest_axi_bvalid;
  wire response_dest_ready;
  wire [0:0]response_dest_ready_reg;
  wire response_dest_ready_reg_0;
  wire response_ready_reg;
  wire response_ready_reg_0;
  wire response_valid_reg;
  wire s_axi_aclk;
  wire up_response_ready;
  wire up_response_valid;
  (* RTL_KEEP = "yes" *) wire [13:0]\zerodeep.cdc_sync_fifo_ram ;
  wire [9:0]\zerodeep.cdc_sync_fifo_ram_reg[13]_0 ;
  wire \zerodeep.i_waddr_sync_n_5 ;
  wire \zerodeep.m_axis_raddr_reg_n_0 ;
  wire \zerodeep.s_axis_waddr_i_2_n_0 ;
  wire \zerodeep.s_axis_waddr_reg_0 ;
  wire \zerodeep.s_axis_waddr_reg_n_0 ;

  assign out[13:0] = \zerodeep.cdc_sync_fifo_ram ;
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[0] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\zerodeep.cdc_sync_fifo_ram_reg[13]_0 [0]),
        .Q(\zerodeep.cdc_sync_fifo_ram [0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[10] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\zerodeep.cdc_sync_fifo_ram_reg[13]_0 [6]),
        .Q(\zerodeep.cdc_sync_fifo_ram [10]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[11] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\zerodeep.cdc_sync_fifo_ram_reg[13]_0 [7]),
        .Q(\zerodeep.cdc_sync_fifo_ram [11]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[12] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\zerodeep.cdc_sync_fifo_ram_reg[13]_0 [8]),
        .Q(\zerodeep.cdc_sync_fifo_ram [12]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[13] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\zerodeep.cdc_sync_fifo_ram_reg[13]_0 [9]),
        .Q(\zerodeep.cdc_sync_fifo_ram [13]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[1] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\zerodeep.cdc_sync_fifo_ram_reg[13]_0 [1]),
        .Q(\zerodeep.cdc_sync_fifo_ram [1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[2] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\zerodeep.cdc_sync_fifo_ram [2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[3] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\zerodeep.cdc_sync_fifo_ram [3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[4] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\zerodeep.cdc_sync_fifo_ram [4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[5] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\zerodeep.cdc_sync_fifo_ram [5]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[6] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\zerodeep.cdc_sync_fifo_ram_reg[13]_0 [2]),
        .Q(\zerodeep.cdc_sync_fifo_ram [6]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[7] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\zerodeep.cdc_sync_fifo_ram_reg[13]_0 [3]),
        .Q(\zerodeep.cdc_sync_fifo_ram [7]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[8] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\zerodeep.cdc_sync_fifo_ram_reg[13]_0 [4]),
        .Q(\zerodeep.cdc_sync_fifo_ram [8]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \zerodeep.cdc_sync_fifo_ram_reg[9] 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\zerodeep.cdc_sync_fifo_ram_reg[13]_0 [5]),
        .Q(\zerodeep.cdc_sync_fifo_ram [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__1 \zerodeep.i_raddr_sync 
       (.E(E),
        .Q(Q),
        .\cdc_sync_stage1_reg[0]_0 (\zerodeep.m_axis_raddr_reg_n_0 ),
        .m_dest_axi_aclk(m_dest_axi_aclk),
        .m_dest_axi_bready(m_dest_axi_bready),
        .m_dest_axi_bvalid(m_dest_axi_bvalid),
        .\zerodeep.s_axis_waddr_reg (\zerodeep.s_axis_waddr_reg_0 ),
        .\zerodeep.s_axis_waddr_reg_0 (\zerodeep.s_axis_waddr_reg_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_bits__xdcDup__2 \zerodeep.i_waddr_sync 
       (.D(D),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0]_1 ),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1] ),
        .\cdc_sync_stage1_reg[0]_0 (\zerodeep.s_axis_waddr_reg_n_0 ),
        .\cdc_sync_stage2_reg[0]_0 (\cdc_sync_stage2_reg[0] ),
        .response_dest_ready(response_dest_ready),
        .response_dest_ready_reg(response_dest_ready_reg),
        .response_dest_ready_reg_0(\zerodeep.i_waddr_sync_n_5 ),
        .response_dest_ready_reg_1(response_dest_ready_reg_0),
        .response_ready_reg(response_ready_reg),
        .response_ready_reg_0(response_ready_reg_0),
        .response_valid_reg(response_valid_reg),
        .s_axi_aclk(s_axi_aclk),
        .up_response_ready(up_response_ready),
        .up_response_valid(up_response_valid),
        .\zerodeep.m_axis_raddr_reg (\zerodeep.m_axis_raddr_reg_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \zerodeep.m_axis_raddr_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\zerodeep.i_waddr_sync_n_5 ),
        .Q(\zerodeep.m_axis_raddr_reg_n_0 ),
        .R(\cdc_sync_stage2_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \zerodeep.s_axis_waddr_i_2 
       (.I0(\zerodeep.s_axis_waddr_reg_n_0 ),
        .O(\zerodeep.s_axis_waddr_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \zerodeep.s_axis_waddr_reg 
       (.C(m_dest_axi_aclk),
        .CE(E),
        .D(\zerodeep.s_axis_waddr_i_2_n_0 ),
        .Q(\zerodeep.s_axis_waddr_reg_n_0 ),
        .R(Q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_util_axis_fifo_address_generator
   (up_tlf_s_valid_reg,
    Q,
    \s_axis_waddr_reg_reg[1]_0 ,
    E,
    SR,
    \fifo.valid_reg ,
    response_ready_reg,
    \fifo.s_mem_write ,
    \s_axis_waddr_reg_reg[0]_0 ,
    up_bl_partial,
    response_ready_reg_0,
    \fifo.valid_reg_0 ,
    up_tlf_valid,
    \m_axis_raddr_reg_reg[0]_0 ,
    up_response_ready,
    s_axi_aclk);
  output up_tlf_s_valid_reg;
  output [1:0]Q;
  output [1:0]\s_axis_waddr_reg_reg[1]_0 ;
  output [0:0]E;
  output [0:0]SR;
  output \fifo.valid_reg ;
  output response_ready_reg;
  output \fifo.s_mem_write ;
  input \s_axis_waddr_reg_reg[0]_0 ;
  input up_bl_partial;
  input response_ready_reg_0;
  input \fifo.valid_reg_0 ;
  input up_tlf_valid;
  input \m_axis_raddr_reg_reg[0]_0 ;
  input up_response_ready;
  input s_axi_aclk;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \fifo._m_axis_valid ;
  wire \fifo.s_mem_write ;
  wire \fifo.valid_reg ;
  wire \fifo.valid_reg_0 ;
  wire [2:2]m_axis_raddr;
  wire \m_axis_raddr_reg[0]_i_1_n_0 ;
  wire \m_axis_raddr_reg_reg[0]_0 ;
  wire [2:1]p_1_in;
  wire response_ready_reg;
  wire response_ready_reg_0;
  wire s_axi_aclk;
  wire [2:2]s_axis_waddr;
  wire \s_axis_waddr_reg[0]_i_1_n_0 ;
  wire \s_axis_waddr_reg[1]_i_1_n_0 ;
  wire \s_axis_waddr_reg[2]_i_2_n_0 ;
  wire \s_axis_waddr_reg_reg[0]_0 ;
  wire [1:0]\s_axis_waddr_reg_reg[1]_0 ;
  wire s_axis_write_s;
  wire up_bl_partial;
  wire up_response_ready;
  wire up_tlf_s_ready;
  wire up_tlf_s_valid_reg;
  wire up_tlf_valid;

  LUT2 #(
    .INIT(4'h8)) 
    \fifo.sync_clocks.ram_reg_0_3_0_13_i_1 
       (.I0(up_tlf_s_ready),
        .I1(\s_axis_waddr_reg_reg[0]_0 ),
        .O(\fifo.s_mem_write ));
  LUT3 #(
    .INIT(8'hBA)) 
    \fifo.valid_i_1 
       (.I0(\fifo._m_axis_valid ),
        .I1(\fifo.valid_reg_0 ),
        .I2(up_tlf_valid),
        .O(\fifo.valid_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \m_axis_raddr_reg[0]_i_1 
       (.I0(Q[0]),
        .O(\m_axis_raddr_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \m_axis_raddr_reg[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(p_1_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \m_axis_raddr_reg[2]_i_1 
       (.I0(\m_axis_raddr_reg_reg[0]_0 ),
        .O(SR));
  LUT3 #(
    .INIT(8'h8A)) 
    \m_axis_raddr_reg[2]_i_2 
       (.I0(\fifo._m_axis_valid ),
        .I1(\fifo.valid_reg_0 ),
        .I2(up_tlf_valid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \m_axis_raddr_reg[2]_i_3 
       (.I0(m_axis_raddr),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \m_axis_raddr_reg[2]_i_4 
       (.I0(m_axis_raddr),
        .I1(s_axis_waddr),
        .I2(\s_axis_waddr_reg_reg[1]_0 [0]),
        .I3(Q[0]),
        .I4(\s_axis_waddr_reg_reg[1]_0 [1]),
        .I5(Q[1]),
        .O(\fifo._m_axis_valid ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_raddr_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\m_axis_raddr_reg[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_raddr_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_1_in[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_raddr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(p_1_in[2]),
        .Q(m_axis_raddr),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h54)) 
    response_ready_i_1
       (.I0(response_ready_reg_0),
        .I1(up_response_ready),
        .I2(up_tlf_s_ready),
        .O(response_ready_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \s_axis_waddr_reg[0]_i_1 
       (.I0(\s_axis_waddr_reg_reg[1]_0 [0]),
        .O(\s_axis_waddr_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \s_axis_waddr_reg[1]_i_1 
       (.I0(\s_axis_waddr_reg_reg[1]_0 [0]),
        .I1(\s_axis_waddr_reg_reg[1]_0 [1]),
        .O(\s_axis_waddr_reg[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_waddr_reg[2]_i_1 
       (.I0(\s_axis_waddr_reg_reg[0]_0 ),
        .I1(up_tlf_s_ready),
        .O(s_axis_write_s));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \s_axis_waddr_reg[2]_i_2 
       (.I0(s_axis_waddr),
        .I1(\s_axis_waddr_reg_reg[1]_0 [1]),
        .I2(\s_axis_waddr_reg_reg[1]_0 [0]),
        .O(\s_axis_waddr_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF9FFFF9FFF6FF9FF)) 
    \s_axis_waddr_reg[2]_i_3 
       (.I0(m_axis_raddr),
        .I1(s_axis_waddr),
        .I2(\s_axis_waddr_reg_reg[1]_0 [0]),
        .I3(Q[0]),
        .I4(\s_axis_waddr_reg_reg[1]_0 [1]),
        .I5(Q[1]),
        .O(up_tlf_s_ready));
  FDRE #(
    .INIT(1'b0)) 
    \s_axis_waddr_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axis_write_s),
        .D(\s_axis_waddr_reg[0]_i_1_n_0 ),
        .Q(\s_axis_waddr_reg_reg[1]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axis_waddr_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axis_write_s),
        .D(\s_axis_waddr_reg[1]_i_1_n_0 ),
        .Q(\s_axis_waddr_reg_reg[1]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \s_axis_waddr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axis_write_s),
        .D(\s_axis_waddr_reg[2]_i_2_n_0 ),
        .Q(s_axis_waddr),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hC0CA)) 
    up_tlf_s_valid_i_1
       (.I0(\s_axis_waddr_reg_reg[0]_0 ),
        .I1(up_bl_partial),
        .I2(response_ready_reg_0),
        .I3(up_tlf_s_ready),
        .O(up_tlf_s_valid_reg));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
