# Day 3 â€“ Combinational and Sequential Optimizations  

---

## ðŸ“‘ Table of Contents  
1. [Introduction to Optimizations](#1-introduction-to-optimizations)  
2. [Combinational Logic Optimizations](#2-combinational-logic-optimizations)  
3. [Sequential Logic Optimizations](#3-sequential-logic-optimizations)  
4. [Sequential Optimizations for Unused Outputs](#4-sequential-optimizations-for-unused-outputs)  

---

## 1. Introduction to Optimizations  

Optimization in digital circuits refers to **improving area, delay, and power** without altering the functionality.  
This is done using:  

- **Boolean algebra simplification** (K-map, algebraic laws)  
- **Redundancy removal** (unnecessary gates or signals)  
- **Logic restructuring** (rearranging equations for better performance)  
- **Sequential restructuring** (moving or cloning registers for better timing balance)  

ðŸ”‘ **Goal:** Reduce silicon area, improve speed, and lower power consumption.  

---

## 2. Combinational Logic Optimizations  

Techniques applied to purely **combinational circuits**:  

- **Boolean simplification**  
  Example:  
y = aÂ·b + aÂ·b' â†’ y = a
- **Common sub-expression elimination**  
If multiple expressions share the same logic, compute it once and reuse it.  
- **Constant propagation**  
Replace inputs with known constants at compile-time.  
y = a & 1 â†’ y = a
y = b | 0 â†’ y = b
- **Dead logic elimination**  
Gates that never affect the output are removed.  

---
Labs : 
```verilog
module opt_check (input a , input b , output y);
	assign y = a?b:0;
endmodule
```
![Alt Text](Images/Lab1.png)
```verilog
module opt_check2 (input a , input b , output y);
	assign y = a?1:b;
endmodule
```
![Alt Text](Images/Lab2.png)
```verilog
module opt_check3 (input a , input b, input c , output y);
	assign y = a?(c?b:0):0;
endmodule
```
![Alt Text](Images/lab3_oc3.png)
```verilog
module opt_check4 (input a , input b , input c , output y);
 assign y = a?(b?(a & c ):c):(!c);
 endmodule
```
![Alt Text](Images/Lab4_oc4.png)
```verilog
module sub_module1(input a , input b , output y);
 assign y = a & b;
endmodule

module sub_module2(input a , input b , output y);
 assign y = a^b;
endmodule

module multiple_module_opt(input a , input b , input c , input d , output y);
wire n1,n2,n3;

sub_module1 U1 (.a(a) , .b(1'b1) , .y(n1));
sub_module2 U2 (.a(n1), .b(1'b0) , .y(n2));
sub_module2 U3 (.a(b), .b(d) , .y(n3));

assign y = c | (b & n1); 

endmodule
```
![Alt Text](Images/lab5_muloc.png)
```verilog

module sub_module(input a , input b , output y);
 assign y = a & b;
endmodule



module multiple_module_opt2(input a , input b , input c , input d , output y);
wire n1,n2,n3;

sub_module U1 (.a(a) , .b(1'b0) , .y(n1));
sub_module U2 (.a(b), .b(c) , .y(n2));
sub_module U3 (.a(n2), .b(d) , .y(n3));
sub_module U4 (.a(n3), .b(n1) , .y(y));


endmodule
```
![Alt Text](Images/lab6_muloc2.png)

## 3. Sequential Logic Optimizations  

Sequential circuits introduce **flip-flops and state machines**. Optimizations include:  

### ðŸ”¹ State Minimization  
- Remove redundant states in an FSM.  
- Merge equivalent states that produce the same outputs and transitions.  

### ðŸ”¹ State Encoding Optimization  
- One-hot, Gray, or binary encoding chosen depending on **speed vs area trade-off**.  

### ðŸ”¹ Retiming  
- Move registers across combinational logic to **balance delays** and improve timing.  

### ðŸ”¹ Cloning  
- Duplicate a register close to multiple fan-out paths to **reduce load** and improve timing closure.  

---

## 4. Sequential Optimizations for Unused Outputs  

When a registerâ€™s output is **never observed** (unused in final circuit), synthesis tools:  

- **Remove those flops** automatically.  
- Replace with constant values (0 or 1).  
- Reduce power and area by eliminating unnecessary storage elements.  

This process is called **register pruning**.  

---

## ðŸ“Š Flowchart of Optimizations  

```mermaid
flowchart TD
  A[Start HDL Design] --> B[Combinational Optimizations]
  B --> B1[Boolean Simplification]
  B --> B2[Constant Propagation]
  B --> B3[Dead Logic Removal]
  B --> C[Sequential Optimizations]
  C --> C1[State Minimization]
  C --> C2[State Encoding]
  C --> C3[Cloning]
  C --> C4[Retiming]
  C --> D[Remove Unused Outputs]
  D --> E[Optimized Netlist]
```

## ðŸ§¹ `opt_clean -purge` in Yosys

The `opt_clean` pass in **Yosys** removes unused cells and wires after optimizations.  
By default, it cleans **dangling wires and cells** that no longer affect the design.

- **Basic `opt_clean`**  
  Removes cells and wires that have no fanout or are otherwise unused.

- **With `-purge` option**  
  The `-purge` flag goes further:  
  - It removes *all* unused wires (even module inputs/outputs if unconnected).  
  - It deletes constant drivers, buffers, and any redundant connections.  
  - Ensures the design has **no leftover logic** after optimizations.

### ðŸ”‘ Usage
```tcl
opt_clean -purge
```

