// Seed: 109895590
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input supply0 id_2
);
  assign id_1 = id_0;
  wire  id_4;
  logic id_5;
  assign module_1._id_0 = 0;
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd67,
    parameter id_2 = 32'd77
) (
    input tri _id_0,
    input supply0 id_1,
    input wor _id_2,
    output wor id_3
);
  wire [(  id_0  !==  id_2  ) : id_0  ||  id_0  ||  1] id_5;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1
  );
  assign {id_1, id_0} = id_5;
endmodule
