Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 10 13:46:11 2023
| Host         : Chenxuan-RazerBlade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_RISCV_timing_summary_routed.rpt -pb CPU_RISCV_timing_summary_routed.pb -rpx CPU_RISCV_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_RISCV
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  224         
SYNTH-10   Warning           Wide multiplier                                            3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7416)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10007)
5. checking no_input_delay (2)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7416)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CENTER (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 1217 register/latch pins with no clock driven by root clock pin: CLK_Sel[0] (HIGH)

 There are 1217 register/latch pins with no clock driven by root clock pin: CLK_Sel[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DOWN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: LEFT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RIGHT (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UP (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: FPGADigit/div/clk_N_reg/Q (HIGH)

 There are 1217 register/latch pins with no clock driven by root clock pin: divider1/clk_N_reg/Q (HIGH)

 There are 1217 register/latch pins with no clock driven by root clock pin: divider2/clk_N_reg/Q (HIGH)

 There are 1217 register/latch pins with no clock driven by root clock pin: divider3/clk_N_reg/Q (HIGH)

 There are 1217 register/latch pins with no clock driven by root clock pin: divider4/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10007)
----------------------------------------------------
 There are 10007 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.372        0.000                      0                   58        0.255        0.000                      0                   58        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.372        0.000                      0                   58        0.255        0.000                      0                   58        7.192        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.715ns  (logic 5.912ns (40.178%)  route 8.803ns (59.822%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.894 - 15.385 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.712     1.714    vga_display/CLK
    SLICE_X0Y68          FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.649     2.819    vga_display/Q[0]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     2.943 r  vga_display/RAM_reg_0_127_0_0_i_256/O
                         net (fo=4, routed)           0.663     3.606    vga_display/RAM_reg_0_127_0_0_i_256_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.730 r  vga_display/RAM_reg_0_127_0_0_i_260/O
                         net (fo=18, routed)          0.345     4.075    vga_display/vaddr_y[6]
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  vga_display/RAM_reg_0_127_0_0_i_274/O
                         net (fo=2, routed)           0.583     4.782    vga_display/y_counter_reg[0]_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.124     4.906 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.639     5.545    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.669 r  Mem/RAM_reg_0_127_0_0_i_138/O
                         net (fo=1, routed)           0.000     5.669    Mem/RAM_reg_0_127_0_0_i_138_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.219 r  Mem/RAM_reg_0_127_0_0_i_50/CO[3]
                         net (fo=1, routed)           0.000     6.219    Mem/RAM_reg_0_127_0_0_i_50_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.553 r  Mem/RAM_reg_0_127_0_0_i_47/O[1]
                         net (fo=17, routed)          0.483     7.036    Mem/RAM_reg_0_127_0_0_i_47_n_6
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.303     7.339 r  Mem/RAM_reg_0_127_0_0_i_257/O
                         net (fo=1, routed)           0.000     7.339    Mem/RAM_reg_0_127_0_0_i_257_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.740 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.740    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.074 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.582     8.657    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.303     8.960 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     8.960    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.530 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.408     9.937    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.313    10.250 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.957    11.208    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.150    11.358 r  Mem/RAM_reg_384_511_10_10_i_5/O
                         net (fo=62, routed)          1.268    12.626    Mem/RAM_reg_0_127_26_26/DPRA3
    SLICE_X8Y74          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.952 r  Mem/RAM_reg_0_127_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000    12.952    Mem/RAM_reg_0_127_26_26/DPO0
    SLICE_X8Y74          MUXF7 (Prop_muxf7_I0_O)      0.209    13.161 r  Mem/RAM_reg_0_127_26_26/F7.DP/O
                         net (fo=1, routed)           0.599    13.760    Mem/vdata3[26]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.297    14.057 r  Mem/vga[11]_i_90/O
                         net (fo=1, routed)           0.000    14.057    Mem/vga[11]_i_90_n_0
    SLICE_X9Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    14.269 r  Mem/vga_reg[11]_i_40/O
                         net (fo=1, routed)           0.000    14.269    Mem/vga_reg[11]_i_40_n_0
    SLICE_X9Y73          MUXF8 (Prop_muxf8_I1_O)      0.094    14.363 r  Mem/vga_reg[11]_i_13/O
                         net (fo=2, routed)           0.951    15.314    Mem/vga_reg[11]_i_13_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.316    15.630 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.151    15.781    vga_display/vdata[0]
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.124    15.905 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.524    16.429    vga_display/vga[7]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  vga_display/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    16.894    vga_display/CLK
    SLICE_X13Y73         FDRE                                         r  vga_display/vga_reg[7]/C
                         clock pessimism              0.079    16.973    
                         clock uncertainty           -0.132    16.841    
    SLICE_X13Y73         FDRE (Setup_fdre_C_D)       -0.040    16.801    vga_display/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         16.801    
                         arrival time                         -16.429    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.532ns  (logic 5.912ns (40.682%)  route 8.620ns (59.318%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.894 - 15.385 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.712     1.714    vga_display/CLK
    SLICE_X0Y68          FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.649     2.819    vga_display/Q[0]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     2.943 r  vga_display/RAM_reg_0_127_0_0_i_256/O
                         net (fo=4, routed)           0.663     3.606    vga_display/RAM_reg_0_127_0_0_i_256_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.730 r  vga_display/RAM_reg_0_127_0_0_i_260/O
                         net (fo=18, routed)          0.345     4.075    vga_display/vaddr_y[6]
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  vga_display/RAM_reg_0_127_0_0_i_274/O
                         net (fo=2, routed)           0.583     4.782    vga_display/y_counter_reg[0]_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.124     4.906 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.639     5.545    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.669 r  Mem/RAM_reg_0_127_0_0_i_138/O
                         net (fo=1, routed)           0.000     5.669    Mem/RAM_reg_0_127_0_0_i_138_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.219 r  Mem/RAM_reg_0_127_0_0_i_50/CO[3]
                         net (fo=1, routed)           0.000     6.219    Mem/RAM_reg_0_127_0_0_i_50_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.553 r  Mem/RAM_reg_0_127_0_0_i_47/O[1]
                         net (fo=17, routed)          0.483     7.036    Mem/RAM_reg_0_127_0_0_i_47_n_6
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.303     7.339 r  Mem/RAM_reg_0_127_0_0_i_257/O
                         net (fo=1, routed)           0.000     7.339    Mem/RAM_reg_0_127_0_0_i_257_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.740 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.740    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.074 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.582     8.657    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.303     8.960 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     8.960    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.530 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.408     9.937    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.313    10.250 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.957    11.208    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.150    11.358 r  Mem/RAM_reg_384_511_10_10_i_5/O
                         net (fo=62, routed)          1.268    12.626    Mem/RAM_reg_0_127_26_26/DPRA3
    SLICE_X8Y74          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.952 r  Mem/RAM_reg_0_127_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000    12.952    Mem/RAM_reg_0_127_26_26/DPO0
    SLICE_X8Y74          MUXF7 (Prop_muxf7_I0_O)      0.209    13.161 r  Mem/RAM_reg_0_127_26_26/F7.DP/O
                         net (fo=1, routed)           0.599    13.760    Mem/vdata3[26]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.297    14.057 r  Mem/vga[11]_i_90/O
                         net (fo=1, routed)           0.000    14.057    Mem/vga[11]_i_90_n_0
    SLICE_X9Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    14.269 r  Mem/vga_reg[11]_i_40/O
                         net (fo=1, routed)           0.000    14.269    Mem/vga_reg[11]_i_40_n_0
    SLICE_X9Y73          MUXF8 (Prop_muxf8_I1_O)      0.094    14.363 r  Mem/vga_reg[11]_i_13/O
                         net (fo=2, routed)           0.951    15.314    Mem/vga_reg[11]_i_13_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.316    15.630 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.151    15.781    vga_display/vdata[0]
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.124    15.905 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.342    16.247    vga_display/vga[7]_i_1_n_0
    SLICE_X15Y73         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    16.894    vga_display/CLK
    SLICE_X15Y73         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica/C
                         clock pessimism              0.079    16.973    
                         clock uncertainty           -0.132    16.841    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)       -0.040    16.801    vga_display/vga_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.801    
                         arrival time                         -16.247    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.525ns  (logic 5.912ns (40.701%)  route 8.613ns (59.299%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.894 - 15.385 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.712     1.714    vga_display/CLK
    SLICE_X0Y68          FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.649     2.819    vga_display/Q[0]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     2.943 r  vga_display/RAM_reg_0_127_0_0_i_256/O
                         net (fo=4, routed)           0.663     3.606    vga_display/RAM_reg_0_127_0_0_i_256_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.730 r  vga_display/RAM_reg_0_127_0_0_i_260/O
                         net (fo=18, routed)          0.345     4.075    vga_display/vaddr_y[6]
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  vga_display/RAM_reg_0_127_0_0_i_274/O
                         net (fo=2, routed)           0.583     4.782    vga_display/y_counter_reg[0]_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.124     4.906 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.639     5.545    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.669 r  Mem/RAM_reg_0_127_0_0_i_138/O
                         net (fo=1, routed)           0.000     5.669    Mem/RAM_reg_0_127_0_0_i_138_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.219 r  Mem/RAM_reg_0_127_0_0_i_50/CO[3]
                         net (fo=1, routed)           0.000     6.219    Mem/RAM_reg_0_127_0_0_i_50_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.553 r  Mem/RAM_reg_0_127_0_0_i_47/O[1]
                         net (fo=17, routed)          0.483     7.036    Mem/RAM_reg_0_127_0_0_i_47_n_6
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.303     7.339 r  Mem/RAM_reg_0_127_0_0_i_257/O
                         net (fo=1, routed)           0.000     7.339    Mem/RAM_reg_0_127_0_0_i_257_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.740 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.740    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.074 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.582     8.657    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.303     8.960 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     8.960    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.530 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.408     9.937    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.313    10.250 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.957    11.208    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.150    11.358 r  Mem/RAM_reg_384_511_10_10_i_5/O
                         net (fo=62, routed)          1.268    12.626    Mem/RAM_reg_0_127_26_26/DPRA3
    SLICE_X8Y74          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.952 r  Mem/RAM_reg_0_127_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000    12.952    Mem/RAM_reg_0_127_26_26/DPO0
    SLICE_X8Y74          MUXF7 (Prop_muxf7_I0_O)      0.209    13.161 r  Mem/RAM_reg_0_127_26_26/F7.DP/O
                         net (fo=1, routed)           0.599    13.760    Mem/vdata3[26]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.297    14.057 r  Mem/vga[11]_i_90/O
                         net (fo=1, routed)           0.000    14.057    Mem/vga[11]_i_90_n_0
    SLICE_X9Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    14.269 r  Mem/vga_reg[11]_i_40/O
                         net (fo=1, routed)           0.000    14.269    Mem/vga_reg[11]_i_40_n_0
    SLICE_X9Y73          MUXF8 (Prop_muxf8_I1_O)      0.094    14.363 r  Mem/vga_reg[11]_i_13/O
                         net (fo=2, routed)           0.951    15.314    Mem/vga_reg[11]_i_13_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.316    15.630 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.151    15.781    vga_display/vdata[0]
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.124    15.905 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.335    16.240    vga_display/vga[7]_i_1_n_0
    SLICE_X13Y73         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    16.894    vga_display/CLK
    SLICE_X13Y73         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_2/C
                         clock pessimism              0.079    16.973    
                         clock uncertainty           -0.132    16.841    
    SLICE_X13Y73         FDRE (Setup_fdre_C_D)       -0.043    16.798    vga_display/vga_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.798    
                         arrival time                         -16.240    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.264ns  (logic 5.697ns (39.939%)  route 8.567ns (60.061%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 16.898 - 15.385 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.712     1.714    vga_display/CLK
    SLICE_X0Y68          FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.649     2.819    vga_display/Q[0]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     2.943 r  vga_display/RAM_reg_0_127_0_0_i_256/O
                         net (fo=4, routed)           0.663     3.606    vga_display/RAM_reg_0_127_0_0_i_256_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.730 r  vga_display/RAM_reg_0_127_0_0_i_260/O
                         net (fo=18, routed)          0.345     4.075    vga_display/vaddr_y[6]
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  vga_display/RAM_reg_0_127_0_0_i_274/O
                         net (fo=2, routed)           0.583     4.782    vga_display/y_counter_reg[0]_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.124     4.906 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.639     5.545    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.669 r  Mem/RAM_reg_0_127_0_0_i_138/O
                         net (fo=1, routed)           0.000     5.669    Mem/RAM_reg_0_127_0_0_i_138_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.219 r  Mem/RAM_reg_0_127_0_0_i_50/CO[3]
                         net (fo=1, routed)           0.000     6.219    Mem/RAM_reg_0_127_0_0_i_50_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.553 r  Mem/RAM_reg_0_127_0_0_i_47/O[1]
                         net (fo=17, routed)          0.483     7.036    Mem/RAM_reg_0_127_0_0_i_47_n_6
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.303     7.339 r  Mem/RAM_reg_0_127_0_0_i_257/O
                         net (fo=1, routed)           0.000     7.339    Mem/RAM_reg_0_127_0_0_i_257_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.740 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.740    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.074 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.582     8.657    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.303     8.960 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     8.960    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.530 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.408     9.937    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.313    10.250 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.677    10.927    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    11.051 r  Mem/RAM_reg_0_127_5_5_i_1/O
                         net (fo=62, routed)          0.903    11.954    Mem/RAM_reg_0_127_13_13/DPRA3
    SLICE_X8Y67          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.078 r  Mem/RAM_reg_0_127_13_13/DP.LOW/O
                         net (fo=1, routed)           0.000    12.078    Mem/RAM_reg_0_127_13_13/DPO0
    SLICE_X8Y67          MUXF7 (Prop_muxf7_I0_O)      0.209    12.287 r  Mem/RAM_reg_0_127_13_13/F7.DP/O
                         net (fo=1, routed)           0.924    13.210    Mem/vdata3[13]
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.297    13.507 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    13.507    Mem/vga[11]_i_49_n_0
    SLICE_X9Y71          MUXF7 (Prop_muxf7_I0_O)      0.212    13.719 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.584    14.303    Mem/vga_reg[11]_i_17_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I4_O)        0.299    14.602 r  Mem/vga[11]_i_8/O
                         net (fo=2, routed)           0.588    15.190    Mem/vga[11]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.314 r  Mem/vga[11]_i_4/O
                         net (fo=1, routed)           0.149    15.463    vga_display/vga_reg[11]_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.587 r  vga_display/vga[11]_i_1/O
                         net (fo=2, routed)           0.392    15.979    vga_display/vga[11]_i_1_n_0
    SLICE_X11Y72         FDRE                                         r  vga_display/vga_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510    16.898    vga_display/CLK
    SLICE_X11Y72         FDRE                                         r  vga_display/vga_reg[11]_lopt_replica/C
                         clock pessimism              0.079    16.977    
                         clock uncertainty           -0.132    16.845    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)       -0.081    16.764    vga_display/vga_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.764    
                         arrival time                         -15.979    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.224ns  (logic 5.697ns (40.052%)  route 8.527ns (59.948%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=6 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 16.898 - 15.385 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.712     1.714    vga_display/CLK
    SLICE_X0Y68          FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.649     2.819    vga_display/Q[0]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     2.943 r  vga_display/RAM_reg_0_127_0_0_i_256/O
                         net (fo=4, routed)           0.663     3.606    vga_display/RAM_reg_0_127_0_0_i_256_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.730 r  vga_display/RAM_reg_0_127_0_0_i_260/O
                         net (fo=18, routed)          0.345     4.075    vga_display/vaddr_y[6]
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  vga_display/RAM_reg_0_127_0_0_i_274/O
                         net (fo=2, routed)           0.583     4.782    vga_display/y_counter_reg[0]_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.124     4.906 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.639     5.545    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.669 r  Mem/RAM_reg_0_127_0_0_i_138/O
                         net (fo=1, routed)           0.000     5.669    Mem/RAM_reg_0_127_0_0_i_138_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.219 r  Mem/RAM_reg_0_127_0_0_i_50/CO[3]
                         net (fo=1, routed)           0.000     6.219    Mem/RAM_reg_0_127_0_0_i_50_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.553 r  Mem/RAM_reg_0_127_0_0_i_47/O[1]
                         net (fo=17, routed)          0.483     7.036    Mem/RAM_reg_0_127_0_0_i_47_n_6
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.303     7.339 r  Mem/RAM_reg_0_127_0_0_i_257/O
                         net (fo=1, routed)           0.000     7.339    Mem/RAM_reg_0_127_0_0_i_257_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.740 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.740    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.074 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.582     8.657    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.303     8.960 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     8.960    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.530 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.408     9.937    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.313    10.250 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.677    10.927    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X11Y66         LUT5 (Prop_lut5_I0_O)        0.124    11.051 r  Mem/RAM_reg_0_127_5_5_i_1/O
                         net (fo=62, routed)          0.903    11.954    Mem/RAM_reg_0_127_13_13/DPRA3
    SLICE_X8Y67          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    12.078 r  Mem/RAM_reg_0_127_13_13/DP.LOW/O
                         net (fo=1, routed)           0.000    12.078    Mem/RAM_reg_0_127_13_13/DPO0
    SLICE_X8Y67          MUXF7 (Prop_muxf7_I0_O)      0.209    12.287 r  Mem/RAM_reg_0_127_13_13/F7.DP/O
                         net (fo=1, routed)           0.924    13.210    Mem/vdata3[13]
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.297    13.507 r  Mem/vga[11]_i_49/O
                         net (fo=1, routed)           0.000    13.507    Mem/vga[11]_i_49_n_0
    SLICE_X9Y71          MUXF7 (Prop_muxf7_I0_O)      0.212    13.719 r  Mem/vga_reg[11]_i_17/O
                         net (fo=2, routed)           0.584    14.303    Mem/vga_reg[11]_i_17_n_0
    SLICE_X9Y72          LUT5 (Prop_lut5_I4_O)        0.299    14.602 r  Mem/vga[11]_i_8/O
                         net (fo=2, routed)           0.588    15.190    Mem/vga[11]_i_8_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.314 r  Mem/vga[11]_i_4/O
                         net (fo=1, routed)           0.149    15.463    vga_display/vga_reg[11]_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.124    15.587 r  vga_display/vga[11]_i_1/O
                         net (fo=2, routed)           0.351    15.938    vga_display/vga[11]_i_1_n_0
    SLICE_X11Y72         FDRE                                         r  vga_display/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.510    16.898    vga_display/CLK
    SLICE_X11Y72         FDRE                                         r  vga_display/vga_reg[11]/C
                         clock pessimism              0.079    16.977    
                         clock uncertainty           -0.132    16.845    
    SLICE_X11Y72         FDRE (Setup_fdre_C_D)       -0.067    16.778    vga_display/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         16.778    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/vga_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.191ns  (logic 5.912ns (41.661%)  route 8.279ns (58.339%))
  Logic Levels:           21  (CARRY4=5 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.894 - 15.385 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.712     1.714    vga_display/CLK
    SLICE_X0Y68          FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.456     2.170 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.649     2.819    vga_display/Q[0]
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.124     2.943 r  vga_display/RAM_reg_0_127_0_0_i_256/O
                         net (fo=4, routed)           0.663     3.606    vga_display/RAM_reg_0_127_0_0_i_256_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I4_O)        0.124     3.730 r  vga_display/RAM_reg_0_127_0_0_i_260/O
                         net (fo=18, routed)          0.345     4.075    vga_display/vaddr_y[6]
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.199 r  vga_display/RAM_reg_0_127_0_0_i_274/O
                         net (fo=2, routed)           0.583     4.782    vga_display/y_counter_reg[0]_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I4_O)        0.124     4.906 r  vga_display/RAM_reg_0_127_0_0_i_134/O
                         net (fo=2, routed)           0.639     5.545    Mem/RAM_reg_0_127_0_0_i_50_0[1]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.124     5.669 r  Mem/RAM_reg_0_127_0_0_i_138/O
                         net (fo=1, routed)           0.000     5.669    Mem/RAM_reg_0_127_0_0_i_138_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.219 r  Mem/RAM_reg_0_127_0_0_i_50/CO[3]
                         net (fo=1, routed)           0.000     6.219    Mem/RAM_reg_0_127_0_0_i_50_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.553 r  Mem/RAM_reg_0_127_0_0_i_47/O[1]
                         net (fo=17, routed)          0.483     7.036    Mem/RAM_reg_0_127_0_0_i_47_n_6
    SLICE_X3Y69          LUT2 (Prop_lut2_I1_O)        0.303     7.339 r  Mem/RAM_reg_0_127_0_0_i_257/O
                         net (fo=1, routed)           0.000     7.339    Mem/RAM_reg_0_127_0_0_i_257_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.740 r  Mem/RAM_reg_0_127_0_0_i_119/CO[3]
                         net (fo=1, routed)           0.000     7.740    Mem/RAM_reg_0_127_0_0_i_119_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.074 r  Mem/RAM_reg_0_127_0_0_i_45/O[1]
                         net (fo=3, routed)           0.582     8.657    vga_display/RAM_reg_0_127_0_0_i_43[1]
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.303     8.960 r  vga_display/RAM_reg_0_127_0_0_i_116/O
                         net (fo=1, routed)           0.000     8.960    Mem/RAM_reg_0_127_3_3_i_10_2[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.530 r  Mem/RAM_reg_0_127_0_0_i_43/CO[2]
                         net (fo=35, routed)          0.408     9.937    Mem/RAM_reg_0_127_0_0_i_43_n_1
    SLICE_X7Y70          LUT3 (Prop_lut3_I0_O)        0.313    10.250 r  Mem/RAM_reg_0_127_0_0_i_49/O
                         net (fo=13, routed)          0.957    11.208    Mem/RAM_reg_0_127_0_0_i_49_n_0
    SLICE_X9Y69          LUT5 (Prop_lut5_I0_O)        0.150    11.358 r  Mem/RAM_reg_384_511_10_10_i_5/O
                         net (fo=62, routed)          1.268    12.626    Mem/RAM_reg_0_127_26_26/DPRA3
    SLICE_X8Y74          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.326    12.952 r  Mem/RAM_reg_0_127_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000    12.952    Mem/RAM_reg_0_127_26_26/DPO0
    SLICE_X8Y74          MUXF7 (Prop_muxf7_I0_O)      0.209    13.161 r  Mem/RAM_reg_0_127_26_26/F7.DP/O
                         net (fo=1, routed)           0.599    13.760    Mem/vdata3[26]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.297    14.057 r  Mem/vga[11]_i_90/O
                         net (fo=1, routed)           0.000    14.057    Mem/vga[11]_i_90_n_0
    SLICE_X9Y73          MUXF7 (Prop_muxf7_I0_O)      0.212    14.269 r  Mem/vga_reg[11]_i_40/O
                         net (fo=1, routed)           0.000    14.269    Mem/vga_reg[11]_i_40_n_0
    SLICE_X9Y73          MUXF8 (Prop_muxf8_I1_O)      0.094    14.363 r  Mem/vga_reg[11]_i_13/O
                         net (fo=2, routed)           0.951    15.314    Mem/vga_reg[11]_i_13_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.316    15.630 r  Mem/vga[7]_i_2/O
                         net (fo=1, routed)           0.151    15.781    vga_display/vdata[0]
    SLICE_X15Y73         LUT3 (Prop_lut3_I2_O)        0.124    15.905 r  vga_display/vga[7]_i_1/O
                         net (fo=4, routed)           0.000    15.905    vga_display/vga[7]_i_1_n_0
    SLICE_X15Y73         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.506    16.894    vga_display/CLK
    SLICE_X15Y73         FDRE                                         r  vga_display/vga_reg[7]_lopt_replica_3/C
                         clock pessimism              0.079    16.973    
                         clock uncertainty           -0.132    16.841    
    SLICE_X15Y73         FDRE (Setup_fdre_C_D)        0.031    16.872    vga_display/vga_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.872    
                         arrival time                         -15.905    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             10.176ns  (required time - arrival time)
  Source:                 vga_display/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.934ns (19.017%)  route 3.978ns (80.983%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.978 - 15.385 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.630     1.632    vga_display/CLK
    SLICE_X15Y78         FDRE                                         r  vga_display/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.456     2.088 r  vga_display/x_counter_reg[4]/Q
                         net (fo=5, routed)           0.991     3.079    vga_display/x_counter[4]
    SLICE_X12Y80         LUT4 (Prop_lut4_I3_O)        0.150     3.229 r  vga_display/x_counter[11]_i_3/O
                         net (fo=1, routed)           0.452     3.681    vga_display/x_counter[11]_i_3_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.328     4.009 r  vga_display/x_counter[11]_i_1/O
                         net (fo=23, routed)          2.534     6.544    vga_display/p_0_in
    SLICE_X0Y71          FDRE                                         r  vga_display/y_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.978    vga_display/CLK
    SLICE_X0Y71          FDRE                                         r  vga_display/y_counter_reg[10]/C
                         clock pessimism              0.079    17.057    
                         clock uncertainty           -0.132    16.925    
    SLICE_X0Y71          FDRE (Setup_fdre_C_CE)      -0.205    16.720    vga_display/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         16.720    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                 10.176    

Slack (MET) :             10.176ns  (required time - arrival time)
  Source:                 vga_display/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.934ns (19.017%)  route 3.978ns (80.983%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.978 - 15.385 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.630     1.632    vga_display/CLK
    SLICE_X15Y78         FDRE                                         r  vga_display/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.456     2.088 r  vga_display/x_counter_reg[4]/Q
                         net (fo=5, routed)           0.991     3.079    vga_display/x_counter[4]
    SLICE_X12Y80         LUT4 (Prop_lut4_I3_O)        0.150     3.229 r  vga_display/x_counter[11]_i_3/O
                         net (fo=1, routed)           0.452     3.681    vga_display/x_counter[11]_i_3_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.328     4.009 r  vga_display/x_counter[11]_i_1/O
                         net (fo=23, routed)          2.534     6.544    vga_display/p_0_in
    SLICE_X0Y71          FDRE                                         r  vga_display/y_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.978    vga_display/CLK
    SLICE_X0Y71          FDRE                                         r  vga_display/y_counter_reg[8]/C
                         clock pessimism              0.079    17.057    
                         clock uncertainty           -0.132    16.925    
    SLICE_X0Y71          FDRE (Setup_fdre_C_CE)      -0.205    16.720    vga_display/y_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         16.720    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                 10.176    

Slack (MET) :             10.176ns  (required time - arrival time)
  Source:                 vga_display/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 0.934ns (19.017%)  route 3.978ns (80.983%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.978 - 15.385 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.630     1.632    vga_display/CLK
    SLICE_X15Y78         FDRE                                         r  vga_display/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.456     2.088 r  vga_display/x_counter_reg[4]/Q
                         net (fo=5, routed)           0.991     3.079    vga_display/x_counter[4]
    SLICE_X12Y80         LUT4 (Prop_lut4_I3_O)        0.150     3.229 r  vga_display/x_counter[11]_i_3/O
                         net (fo=1, routed)           0.452     3.681    vga_display/x_counter[11]_i_3_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.328     4.009 r  vga_display/x_counter[11]_i_1/O
                         net (fo=23, routed)          2.534     6.544    vga_display/p_0_in
    SLICE_X0Y71          FDRE                                         r  vga_display/y_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.978    vga_display/CLK
    SLICE_X0Y71          FDRE                                         r  vga_display/y_counter_reg[9]/C
                         clock pessimism              0.079    17.057    
                         clock uncertainty           -0.132    16.925    
    SLICE_X0Y71          FDRE (Setup_fdre_C_CE)      -0.205    16.720    vga_display/y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         16.720    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                 10.176    

Slack (MET) :             10.317ns  (required time - arrival time)
  Source:                 vga_display/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.934ns (19.574%)  route 3.838ns (80.426%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 16.979 - 15.385 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.630     1.632    vga_display/CLK
    SLICE_X15Y78         FDRE                                         r  vga_display/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.456     2.088 r  vga_display/x_counter_reg[4]/Q
                         net (fo=5, routed)           0.991     3.079    vga_display/x_counter[4]
    SLICE_X12Y80         LUT4 (Prop_lut4_I3_O)        0.150     3.229 r  vga_display/x_counter[11]_i_3/O
                         net (fo=1, routed)           0.452     3.681    vga_display/x_counter[11]_i_3_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.328     4.009 r  vga_display/x_counter[11]_i_1/O
                         net (fo=23, routed)          2.395     6.404    vga_display/p_0_in
    SLICE_X0Y70          FDRE                                         r  vga_display/y_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.683    17.068    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          1.591    16.979    vga_display/CLK
    SLICE_X0Y70          FDRE                                         r  vga_display/y_counter_reg[6]/C
                         clock pessimism              0.079    17.058    
                         clock uncertainty           -0.132    16.926    
    SLICE_X0Y70          FDRE (Setup_fdre_C_CE)      -0.205    16.721    vga_display/y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         16.721    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                 10.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.834%)  route 0.173ns (48.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.594     0.596    vga_display/CLK
    SLICE_X0Y69          FDRE                                         r  vga_display/y_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  vga_display/y_counter_reg[4]/Q
                         net (fo=14, routed)          0.173     0.909    vga_display/Q[4]
    SLICE_X0Y70          LUT5 (Prop_lut5_I3_O)        0.045     0.954 r  vga_display/y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.954    vga_display/y_counter[6]_i_1_n_0
    SLICE_X0Y70          FDRE                                         r  vga_display/y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864     0.866    vga_display/CLK
    SLICE_X0Y70          FDRE                                         r  vga_display/y_counter_reg[6]/C
                         clock pessimism             -0.257     0.609    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.091     0.700    vga_display/y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564     0.566    vga_display/CLK
    SLICE_X15Y79         FDRE                                         r  vga_display/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga_display/x_counter_reg[8]/Q
                         net (fo=4, routed)           0.120     0.827    vga_display/x_counter[8]
    SLICE_X15Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.935 r  vga_display/x_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.935    vga_display/p_1_in[8]
    SLICE_X15Y79         FDRE                                         r  vga_display/x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.833     0.835    vga_display/CLK
    SLICE_X15Y79         FDRE                                         r  vga_display/x_counter_reg[8]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X15Y79         FDRE (Hold_fdre_C_D)         0.105     0.671    vga_display/x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.565     0.567    vga_display/CLK
    SLICE_X15Y80         FDRE                                         r  vga_display/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  vga_display/x_counter_reg[9]/Q
                         net (fo=5, routed)           0.117     0.825    vga_display/x_counter[9]
    SLICE_X15Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.940 r  vga_display/x_counter_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.940    vga_display/p_1_in[9]
    SLICE_X15Y80         FDRE                                         r  vga_display/x_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834     0.836    vga_display/CLK
    SLICE_X15Y80         FDRE                                         r  vga_display/x_counter_reg[9]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.105     0.672    vga_display/x_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.861%)  route 0.211ns (53.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.595     0.597    vga_display/CLK
    SLICE_X0Y68          FDRE                                         r  vga_display/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  vga_display/y_counter_reg[0]/Q
                         net (fo=28, routed)          0.211     0.949    vga_display/Q[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.045     0.994 r  vga_display/y_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.994    vga_display/y_counter[2]_i_1_n_0
    SLICE_X4Y68          FDRE                                         r  vga_display/y_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.863     0.865    vga_display/CLK
    SLICE_X4Y68          FDRE                                         r  vga_display/y_counter_reg[2]/C
                         clock pessimism             -0.234     0.631    
    SLICE_X4Y68          FDRE (Hold_fdre_C_D)         0.092     0.723    vga_display/y_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.561     0.563    vga_display/CLK
    SLICE_X13Y76         FDRE                                         r  vga_display/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  vga_display/x_counter_reg[0]/Q
                         net (fo=12, routed)          0.181     0.884    vga_display/x_counter[0]
    SLICE_X13Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.929 r  vga_display/x_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.929    vga_display/vaddr_x0[0]
    SLICE_X13Y76         FDRE                                         r  vga_display/x_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.829     0.831    vga_display/CLK
    SLICE_X13Y76         FDRE                                         r  vga_display/x_counter_reg[0]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X13Y76         FDRE (Hold_fdre_C_D)         0.091     0.654    vga_display/x_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.563     0.565    vga_display/CLK
    SLICE_X15Y78         FDRE                                         r  vga_display/x_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vga_display/x_counter_reg[4]/Q
                         net (fo=5, routed)           0.132     0.838    vga_display/x_counter[4]
    SLICE_X15Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.946 r  vga_display/x_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.946    vga_display/p_1_in[4]
    SLICE_X15Y78         FDRE                                         r  vga_display/x_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.832     0.834    vga_display/CLK
    SLICE_X15Y78         FDRE                                         r  vga_display/x_counter_reg[4]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X15Y78         FDRE (Hold_fdre_C_D)         0.105     0.670    vga_display/x_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564     0.566    vga_display/CLK
    SLICE_X15Y79         FDRE                                         r  vga_display/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  vga_display/x_counter_reg[5]/Q
                         net (fo=4, routed)           0.130     0.836    vga_display/x_counter[5]
    SLICE_X15Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.951 r  vga_display/x_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.951    vga_display/p_1_in[5]
    SLICE_X15Y79         FDRE                                         r  vga_display/x_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.833     0.835    vga_display/CLK
    SLICE_X15Y79         FDRE                                         r  vga_display/x_counter_reg[5]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X15Y79         FDRE (Hold_fdre_C_D)         0.105     0.671    vga_display/x_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.344%)  route 0.134ns (34.656%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.565     0.567    vga_display/CLK
    SLICE_X15Y80         FDRE                                         r  vga_display/x_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  vga_display/x_counter_reg[11]/Q
                         net (fo=4, routed)           0.134     0.841    vga_display/x_counter[11]
    SLICE_X15Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.952 r  vga_display/x_counter_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.952    vga_display/p_1_in[11]
    SLICE_X15Y80         FDRE                                         r  vga_display/x_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834     0.836    vga_display/CLK
    SLICE_X15Y80         FDRE                                         r  vga_display/x_counter_reg[11]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.105     0.672    vga_display/x_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga_display/x_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/x_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.565     0.567    vga_display/CLK
    SLICE_X15Y80         FDRE                                         r  vga_display/x_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  vga_display/x_counter_reg[9]/Q
                         net (fo=5, routed)           0.117     0.825    vga_display/x_counter[9]
    SLICE_X15Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.976 r  vga_display/x_counter_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.976    vga_display/p_1_in[10]
    SLICE_X15Y80         FDRE                                         r  vga_display/x_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834     0.836    vga_display/CLK
    SLICE_X15Y80         FDRE                                         r  vga_display/x_counter_reg[10]/C
                         clock pessimism             -0.269     0.567    
    SLICE_X15Y80         FDRE (Hold_fdre_C_D)         0.105     0.672    vga_display/x_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vga_display/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_display/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.816%)  route 0.211ns (53.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.596     0.598    vga_display/CLK
    SLICE_X0Y67          FDRE                                         r  vga_display/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     0.739 r  vga_display/y_counter_reg[5]/Q
                         net (fo=12, routed)          0.211     0.950    vga_display/y_counter_reg_n_0_[5]
    SLICE_X0Y67          LUT5 (Prop_lut5_I4_O)        0.045     0.995 r  vga_display/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.995    vga_display/y_counter[5]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  vga_display/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=35, routed)          0.867     0.869    vga_display/CLK
    SLICE_X0Y67          FDRE                                         r  vga_display/y_counter_reg[5]/C
                         clock pessimism             -0.271     0.598    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.091     0.689    vga_display/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X12Y80     vga_display/h_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X12Y80     vga_display/h_sync_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y70      vga_display/v_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y79      vga_display/v_sync_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X14Y79     vga_display/vga_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X14Y79     vga_display/vga_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y72     vga_display/vga_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y72     vga_display/vga_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y80     vga_display/h_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y80     vga_display/h_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y80     vga_display/h_sync_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y80     vga_display/h_sync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y70      vga_display/v_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y70      vga_display/v_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y79      vga_display/v_sync_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y79      vga_display/v_sync_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y79     vga_display/vga_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y79     vga_display/vga_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y80     vga_display/h_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y80     vga_display/h_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y80     vga_display/h_sync_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X12Y80     vga_display/h_sync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y70      vga_display/v_sync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y70      vga_display/v_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y79      vga_display/v_sync_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y79      vga_display/v_sync_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y79     vga_display/vga_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y79     vga_display/vga_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y7    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



