/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:21 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_BVNM_INTR2_1_H__
#define BCHP_BVNM_INTR2_1_H__

/***************************************************************************
 *BVNM_INTR2_1 - BVN Middle Interrupt Controller 1 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNM_INTR2_1_R5F_STATUS             0x00627100 /* R5f interrupt Status Register */
#define BCHP_BVNM_INTR2_1_R5F_SET                0x00627104 /* R5f interrupt Set Register */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR              0x00627108 /* R5f interrupt Clear Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS        0x0062710c /* R5f interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET           0x00627110 /* R5f interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR         0x00627114 /* R5f interrupt Mask Clear Register */
#define BCHP_BVNM_INTR2_1_PCI_STATUS             0x00627118 /* PCI interrupt Status Register */
#define BCHP_BVNM_INTR2_1_PCI_SET                0x0062711c /* PCI interrupt Set Register */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR              0x00627120 /* PCI interrupt Clear Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS        0x00627124 /* PCI interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET           0x00627128 /* PCI interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR         0x0062712c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_STATUS :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved0_MASK                0xfff00000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved0_SHIFT               20

/* BVNM_INTR2_1 :: R5F_STATUS :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_MASK        0x00080000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_SHIFT       19
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MDI_2_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved1_MASK                0x00040000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved1_SHIFT               18

/* BVNM_INTR2_1 :: R5F_STATUS :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_1_R5F_STATUS_HSCL_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_2_INTR_MASK           0x00010000
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_2_INTR_SHIFT          16
#define BCHP_BVNM_INTR2_1_R5F_STATUS_MVP_TOP_2_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved2_MASK                0x0000f800
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved2_SHIFT               11

/* BVNM_INTR2_1 :: R5F_STATUS :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_MASK           0x00000400
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_SHIFT          10
#define BCHP_BVNM_INTR2_1_R5F_STATUS_DNR_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_STATUS :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved3_MASK                0x000003ff
#define BCHP_BVNM_INTR2_1_R5F_STATUS_reserved3_SHIFT               0

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_SET :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved0_MASK                   0xfff00000
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved0_SHIFT                  20

/* BVNM_INTR2_1 :: R5F_SET :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_MASK           0x00080000
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_SHIFT          19
#define BCHP_BVNM_INTR2_1_R5F_SET_MDI_2_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved1_MASK                   0x00040000
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved1_SHIFT                  18

/* BVNM_INTR2_1 :: R5F_SET :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_MASK                 0x00020000
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_SHIFT                17
#define BCHP_BVNM_INTR2_1_R5F_SET_HSCL_2_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_2_INTR_MASK              0x00010000
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_2_INTR_SHIFT             16
#define BCHP_BVNM_INTR2_1_R5F_SET_MVP_TOP_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved2_MASK                   0x0000f800
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved2_SHIFT                  11

/* BVNM_INTR2_1 :: R5F_SET :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_MASK              0x00000400
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_SHIFT             10
#define BCHP_BVNM_INTR2_1_R5F_SET_DNR_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: R5F_SET :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved3_MASK                   0x000003ff
#define BCHP_BVNM_INTR2_1_R5F_SET_reserved3_SHIFT                  0

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved0_MASK                 0xfff00000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved0_SHIFT                20

/* BVNM_INTR2_1 :: R5F_CLEAR :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_MASK         0x00080000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_SHIFT        19
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved1_MASK                 0x00040000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved1_SHIFT                18

/* BVNM_INTR2_1 :: R5F_CLEAR :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_MASK               0x00020000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_SHIFT              17
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_HSCL_2_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_2_INTR_MASK            0x00010000
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_2_INTR_SHIFT           16
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_MVP_TOP_2_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved2_MASK                 0x0000f800
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved2_SHIFT                11

/* BVNM_INTR2_1 :: R5F_CLEAR :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_MASK            0x00000400
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_SHIFT           10
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_DNR_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: R5F_CLEAR :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved3_MASK                 0x000003ff
#define BCHP_BVNM_INTR2_1_R5F_CLEAR_reserved3_SHIFT                0

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved0_MASK           0xfff00000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved0_SHIFT          20

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_MASK   0x00080000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_SHIFT  19
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved1_MASK           0x00040000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved1_SHIFT          18

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_HSCL_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_2_INTR_MASK      0x00010000
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_2_INTR_SHIFT     16
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_MVP_TOP_2_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved2_MASK           0x0000f800
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved2_SHIFT          11

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_MASK      0x00000400
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_SHIFT     10
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_DNR_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_STATUS :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved3_MASK           0x000003ff
#define BCHP_BVNM_INTR2_1_R5F_MASK_STATUS_reserved3_SHIFT          0

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved0_MASK              0xfff00000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved0_SHIFT             20

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_MASK      0x00080000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_SHIFT     19
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MDI_2_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved1_MASK              0x00040000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved1_SHIFT             18

/* BVNM_INTR2_1 :: R5F_MASK_SET :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_HSCL_2_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_2_INTR_MASK         0x00010000
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_2_INTR_SHIFT        16
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_MVP_TOP_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved2_MASK              0x0000f800
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved2_SHIFT             11

/* BVNM_INTR2_1 :: R5F_MASK_SET :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_MASK         0x00000400
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_SHIFT        10
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_DNR_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_SET :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved3_MASK              0x000003ff
#define BCHP_BVNM_INTR2_1_R5F_MASK_SET_reserved3_SHIFT             0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved0_MASK            0xfff00000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved0_SHIFT           20

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_MASK    0x00080000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_SHIFT   19
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved1_MASK            0x00040000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved1_SHIFT           18

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_MASK          0x00020000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_SHIFT         17
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_HSCL_2_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_2_INTR_MASK       0x00010000
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_2_INTR_SHIFT      16
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_MVP_TOP_2_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved2_MASK            0x0000f800
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved2_SHIFT           11

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_MASK       0x00000400
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_SHIFT      10
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_DNR_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: R5F_MASK_CLEAR :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved3_MASK            0x000003ff
#define BCHP_BVNM_INTR2_1_R5F_MASK_CLEAR_reserved3_SHIFT           0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_STATUS :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved0_MASK                0xfff00000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved0_SHIFT               20

/* BVNM_INTR2_1 :: PCI_STATUS :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_MASK        0x00080000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_SHIFT       19
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MDI_2_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved1_MASK                0x00040000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved1_SHIFT               18

/* BVNM_INTR2_1 :: PCI_STATUS :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_1_PCI_STATUS_HSCL_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_2_INTR_MASK           0x00010000
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_2_INTR_SHIFT          16
#define BCHP_BVNM_INTR2_1_PCI_STATUS_MVP_TOP_2_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved2_MASK                0x0000f800
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved2_SHIFT               11

/* BVNM_INTR2_1 :: PCI_STATUS :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_MASK           0x00000400
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_SHIFT          10
#define BCHP_BVNM_INTR2_1_PCI_STATUS_DNR_2_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_STATUS :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved3_MASK                0x000003ff
#define BCHP_BVNM_INTR2_1_PCI_STATUS_reserved3_SHIFT               0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_SET :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved0_MASK                   0xfff00000
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved0_SHIFT                  20

/* BVNM_INTR2_1 :: PCI_SET :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_MASK           0x00080000
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_SHIFT          19
#define BCHP_BVNM_INTR2_1_PCI_SET_MDI_2_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved1_MASK                   0x00040000
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved1_SHIFT                  18

/* BVNM_INTR2_1 :: PCI_SET :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_MASK                 0x00020000
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_SHIFT                17
#define BCHP_BVNM_INTR2_1_PCI_SET_HSCL_2_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_2_INTR_MASK              0x00010000
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_2_INTR_SHIFT             16
#define BCHP_BVNM_INTR2_1_PCI_SET_MVP_TOP_2_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved2_MASK                   0x0000f800
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved2_SHIFT                  11

/* BVNM_INTR2_1 :: PCI_SET :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_MASK              0x00000400
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_SHIFT             10
#define BCHP_BVNM_INTR2_1_PCI_SET_DNR_2_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_1 :: PCI_SET :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved3_MASK                   0x000003ff
#define BCHP_BVNM_INTR2_1_PCI_SET_reserved3_SHIFT                  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved0_MASK                 0xfff00000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved0_SHIFT                20

/* BVNM_INTR2_1 :: PCI_CLEAR :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_MASK         0x00080000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_SHIFT        19
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved1_MASK                 0x00040000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved1_SHIFT                18

/* BVNM_INTR2_1 :: PCI_CLEAR :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_MASK               0x00020000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_SHIFT              17
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_HSCL_2_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_2_INTR_MASK            0x00010000
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_2_INTR_SHIFT           16
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_MVP_TOP_2_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved2_MASK                 0x0000f800
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved2_SHIFT                11

/* BVNM_INTR2_1 :: PCI_CLEAR :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_MASK            0x00000400
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_SHIFT           10
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_DNR_2_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_1 :: PCI_CLEAR :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved3_MASK                 0x000003ff
#define BCHP_BVNM_INTR2_1_PCI_CLEAR_reserved3_SHIFT                0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved0_MASK           0xfff00000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved0_SHIFT          20

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_MASK   0x00080000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_SHIFT  19
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved1_MASK           0x00040000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved1_SHIFT          18

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_HSCL_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_2_INTR_MASK      0x00010000
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_2_INTR_SHIFT     16
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_MVP_TOP_2_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved2_MASK           0x0000f800
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved2_SHIFT          11

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_MASK      0x00000400
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_SHIFT     10
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_DNR_2_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_STATUS :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved3_MASK           0x000003ff
#define BCHP_BVNM_INTR2_1_PCI_MASK_STATUS_reserved3_SHIFT          0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved0_MASK              0xfff00000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved0_SHIFT             20

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_MASK      0x00080000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_SHIFT     19
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MDI_2_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved1_MASK              0x00040000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved1_SHIFT             18

/* BVNM_INTR2_1 :: PCI_MASK_SET :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_HSCL_2_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_2_INTR_MASK         0x00010000
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_2_INTR_SHIFT        16
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_MVP_TOP_2_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved2_MASK              0x0000f800
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved2_SHIFT             11

/* BVNM_INTR2_1 :: PCI_MASK_SET :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_MASK         0x00000400
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_SHIFT        10
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_DNR_2_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_SET :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved3_MASK              0x000003ff
#define BCHP_BVNM_INTR2_1_PCI_MASK_SET_reserved3_SHIFT             0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved0 [31:20] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved0_MASK            0xfff00000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved0_SHIFT           20

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MDI_2_BVB_IN_INTR [19:19] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_MASK    0x00080000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_SHIFT   19
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MDI_2_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved1 [18:18] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved1_MASK            0x00040000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved1_SHIFT           18

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: HSCL_2_INTR [17:17] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_MASK          0x00020000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_SHIFT         17
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_HSCL_2_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: MVP_TOP_2_INTR [16:16] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_2_INTR_MASK       0x00010000
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_2_INTR_SHIFT      16
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_MVP_TOP_2_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved2 [15:11] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved2_MASK            0x0000f800
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved2_SHIFT           11

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: DNR_2_ERR_INTR [10:10] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_MASK       0x00000400
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_SHIFT      10
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_DNR_2_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_1 :: PCI_MASK_CLEAR :: reserved3 [09:00] */
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved3_MASK            0x000003ff
#define BCHP_BVNM_INTR2_1_PCI_MASK_CLEAR_reserved3_SHIFT           0

#endif /* #ifndef BCHP_BVNM_INTR2_1_H__ */

/* End of File */
