	.cpu arm7tdmi
	.eabi_attribute 20, 1
	.eabi_attribute 21, 1
	.eabi_attribute 23, 3
	.eabi_attribute 24, 1
	.eabi_attribute 25, 1
	.eabi_attribute 26, 1
	.eabi_attribute 30, 2
	.eabi_attribute 34, 0
	.eabi_attribute 18, 4
	.file	"levelsTILES.c"
	.text
	.global	levelsTILESPal
	.global	levelsTILESTiles
	.section	.rodata
	.align	2
	.type	levelsTILESPal, %object
	.size	levelsTILESPal, 512
levelsTILESPal:
	.short	992
	.short	5424
	.short	639
	.short	1023
	.short	0
	.short	12294
	.short	31763
	.short	707
	.short	6157
	.short	438
	.short	304
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.short	0
	.type	levelsTILESTiles, %object
	.size	levelsTILESTiles, 128
levelsTILESTiles:
	.short	17476
	.short	17476
	.short	4369
	.short	4369
	.short	8737
	.short	4642
	.short	12833
	.short	4643
	.short	12833
	.short	4643
	.short	8737
	.short	4642
	.short	8737
	.short	4642
	.short	4369
	.short	4369
	.short	25942
	.short	26214
	.short	22117
	.short	26198
	.short	26214
	.short	25942
	.short	21862
	.short	26197
	.short	26213
	.short	22118
	.short	26197
	.short	21845
	.short	25942
	.short	26214
	.short	21862
	.short	25957
	.short	30583
	.short	30583
	.short	30583
	.short	30583
	.short	29041
	.short	29041
	.short	4481
	.short	4369
	.short	4369
	.short	-32495
	.short	4369
	.short	4376
	.short	6161
	.short	4369
	.short	4376
	.short	4481
	.short	-25958
	.short	-25959
	.short	-25958
	.short	-26199
	.short	-25959
	.short	-26199
	.short	-25959
	.short	-22103
	.short	-26199
	.short	-22103
	.short	-26199
	.short	-26199
	.short	-22103
	.short	-25959
	.short	-22103
	.short	-25959
	.ident	"GCC: (devkitARM release 53) 9.1.0"
