$version Generated by VerilatedVcd $end
$date Mon May 20 19:34:42 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire 16 - alu_out [15:0] $end
  $var wire  1 & carry_in $end
  $var wire  1 + carry_out $end
  $var wire  1 , compare $end
  $var wire 16 ' in_a [15:0] $end
  $var wire 16 ( in_b [15:0] $end
  $var wire  1 * mode $end
  $var wire  4 ) sel [3:0] $end
  $scope module alu $end
   $var wire 16 - alu_out [15:0] $end
   $var wire  1 % arithmetic_carry_out $end
   $var wire  1 & carry_in $end
   $var wire  1 + carry_out $end
   $var wire  1 , compare $end
   $var wire 16 ' in_a [15:0] $end
   $var wire 16 ( in_b [15:0] $end
   $var wire  1 * mode $end
   $var wire  4 ) sel [3:0] $end
   $var wire 16 # temp_a_out [15:0] $end
   $var wire 16 $ temp_l_out [15:0] $end
   $scope module myArithUnit $end
    $var wire 16 # alu_out [15:0] $end
    $var wire  1 & carry_in $end
    $var wire  1 % carry_out $end
    $var wire 16 ' in_a [15:0] $end
    $var wire 16 ( in_b [15:0] $end
    $var wire  4 ) sel [3:0] $end
   $upscope $end
   $scope module myLogicUnit $end
    $var wire 16 $ alu_out [15:0] $end
    $var wire 16 ' in_a [15:0] $end
    $var wire 16 ( in_b [15:0] $end
    $var wire  4 ) sel [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


