# Verification-Digital-IC-Design
Collection of verification projects using Verilog, SystemVerilog, and UVM methodologies. Focused on building testbenches, assertions, coverage, and simulation flows for digital ICs.
