# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/rfranca/Development/GitHub/SimuCam_Development2/FPGA_Developments/Sync/Development/tb3/sync_test.mpf
# Loading project sync_test
# Compile of sync_common_pkg.vhd was successful.
# Compile of sync_mm_registers_pkg.vhd was successful.
# Compile of sync_avalon_mm_pkg.vhd was successful.
# Compile of sync_gen_pkg.vhd was successful.
# Compile of sync_outen_pkg.vhd was successful.
# Compile of sync_irq_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of sync_avalon_mm_read.vhd was successful.
# Compile of sync_avalon_mm_write.vhd was successful.
# Compile of sync_gen.vhd was successful.
# Compile of sync_outen.vhd was successful.
# Compile of pre_sync_irq.vhd was successful.
# Compile of sync_irq.vhd was successful.
# Compile of sync_sync_in_altiobuf.vhd was successful.
# Compile of sync_sync_out_altiobuf.vhd was successful.
# Compile of sync_topfile.vhd was successful.
# Compile of avs_stimuli.vhd was successful.
# Compile of tb.vhd was successful.
# 18 compiles, 0 failed with no errors.
