

Implementation tool: Xilinx Vivado v.2018.2
Project:             int_mul
Solution:            mul3
Device target:       xc7k160tfbg484-1
Report date:         Wed Aug 29 10:02:14 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           50
LUT:             75
FF:             181
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.253
CP achieved post-implementation:    2.087
Timing met
