library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity clockDiv is
	port(clk		:	in std_logic;
		  nrst	: 	in std_logic;
		  clkDiv :	in std_logic);
end clockDiv;

architecture Behavioral of clockDiv is
	 signal temp	: std_logic;
begin
	process(clk, nrst)
		if nrst = 0 then
			temp <= 0
		elsif rising_edge(clk) then
			if temp = "10011100010000"
				clkDiv = not clkDiv;
				temp <= "00000000000000"
			else
				temp = temp + '1'
			end if;
		end if;
	end process;
end Behavioral	