/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [9:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [11:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [4:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  reg [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~(celloutsig_0_8z & celloutsig_0_4z[4]);
  assign celloutsig_1_11z = ~(celloutsig_1_5z & celloutsig_1_8z);
  assign celloutsig_0_13z = !(celloutsig_0_4z[6] ? celloutsig_0_8z : celloutsig_0_2z);
  assign celloutsig_0_1z = ~((_00_ | in_data[90]) & in_data[47]);
  assign celloutsig_0_20z = ~((celloutsig_0_13z | celloutsig_0_3z) & celloutsig_0_11z);
  assign celloutsig_0_3z = ~(_01_ ^ in_data[11]);
  assign celloutsig_0_5z = ~(_02_ ^ _01_);
  assign celloutsig_0_6z = ~(in_data[4] ^ celloutsig_0_5z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z ^ celloutsig_1_17z);
  assign celloutsig_1_19z = ~(in_data[122] ^ celloutsig_1_10z[1]);
  assign celloutsig_0_24z = { celloutsig_0_19z[5], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_21z, _00_, _03_[4], _02_, _03_[2], _01_, celloutsig_0_9z } + { celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_2z };
  reg [4:0] _15_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 5'h00;
    else _15_ <= in_data[5:1];
  assign { _00_, _03_[4], _02_, _03_[2], _01_ } = _15_;
  assign celloutsig_1_2z = in_data[149:133] == in_data[156:140];
  assign celloutsig_1_17z = { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_3z } == { celloutsig_1_12z[3:1], celloutsig_1_5z };
  assign celloutsig_0_18z = { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_1z } == { in_data[60:56], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_26z = { celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_10z } === { celloutsig_0_19z[3:0], celloutsig_0_25z };
  assign celloutsig_0_11z = { in_data[78:76], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_9z } >= { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_21z = celloutsig_0_19z[3:0] >= { celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_5z = in_data[165:160] > { celloutsig_1_0z[3:2], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_1z = celloutsig_1_0z[13:8] <= celloutsig_1_0z[10:5];
  assign celloutsig_0_30z = { celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_15z } <= { in_data[2], celloutsig_0_28z, celloutsig_0_18z };
  assign celloutsig_0_10z = in_data[75:54] && { in_data[36:16], celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_14z[17:16], celloutsig_0_2z, celloutsig_0_13z } && { in_data[19:17], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_14z[6:3], celloutsig_0_6z } && { celloutsig_0_19z[3:0], celloutsig_0_13z };
  assign celloutsig_0_4z = { _00_, _00_, _03_[4], _02_, _03_[2], _01_, celloutsig_0_3z, celloutsig_0_1z } * { _00_, _03_[4], _02_, _03_[2], _01_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_7z = { celloutsig_1_0z[14:13], celloutsig_1_3z } * celloutsig_1_4z;
  assign celloutsig_1_0z = - in_data[134:120];
  assign celloutsig_0_39z = { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_9z } | { celloutsig_0_24z[8], celloutsig_0_34z, celloutsig_0_26z, celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_37z };
  assign celloutsig_0_14z = { celloutsig_0_4z[6:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_7z } | { in_data[21:3], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_2z = & in_data[66:55];
  assign celloutsig_0_27z = & { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_23z = | { in_data[25:15], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_9z };
  assign celloutsig_0_33z = celloutsig_0_12z & celloutsig_0_9z;
  assign celloutsig_1_8z = in_data[175] & in_data[132];
  assign celloutsig_1_14z = | { celloutsig_1_8z, celloutsig_1_7z[1:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_8z = | { _03_[4], celloutsig_0_6z, _02_, celloutsig_0_2z };
  assign celloutsig_0_12z = | { celloutsig_0_11z, in_data[9:7] };
  assign celloutsig_0_62z = ^ celloutsig_0_39z[6:4];
  assign celloutsig_0_15z = ^ { in_data[26:22], celloutsig_0_2z };
  assign celloutsig_0_16z = ^ { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_17z = ^ { celloutsig_0_14z[20:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } ~^ celloutsig_1_0z[8:6];
  assign celloutsig_0_19z = { celloutsig_0_4z[3:0], celloutsig_0_18z, celloutsig_0_10z } ~^ { celloutsig_0_14z[14:13], celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_34z = ~((celloutsig_0_1z & celloutsig_0_9z) | celloutsig_0_24z[1]);
  assign celloutsig_0_61z = ~((celloutsig_0_46z & celloutsig_0_32z[2]) | celloutsig_0_27z);
  assign celloutsig_0_9z = ~((celloutsig_0_8z & celloutsig_0_3z) | celloutsig_0_8z);
  always_latch
    if (clkin_data[32]) celloutsig_0_37z = 5'h00;
    else if (clkin_data[96]) celloutsig_0_37z = { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_30z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 4'h0;
    else if (clkin_data[128]) celloutsig_1_10z = { in_data[141:139], celloutsig_1_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_32z = 12'h000;
    else if (!clkin_data[96]) celloutsig_0_32z = { celloutsig_0_14z[13:6], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_9z };
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_0z[9]) | (celloutsig_1_0z[10] & celloutsig_1_1z));
  assign celloutsig_0_7z = ~((celloutsig_0_6z & celloutsig_0_2z) | (celloutsig_0_3z & celloutsig_0_2z));
  assign celloutsig_0_28z = ~((celloutsig_0_11z & celloutsig_0_21z) | (celloutsig_0_23z & celloutsig_0_6z));
  assign { celloutsig_1_12z[3:1], celloutsig_1_12z[5:4] } = { celloutsig_1_4z, celloutsig_1_0z[2:1] } ~^ { in_data[169:168], celloutsig_1_11z, in_data[171:170] };
  assign { _03_[9:5], _03_[3], _03_[1:0] } = { celloutsig_0_19z[5], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_21z, _00_, _02_, _01_, celloutsig_0_9z };
  assign celloutsig_1_12z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
