Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Jul  9 20:19:09 2023
| Host             : SHAHLARIOUS-PC running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.752        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.608        |
| Device Static (W)        | 0.143        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.8         |
| Junction Temperature (C) | 45.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.020 |        3 |       --- |             --- |
| Slice Logic             |     0.019 |    12124 |       --- |             --- |
|   LUT as Logic          |     0.016 |     4915 |     53200 |            9.24 |
|   CARRY4                |     0.001 |      322 |     13300 |            2.42 |
|   Register              |    <0.001 |     4702 |    106400 |            4.42 |
|   F7/F8 Muxes           |    <0.001 |      397 |     53200 |            0.75 |
|   LUT as Shift Register |    <0.001 |      162 |     17400 |            0.93 |
|   Others                |     0.000 |      778 |       --- |             --- |
| Signals                 |     0.024 |     9310 |       --- |             --- |
| Block RAM               |     0.004 |        4 |       140 |            2.86 |
| DSPs                    |     0.013 |       25 |       220 |           11.36 |
| PS7                     |     1.529 |        1 |       --- |             --- |
| Static Power            |     0.143 |          |           |                 |
| Total                   |     1.752 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.094 |       0.079 |      0.015 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                            |     1.608 |
|   design_1_i                                                                |     1.608 |
|     axi_bram_ctrl_0                                                         |     0.002 |
|       U0                                                                    |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                          |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                               |     0.002 |
|             GEN_ARB.I_SNG_PORT                                              |    <0.001 |
|             I_RD_CHNL                                                       |     0.001 |
|               I_WRAP_BRST                                                   |    <0.001 |
|             I_WR_CHNL                                                       |    <0.001 |
|               BID_FIFO                                                      |    <0.001 |
|               I_WRAP_BRST                                                   |    <0.001 |
|     axi_bram_ctrl_1                                                         |     0.002 |
|       U0                                                                    |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                          |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                               |     0.002 |
|             GEN_ARB.I_SNG_PORT                                              |    <0.001 |
|             I_RD_CHNL                                                       |     0.001 |
|               I_WRAP_BRST                                                   |    <0.001 |
|             I_WR_CHNL                                                       |    <0.001 |
|               BID_FIFO                                                      |    <0.001 |
|               I_WRAP_BRST                                                   |    <0.001 |
|     axi_timer_0                                                             |     0.004 |
|       U0                                                                    |     0.004 |
|         AXI4_LITE_I                                                         |     0.001 |
|           I_SLAVE_ATTACHMENT                                                |     0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         TC_CORE_I                                                           |     0.002 |
|           COUNTER_0_I                                                       |     0.001 |
|             COUNTER_I                                                       |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                      |     0.001 |
|             COUNTER_I                                                       |    <0.001 |
|           READ_MUX_I                                                        |    <0.001 |
|           TIMER_CONTROL_I                                                   |    <0.001 |
|             INPUT_DOUBLE_REGS                                               |    <0.001 |
|             INPUT_DOUBLE_REGS2                                              |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     mathFunction_0                                                          |     0.049 |
|       inst                                                                  |     0.049 |
|         grp_scaled_fixed2ieee_fu_280                                        |     0.004 |
|         mathFunction_CRTL_BUS_s_axi_U                                       |    <0.001 |
|         mathFunction_faddfYi_U3                                             |     0.003 |
|           mathFunction_ap_fadd_3_full_dsp_32_u                              |     0.002 |
|             U0                                                              |     0.002 |
|               i_synth                                                       |     0.002 |
|                 ADDSUB_OP.ADDSUB                                            |     0.002 |
|                   SPEED_OP.DSP.OP                                           |     0.002 |
|                     A_IP_DELAY                                              |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     B_IP_DELAY                                              |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                  |    <0.001 |
|                       DSP2                                                  |    <0.001 |
|                       ZERO_14_DET.CARRY_MUX                                 |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                  |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|                       Z_14_LZD_DELAY                                        |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                     DSP48E1_BODY.EXP                                        |    <0.001 |
|                       A_EXP_DELAY                                           |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       A_SIGN_DELAY                                          |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       BMA_EXP_DELAY                                         |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       B_EXP_DELAY                                           |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       CANCELLATION_DELAY                                    |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       COND_DET_A                                            |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                         |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                        |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                        |    <0.001 |
|                           CARRY_ZERO_DET                                    |    <0.001 |
|                       COND_DET_B                                            |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                         |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                        |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                        |    <0.001 |
|                           CARRY_ZERO_DET                                    |    <0.001 |
|                       DET_SIGN_DELAY                                        |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                 |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                    |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY              |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       NUMB_CMP                                              |    <0.001 |
|                         NOT_FAST.CMP                                        |    <0.001 |
|                           C_CHAIN                                           |    <0.001 |
|                       STATE_DELAY                                           |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       SUB_DELAY                                             |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                             |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                   |    <0.001 |
|                       FULL_USAGE_DSP.LOD                                    |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                             |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                        |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                              |    <0.001 |
|         mathFunction_fexpibs_U6                                             |     0.010 |
|           mathFunction_ap_fexp_7_full_dsp_32_u                              |     0.009 |
|             U0                                                              |     0.009 |
|               i_synth                                                       |     0.009 |
|                 EXP_OP.i_sp_or_dp.OP                                        |     0.009 |
|                   g_Fr_sp_dsp.i_calculate_Fr                                |     0.001 |
|                   i_Fr_less_than_one_at_res_exp                             |    <0.001 |
|                     i_pipe                                                  |    <0.001 |
|                   i_XFix_at_Xf                                              |    <0.001 |
|                     i_pipe                                                  |    <0.001 |
|                   i_Xi_at_op                                                |    <0.001 |
|                     i_pipe                                                  |    <0.001 |
|                   i_Xi_gt_bias_sub1                                         |    <0.001 |
|                     C_CHAIN                                                 |    <0.001 |
|                   i_calculate_Xf                                            |     0.002 |
|                     dsp.one.dsp48e1_add                                     |     0.002 |
|                   i_calculate_e2A                                           |     0.004 |
|                   i_calculate_e2zmzm1                                       |    <0.001 |
|                   i_ccm_ln2                                                 |    <0.001 |
|                     g_tables[0].i_addsub                                    |    <0.001 |
|                       dsp.one.dsp48e1_add                                   |    <0.001 |
|                     g_tables[1].i_addsub                                    |    <0.001 |
|                       dsp.one.dsp48e1_add                                   |    <0.001 |
|                   i_ccm_recip_ln2                                           |    <0.001 |
|                     g_tables[0].i_addsub                                    |    <0.001 |
|                       dsp.one.dsp48e1_add                                   |    <0.001 |
|                     g_tables[1].i_addsub                                    |    <0.001 |
|                       dsp.one.dsp48e1_add                                   |    <0.001 |
|                   i_recombination                                           |    <0.001 |
|                     result_delay                                            |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   i_renorm_and_round                                        |     0.001 |
|                     DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                        |    <0.001 |
|                     FULL_MANT_RND1_DEL                                      |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RND_BIT_GEN                                             |    <0.001 |
|                       NORM_1_OR_0.RTL_REQ.RND_DELAY                         |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                   i_res_exp                                                 |    <0.001 |
|                   i_shift_to_fixed                                          |    <0.001 |
|                     ALIGN_Z_D                                               |    <0.001 |
|                       EQ_ZERO                                               |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|                     OP_STATE_P1_REG                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     ROUND                                                   |    <0.001 |
|                       Q_DEL                                                 |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                     ROUND_BYPASS_DEL                                        |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   i_special_detect                                          |    <0.001 |
|                     detector                                                |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                           |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                          |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                       MANT_LUTS.CHUNK_IS_ZERO_DEL                           |    <0.001 |
|                         i_pipe                                              |    <0.001 |
|                     input_sign_delay_balance                                |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     range_overflow_detect                                   |    <0.001 |
|                       C_CHAIN                                               |    <0.001 |
|                         CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL         |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     range_underflow_detect                                  |    <0.001 |
|                       C_CHAIN                                               |    <0.001 |
|                         CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL         |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     specialcase_delay_balance                               |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   i_unbiased_is_127                                         |    <0.001 |
|                     CARRY_ZERO_DET                                          |    <0.001 |
|                   i_unbiased_lower_not_all_zeros                            |    <0.001 |
|                     WIDE_NOR                                                |    <0.001 |
|         mathFunction_fmulg8j_U4                                             |     0.001 |
|           mathFunction_ap_fmul_2_max_dsp_32_u                               |     0.001 |
|             U0                                                              |     0.001 |
|               i_synth                                                       |     0.001 |
|                 MULT.OP                                                     |     0.001 |
|                   EXP                                                       |    <0.001 |
|                     COND_DET_A                                              |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                          |    <0.001 |
|                         CARRY_ZERO_DET                                      |    <0.001 |
|                     EXP_ADD.C_CHAIN                                         |    <0.001 |
|                     EXP_PRE_RND_DEL                                         |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     IP_SIGN_DELAY                                           |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     SIG_DELAY                                               |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     STATE_DELAY                                             |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   MULT                                                      |    <0.001 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                        |    <0.001 |
|                       DSP1                                                  |    <0.001 |
|                       DSP2                                                  |    <0.001 |
|                   OP                                                        |    <0.001 |
|                   R_AND_R                                                   |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                    |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                        |    <0.001 |
|         mathFunction_fsqrhbi_U5                                             |     0.013 |
|           mathFunction_ap_fsqrt_10_no_dsp_32_u                              |     0.012 |
|             U0                                                              |     0.012 |
|               i_synth                                                       |     0.012 |
|                 SQRT_OP.SPD.OP                                              |     0.012 |
|                   i_mant_calc.EXP                                           |    <0.001 |
|                     EXP_SIG_DEL                                             |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     STATE_DELAY                                             |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                   i_mant_calc.MANT_SQRT                                     |     0.011 |
|                     Q_MANT_LP_DEL                                           |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RM_MANT_LP_DEL                                          |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[0].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[10].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[11].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[11].MA_DEL.MANT_DEL                                  |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[11].Q_DEL                                            |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[12].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[13].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[14].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[14].Q_DEL                                            |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[15].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[16].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[17].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[17].Q_DEL                                            |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[18].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[19].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[1].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[20].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[20].Q_DEL                                            |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[21].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[22].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[23].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[23].Q_DEL                                            |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[24].ADDSUB                                           |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[2].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[2].MA_DEL.MANT_DEL                                   |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[2].Q_DEL                                             |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[3].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[4].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[5].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[5].MA_DEL.MANT_DEL                                   |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[5].Q_DEL                                             |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[6].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[7].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                     RT[8].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                         Q_DEL                                               |    <0.001 |
|                           i_pipe                                            |    <0.001 |
|                     RT[8].MA_DEL.MANT_DEL                                   |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[8].Q_DEL                                             |    <0.001 |
|                       i_pipe                                                |    <0.001 |
|                     RT[9].ADDSUB                                            |    <0.001 |
|                       ADDSUB                                                |    <0.001 |
|                   i_mant_calc.OP                                            |    <0.001 |
|                   i_mant_calc.ROUND                                         |    <0.001 |
|                     LOGIC.RND1                                              |    <0.001 |
|                     LOGIC.RND2                                              |    <0.001 |
|                     RND_BIT_GEN                                             |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN              |    <0.001 |
|         mathFunction_mul_jbC_U7                                             |     0.006 |
|           mathFunction_mul_jbC_MulnS_0_U                                    |     0.006 |
|         mathFunction_mul_mb6_U11                                            |    <0.001 |
|           mathFunction_mul_mb6_DSP48_0_U                                    |    <0.001 |
|         mathFunction_mul_ncg_U12                                            |    <0.001 |
|           mathFunction_mul_ncg_DSP48_1_U                                    |    <0.001 |
|         ref_4oPi_table_100_V_U                                              |    <0.001 |
|           mathFunction_ref_bkb_rom_U                                        |    <0.001 |
|         second_order_float_2_U                                              |    <0.001 |
|           mathFunction_secocud_rom_U                                        |    <0.001 |
|         second_order_float_3_U                                              |    <0.001 |
|           mathFunction_secodEe_rom_U                                        |    <0.001 |
|         second_order_float_s_U                                              |    <0.001 |
|           mathFunction_secoeOg_rom_U                                        |    <0.001 |
|     mathFunction_0_bram                                                     |     0.002 |
|       U0                                                                    |     0.002 |
|         inst_blk_mem_gen                                                    |     0.002 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.002 |
|             valid.cstr                                                      |     0.002 |
|               ramloop[0].ram.r                                              |     0.001 |
|                 prim_noinit.ram                                             |     0.001 |
|               ramloop[1].ram.r                                              |     0.001 |
|                 prim_noinit.ram                                             |     0.001 |
|     mathFunction_0_bram_0                                                   |     0.002 |
|       U0                                                                    |     0.002 |
|         inst_blk_mem_gen                                                    |     0.002 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen             |     0.002 |
|             valid.cstr                                                      |     0.002 |
|               ramloop[0].ram.r                                              |    <0.001 |
|                 prim_noinit.ram                                             |    <0.001 |
|               ramloop[1].ram.r                                              |     0.001 |
|                 prim_noinit.ram                                             |    <0.001 |
|     processing_system7_0                                                    |     1.530 |
|       inst                                                                  |     1.530 |
|     ps7_0_axi_periph                                                        |     0.017 |
|       m00_couplers                                                          |     0.005 |
|         auto_pc                                                             |     0.005 |
|           inst                                                              |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.005 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.002 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       m03_couplers                                                          |     0.004 |
|         auto_pc                                                             |     0.004 |
|           inst                                                              |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.004 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |     0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.002 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       s00_couplers                                                          |     0.000 |
|         auto_pc                                                             |     0.000 |
|           inst                                                              |     0.000 |
|       xbar                                                                  |     0.007 |
|         inst                                                                |     0.007 |
|           gen_samd.crossbar_samd                                            |     0.007 |
|             addr_arbiter_ar                                                 |    <0.001 |
|             addr_arbiter_aw                                                 |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                              |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                |    <0.001 |
|               b.b_pipe                                                      |    <0.001 |
|               r.r_pipe                                                      |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                 |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                            |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                            |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                  |    <0.001 |
|               wrouter_aw_fifo                                               |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                              |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                              |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                              |    <0.001 |
|             splitter_aw_mi                                                  |    <0.001 |
|     rst_ps7_0_100M                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


