--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rd          |    4.116(R)|      SLOW  |   -1.030(R)|      FAST  |clk_BUFGP         |   0.000|
rx          |   -0.489(R)|      FAST  |    1.765(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock rclk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rd          |    2.926(R)|      SLOW  |   -1.331(R)|      FAST  |fifo/orwr         |   0.000|
            |    0.335(R)|      SLOW  |    1.966(R)|      SLOW  |rclk_IBUF_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock rclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
datout<0>   |        12.332(R)|      SLOW  |         6.659(R)|      FAST  |rclk_IBUF_BUFG    |   0.000|
datout<1>   |        12.211(R)|      SLOW  |         6.647(R)|      FAST  |rclk_IBUF_BUFG    |   0.000|
datout<2>   |        11.934(R)|      SLOW  |         6.431(R)|      FAST  |rclk_IBUF_BUFG    |   0.000|
datout<3>   |        11.836(R)|      SLOW  |         6.364(R)|      FAST  |rclk_IBUF_BUFG    |   0.000|
datout<4>   |        11.825(R)|      SLOW  |         6.371(R)|      FAST  |rclk_IBUF_BUFG    |   0.000|
datout<5>   |        12.085(R)|      SLOW  |         6.534(R)|      FAST  |rclk_IBUF_BUFG    |   0.000|
datout<6>   |        13.269(R)|      SLOW  |         7.311(R)|      FAST  |rclk_IBUF_BUFG    |   0.000|
datout<7>   |        13.187(R)|      SLOW  |         7.191(R)|      FAST  |rclk_IBUF_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.833|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.483|         |         |         |
rclk           |    2.318|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 14 00:41:18 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



