{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763024317787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763024317792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 21:58:37 2025 " "Processing started: Thu Nov 13 21:58:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763024317792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763024317792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Console -c FPGA_Console " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Console -c FPGA_Console" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763024317792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763024318532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763024318532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/gameconsoleupdated/vhdlfiles/interactives/bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/gameconsoleupdated/vhdlfiles/interactives/bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-behaviour " "Found design unit 1: bird-behaviour" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327177 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763024327177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/gameconsoleupdated/vhdlfiles/io/display_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/gameconsoleupdated/vhdlfiles/io/display_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_controller-behaviour " "Found design unit 1: display_controller-behaviour" {  } { { "../VHDLFiles/IO/display_controller.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/IO/display_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327184 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "../VHDLFiles/IO/display_controller.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/IO/display_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763024327184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/deven/documents/fpga/fpga-console/gameconsoleupdated/vhdlfiles/io/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/deven/documents/fpga/fpga-console/gameconsoleupdated/vhdlfiles/io/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-rtl " "Found design unit 1: vga_sync-rtl" {  } { { "../VHDLFiles/IO/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/IO/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327189 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "../VHDLFiles/IO/vga_sync.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/IO/vga_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763024327189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartuscomponents/pll_25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quartuscomponents/pll_25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_25MHz-rtl " "Found design unit 1: pll_25MHz-rtl" {  } { { "QuartusComponents/pll_25MHz.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/QuartusComponents/pll_25MHz.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327193 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_25MHz " "Found entity 1: pll_25MHz" {  } { { "QuartusComponents/pll_25MHz.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/QuartusComponents/pll_25MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763024327193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartuscomponents/pll_25mhz/pll_25mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file quartuscomponents/pll_25mhz/pll_25mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25MHz_0002 " "Found entity 1: pll_25MHz_0002" {  } { { "QuartusComponents/pll_25MHz/pll_25MHz_0002.v" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/QuartusComponents/pll_25MHz/pll_25MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763024327199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartuscomponents/pll_25mhz_exact.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quartuscomponents/pll_25mhz_exact.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_25MHz_exact-rtl " "Found design unit 1: pll_25MHz_exact-rtl" {  } { { "QuartusComponents/pll_25MHz_exact.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/QuartusComponents/pll_25MHz_exact.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327205 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_25MHz_exact " "Found entity 1: pll_25MHz_exact" {  } { { "QuartusComponents/pll_25MHz_exact.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/QuartusComponents/pll_25MHz_exact.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763024327205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartuscomponents/pll_25mhz_exact/pll_25mhz_exact_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file quartuscomponents/pll_25mhz_exact/pll_25mhz_exact_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25MHz_exact_0002 " "Found entity 1: pll_25MHz_exact_0002" {  } { { "QuartusComponents/pll_25MHz_exact/pll_25MHz_exact_0002.v" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/QuartusComponents/pll_25MHz_exact/pll_25MHz_exact_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763024327212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_console.vhd 2 1 " "Using design file fpga_console.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Console-rtl " "Found design unit 1: FPGA_Console-rtl" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327276 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Console " "Found entity 1: FPGA_Console" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763024327276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1763024327276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Console " "Elaborating entity \"FPGA_Console\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763024327283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_locked fpga_console.vhd(17) " "Verilog HDL or VHDL warning at fpga_console.vhd(17): object \"pll_locked\" assigned a value but never read" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763024327284 "|FPGA_Console"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25MHz_exact pll_25MHz_exact:u_pll " "Elaborating entity \"pll_25MHz_exact\" for hierarchy \"pll_25MHz_exact:u_pll\"" {  } { { "fpga_console.vhd" "u_pll" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763024327298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25MHz_exact_0002 pll_25MHz_exact:u_pll\|pll_25MHz_exact_0002:pll_25mhz_exact_inst " "Elaborating entity \"pll_25MHz_exact_0002\" for hierarchy \"pll_25MHz_exact:u_pll\|pll_25MHz_exact_0002:pll_25mhz_exact_inst\"" {  } { { "QuartusComponents/pll_25MHz_exact.vhd" "pll_25mhz_exact_inst" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/QuartusComponents/pll_25MHz_exact.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763024327306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_25MHz_exact:u_pll\|pll_25MHz_exact_0002:pll_25mhz_exact_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_25MHz_exact:u_pll\|pll_25MHz_exact_0002:pll_25mhz_exact_inst\|altera_pll:altera_pll_i\"" {  } { { "QuartusComponents/pll_25MHz_exact/pll_25MHz_exact_0002.v" "altera_pll_i" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/QuartusComponents/pll_25MHz_exact/pll_25MHz_exact_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763024327358 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1763024327370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_25MHz_exact:u_pll\|pll_25MHz_exact_0002:pll_25mhz_exact_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_25MHz_exact:u_pll\|pll_25MHz_exact_0002:pll_25mhz_exact_inst\|altera_pll:altera_pll_i\"" {  } { { "QuartusComponents/pll_25MHz_exact/pll_25MHz_exact_0002.v" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/QuartusComponents/pll_25MHz_exact/pll_25MHz_exact_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763024327383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_25MHz_exact:u_pll\|pll_25MHz_exact_0002:pll_25mhz_exact_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_25MHz_exact:u_pll\|pll_25MHz_exact_0002:pll_25mhz_exact_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1763024327383 ""}  } { { "QuartusComponents/pll_25MHz_exact/pll_25MHz_exact_0002.v" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/QuartusComponents/pll_25MHz_exact/pll_25MHz_exact_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1763024327383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_output " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_output\"" {  } { { "fpga_console.vhd" "vga_output" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763024327389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:disp_controller " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:disp_controller\"" {  } { { "fpga_console.vhd" "disp_controller" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763024327400 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_on display_controller.vhd(21) " "VHDL Process Statement warning at display_controller.vhd(21): signal \"bird_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDLFiles/IO/display_controller.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/IO/display_controller.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1763024327400 "|FPGA_Console|display_controller:disp_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgb_bird display_controller.vhd(22) " "VHDL Process Statement warning at display_controller.vhd(22): signal \"rgb_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDLFiles/IO/display_controller.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/IO/display_controller.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1763024327401 "|FPGA_Console|display_controller:disp_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgb_bird display_controller.vhd(23) " "VHDL Process Statement warning at display_controller.vhd(23): signal \"rgb_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDLFiles/IO/display_controller.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/IO/display_controller.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1763024327401 "|FPGA_Console|display_controller:disp_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rgb_bird display_controller.vhd(24) " "VHDL Process Statement warning at display_controller.vhd(24): signal \"rgb_bird\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDLFiles/IO/display_controller.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/IO/display_controller.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1763024327401 "|FPGA_Console|display_controller:disp_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:flappy_bird " "Elaborating entity \"bird\" for hierarchy \"bird:flappy_bird\"" {  } { { "fpga_console.vhd" "flappy_bird" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763024327410 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "size bird.vhd(17) " "VHDL Signal Declaration warning at bird.vhd(17): used explicit default value for signal \"size\" because signal was never assigned a value" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1763024327410 "|FPGA_Console|bird:flappy_bird"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bird_x_pos bird.vhd(19) " "VHDL Signal Declaration warning at bird.vhd(19): used explicit default value for signal \"bird_x_pos\" because signal was never assigned a value" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1763024327410 "|FPGA_Console|bird:flappy_bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_c bird.vhd(63) " "Verilog HDL or VHDL warning at bird.vhd(63): object \"temp_c\" assigned a value but never read" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763024327411 "|FPGA_Console|bird:flappy_bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_r bird.vhd(64) " "Verilog HDL or VHDL warning at bird.vhd(64): object \"temp_r\" assigned a value but never read" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1763024327411 "|FPGA_Console|bird:flappy_bird"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_x_pos bird.vhd(69) " "VHDL Process Statement warning at bird.vhd(69): signal \"bird_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1763024327412 "|FPGA_Console|bird:flappy_bird"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(69) " "VHDL Process Statement warning at bird.vhd(69): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1763024327412 "|FPGA_Console|bird:flappy_bird"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_pos bird.vhd(70) " "VHDL Process Statement warning at bird.vhd(70): signal \"bird_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1763024327412 "|FPGA_Console|bird:flappy_bird"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(70) " "VHDL Process Statement warning at bird.vhd(70): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1763024327412 "|FPGA_Console|bird:flappy_bird"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size bird.vhd(76) " "VHDL Process Statement warning at bird.vhd(76): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1763024327412 "|FPGA_Console|bird:flappy_bird"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_x_pos bird.vhd(78) " "VHDL Process Statement warning at bird.vhd(78): signal \"bird_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1763024327413 "|FPGA_Console|bird:flappy_bird"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_pos bird.vhd(79) " "VHDL Process Statement warning at bird.vhd(79): signal \"bird_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDLFiles/Interactives/bird.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/VHDLFiles/Interactives/bird.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1763024327413 "|FPGA_Console|bird:flappy_bird"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763024327949 "|FPGA_Console|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763024327949 "|FPGA_Console|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763024327949 "|FPGA_Console|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763024327949 "|FPGA_Console|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763024327949 "|FPGA_Console|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763024327949 "|FPGA_Console|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763024327949 "|FPGA_Console|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763024327949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763024328012 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_25MHz 16 " "Ignored 16 assignments for entity \"pll_25MHz\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25MHz -sip QuartusComponents/pll_25MHz.sip -library lib_pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25MHz -sip QuartusComponents/pll_25MHz.sip -library lib_pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763024328186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_25MHz -sip QuartusComponents/pll_25MHz.sip -library lib_pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_25MHz -sip QuartusComponents/pll_25MHz.sip -library lib_pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763024328186 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25MHz -sip QuartusComponents/pll_25MHz.sip -library lib_pll_25MHz " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25MHz -sip QuartusComponents/pll_25MHz.sip -library lib_pll_25MHz was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1763024328186 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1763024328186 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_25MHz_0002 317 " "Ignored 317 assignments for entity \"pll_25MHz_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1763024328186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763024328375 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763024328375 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_25MHz_exact:u_pll\|pll_25MHz_exact_0002:pll_25mhz_exact_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_25MHz_exact:u_pll\|pll_25MHz_exact_0002:pll_25mhz_exact_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1763024328413 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1763024328413 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763024328443 "|FPGA_Console|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga_console.vhd" "" { Text "C:/Users/deven/Documents/FPGA/FPGA-Console/GameConsoleUpdated/QuartusFiles/fpga_console.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763024328443 "|FPGA_Console|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763024328443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763024328445 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763024328445 ""} { "Info" "ICUT_CUT_TM_LCELLS" "130 " "Implemented 130 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763024328445 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1763024328445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763024328445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763024328472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 21:58:48 2025 " "Processing ended: Thu Nov 13 21:58:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763024328472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763024328472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763024328472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763024328472 ""}
