Classic Timing Analyzer report for hw4
Tue Mar 05 04:23:03 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                    ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.618 ns                         ; data_operandB[4]                        ; reg_16:operandB|dflipflop:\G1:15:d|output ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.427 ns                        ; counter:count16|cnt[15]                 ; data_exception                            ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.031 ns                         ; data_operandA[0]                        ; product_in[1]                             ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 101.40 MHz ( period = 9.862 ns ) ; FSM:state_machine|cnt[11]               ; FSM:state_machine|cnt[6]                  ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; reg_32:product|dflipflop:\G1:2:d|output ; product_in[3]                             ; clock      ; clock    ; 542          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                         ;                                           ;            ;          ; 542          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[11] ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[12] ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[13] ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[14] ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[10] ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[9]  ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[15] ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[8]  ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[1]  ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[2]  ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[3]  ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[6]  ; clock      ; clock    ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[11] ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[12] ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[13] ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[14] ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[10] ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[9]  ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[15] ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[8]  ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[1]  ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[2]  ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[3]  ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[6]  ; clock      ; clock    ; None                        ; None                      ; 9.673 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[11] ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[12] ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[13] ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[14] ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[10] ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[9]  ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[15] ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[8]  ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[1]  ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[2]  ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[3]  ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.74 MHz ( period = 9.829 ns )                    ; FSM:state_machine|cnt[19] ; FSM:state_machine|cnt[6]  ; clock      ; clock    ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[11] ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[12] ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[13] ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[14] ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[10] ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[9]  ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[15] ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[8]  ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[1]  ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[2]  ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[3]  ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.43 MHz ( period = 9.763 ns )                    ; FSM:state_machine|cnt[3]  ; FSM:state_machine|cnt[6]  ; clock      ; clock    ; None                        ; None                      ; 9.579 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[11] ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[12] ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[13] ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[14] ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[10] ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[9]  ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[15] ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[8]  ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[1]  ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[2]  ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[3]  ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 102.71 MHz ( period = 9.736 ns )                    ; FSM:state_machine|cnt[7]  ; FSM:state_machine|cnt[6]  ; clock      ; clock    ; None                        ; None                      ; 9.552 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[11] ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[12] ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[13] ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[14] ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[10] ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[9]  ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[15] ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[8]  ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[1]  ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[2]  ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[3]  ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.02 MHz ( period = 9.707 ns )                    ; FSM:state_machine|cnt[12] ; FSM:state_machine|cnt[6]  ; clock      ; clock    ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[11] ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[12] ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[13] ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[14] ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[10] ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[9]  ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[15] ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[8]  ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[1]  ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[2]  ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[3]  ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.07 MHz ( period = 9.702 ns )                    ; FSM:state_machine|cnt[29] ; FSM:state_machine|cnt[6]  ; clock      ; clock    ; None                        ; None                      ; 9.519 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[11] ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[12] ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[13] ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[14] ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[10] ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[9]  ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[15] ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[8]  ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[1]  ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[2]  ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[3]  ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.22 MHz ( period = 9.688 ns )                    ; FSM:state_machine|cnt[17] ; FSM:state_machine|cnt[6]  ; clock      ; clock    ; None                        ; None                      ; 9.505 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[11] ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[12] ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[13] ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[14] ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[10] ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[9]  ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[15] ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[8]  ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[1]  ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[2]  ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[3]  ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.34 MHz ( period = 9.677 ns )                    ; FSM:state_machine|cnt[2]  ; FSM:state_machine|cnt[6]  ; clock      ; clock    ; None                        ; None                      ; 9.493 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[29] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[28] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[31] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[30] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[27] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[21] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[23] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[22] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[26] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[24] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[19] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[20] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[25] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[18] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[16] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; FSM:state_machine|cnt[11] ; FSM:state_machine|cnt[17] ; clock      ; clock    ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[11] ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[12] ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[13] ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[14] ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[10] ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[9]  ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[15] ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[8]  ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[1]  ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[2]  ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[3]  ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.73 MHz ( period = 9.640 ns )                    ; FSM:state_machine|cnt[13] ; FSM:state_machine|cnt[6]  ; clock      ; clock    ; None                        ; None                      ; 9.456 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[29] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[28] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[31] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[30] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[27] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[21] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[23] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[22] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[26] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[24] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[19] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[20] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[25] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[18] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[16] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.78 MHz ( period = 9.636 ns )                    ; FSM:state_machine|cnt[31] ; FSM:state_machine|cnt[17] ; clock      ; clock    ; None                        ; None                      ; 9.452 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[11] ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[12] ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[13] ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[14] ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[10] ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[9]  ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[15] ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[8]  ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[1]  ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[2]  ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[3]  ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.79 MHz ( period = 9.635 ns )                    ; FSM:state_machine|cnt[9]  ; FSM:state_machine|cnt[6]  ; clock      ; clock    ; None                        ; None                      ; 9.451 ns                ;
; N/A                                     ; 103.97 MHz ( period = 9.618 ns )                    ; FSM:state_machine|cnt[1]  ; FSM:state_machine|cnt[5]  ; clock      ; clock    ; None                        ; None                      ; 9.434 ns                ;
; N/A                                     ; 103.97 MHz ( period = 9.618 ns )                    ; FSM:state_machine|cnt[1]  ; FSM:state_machine|cnt[4]  ; clock      ; clock    ; None                        ; None                      ; 9.434 ns                ;
; N/A                                     ; 103.97 MHz ( period = 9.618 ns )                    ; FSM:state_machine|cnt[1]  ; FSM:state_machine|cnt[7]  ; clock      ; clock    ; None                        ; None                      ; 9.434 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                          ;
+------------------------------------------+-----------------------------------------------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:2:d|output             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 0.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:2:d|output             ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 0.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:10:d|output            ; product_in[11] ; clock      ; clock    ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:6:d|output             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 1.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:15:d|output            ; product_in[14] ; clock      ; clock    ; None                       ; None                       ; 1.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:4:d|output             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 1.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:5:d|output             ; product_in[4]  ; clock      ; clock    ; None                       ; None                       ; 1.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:1:d|output             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:11:d|output            ; product_in[12] ; clock      ; clock    ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:7:d|output             ; product_in[6]  ; clock      ; clock    ; None                       ; None                       ; 1.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:3:d|output             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 1.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:14:d|output            ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 1.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:3:d|output             ; product_in[4]  ; clock      ; clock    ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:13:d|output            ; product_in[12] ; clock      ; clock    ; None                       ; None                       ; 1.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:10:d|output            ; product_in[9]  ; clock      ; clock    ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:14:d|output            ; product_in[13] ; clock      ; clock    ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:7:d|output             ; product_in[8]  ; clock      ; clock    ; None                       ; None                       ; 1.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:8:d|output             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:0:d|output             ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:6:d|output             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:4:d|output             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:9:d|output             ; product_in[8]  ; clock      ; clock    ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:11:d|output            ; product_in[10] ; clock      ; clock    ; None                       ; None                       ; 1.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:12:d|output            ; product_in[13] ; clock      ; clock    ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:5:d|output             ; product_in[6]  ; clock      ; clock    ; None                       ; None                       ; 1.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:13:d|output            ; product_in[14] ; clock      ; clock    ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:12:d|output            ; product_in[11] ; clock      ; clock    ; None                       ; None                       ; 1.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:8:d|output             ; product_in[9]  ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:9:d|output             ; product_in[10] ; clock      ; clock    ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:product|dflipflop:\G1:1:d|output             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 1.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[22]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[1]                              ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[4]                              ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[19]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[20]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[2]                              ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[18]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[21]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[27]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 2.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[26]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[13] ; clock      ; clock    ; None                       ; None                       ; 2.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 2.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[14] ; clock      ; clock    ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[8]  ; clock      ; clock    ; None                       ; None                       ; 2.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[1]                              ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[4]                              ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[13] ; clock      ; clock    ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[22]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.726 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[14] ; clock      ; clock    ; None                       ; None                       ; 2.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[24]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[29]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[6]  ; clock      ; clock    ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[8]  ; clock      ; clock    ; None                       ; None                       ; 2.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 2.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[29]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[12] ; clock      ; clock    ; None                       ; None                       ; 2.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 2.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[10]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[1]                              ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[4]                              ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[1]                              ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[6]  ; clock      ; clock    ; None                       ; None                       ; 2.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[4]                              ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[4]  ; clock      ; clock    ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[13] ; clock      ; clock    ; None                       ; None                       ; 2.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[2]                              ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[14] ; clock      ; clock    ; None                       ; None                       ; 2.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[22]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[1]                              ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[4]                              ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[22]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[27]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[29]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[8]  ; clock      ; clock    ; None                       ; None                       ; 2.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[29]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[22]                             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[1]                              ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[4]                              ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[29]                             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[19]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[20]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[22]                             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[26]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[13] ; clock      ; clock    ; None                       ; None                       ; 2.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[12] ; clock      ; clock    ; None                       ; None                       ; 2.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[29]                             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[14] ; clock      ; clock    ; None                       ; None                       ; 2.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[1]                              ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 2.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[4]                              ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[8]  ; clock      ; clock    ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[4]  ; clock      ; clock    ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[22]                             ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[30]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[6]                              ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[29]                             ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 2.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[13] ; clock      ; clock    ; None                       ; None                       ; 2.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[23]                             ; product_in[11] ; clock      ; clock    ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[6]  ; clock      ; clock    ; None                       ; None                       ; 2.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[14] ; clock      ; clock    ; None                       ; None                       ; 2.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[2]                              ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[8]  ; clock      ; clock    ; None                       ; None                       ; 2.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[2]                              ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[27]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[27]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[28]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[2]                              ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[30]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[27]                             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[18]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[1]                              ; product_in[13] ; clock      ; clock    ; None                       ; None                       ; 2.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[4]                              ; product_in[13] ; clock      ; clock    ; None                       ; None                       ; 2.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[11]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[1]                              ; product_in[14] ; clock      ; clock    ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[6]  ; clock      ; clock    ; None                       ; None                       ; 2.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[4]                              ; product_in[14] ; clock      ; clock    ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[19]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[20]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[2]                              ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[12] ; clock      ; clock    ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[19]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[20]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[26]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 2.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[22]                             ; product_in[13] ; clock      ; clock    ; None                       ; None                       ; 3.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[1]                              ; product_in[8]  ; clock      ; clock    ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[27]                             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[26]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 2.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[4]                              ; product_in[8]  ; clock      ; clock    ; None                       ; None                       ; 2.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[29]                             ; product_in[13] ; clock      ; clock    ; None                       ; None                       ; 3.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[28]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[21]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[22]                             ; product_in[14] ; clock      ; clock    ; None                       ; None                       ; 3.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[19]                             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 3.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[20]                             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 3.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[0]                              ; product_in[11] ; clock      ; clock    ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[29]                             ; product_in[14] ; clock      ; clock    ; None                       ; None                       ; 3.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[26]                             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[3]                              ; product_in[4]  ; clock      ; clock    ; None                       ; None                       ; 3.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[22]                             ; product_in[8]  ; clock      ; clock    ; None                       ; None                       ; 3.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[29]                             ; product_in[8]  ; clock      ; clock    ; None                       ; None                       ; 3.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[11]                             ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[2]                              ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[6]  ; clock      ; clock    ; None                       ; None                       ; 2.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[30]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 3.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[19]                             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 3.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[20]                             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 3.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[27]                             ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 2.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[10]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[30]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 3.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[26]                             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 2.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[24]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[12] ; clock      ; clock    ; None                       ; None                       ; 3.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[30]                             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[19]                             ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[20]                             ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[28]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[17]                             ; product_in[4]  ; clock      ; clock    ; None                       ; None                       ; 3.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[28]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 3.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[5]                              ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[26]                             ; product_in[1]  ; clock      ; clock    ; None                       ; None                       ; 2.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[8]                              ; product_in[0]  ; clock      ; clock    ; None                       ; None                       ; 2.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[30]                             ; product_in[2]  ; clock      ; clock    ; None                       ; None                       ; 3.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[1]                              ; product_in[6]  ; clock      ; clock    ; None                       ; None                       ; 3.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[4]                              ; product_in[6]  ; clock      ; clock    ; None                       ; None                       ; 3.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[18]                             ; product_in[15] ; clock      ; clock    ; None                       ; None                       ; 3.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[18]                             ; product_in[7]  ; clock      ; clock    ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[28]                             ; product_in[3]  ; clock      ; clock    ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[13]                             ; product_in[5]  ; clock      ; clock    ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:count16|cnt[25]                             ; product_in[12] ; clock      ; clock    ; None                       ; None                       ; 2.987 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------+-------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From              ; To                                        ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------+-------------------------------------------+----------+
; N/A                                     ; None                                                ; 5.618 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.613 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.613 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.479 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.465 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.460 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.460 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.326 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.275 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.270 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.270 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.269 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.136 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.116 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.087 ns   ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.082 ns   ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.082 ns   ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.005 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.000 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 5.000 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.956 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:1:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.956 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:2:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.956 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:4:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.956 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:5:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.956 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.956 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.956 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:3:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.956 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.956 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.956 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.948 ns   ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.926 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.866 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.738 ns   ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.714 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:6:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.714 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.714 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.714 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.714 ns   ; data_operandB[15] ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.701 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.701 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.656 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.628 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.623 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.623 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.616 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.548 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.548 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.505 ns   ; data_operandB[9]  ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.500 ns   ; data_operandB[9]  ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.500 ns   ; data_operandB[9]  ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.489 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.463 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.368 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:6:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.366 ns   ; data_operandB[9]  ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.358 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.358 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.358 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.297 ns   ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.292 ns   ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.292 ns   ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.279 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.273 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.215 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:6:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.205 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.170 ns   ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.170 ns   ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.158 ns   ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.156 ns   ; data_operandB[9]  ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.088 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.088 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.085 ns   ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.073 ns   ; data_operandB[10] ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.068 ns   ; data_operandB[10] ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.068 ns   ; data_operandB[10] ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.066 ns   ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.061 ns   ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.061 ns   ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.054 ns   ; data_operandB[8]  ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.049 ns   ; data_operandB[8]  ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.049 ns   ; data_operandB[8]  ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 4.025 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:6:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.015 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; 4.003 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.948 ns   ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.934 ns   ; data_operandB[10] ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.927 ns   ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.915 ns   ; data_operandB[8]  ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.837 ns   ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:6:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.827 ns   ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.755 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:6:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.745 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.724 ns   ; data_operandB[10] ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.717 ns   ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.711 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.711 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.709 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:5:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.705 ns   ; data_operandB[8]  ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.626 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.558 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:5:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.544 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:2:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.544 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:4:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.527 ns   ; data_operandB[14] ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.508 ns   ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:4:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.473 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:0:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.459 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:3:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.441 ns   ; data_operandB[14] ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.421 ns   ; data_operandB[9]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.384 ns   ; data_operandB[15] ; dflipflop:store_operand_sign|output       ; clock    ;
; N/A                                     ; None                                                ; 3.378 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:6:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.368 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.368 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:5:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.353 ns   ; data_operandB[9]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.329 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:4:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.318 ns   ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.298 ns   ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.284 ns   ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.284 ns   ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.280 ns   ; data_operandA[15] ; dflipflop:store_operand_sign|output       ; clock    ;
; N/A                                     ; None                                                ; 3.258 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:1:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.214 ns   ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.211 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:1:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.210 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:2:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.210 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:4:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.206 ns   ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:3:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.181 ns   ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:5:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.180 ns   ; data_operandB[11] ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.172 ns   ; data_operandB[10] ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.165 ns   ; data_operandB[11] ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.164 ns   ; data_operandB[11] ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.164 ns   ; data_operandB[11] ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.164 ns   ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.138 ns   ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:6:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.129 ns   ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.122 ns   ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:2:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.099 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:5:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.090 ns   ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.053 ns   ; data_operandB[8]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; 3.050 ns   ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:3:d|output  ; clock    ;
; N/A                                     ; None                                                ; 3.039 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:3:d|output  ; clock    ;
; N/A                                     ; None                                                ; 2.973 ns   ; data_operandB[11] ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; 2.829 ns   ; data_operandB[13] ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 2.801 ns   ; data_operandB[13] ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 2.800 ns   ; data_operandB[8]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; 2.770 ns   ; data_operandB[13] ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 2.723 ns   ; data_operandB[12] ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; 2.722 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:5:d|output  ; clock    ;
; N/A                                     ; None                                                ; 2.710 ns   ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:4:d|output  ; clock    ;
; N/A                                     ; None                                                ; 2.699 ns   ; data_operandB[8]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; 2.622 ns   ; data_operandB[12] ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; 2.620 ns   ; data_operandB[12] ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; 2.618 ns   ; data_operandB[12] ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; 1.309 ns   ; data_operandA[15] ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 1.148 ns   ; data_operandA[15] ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 0.836 ns   ; data_operandA[5]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 0.810 ns   ; data_operandA[15] ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 0.669 ns   ; data_operandA[15] ; product_in[4]                             ; clock    ;
; N/A                                     ; None                                                ; 0.663 ns   ; data_operandA[3]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 0.651 ns   ; data_operandA[15] ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 0.616 ns   ; data_operandA[15] ; product_in[6]                             ; clock    ;
; N/A                                     ; None                                                ; 0.605 ns   ; data_operandA[2]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 0.577 ns   ; data_operandA[1]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 0.534 ns   ; data_operandA[15] ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 0.531 ns   ; data_operandA[15] ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 0.523 ns   ; data_operandA[0]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 0.516 ns   ; data_operandA[15] ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 0.502 ns   ; data_operandA[15] ; product_in[8]                             ; clock    ;
; N/A                                     ; None                                                ; 0.438 ns   ; data_operandA[15] ; product_in[1]                             ; clock    ;
; N/A                                     ; None                                                ; 0.410 ns   ; data_operandA[15] ; product_in[2]                             ; clock    ;
; N/A                                     ; None                                                ; 0.367 ns   ; data_operandA[15] ; product_in[7]                             ; clock    ;
; N/A                                     ; None                                                ; 0.344 ns   ; data_operandA[15] ; product_in[3]                             ; clock    ;
; N/A                                     ; None                                                ; 0.334 ns   ; data_operandA[5]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 0.321 ns   ; data_operandA[15] ; product_in[5]                             ; clock    ;
; N/A                                     ; None                                                ; 0.317 ns   ; data_operandA[4]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 0.285 ns   ; data_operandA[8]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 0.264 ns   ; data_operandA[5]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 0.257 ns   ; data_operandA[6]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 0.232 ns   ; data_operandA[5]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 0.164 ns   ; data_operandA[5]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 0.161 ns   ; data_operandA[3]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 0.149 ns   ; data_operandA[5]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 0.103 ns   ; data_operandA[2]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 0.091 ns   ; data_operandA[3]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 0.079 ns   ; data_operandA[7]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 0.075 ns   ; data_operandA[1]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 0.059 ns   ; data_operandA[3]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 0.033 ns   ; data_operandA[2]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 0.021 ns   ; data_operandA[0]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 0.005 ns   ; data_operandA[1]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 0.001 ns   ; data_operandA[2]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; -0.009 ns  ; data_operandA[3]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; -0.024 ns  ; data_operandA[3]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; -0.027 ns  ; data_operandA[1]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; -0.049 ns  ; data_operandA[0]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; -0.067 ns  ; data_operandA[2]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; -0.081 ns  ; data_operandA[0]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; -0.082 ns  ; data_operandA[2]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; -0.095 ns  ; data_operandA[1]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; -0.110 ns  ; data_operandA[1]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; -0.137 ns  ; data_operandA[9]  ; product_in[15]                            ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                   ;                                           ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------+-------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-------------------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                      ; To             ; From Clock ;
+-------+--------------+------------+-------------------------------------------+----------------+------------+
; N/A   ; None         ; 11.427 ns  ; counter:count16|cnt[15]                   ; data_exception ; clock      ;
; N/A   ; None         ; 11.392 ns  ; counter:count16|cnt[14]                   ; data_exception ; clock      ;
; N/A   ; None         ; 11.297 ns  ; counter:count16|cnt[16]                   ; data_exception ; clock      ;
; N/A   ; None         ; 11.291 ns  ; counter:count16|cnt[12]                   ; data_exception ; clock      ;
; N/A   ; None         ; 11.221 ns  ; counter:count16|cnt[7]                    ; data_exception ; clock      ;
; N/A   ; None         ; 11.186 ns  ; counter:count16|cnt[9]                    ; data_exception ; clock      ;
; N/A   ; None         ; 11.145 ns  ; counter:count16|cnt[13]                   ; data_exception ; clock      ;
; N/A   ; None         ; 11.089 ns  ; counter:count16|cnt[8]                    ; data_exception ; clock      ;
; N/A   ; None         ; 11.088 ns  ; counter:count16|cnt[5]                    ; data_exception ; clock      ;
; N/A   ; None         ; 11.039 ns  ; counter:count16|cnt[11]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.938 ns  ; counter:count16|cnt[6]                    ; data_exception ; clock      ;
; N/A   ; None         ; 10.829 ns  ; counter:count16|cnt[10]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.503 ns  ; counter:count16|cnt[31]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.466 ns  ; counter:count16|cnt[21]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.435 ns  ; counter:count16|cnt[18]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.425 ns  ; counter:count16|cnt[2]                    ; data_exception ; clock      ;
; N/A   ; None         ; 10.407 ns  ; counter:count16|cnt[4]                    ; data_exception ; clock      ;
; N/A   ; None         ; 10.340 ns  ; counter:count16|cnt[19]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.340 ns  ; counter:count16|cnt[20]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.338 ns  ; counter:count16|cnt[28]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.301 ns  ; counter:count16|cnt[30]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.272 ns  ; counter:count16|cnt[1]                    ; data_exception ; clock      ;
; N/A   ; None         ; 10.232 ns  ; counter:count16|cnt[3]                    ; data_exception ; clock      ;
; N/A   ; None         ; 10.190 ns  ; counter:count16|cnt[22]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.174 ns  ; counter:count16|cnt[24]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.116 ns  ; counter:count16|cnt[29]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.080 ns  ; counter:count16|cnt[17]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.057 ns  ; counter:count16|cnt[0]                    ; data_exception ; clock      ;
; N/A   ; None         ; 10.051 ns  ; counter:count16|cnt[23]                   ; data_exception ; clock      ;
; N/A   ; None         ; 10.015 ns  ; counter:count16|cnt[26]                   ; data_exception ; clock      ;
; N/A   ; None         ; 9.975 ns   ; counter:count16|cnt[27]                   ; data_exception ; clock      ;
; N/A   ; None         ; 9.793 ns   ; counter:count16|cnt[25]                   ; data_exception ; clock      ;
; N/A   ; None         ; 7.849 ns   ; reg_16:operandB|dflipflop:\G1:13:d|output ; data_exception ; clock      ;
; N/A   ; None         ; 7.796 ns   ; reg_16:operandB|dflipflop:\G1:3:d|output  ; data_exception ; clock      ;
; N/A   ; None         ; 7.695 ns   ; reg_16:operandB|dflipflop:\G1:5:d|output  ; data_exception ; clock      ;
; N/A   ; None         ; 7.664 ns   ; reg_16:operandB|dflipflop:\G1:10:d|output ; data_exception ; clock      ;
; N/A   ; None         ; 7.625 ns   ; reg_16:operandB|dflipflop:\G1:1:d|output  ; data_exception ; clock      ;
; N/A   ; None         ; 7.615 ns   ; reg_16:operandB|dflipflop:\G1:11:d|output ; data_exception ; clock      ;
; N/A   ; None         ; 7.590 ns   ; reg_16:operandB|dflipflop:\G1:6:d|output  ; data_exception ; clock      ;
; N/A   ; None         ; 7.563 ns   ; reg_16:operandB|dflipflop:\G1:15:d|output ; data_exception ; clock      ;
; N/A   ; None         ; 7.513 ns   ; reg_16:operandB|dflipflop:\G1:8:d|output  ; data_exception ; clock      ;
; N/A   ; None         ; 7.500 ns   ; reg_16:operandB|dflipflop:\G1:4:d|output  ; data_exception ; clock      ;
; N/A   ; None         ; 7.491 ns   ; reg_16:operandB|dflipflop:\G1:9:d|output  ; data_exception ; clock      ;
; N/A   ; None         ; 7.301 ns   ; reg_16:operandB|dflipflop:\G1:14:d|output ; data_exception ; clock      ;
; N/A   ; None         ; 7.252 ns   ; reg_16:operandB|dflipflop:\G1:2:d|output  ; data_exception ; clock      ;
; N/A   ; None         ; 7.230 ns   ; reg_16:operandB|dflipflop:\G1:12:d|output ; data_exception ; clock      ;
; N/A   ; None         ; 7.191 ns   ; reg_16:operandB|dflipflop:\G1:0:d|output  ; data_exception ; clock      ;
; N/A   ; None         ; 6.902 ns   ; reg_16:operandB|dflipflop:\G1:7:d|output  ; data_exception ; clock      ;
; N/A   ; None         ; 6.252 ns   ; FSM:state_machine|data_inputRDYb          ; data_inputRDY  ; clock      ;
+-------+--------------+------------+-------------------------------------------+----------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------------+-------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From              ; To                                        ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------------+-------------------------------------------+----------+
; N/A                                     ; None                                                ; 4.031 ns  ; data_operandA[0]  ; product_in[1]                             ; clock    ;
; N/A                                     ; None                                                ; 4.009 ns  ; data_operandA[4]  ; product_in[5]                             ; clock    ;
; N/A                                     ; None                                                ; 3.924 ns  ; data_operandA[2]  ; product_in[2]                             ; clock    ;
; N/A                                     ; None                                                ; 3.830 ns  ; data_operandA[4]  ; product_in[4]                             ; clock    ;
; N/A                                     ; None                                                ; 3.748 ns  ; data_operandA[11] ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 3.724 ns  ; data_operandA[2]  ; product_in[3]                             ; clock    ;
; N/A                                     ; None                                                ; 3.652 ns  ; data_operandA[0]  ; product_in[2]                             ; clock    ;
; N/A                                     ; None                                                ; 3.625 ns  ; data_operandA[13] ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 3.624 ns  ; data_operandA[12] ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 3.611 ns  ; data_operandA[9]  ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 3.602 ns  ; data_operandA[13] ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 3.595 ns  ; data_operandA[4]  ; product_in[6]                             ; clock    ;
; N/A                                     ; None                                                ; 3.581 ns  ; data_operandA[1]  ; product_in[1]                             ; clock    ;
; N/A                                     ; None                                                ; 3.579 ns  ; data_operandA[12] ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 3.533 ns  ; data_operandA[6]  ; product_in[7]                             ; clock    ;
; N/A                                     ; None                                                ; 3.520 ns  ; data_operandA[10] ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 3.499 ns  ; data_operandA[5]  ; product_in[5]                             ; clock    ;
; N/A                                     ; None                                                ; 3.479 ns  ; data_operandA[8]  ; product_in[8]                             ; clock    ;
; N/A                                     ; None                                                ; 3.471 ns  ; data_operandA[0]  ; product_in[3]                             ; clock    ;
; N/A                                     ; None                                                ; 3.469 ns  ; data_operandA[2]  ; product_in[5]                             ; clock    ;
; N/A                                     ; None                                                ; 3.449 ns  ; data_operandA[1]  ; product_in[3]                             ; clock    ;
; N/A                                     ; None                                                ; 3.449 ns  ; data_operandA[0]  ; product_in[0]                             ; clock    ;
; N/A                                     ; None                                                ; 3.448 ns  ; data_operandA[12] ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 3.445 ns  ; data_operandA[14] ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 3.436 ns  ; data_operandA[4]  ; product_in[7]                             ; clock    ;
; N/A                                     ; None                                                ; 3.412 ns  ; data_operandA[7]  ; product_in[7]                             ; clock    ;
; N/A                                     ; None                                                ; 3.403 ns  ; data_operandA[3]  ; product_in[3]                             ; clock    ;
; N/A                                     ; None                                                ; 3.389 ns  ; data_operandA[0]  ; product_in[6]                             ; clock    ;
; N/A                                     ; None                                                ; 3.386 ns  ; data_operandA[2]  ; product_in[4]                             ; clock    ;
; N/A                                     ; None                                                ; 3.370 ns  ; data_operandA[0]  ; product_in[5]                             ; clock    ;
; N/A                                     ; None                                                ; 3.352 ns  ; data_operandA[13] ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 3.335 ns  ; data_operandA[1]  ; product_in[6]                             ; clock    ;
; N/A                                     ; None                                                ; 3.307 ns  ; data_operandA[2]  ; product_in[6]                             ; clock    ;
; N/A                                     ; None                                                ; 3.287 ns  ; data_operandA[0]  ; product_in[4]                             ; clock    ;
; N/A                                     ; None                                                ; 3.277 ns  ; data_operandA[11] ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 3.263 ns  ; data_operandA[15] ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 3.249 ns  ; data_operandA[3]  ; product_in[6]                             ; clock    ;
; N/A                                     ; None                                                ; 3.247 ns  ; data_operandA[1]  ; product_in[2]                             ; clock    ;
; N/A                                     ; None                                                ; 3.230 ns  ; data_operandA[0]  ; product_in[7]                             ; clock    ;
; N/A                                     ; None                                                ; 3.219 ns  ; data_operandA[12] ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 3.198 ns  ; data_operandA[11] ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 3.176 ns  ; data_operandA[1]  ; product_in[7]                             ; clock    ;
; N/A                                     ; None                                                ; 3.148 ns  ; data_operandA[2]  ; product_in[7]                             ; clock    ;
; N/A                                     ; None                                                ; 3.135 ns  ; data_operandA[11] ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 3.105 ns  ; data_operandA[11] ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 3.101 ns  ; data_operandA[14] ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 3.090 ns  ; data_operandA[3]  ; product_in[7]                             ; clock    ;
; N/A                                     ; None                                                ; 3.076 ns  ; data_operandA[5]  ; product_in[6]                             ; clock    ;
; N/A                                     ; None                                                ; 3.065 ns  ; data_operandA[7]  ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 3.059 ns  ; data_operandA[9]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 3.055 ns  ; data_operandA[6]  ; product_in[6]                             ; clock    ;
; N/A                                     ; None                                                ; 3.036 ns  ; data_operandA[10] ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 3.000 ns  ; data_operandA[9]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 2.988 ns  ; data_operandA[3]  ; product_in[5]                             ; clock    ;
; N/A                                     ; None                                                ; 2.973 ns  ; data_operandA[7]  ; product_in[8]                             ; clock    ;
; N/A                                     ; None                                                ; 2.972 ns  ; data_operandA[8]  ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 2.939 ns  ; data_operandA[10] ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 2.938 ns  ; data_operandA[6]  ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 2.938 ns  ; data_operandA[10] ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 2.917 ns  ; data_operandA[5]  ; product_in[7]                             ; clock    ;
; N/A                                     ; None                                                ; 2.916 ns  ; data_operandA[6]  ; product_in[8]                             ; clock    ;
; N/A                                     ; None                                                ; 2.905 ns  ; data_operandA[3]  ; product_in[4]                             ; clock    ;
; N/A                                     ; None                                                ; 2.903 ns  ; data_operandA[9]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 2.902 ns  ; data_operandA[9]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 2.891 ns  ; data_operandA[4]  ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 2.870 ns  ; data_operandA[10] ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 2.842 ns  ; data_operandA[4]  ; product_in[8]                             ; clock    ;
; N/A                                     ; None                                                ; 2.834 ns  ; data_operandA[9]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 2.784 ns  ; data_operandA[7]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 2.703 ns  ; data_operandA[1]  ; product_in[5]                             ; clock    ;
; N/A                                     ; None                                                ; 2.687 ns  ; data_operandA[7]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 2.686 ns  ; data_operandA[7]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 2.685 ns  ; data_operandA[0]  ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 2.673 ns  ; data_operandA[8]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 2.636 ns  ; data_operandA[0]  ; product_in[8]                             ; clock    ;
; N/A                                     ; None                                                ; 2.634 ns  ; data_operandA[6]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 2.631 ns  ; data_operandA[1]  ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 2.620 ns  ; data_operandA[1]  ; product_in[4]                             ; clock    ;
; N/A                                     ; None                                                ; 2.618 ns  ; data_operandA[7]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 2.606 ns  ; data_operandA[6]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 2.603 ns  ; data_operandA[2]  ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 2.582 ns  ; data_operandA[1]  ; product_in[8]                             ; clock    ;
; N/A                                     ; None                                                ; 2.578 ns  ; data_operandA[8]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 2.561 ns  ; data_operandA[4]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 2.554 ns  ; data_operandA[2]  ; product_in[8]                             ; clock    ;
; N/A                                     ; None                                                ; 2.546 ns  ; data_operandA[4]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 2.545 ns  ; data_operandA[3]  ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 2.537 ns  ; data_operandA[10] ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 2.533 ns  ; data_operandA[7]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 2.509 ns  ; data_operandA[6]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 2.508 ns  ; data_operandA[6]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 2.501 ns  ; data_operandA[9]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 2.496 ns  ; data_operandA[3]  ; product_in[8]                             ; clock    ;
; N/A                                     ; None                                                ; 2.481 ns  ; data_operandA[8]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 2.480 ns  ; data_operandA[8]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 2.449 ns  ; data_operandA[4]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 2.448 ns  ; data_operandA[4]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 2.440 ns  ; data_operandA[6]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 2.412 ns  ; data_operandA[8]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 2.380 ns  ; data_operandA[4]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 2.372 ns  ; data_operandA[5]  ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 2.355 ns  ; data_operandA[0]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 2.340 ns  ; data_operandA[0]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 2.323 ns  ; data_operandA[5]  ; product_in[8]                             ; clock    ;
; N/A                                     ; None                                                ; 2.301 ns  ; data_operandA[1]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 2.286 ns  ; data_operandA[1]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 2.285 ns  ; data_operandA[7]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 2.273 ns  ; data_operandA[2]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 2.258 ns  ; data_operandA[2]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 2.243 ns  ; data_operandA[0]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 2.242 ns  ; data_operandA[0]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 2.215 ns  ; data_operandA[3]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 2.200 ns  ; data_operandA[3]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 2.189 ns  ; data_operandA[1]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 2.188 ns  ; data_operandA[1]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 2.174 ns  ; data_operandA[0]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 2.161 ns  ; data_operandA[2]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 2.160 ns  ; data_operandA[2]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 2.120 ns  ; data_operandA[1]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 2.107 ns  ; data_operandA[6]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 2.103 ns  ; data_operandA[3]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 2.102 ns  ; data_operandA[3]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 2.092 ns  ; data_operandA[2]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 2.079 ns  ; data_operandA[8]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 2.047 ns  ; data_operandA[4]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 2.042 ns  ; data_operandA[5]  ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; 2.034 ns  ; data_operandA[3]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 2.027 ns  ; data_operandA[5]  ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 1.941 ns  ; data_operandA[15] ; product_in[5]                             ; clock    ;
; N/A                                     ; None                                                ; 1.930 ns  ; data_operandA[5]  ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 1.929 ns  ; data_operandA[5]  ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 1.861 ns  ; data_operandA[5]  ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 1.841 ns  ; data_operandA[0]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 1.827 ns  ; data_operandA[15] ; product_in[7]                             ; clock    ;
; N/A                                     ; None                                                ; 1.811 ns  ; data_operandA[15] ; product_in[3]                             ; clock    ;
; N/A                                     ; None                                                ; 1.787 ns  ; data_operandA[15] ; product_in[2]                             ; clock    ;
; N/A                                     ; None                                                ; 1.787 ns  ; data_operandA[1]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 1.759 ns  ; data_operandA[2]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 1.750 ns  ; data_operandA[15] ; product_in[1]                             ; clock    ;
; N/A                                     ; None                                                ; 1.701 ns  ; data_operandA[3]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 1.675 ns  ; data_operandA[15] ; product_in[13]                            ; clock    ;
; N/A                                     ; None                                                ; 1.664 ns  ; data_operandA[15] ; product_in[14]                            ; clock    ;
; N/A                                     ; None                                                ; 1.654 ns  ; data_operandA[15] ; product_in[8]                             ; clock    ;
; N/A                                     ; None                                                ; 1.572 ns  ; data_operandA[15] ; product_in[6]                             ; clock    ;
; N/A                                     ; None                                                ; 1.528 ns  ; data_operandA[5]  ; product_in[15]                            ; clock    ;
; N/A                                     ; None                                                ; 1.510 ns  ; data_operandA[15] ; product_in[12]                            ; clock    ;
; N/A                                     ; None                                                ; 1.487 ns  ; data_operandA[15] ; product_in[4]                             ; clock    ;
; N/A                                     ; None                                                ; 1.384 ns  ; data_operandA[15] ; product_in[11]                            ; clock    ;
; N/A                                     ; None                                                ; 1.008 ns  ; data_operandA[15] ; product_in[9]                             ; clock    ;
; N/A                                     ; None                                                ; 0.882 ns  ; data_operandA[15] ; product_in[10]                            ; clock    ;
; N/A                                     ; None                                                ; -2.379 ns ; data_operandB[12] ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.381 ns ; data_operandB[12] ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.382 ns ; data_operandB[12] ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.383 ns ; data_operandB[12] ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.459 ns ; data_operandB[8]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.460 ns ; data_operandB[8]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.460 ns ; data_operandB[13] ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.471 ns ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:4:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.483 ns ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:5:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.562 ns ; data_operandB[13] ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.590 ns ; data_operandB[13] ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.663 ns ; data_operandB[11] ; reg_16:operandB|dflipflop:\G1:11:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.729 ns ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:3:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.780 ns ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.811 ns ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:3:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.814 ns ; data_operandB[8]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.828 ns ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:6:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.833 ns ; data_operandB[10] ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.860 ns ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:5:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.866 ns ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:2:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.883 ns ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:2:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.890 ns ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.925 ns ; data_operandB[11] ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.925 ns ; data_operandB[11] ; reg_16:operandB|dflipflop:\G1:12:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.925 ns ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.926 ns ; data_operandB[11] ; reg_16:operandB|dflipflop:\G1:13:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.941 ns ; data_operandB[11] ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; N/A                                     ; None                                                ; -2.942 ns ; data_operandB[5]  ; reg_16:operandB|dflipflop:\G1:5:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.948 ns ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:1:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.967 ns ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:3:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.971 ns ; data_operandB[2]  ; reg_16:operandB|dflipflop:\G1:4:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.972 ns ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:1:d|output  ; clock    ;
; N/A                                     ; None                                                ; -2.975 ns ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; -3.041 ns ; data_operandA[15] ; dflipflop:store_operand_sign|output       ; clock    ;
; N/A                                     ; None                                                ; -3.045 ns ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:8:d|output  ; clock    ;
; N/A                                     ; None                                                ; -3.045 ns ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; -3.059 ns ; data_operandB[7]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; -3.079 ns ; data_operandB[6]  ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; -3.090 ns ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:4:d|output  ; clock    ;
; N/A                                     ; None                                                ; -3.111 ns ; data_operandB[9]  ; reg_16:operandB|dflipflop:\G1:9:d|output  ; clock    ;
; N/A                                     ; None                                                ; -3.114 ns ; data_operandB[9]  ; reg_16:operandB|dflipflop:\G1:10:d|output ; clock    ;
; N/A                                     ; None                                                ; -3.129 ns ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:7:d|output  ; clock    ;
; N/A                                     ; None                                                ; -3.129 ns ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:5:d|output  ; clock    ;
; N/A                                     ; None                                                ; -3.131 ns ; data_operandB[14] ; reg_16:operandB|dflipflop:\G1:14:d|output ; clock    ;
; N/A                                     ; None                                                ; -3.139 ns ; data_operandB[3]  ; reg_16:operandB|dflipflop:\G1:6:d|output  ; clock    ;
; N/A                                     ; None                                                ; -3.145 ns ; data_operandB[15] ; dflipflop:store_operand_sign|output       ; clock    ;
; N/A                                     ; None                                                ; -3.198 ns ; data_operandB[4]  ; reg_16:operandB|dflipflop:\G1:4:d|output  ; clock    ;
; N/A                                     ; None                                                ; -3.220 ns ; data_operandB[1]  ; reg_16:operandB|dflipflop:\G1:3:d|output  ; clock    ;
; N/A                                     ; None                                                ; -3.234 ns ; data_operandB[0]  ; reg_16:operandB|dflipflop:\G1:0:d|output  ; clock    ;
; N/A                                     ; None                                                ; -3.288 ns ; data_operandB[14] ; reg_16:operandB|dflipflop:\G1:15:d|output ; clock    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                   ;                                           ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------------------+-------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 05 04:23:03 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw4 -c hw4 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "FSM:state_machine|operation_DIV" is a latch
    Warning: Node "FSM:state_machine|operation_MULT" is a latch
    Warning: Node "data_resultRDYb" is a latch
    Warning: Node "product_in[30]" is a latch
    Warning: Node "product_in[0]" is a latch
    Warning: Node "adder_out[15]" is a latch
    Warning: Node "adder_out[13]" is a latch
    Warning: Node "ctrl_add_sub" is a latch
    Warning: Node "product_in[29]" is a latch
    Warning: Node "product_in[26]" is a latch
    Warning: Node "product_in[17]" is a latch
    Warning: Node "product_in[20]" is a latch
    Warning: Node "product_in[19]" is a latch
    Warning: Node "product_in[18]" is a latch
    Warning: Node "product_in[25]" is a latch
    Warning: Node "product_in[24]" is a latch
    Warning: Node "product_in[23]" is a latch
    Warning: Node "product_in[27]" is a latch
    Warning: Node "product_in[28]" is a latch
    Warning: Node "product_in[22]" is a latch
    Warning: Node "product_in[21]" is a latch
    Warning: Node "product_in[16]" is a latch
    Warning: Node "product_in[1]" is a latch
    Warning: Node "product_in[31]" is a latch
    Warning: Node "adder_out[14]" is a latch
    Warning: Node "adder_out[12]" is a latch
    Warning: Node "adder_out[9]" is a latch
    Warning: Node "adder_out[11]" is a latch
    Warning: Node "adder_out[2]" is a latch
    Warning: Node "adder_out[0]" is a latch
    Warning: Node "adder_out[3]" is a latch
    Warning: Node "adder_out[5]" is a latch
    Warning: Node "adder_out[4]" is a latch
    Warning: Node "adder_out[1]" is a latch
    Warning: Node "adder_out[8]" is a latch
    Warning: Node "adder_out[10]" is a latch
    Warning: Node "adder_out[7]" is a latch
    Warning: Node "adder_out[6]" is a latch
    Warning: Node "product_in[15]" is a latch
    Warning: Node "product_in[2]" is a latch
    Warning: Node "product_in[14]" is a latch
    Warning: Node "product_in[3]" is a latch
    Warning: Node "product_in[13]" is a latch
    Warning: Node "product_in[4]" is a latch
    Warning: Node "product_in[12]" is a latch
    Warning: Node "product_in[5]" is a latch
    Warning: Node "product_in[11]" is a latch
    Warning: Node "product_in[6]" is a latch
    Warning: Node "product_in[10]" is a latch
    Warning: Node "product_in[7]" is a latch
    Warning: Node "product_in[9]" is a latch
    Warning: Node "product_in[8]" is a latch
    Warning: Node "data_result[0]$latch" is a latch
    Warning: Node "data_result[1]$latch" is a latch
    Warning: Node "data_result[2]$latch" is a latch
    Warning: Node "data_result[3]$latch" is a latch
    Warning: Node "data_result[4]$latch" is a latch
    Warning: Node "data_result[5]$latch" is a latch
    Warning: Node "data_result[6]$latch" is a latch
    Warning: Node "data_result[7]$latch" is a latch
    Warning: Node "data_result[8]$latch" is a latch
    Warning: Node "data_result[9]$latch" is a latch
    Warning: Node "data_result[10]$latch" is a latch
    Warning: Node "data_result[11]$latch" is a latch
    Warning: Node "data_result[12]$latch" is a latch
    Warning: Node "data_result[13]$latch" is a latch
    Warning: Node "data_result[14]$latch" is a latch
    Warning: Node "data_result[15]$latch" is a latch
    Warning: Node "data_result[16]$latch" is a latch
    Warning: Node "data_result[17]$latch" is a latch
    Warning: Node "data_result[18]$latch" is a latch
    Warning: Node "data_result[19]$latch" is a latch
    Warning: Node "data_result[20]$latch" is a latch
    Warning: Node "data_result[21]$latch" is a latch
    Warning: Node "data_result[22]$latch" is a latch
    Warning: Node "data_result[23]$latch" is a latch
    Warning: Node "data_result[24]$latch" is a latch
    Warning: Node "data_result[25]$latch" is a latch
    Warning: Node "data_result[26]$latch" is a latch
    Warning: Node "data_result[27]$latch" is a latch
    Warning: Node "data_result[28]$latch" is a latch
    Warning: Node "data_result[29]$latch" is a latch
    Warning: Node "data_result[30]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 47 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "data_resultRDYb" as buffer
    Info: Detected ripple clock "FSM:state_machine|operation_MULT" as buffer
    Info: Detected ripple clock "FSM:state_machine|operation_DIV" as buffer
    Info: Detected gated clock "data_result[15]~1" as buffer
    Info: Detected gated clock "product_in[0]~3" as buffer
    Info: Detected gated clock "data_result[31]~20" as buffer
    Info: Detected ripple clock "counter:count16|cnt[29]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[30]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[28]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[31]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[17]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[22]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[20]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[19]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[18]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[21]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[10]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[6]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[5]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[8]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[9]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[7]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[11]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[13]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[12]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[16]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[14]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[15]" as buffer
    Info: Detected gated clock "counter:count16|counting~0" as buffer
    Info: Detected gated clock "counter:count16|LessThan0~0" as buffer
    Info: Detected ripple clock "counter:count16|cnt[25]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[27]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[26]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[24]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[0]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[3]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[4]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[1]" as buffer
    Info: Detected ripple clock "counter:count16|cnt[2]" as buffer
    Info: Detected gated clock "counter:count16|Equal2~0" as buffer
    Info: Detected gated clock "counter:count16|Equal2~1" as buffer
    Info: Detected ripple clock "counter:count16|cnt[23]" as buffer
    Info: Detected gated clock "counter:count16|Equal2~2" as buffer
    Info: Detected gated clock "counter:count16|counting~1" as buffer
    Info: Detected gated clock "counter:count16|LessThan1~1" as buffer
    Info: Detected gated clock "counter:count16|LessThan1~0" as buffer
    Info: Detected gated clock "counter:count16|Equal2~3" as buffer
Info: Clock "clock" has Internal fmax of 101.4 MHz between source register "FSM:state_machine|cnt[11]" and destination register "FSM:state_machine|cnt[11]" (period= 9.862 ns)
    Info: + Longest register to register delay is 9.678 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y13_N23; Fanout = 3; REG Node = 'FSM:state_machine|cnt[11]'
        Info: 2: + IC(0.555 ns) + CELL(0.378 ns) = 0.933 ns; Loc. = LCCOMB_X2_Y13_N4; Fanout = 1; COMB Node = 'FSM:state_machine|process_0~5'
        Info: 3: + IC(0.246 ns) + CELL(0.357 ns) = 1.536 ns; Loc. = LCCOMB_X2_Y13_N10; Fanout = 2; COMB Node = 'FSM:state_machine|process_0~6'
        Info: 4: + IC(0.300 ns) + CELL(0.309 ns) = 2.145 ns; Loc. = LCCOMB_X1_Y13_N0; Fanout = 2; COMB Node = 'FSM:state_machine|Add0~2'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.180 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 2; COMB Node = 'FSM:state_machine|Add0~6'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.215 ns; Loc. = LCCOMB_X1_Y13_N4; Fanout = 2; COMB Node = 'FSM:state_machine|Add0~10'
        Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 2.340 ns; Loc. = LCCOMB_X1_Y13_N6; Fanout = 3; COMB Node = 'FSM:state_machine|Add0~13'
        Info: 8: + IC(0.830 ns) + CELL(0.272 ns) = 3.442 ns; Loc. = LCCOMB_X2_Y12_N12; Fanout = 1; COMB Node = 'FSM:state_machine|process_0~10'
        Info: 9: + IC(0.246 ns) + CELL(0.272 ns) = 3.960 ns; Loc. = LCCOMB_X2_Y12_N18; Fanout = 2; COMB Node = 'FSM:state_machine|process_0~11'
        Info: 10: + IC(0.225 ns) + CELL(0.154 ns) = 4.339 ns; Loc. = LCCOMB_X2_Y12_N6; Fanout = 1; COMB Node = 'FSM:state_machine|process_0~12DUPLICATE'
        Info: 11: + IC(0.213 ns) + CELL(0.154 ns) = 4.706 ns; Loc. = LCCOMB_X2_Y12_N30; Fanout = 2; COMB Node = 'FSM:state_machine|process_0~16'
        Info: 12: + IC(0.566 ns) + CELL(0.309 ns) = 5.581 ns; Loc. = LCCOMB_X3_Y13_N0; Fanout = 2; COMB Node = 'FSM:state_machine|Add1~2'
        Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 5.616 ns; Loc. = LCCOMB_X3_Y13_N2; Fanout = 2; COMB Node = 'FSM:state_machine|Add1~6'
        Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 5.741 ns; Loc. = LCCOMB_X3_Y13_N4; Fanout = 2; COMB Node = 'FSM:state_machine|Add1~9'
        Info: 15: + IC(0.982 ns) + CELL(0.357 ns) = 7.080 ns; Loc. = LCCOMB_X5_Y12_N0; Fanout = 1; COMB Node = 'FSM:state_machine|Equal3~3'
        Info: 16: + IC(0.252 ns) + CELL(0.357 ns) = 7.689 ns; Loc. = LCCOMB_X5_Y12_N4; Fanout = 1; COMB Node = 'FSM:state_machine|Equal3~4'
        Info: 17: + IC(0.239 ns) + CELL(0.272 ns) = 8.200 ns; Loc. = LCCOMB_X5_Y12_N24; Fanout = 3; COMB Node = 'FSM:state_machine|Equal3~5'
        Info: 18: + IC(0.219 ns) + CELL(0.154 ns) = 8.573 ns; Loc. = LCCOMB_X5_Y12_N12; Fanout = 31; COMB Node = 'FSM:state_machine|Equal3~9'
        Info: 19: + IC(0.708 ns) + CELL(0.397 ns) = 9.678 ns; Loc. = LCFF_X3_Y13_N23; Fanout = 3; REG Node = 'FSM:state_machine|cnt[11]'
        Info: Total cell delay = 4.097 ns ( 42.33 % )
        Info: Total interconnect delay = 5.581 ns ( 57.67 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.479 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 83; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X3_Y13_N23; Fanout = 3; REG Node = 'FSM:state_machine|cnt[11]'
            Info: Total cell delay = 1.472 ns ( 59.38 % )
            Info: Total interconnect delay = 1.007 ns ( 40.62 % )
        Info: - Longest clock path from clock "clock" to source register is 2.479 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 83; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X3_Y13_N23; Fanout = 3; REG Node = 'FSM:state_machine|cnt[11]'
            Info: Total cell delay = 1.472 ns ( 59.38 % )
            Info: Total interconnect delay = 1.007 ns ( 40.62 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "reg_32:product|dflipflop:\G1:2:d|output" and destination pin or register "product_in[3]" for clock "clock" (Hold time is 6.235 ns)
    Info: + Largest clock skew is 7.264 ns
        Info: + Longest clock path from clock "clock" to destination register is 9.740 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'
            Info: 2: + IC(1.731 ns) + CELL(0.712 ns) = 3.297 ns; Loc. = LCFF_X6_Y20_N31; Fanout = 3; REG Node = 'counter:count16|cnt[15]'
            Info: 3: + IC(0.276 ns) + CELL(0.378 ns) = 3.951 ns; Loc. = LCCOMB_X6_Y20_N20; Fanout = 2; COMB Node = 'counter:count16|Equal2~2'
            Info: 4: + IC(0.842 ns) + CELL(0.346 ns) = 5.139 ns; Loc. = LCCOMB_X10_Y19_N4; Fanout = 5; COMB Node = 'counter:count16|Equal2~3'
            Info: 5: + IC(0.359 ns) + CELL(0.346 ns) = 5.844 ns; Loc. = LCCOMB_X9_Y19_N12; Fanout = 50; COMB Node = 'counter:count16|counting~2'
            Info: 6: + IC(1.153 ns) + CELL(0.053 ns) = 7.050 ns; Loc. = LCCOMB_X21_Y19_N24; Fanout = 1; COMB Node = 'product_in[0]~3'
            Info: 7: + IC(1.735 ns) + CELL(0.000 ns) = 8.785 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'product_in[0]~3clkctrl'
            Info: 8: + IC(0.902 ns) + CELL(0.053 ns) = 9.740 ns; Loc. = LCCOMB_X11_Y18_N24; Fanout = 1; REG Node = 'product_in[3]'
            Info: Total cell delay = 2.742 ns ( 28.15 % )
            Info: Total interconnect delay = 6.998 ns ( 71.85 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.476 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 83; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 6; REG Node = 'reg_32:product|dflipflop:\G1:2:d|output'
            Info: Total cell delay = 1.472 ns ( 59.45 % )
            Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.935 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y18_N21; Fanout = 6; REG Node = 'reg_32:product|dflipflop:\G1:2:d|output'
        Info: 2: + IC(0.316 ns) + CELL(0.053 ns) = 0.369 ns; Loc. = LCCOMB_X10_Y18_N6; Fanout = 1; COMB Node = 'product_in[3]~6'
        Info: 3: + IC(0.338 ns) + CELL(0.228 ns) = 0.935 ns; Loc. = LCCOMB_X11_Y18_N24; Fanout = 1; REG Node = 'product_in[3]'
        Info: Total cell delay = 0.281 ns ( 30.05 % )
        Info: Total interconnect delay = 0.654 ns ( 69.95 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "reg_16:operandB|dflipflop:\G1:15:d|output" (data pin = "data_operandB[4]", clock pin = "clock") is 5.618 ns
    Info: + Longest pin to register delay is 8.003 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA13; Fanout = 4; PIN Node = 'data_operandB[4]'
        Info: 2: + IC(4.754 ns) + CELL(0.378 ns) = 5.941 ns; Loc. = LCCOMB_X23_Y19_N12; Fanout = 6; COMB Node = 'negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout'
        Info: 3: + IC(0.627 ns) + CELL(0.272 ns) = 6.840 ns; Loc. = LCCOMB_X22_Y18_N22; Fanout = 5; COMB Node = 'negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:6:IFF3:1:G2:halfadder3|carryout'
        Info: 4: + IC(0.651 ns) + CELL(0.357 ns) = 7.848 ns; Loc. = LCCOMB_X23_Y19_N16; Fanout = 1; COMB Node = 'negate_16:negatedataB|add_sub_16:addone|onebitadder:\IFF2:1:IFF3:1:G2:halfadder3|sum'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 8.003 ns; Loc. = LCFF_X23_Y19_N17; Fanout = 2; REG Node = 'reg_16:operandB|dflipflop:\G1:15:d|output'
        Info: Total cell delay = 1.971 ns ( 24.63 % )
        Info: Total interconnect delay = 6.032 ns ( 75.37 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 83; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X23_Y19_N17; Fanout = 2; REG Node = 'reg_16:operandB|dflipflop:\G1:15:d|output'
        Info: Total cell delay = 1.472 ns ( 59.47 % )
        Info: Total interconnect delay = 1.003 ns ( 40.53 % )
Info: tco from clock "clock" to destination pin "data_exception" through register "counter:count16|cnt[15]" is 11.427 ns
    Info: + Longest clock path from clock "clock" to source register is 3.203 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'
        Info: 2: + IC(1.731 ns) + CELL(0.618 ns) = 3.203 ns; Loc. = LCFF_X6_Y20_N31; Fanout = 3; REG Node = 'counter:count16|cnt[15]'
        Info: Total cell delay = 1.472 ns ( 45.96 % )
        Info: Total interconnect delay = 1.731 ns ( 54.04 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 8.130 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y20_N31; Fanout = 3; REG Node = 'counter:count16|cnt[15]'
        Info: 2: + IC(0.276 ns) + CELL(0.378 ns) = 0.654 ns; Loc. = LCCOMB_X6_Y20_N20; Fanout = 2; COMB Node = 'counter:count16|Equal2~2'
        Info: 3: + IC(0.842 ns) + CELL(0.346 ns) = 1.842 ns; Loc. = LCCOMB_X10_Y19_N4; Fanout = 5; COMB Node = 'counter:count16|Equal2~3'
        Info: 4: + IC(0.359 ns) + CELL(0.346 ns) = 2.547 ns; Loc. = LCCOMB_X9_Y19_N12; Fanout = 50; COMB Node = 'counter:count16|counting~2'
        Info: 5: + IC(2.178 ns) + CELL(0.272 ns) = 4.997 ns; Loc. = LCCOMB_X19_Y17_N2; Fanout = 1; COMB Node = 'data_exception~3'
        Info: 6: + IC(1.125 ns) + CELL(2.008 ns) = 8.130 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'data_exception'
        Info: Total cell delay = 3.350 ns ( 41.21 % )
        Info: Total interconnect delay = 4.780 ns ( 58.79 % )
Info: th for register "product_in[1]" (data pin = "data_operandA[0]", clock pin = "clock") is 4.031 ns
    Info: + Longest clock path from clock "clock" to destination register is 9.723 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 33; CLK Node = 'clock'
        Info: 2: + IC(1.731 ns) + CELL(0.712 ns) = 3.297 ns; Loc. = LCFF_X6_Y20_N31; Fanout = 3; REG Node = 'counter:count16|cnt[15]'
        Info: 3: + IC(0.276 ns) + CELL(0.378 ns) = 3.951 ns; Loc. = LCCOMB_X6_Y20_N20; Fanout = 2; COMB Node = 'counter:count16|Equal2~2'
        Info: 4: + IC(0.842 ns) + CELL(0.346 ns) = 5.139 ns; Loc. = LCCOMB_X10_Y19_N4; Fanout = 5; COMB Node = 'counter:count16|Equal2~3'
        Info: 5: + IC(0.359 ns) + CELL(0.346 ns) = 5.844 ns; Loc. = LCCOMB_X9_Y19_N12; Fanout = 50; COMB Node = 'counter:count16|counting~2'
        Info: 6: + IC(1.153 ns) + CELL(0.053 ns) = 7.050 ns; Loc. = LCCOMB_X21_Y19_N24; Fanout = 1; COMB Node = 'product_in[0]~3'
        Info: 7: + IC(1.735 ns) + CELL(0.000 ns) = 8.785 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'product_in[0]~3clkctrl'
        Info: 8: + IC(0.885 ns) + CELL(0.053 ns) = 9.723 ns; Loc. = LCCOMB_X10_Y18_N10; Fanout = 1; REG Node = 'product_in[1]'
        Info: Total cell delay = 2.742 ns ( 28.20 % )
        Info: Total interconnect delay = 6.981 ns ( 71.80 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D14; Fanout = 6; PIN Node = 'data_operandA[0]'
        Info: 2: + IC(4.092 ns) + CELL(0.154 ns) = 5.083 ns; Loc. = LCCOMB_X10_Y18_N0; Fanout = 1; COMB Node = 'product_in[1]~2'
        Info: 3: + IC(0.263 ns) + CELL(0.346 ns) = 5.692 ns; Loc. = LCCOMB_X10_Y18_N10; Fanout = 1; REG Node = 'product_in[1]'
        Info: Total cell delay = 1.337 ns ( 23.49 % )
        Info: Total interconnect delay = 4.355 ns ( 76.51 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Tue Mar 05 04:23:04 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


