// Seed: 3116366088
module module_0 #(
    parameter id_1 = 32'd90,
    parameter id_2 = 32'd24,
    parameter id_3 = 32'd90
);
  wire _id_1;
  wire [1 : id_1] _id_2;
  assign id_1 = id_1;
  logic _id_3;
  logic id_4 = 1;
  assign id_4 = ^id_2;
  uwire [id_2 : id_3] id_5, id_6;
  logic id_7;
  assign id_5 = -1 & 1'b0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  wire  id_4;
  module_0 modCall_1 ();
endmodule
