# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:48 on Oct 29,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:36:48 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:49 on Oct 29,2021
# vlog -reportprogress 300 ./mux2_64.sv 
# -- Compiling module mux2_64
# 
# Top level modules:
# 	mux2_64
# End time: 21:36:49 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:49 on Oct 29,2021
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 21:36:49 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:49 on Oct 29,2021
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 21:36:49 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:49 on Oct 29,2021
# vlog -reportprogress 300 ./mux8_64.sv 
# -- Compiling module mux8_64
# 
# Top level modules:
# 	mux8_64
# End time: 21:36:49 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:49 on Oct 29,2021
# vlog -reportprogress 300 ./a_and_b.sv 
# -- Compiling module a_and_b
# 
# Top level modules:
# 	a_and_b
# End time: 21:36:50 on Oct 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:50 on Oct 29,2021
# vlog -reportprogress 300 ./a_xor_b.sv 
# -- Compiling module a_xor_b
# 
# Top level modules:
# 	a_xor_b
# End time: 21:36:50 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:50 on Oct 29,2021
# vlog -reportprogress 300 ./fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 21:36:50 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:50 on Oct 29,2021
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# 
# Top level modules:
# 	adder_64
# End time: 21:36:50 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:50 on Oct 29,2021
# vlog -reportprogress 300 ./a_or_b.sv 
# -- Compiling module a_or_b
# 
# Top level modules:
# 	a_or_b
# End time: 21:36:50 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:50 on Oct 29,2021
# vlog -reportprogress 300 ./check_zero.sv 
# -- Compiling module check_zero
# 
# Top level modules:
# 	check_zero
# End time: 21:36:50 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:50 on Oct 29,2021
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 21:36:50 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:50 on Oct 29,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 21:36:50 on Oct 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 21:36:50 on Oct 29,2021
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.adder_64
# Loading work.mux2_64
# Loading work.a_and_b
# Loading work.a_or_b
# Loading work.a_xor_b
# Loading work.check_zero
# Loading work.mux8_64
# Loading work.fulladder
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux4_1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# End time: 21:37:35 on Oct 29,2021, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
