Protocol: MESI
Input file: tests/memory_test_simple
Cache size: 4096 bytes
Associativity: 2
Block size: 32 bytes
Running benchmark: "memory_test_simple"
Trace parsed successfully!

-------------------------SIMULATION BEGIN-------------------------
Cycle: 0
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 0
	Core 0: 0%
	Core 1: 0%
	Core 2: 0%
	Core 3: 0%
Cycle: 0
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 1
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 1
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 2
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 2
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 3
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 3
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 4
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 4
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 5
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 5
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 6
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 6
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 7
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 7
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 8
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 8
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 9
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 9
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 10
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 10
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 11
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 11
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 12
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 12
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 13
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 13
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 14
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 14
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 15
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 15
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 16
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 16
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 17
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 17
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 18
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 18
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 19
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 19
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 20
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 20
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 21
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 21
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 22
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 22
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 23
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 23
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 24
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 24
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 25
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 25
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 26
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 26
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 27
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 27
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 28
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 28
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 29
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 29
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 30
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 30
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 31
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 31
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 32
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 32
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 33
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 33
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 34
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 34
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 35
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 35
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 36
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 36
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 37
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 37
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 38
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 38
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 39
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 39
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 40
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 40
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 41
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 41
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 42
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 42
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 43
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 43
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 44
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 44
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 45
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 45
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 46
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 46
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 47
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 47
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 48
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 48
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 49
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 49
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 50
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 50
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 51
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 51
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 52
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 52
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 53
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 53
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 54
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 54
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 55
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 55
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 56
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 56
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 57
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 57
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 58
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 58
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 59
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 59
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 60
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 60
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 61
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 61
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 62
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 62
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 63
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 63
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 64
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 64
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 65
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 65
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 66
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 66
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 67
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 67
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 68
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 68
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 69
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 69
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 70
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 70
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 71
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 71
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 72
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 72
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 73
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 73
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 74
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 74
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 75
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 75
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 76
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 76
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 77
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 77
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 78
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 78
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 79
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 79
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 80
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 80
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 81
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 81
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 82
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 82
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 83
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 83
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 84
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 84
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 85
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 85
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 86
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 86
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 87
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 87
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 88
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 88
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 89
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 89
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 90
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 90
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 91
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 91
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 92
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 92
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 93
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 93
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 94
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 94
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 95
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 95
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 96
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 96
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 97
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 97
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 98
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Memory...
Cycle: 98
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 99
Processor 0 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cycle: 99
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is hit! Initiate cache-to-cache transfer
Cache 1 is issuer -> Skip response!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 99
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 100
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 100
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 101
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 101
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 102
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 102
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 103
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 103
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 104
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 104
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 105
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 105
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 106
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 106
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 107
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 107
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 108
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 108
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 109
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 109
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 110
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 110
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 111
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 111
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 112
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 112
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 113
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 113
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 99, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 114
Processor 1 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 sending cache line...
	Cache 0 finished sending cache line
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cycle: 114
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is hit! Initiate cache-to-cache transfer
Cache 2 is issuer -> Skip response!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 114
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 115
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 115
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 116
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 116
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 117
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 117
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 118
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 118
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 119
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 119
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 120
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 120
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 121
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 121
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 122
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 122
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 123
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 123
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 124
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 124
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 125
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 125
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 126
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 126
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 127
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 127
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 128
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 128
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 114, status: M}
Cache 2: 
Cache 3: 

Cycle: 129
Processor 2 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
	Cache 1 finished sending cache line
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cycle: 129
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is hit! Initiate cache-to-cache transfer
Cache 3 is issuer -> Skip response!
	<<< Waiting for Cache...
Cycle: 129
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 130
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 130
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 131
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 131
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 132
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 132
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 133
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 133
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 134
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 134
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 135
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 135
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 136
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 136
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 137
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 137
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 138
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 138
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 139
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 139
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 140
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 140
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 141
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 141
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 142
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 142
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 143
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 143
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 129, status: M}
Cache 3: 

Cycle: 144
Processor 3 requests WRITE MISS at address 0
	Line: CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 0, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
	Cache 2 finished sending cache line
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}
Cycle: 144
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 145
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is hit! Initiate cache-to-cache transfer
	<<< Waiting for Cache...
Cycle: 145
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 146
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 146
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 147
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 147
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 148
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 148
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 149
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 149
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 150
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 150
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 151
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 151
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 152
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 152
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 153
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 153
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 154
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 154
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 155
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 155
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 156
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 156
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 157
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 157
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 158
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 158
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 159
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 159
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 144, status: M}

Cycle: 160
Processor 0 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 99, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	Cache 3 finished sending cache line
	<<< CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cycle: 160
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is hit! Initiate cache-to-cache transfer
Cache 1 is issuer -> Skip response!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 160
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 161
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 161
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 162
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 162
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 163
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 163
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 164
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 164
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 165
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 165
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 166
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 166
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 167
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 167
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 168
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 168
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 169
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 169
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 170
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 170
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 171
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 171
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 172
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 172
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 173
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 173
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 174
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 174
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 160, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 175
Processor 1 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 114, status: I}
Cache 0 sending cache line...
	Cache 0 finished sending cache line
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cycle: 175
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is hit! Initiate cache-to-cache transfer
Cache 2 is issuer -> Skip response!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 175
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 176
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 176
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 177
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 177
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 178
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 178
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 179
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 179
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 180
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 180
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 181
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 181
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 182
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 182
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 183
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 183
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 184
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 184
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 185
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 185
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 186
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 186
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 187
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 187
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 188
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 188
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 189
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 189
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 175, status: M}
Cache 2: 
Cache 3: 

Cycle: 190
Processor 2 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 129, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
	Cache 1 finished sending cache line
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cycle: 190
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is hit! Initiate cache-to-cache transfer
Cache 3 is issuer -> Skip response!
	<<< Waiting for Cache...
Cycle: 190
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 191
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 191
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 192
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 192
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 193
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 193
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 194
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 194
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 195
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 195
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 196
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 196
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 197
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 197
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 198
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 198
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 199
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 199
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 200
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 200
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 201
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 201
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 202
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 202
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 203
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 203
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 204
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 204
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 190, status: M}
Cache 3: 

Cycle: 205
Processor 3 requests WRITE MISS at address 1
	Line: CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 144, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
	Cache 2 finished sending cache line
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}
Cycle: 205
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 206
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is hit! Initiate cache-to-cache transfer
	<<< Waiting for Cache...
Cycle: 206
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 207
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 207
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 208
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 208
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 209
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 209
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 210
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 210
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 211
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 211
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 212
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 212
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 213
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 213
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 214
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 214
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 215
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 215
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 216
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 216
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 217
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 217
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 218
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 218
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 219
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 219
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 220
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 220
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 205, status: M}

Cycle: 221
Processor 0 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 160, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	Cache 3 finished sending cache line
	<<< CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cycle: 221
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is hit! Initiate cache-to-cache transfer
Cache 1 is issuer -> Skip response!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 221
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 222
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 222
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 223
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 223
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 224
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 224
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 225
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 225
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 226
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 226
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 227
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 227
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 228
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 228
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 229
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 229
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 230
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 230
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 231
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 231
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 232
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 232
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 233
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 233
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 234
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 234
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 235
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 235
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 221, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 236
Processor 1 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 175, status: I}
Cache 0 sending cache line...
	Cache 0 finished sending cache line
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cycle: 236
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is hit! Initiate cache-to-cache transfer
Cache 2 is issuer -> Skip response!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 236
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 237
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 237
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 238
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 238
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 239
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 239
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 240
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 240
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 241
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 241
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 242
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 242
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 243
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 243
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 244
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 244
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 245
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 245
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 246
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 246
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 247
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 247
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 248
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 248
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 249
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 249
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 250
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 250
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 236, status: M}
Cache 2: 
Cache 3: 

Cycle: 251
Processor 2 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 190, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
	Cache 1 finished sending cache line
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cycle: 251
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is hit! Initiate cache-to-cache transfer
Cache 3 is issuer -> Skip response!
	<<< Waiting for Cache...
Cycle: 251
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 252
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 252
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 253
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 253
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 254
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 254
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 255
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 255
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 256
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 256
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 257
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 257
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 258
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 258
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 259
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 259
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 260
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 260
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 261
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 261
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 262
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 262
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 263
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 263
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 264
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 264
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 265
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 265
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 251, status: M}
Cache 3: 

Cycle: 266
Processor 3 requests WRITE MISS at address 2
	Line: CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 205, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
	Cache 2 finished sending cache line
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}
Cycle: 266
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 267
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is hit! Initiate cache-to-cache transfer
	<<< Waiting for Cache...
Cycle: 267
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 268
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 268
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 269
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 269
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 270
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 270
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 271
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 271
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 272
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 272
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 273
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 273
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 274
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 274
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 275
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 275
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 276
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 276
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 277
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 277
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 278
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 278
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 279
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 279
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 280
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 280
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 281
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 281
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 266, status: M}

Cycle: 282
Processor 0 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 221, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	Cache 3 finished sending cache line
	<<< CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cycle: 282
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is hit! Initiate cache-to-cache transfer
Cache 1 is issuer -> Skip response!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 282
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 283
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 283
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 284
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 284
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 285
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 285
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 286
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 286
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 287
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 287
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 288
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 288
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 289
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 289
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 290
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 290
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 291
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 291
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 292
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 292
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 293
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 293
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 294
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 294
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 295
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 295
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 296
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 296
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 282, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 297
Processor 1 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 236, status: I}
Cache 0 sending cache line...
	Cache 0 finished sending cache line
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cycle: 297
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is hit! Initiate cache-to-cache transfer
Cache 2 is issuer -> Skip response!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 297
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 298
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 298
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 299
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 299
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 300
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 300
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 301
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 301
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 302
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 302
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 303
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 303
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 304
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 304
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 305
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 305
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 306
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 306
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 307
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 307
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 308
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 308
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 309
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 309
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 310
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 310
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 311
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 311
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 297, status: M}
Cache 2: 
Cache 3: 

Cycle: 312
Processor 2 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 251, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
	Cache 1 finished sending cache line
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cycle: 312
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is hit! Initiate cache-to-cache transfer
Cache 3 is issuer -> Skip response!
	<<< Waiting for Cache...
Cycle: 312
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 313
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 313
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 314
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 314
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 315
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 315
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 316
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 316
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 317
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 317
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 318
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 318
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 319
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 319
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 320
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 320
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 321
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 321
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 322
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 322
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 323
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 323
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 324
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 324
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 325
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 325
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 326
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 326
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 312, status: M}
Cache 3: 

Cycle: 327
Processor 3 requests WRITE MISS at address 3
	Line: CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 266, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
	Cache 2 finished sending cache line
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}
Cycle: 327
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 328
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is hit! Initiate cache-to-cache transfer
	<<< Waiting for Cache...
Cycle: 328
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 329
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 329
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 330
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 330
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 331
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 331
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 332
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 332
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 333
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 333
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 334
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 334
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 335
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 335
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 336
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 336
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 337
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 337
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 338
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 338
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 339
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 339
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 340
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 340
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 341
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 341
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 342
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 342
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 327, status: M}

Cycle: 343
Processor 0 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 282, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	Cache 3 finished sending cache line
	<<< CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cycle: 343
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is hit! Initiate cache-to-cache transfer
Cache 1 is issuer -> Skip response!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 343
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 344
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 344
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 345
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 345
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 346
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 346
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 347
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 347
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 348
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 348
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 349
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 349
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 350
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 350
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 351
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 351
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 352
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 352
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 353
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 353
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 354
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 354
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 355
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 355
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 356
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 356
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 357
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 357
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 343, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 358
Processor 1 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 297, status: I}
Cache 0 sending cache line...
	Cache 0 finished sending cache line
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cycle: 358
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is hit! Initiate cache-to-cache transfer
Cache 2 is issuer -> Skip response!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 358
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 359
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 359
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 360
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 360
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 361
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 361
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 362
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 362
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 363
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 363
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 364
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 364
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 365
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 365
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 366
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 366
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 367
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 367
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 368
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 368
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 369
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 369
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 370
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 370
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 371
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 371
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 372
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 372
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 358, status: M}
Cache 2: 
Cache 3: 

Cycle: 373
Processor 2 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 312, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
	Cache 1 finished sending cache line
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cycle: 373
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is hit! Initiate cache-to-cache transfer
Cache 3 is issuer -> Skip response!
	<<< Waiting for Cache...
Cycle: 373
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 374
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 374
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 375
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 375
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 376
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 376
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 377
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 377
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 378
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 378
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 379
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 379
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 380
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 380
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 381
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 381
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 382
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 382
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 383
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 383
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 384
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 384
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 385
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 385
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 386
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 386
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 387
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 387
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 373, status: M}
Cache 3: 

Cycle: 388
Processor 3 requests WRITE MISS at address 4
	Line: CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 327, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
	Cache 2 finished sending cache line
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}
Cycle: 388
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 389
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is hit! Initiate cache-to-cache transfer
	<<< Waiting for Cache...
Cycle: 389
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 390
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 390
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 391
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 391
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 392
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 392
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 393
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 393
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 394
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 394
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 395
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 395
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 396
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 396
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 397
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 397
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 398
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 398
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 399
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 399
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 400
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 400
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 401
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 401
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 402
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 402
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 403
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 403
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 388, status: M}

Cycle: 404
Processor 0 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 343, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	Cache 3 finished sending cache line
	<<< CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cycle: 404
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is hit! Initiate cache-to-cache transfer
Cache 1 is issuer -> Skip response!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 404
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 405
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 405
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 406
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 406
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 407
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 407
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 408
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 408
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 409
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 409
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 410
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 410
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 411
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 411
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 412
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 412
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 413
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 413
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 414
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 414
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 415
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 415
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 416
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 416
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 417
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 417
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 418
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 418
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 404, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 419
Processor 1 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 358, status: I}
Cache 0 sending cache line...
	Cache 0 finished sending cache line
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cycle: 419
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is hit! Initiate cache-to-cache transfer
Cache 2 is issuer -> Skip response!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 419
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 420
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 420
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 421
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 421
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 422
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 422
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 423
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 423
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 424
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 424
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 425
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 425
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 426
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 426
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 427
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 427
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 428
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 428
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 429
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 429
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 430
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 430
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 431
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 431
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 432
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 432
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 433
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 433
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 419, status: M}
Cache 2: 
Cache 3: 

Cycle: 434
Processor 2 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 373, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
	Cache 1 finished sending cache line
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cycle: 434
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is hit! Initiate cache-to-cache transfer
Cache 3 is issuer -> Skip response!
	<<< Waiting for Cache...
Cycle: 434
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 435
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 435
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 436
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 436
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 437
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 437
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 438
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 438
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 439
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 439
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 440
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 440
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 441
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 441
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 442
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 442
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 443
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 443
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 444
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 444
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 445
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 445
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 446
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 446
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 447
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 447
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 448
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 448
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 434, status: M}
Cache 3: 

Cycle: 449
Processor 3 requests WRITE MISS at address 5
	Line: CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 388, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
	Cache 2 finished sending cache line
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}
Cycle: 449
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 450
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is hit! Initiate cache-to-cache transfer
	<<< Waiting for Cache...
Cycle: 450
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 451
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 451
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 452
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 452
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 453
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 453
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 454
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 454
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 455
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 455
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 456
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 456
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 457
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 457
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 458
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 458
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 459
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 459
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 460
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 460
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 461
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 461
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 462
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 462
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 463
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 463
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 464
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 464
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 449, status: M}

Cycle: 465
Processor 0 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 404, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	Cache 3 finished sending cache line
	<<< CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cycle: 465
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is hit! Initiate cache-to-cache transfer
Cache 1 is issuer -> Skip response!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 465
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 466
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 466
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 467
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 467
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 468
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 468
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 469
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 469
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 470
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 470
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 471
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 471
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 472
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 472
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 473
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 473
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 474
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 474
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 475
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 475
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 476
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 476
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 477
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 477
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 478
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 478
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 479
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 479
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 465, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 480
Processor 1 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 419, status: I}
Cache 0 sending cache line...
	Cache 0 finished sending cache line
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cycle: 480
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is hit! Initiate cache-to-cache transfer
Cache 2 is issuer -> Skip response!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 480
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 481
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 481
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 482
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 482
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 483
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 483
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 484
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 484
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 485
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 485
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 486
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 486
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 487
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 487
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 488
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 488
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 489
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 489
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 490
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 490
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 491
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 491
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 492
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 492
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 493
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 493
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 494
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 494
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 480, status: M}
Cache 2: 
Cache 3: 

Cycle: 495
Processor 2 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 434, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
	Cache 1 finished sending cache line
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cycle: 495
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is hit! Initiate cache-to-cache transfer
Cache 3 is issuer -> Skip response!
	<<< Waiting for Cache...
Cycle: 495
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 496
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 496
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 497
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 497
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 498
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 498
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 499
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 499
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 500
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 500
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 501
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 501
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 502
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 502
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 503
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 503
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 504
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 504
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 505
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 505
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 506
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 506
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 507
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 507
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 508
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 508
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 509
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 509
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 495, status: M}
Cache 3: 

Cycle: 510
Processor 3 requests WRITE MISS at address 6
	Line: CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 449, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
	Cache 2 finished sending cache line
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}
Cycle: 510
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 511
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 is issuer -> Skip response!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is hit! Initiate cache-to-cache transfer
	<<< Waiting for Cache...
Cycle: 511
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 512
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 512
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 513
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 513
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 514
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 514
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 515
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 515
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 516
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 516
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 517
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 517
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 518
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 518
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 519
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 519
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 520
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 520
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 521
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 521
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 522
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 522
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 523
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 523
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 524
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 524
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 525
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	<<< Waiting for Cache...
Cycle: 525
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 510, status: M}

Cycle: 526
Processor 0 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 465, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 already responded!
Cache 3 sending cache line...
	Cache 3 finished sending cache line
	<<< CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cycle: 526
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is hit! Initiate cache-to-cache transfer
Cache 1 is issuer -> Skip response!
Cache 2 is not busy -> Serve request
	Cache 2 is miss!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 526
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 527
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 527
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 528
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 528
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 529
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 529
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 530
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 530
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 531
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 531
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 532
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 532
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 533
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 533
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 534
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 534
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 535
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 535
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 536
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 536
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 537
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 537
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 538
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 538
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 539
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 539
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 540
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 540
Cache 0: 
	CacheLine{set_index: 0, tag: 0, last_used: 526, status: M}
Cache 1: 
Cache 2: 
Cache 3: 

Cycle: 541
Processor 1 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 480, status: I}
Cache 0 sending cache line...
	Cache 0 finished sending cache line
Cache 1 already responded!
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cycle: 541
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is hit! Initiate cache-to-cache transfer
Cache 2 is issuer -> Skip response!
Cache 3 is not busy -> Serve request
	Cache 3 is miss!
	<<< Waiting for Cache...
Cycle: 541
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 542
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 542
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 543
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 543
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 544
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 544
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 545
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 545
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 546
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 546
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 547
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 547
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 548
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 548
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 549
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 549
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 550
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 550
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 551
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 551
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 552
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 552
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 553
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 553
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 554
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 554
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 555
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
Cache 2 already responded!
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 555
Cache 0: 
Cache 1: 
	CacheLine{set_index: 0, tag: 0, last_used: 541, status: M}
Cache 2: 
Cache 3: 

Cycle: 556
Processor 2 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 495, status: I}
Cache 0 already responded!
Cache 1 sending cache line...
	Cache 1 finished sending cache line
Cache 2 already responded!
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cycle: 556
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 is not busy -> Serve request
	Cache 0 is miss!
Cache 1 is not busy -> Serve request
	Cache 1 is miss!
Cache 2 is not busy -> Serve request
	Cache 2 is hit! Initiate cache-to-cache transfer
Cache 3 is issuer -> Skip response!
	<<< Waiting for Cache...
Cycle: 556
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 557
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 557
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 558
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 558
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 559
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 559
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 560
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 560
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 561
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 561
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 562
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 562
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 563
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 563
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 564
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 564
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 565
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 565
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 566
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 566
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 567
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 567
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 568
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 568
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 569
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 569
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 570
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
Cache 3 already responded!
	<<< Waiting for Cache...
Cycle: 570
Cache 0: 
Cache 1: 
Cache 2: 
	CacheLine{set_index: 0, tag: 0, last_used: 556, status: M}
Cache 3: 

Cycle: 571
Processor 3 requests WRITE MISS at address 7
	Line: CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
	>>> CacheLine{set_index: 0, tag: 0, last_used: 510, status: I}
Cache 0 already responded!
Cache 1 already responded!
Cache 2 sending cache line...
	Cache 2 finished sending cache line
Cache 3 already responded!
	<<< CacheLine{set_index: 0, tag: 0, last_used: 571, status: M}
Cycle: 571
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 571, status: M}


-------------------------SIMULATION END-------------------------

-------------------------CACHE CONTENT-------------------------
Cache 0: 
Cache 1: 
Cache 2: 
Cache 3: 
	CacheLine{set_index: 0, tag: 0, last_used: 571, status: M}
-------------------------CACHE END-------------------------
-------------STATISTICS----------------------
Overall Execution Cycle: 571
	 Core 0 completes at cycle: 526
	 Core 1 completes at cycle: 541
	 Core 2 completes at cycle: 556
	 Core 3 completes at cycle: 571
Compute cycles per core:
	 Core 0 completes at cycle: -1
	 Core 1 completes at cycle: -1
	 Core 2 completes at cycle: -1
	 Core 3 completes at cycle: -1
Number of Computes:
	 Core 0: 0 instructions
	 Core 1: 0 instructions
	 Core 2: 0 instructions
	 Core 3: 0 instructions
Number of Loads/Stores:
	 Core 0: 8 instructions
	 Core 1: 8 instructions
	 Core 2: 8 instructions
	 Core 3: 8 instructions
Read Hits:
	 Core 0: 0 (-nan%)
	 Core 1: 0 (-nan%)
	 Core 2: 0 (-nan%)
	 Core 3: 0 (-nan%)
Write Hits:
	 Core 0: 0 (0%)
	 Core 1: 0 (0%)
	 Core 2: 0 (0%)
	 Core 3: 0 (0%)
Cache Misses:
	 Core 0: 8 (100%)
	 Core 1: 8 (100%)
	 Core 2: 8 (100%)
	 Core 3: 8 (100%)
Instruction Per Cycle:
	 Core 0: 0.0152091
	 Core 1: 0.0147874
	 Core 2: 0.0143885
	 Core 3: 0.0140105
Idle Cycles:
	 Core 0: 0 (0%)
	 Core 1: 0 (0%)
	 Core 2: 0 (0%)
	 Core 3: 0 (0%)
Cache Hit Accesses:
	 Core 0: 
		 Public: 0 (R v. W: -nan% v. -nan%)
		 Private: 0 (R v. W: -nan% v. -nan%)
		 Public v. Private: 0 v. 0	(-nan% v. -nan)
	 Core 1: 
		 Public: 0 (R v. W: -nan% v. -nan%)
		 Private: 0 (R v. W: -nan% v. -nan%)
		 Public v. Private: 0 v. 0	(-nan% v. -nan)
	 Core 2: 
		 Public: 0 (R v. W: -nan% v. -nan%)
		 Private: 0 (R v. W: -nan% v. -nan%)
		 Public v. Private: 0 v. 0	(-nan% v. -nan)
	 Core 3: 
		 Public: 0 (R v. W: -nan% v. -nan%)
		 Private: 0 (R v. W: -nan% v. -nan%)
		 Public v. Private: 0 v. 0	(-nan% v. -nan)
Cache Access (Among Hits):
	Core 0:
		Reads: 
		Writes: 
	Core 1:
		Reads: 
		Writes: 
	Core 2:
		Reads: 
		Writes: 
	Core 3:
		Reads: 
		Writes: 
---------------------------------------------

