Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 48283f920fe64a3d8660ae45e30071b1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_MODULE_behav xil_defaultlib.TB_MODULE -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [/zwork/dd_/tut_vhdlcomb02_given/VHDLcomb02/VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_module in library work failed.
