// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="host_pipe1_dram_dispatcher,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.704250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3201,HLS_SYN_LUT=1998}" *)

module host_pipe1_dram_dispatcher (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        host_dram_read_resp_throttled_V_last_din,
        host_dram_read_resp_throttled_V_last_full_n,
        host_dram_read_resp_throttled_V_last_write,
        host_dram_read_resp_throttled_V_data_V_din,
        host_dram_read_resp_throttled_V_data_V_full_n,
        host_dram_read_resp_throttled_V_data_V_write,
        host_dram_write_req_data_throttled_V_last_dout,
        host_dram_write_req_data_throttled_V_last_empty_n,
        host_dram_write_req_data_throttled_V_last_read,
        host_dram_write_req_data_throttled_V_data_V_dout,
        host_dram_write_req_data_throttled_V_data_V_empty_n,
        host_dram_write_req_data_throttled_V_data_V_read,
        host_dramA_read_resp_V_last_dout,
        host_dramA_read_resp_V_last_empty_n,
        host_dramA_read_resp_V_last_read,
        host_dramA_read_resp_V_data_V_dout,
        host_dramA_read_resp_V_data_V_empty_n,
        host_dramA_read_resp_V_data_V_read,
        host_dramA_write_req_data_V_last_din,
        host_dramA_write_req_data_V_last_full_n,
        host_dramA_write_req_data_V_last_write,
        host_dramA_write_req_data_V_data_V_din,
        host_dramA_write_req_data_V_data_V_full_n,
        host_dramA_write_req_data_V_data_V_write,
        host_dramB_read_resp_V_last_dout,
        host_dramB_read_resp_V_last_empty_n,
        host_dramB_read_resp_V_last_read,
        host_dramB_read_resp_V_data_V_dout,
        host_dramB_read_resp_V_data_V_empty_n,
        host_dramB_read_resp_V_data_V_read,
        host_dramB_write_req_data_V_last_din,
        host_dramB_write_req_data_V_last_full_n,
        host_dramB_write_req_data_V_last_write,
        host_dramB_write_req_data_V_data_V_din,
        host_dramB_write_req_data_V_data_V_full_n,
        host_dramB_write_req_data_V_data_V_write,
        host_dramC_read_resp_V_last_dout,
        host_dramC_read_resp_V_last_empty_n,
        host_dramC_read_resp_V_last_read,
        host_dramC_read_resp_V_data_V_dout,
        host_dramC_read_resp_V_data_V_empty_n,
        host_dramC_read_resp_V_data_V_read,
        host_dramC_write_req_data_V_last_din,
        host_dramC_write_req_data_V_last_full_n,
        host_dramC_write_req_data_V_last_write,
        host_dramC_write_req_data_V_data_V_din,
        host_dramC_write_req_data_V_data_V_full_n,
        host_dramC_write_req_data_V_data_V_write,
        host_dramD_read_resp_V_last_dout,
        host_dramD_read_resp_V_last_empty_n,
        host_dramD_read_resp_V_last_read,
        host_dramD_read_resp_V_data_V_dout,
        host_dramD_read_resp_V_data_V_empty_n,
        host_dramD_read_resp_V_data_V_read,
        host_dramD_write_req_data_V_last_din,
        host_dramD_write_req_data_V_last_full_n,
        host_dramD_write_req_data_V_last_write,
        host_dramD_write_req_data_V_data_V_din,
        host_dramD_write_req_data_V_data_V_full_n,
        host_dramD_write_req_data_V_data_V_write,
        host_dram_dispatcher_write_context_V_bank_id_dout,
        host_dram_dispatcher_write_context_V_bank_id_empty_n,
        host_dram_dispatcher_write_context_V_bank_id_read,
        host_dram_dispatcher_write_context_V_end_bank_id_dout,
        host_dram_dispatcher_write_context_V_end_bank_id_empty_n,
        host_dram_dispatcher_write_context_V_end_bank_id_read,
        host_dram_dispatcher_write_context_V_before_boundry_num_dout,
        host_dram_dispatcher_write_context_V_before_boundry_num_empty_n,
        host_dram_dispatcher_write_context_V_before_boundry_num_read,
        host_dram_dispatcher_write_context_V_cmd_num_dout,
        host_dram_dispatcher_write_context_V_cmd_num_empty_n,
        host_dram_dispatcher_write_context_V_cmd_num_read,
        host_dram_dispatcher_read_context_V_bank_id_dout,
        host_dram_dispatcher_read_context_V_bank_id_empty_n,
        host_dram_dispatcher_read_context_V_bank_id_read,
        host_dram_dispatcher_read_context_V_end_bank_id_dout,
        host_dram_dispatcher_read_context_V_end_bank_id_empty_n,
        host_dram_dispatcher_read_context_V_end_bank_id_read,
        host_dram_dispatcher_read_context_V_cmd_num_dout,
        host_dram_dispatcher_read_context_V_cmd_num_empty_n,
        host_dram_dispatcher_read_context_V_cmd_num_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
output   host_dram_read_resp_throttled_V_last_din;
input   host_dram_read_resp_throttled_V_last_full_n;
output   host_dram_read_resp_throttled_V_last_write;
output  [511:0] host_dram_read_resp_throttled_V_data_V_din;
input   host_dram_read_resp_throttled_V_data_V_full_n;
output   host_dram_read_resp_throttled_V_data_V_write;
input   host_dram_write_req_data_throttled_V_last_dout;
input   host_dram_write_req_data_throttled_V_last_empty_n;
output   host_dram_write_req_data_throttled_V_last_read;
input  [511:0] host_dram_write_req_data_throttled_V_data_V_dout;
input   host_dram_write_req_data_throttled_V_data_V_empty_n;
output   host_dram_write_req_data_throttled_V_data_V_read;
input   host_dramA_read_resp_V_last_dout;
input   host_dramA_read_resp_V_last_empty_n;
output   host_dramA_read_resp_V_last_read;
input  [511:0] host_dramA_read_resp_V_data_V_dout;
input   host_dramA_read_resp_V_data_V_empty_n;
output   host_dramA_read_resp_V_data_V_read;
output   host_dramA_write_req_data_V_last_din;
input   host_dramA_write_req_data_V_last_full_n;
output   host_dramA_write_req_data_V_last_write;
output  [511:0] host_dramA_write_req_data_V_data_V_din;
input   host_dramA_write_req_data_V_data_V_full_n;
output   host_dramA_write_req_data_V_data_V_write;
input   host_dramB_read_resp_V_last_dout;
input   host_dramB_read_resp_V_last_empty_n;
output   host_dramB_read_resp_V_last_read;
input  [511:0] host_dramB_read_resp_V_data_V_dout;
input   host_dramB_read_resp_V_data_V_empty_n;
output   host_dramB_read_resp_V_data_V_read;
output   host_dramB_write_req_data_V_last_din;
input   host_dramB_write_req_data_V_last_full_n;
output   host_dramB_write_req_data_V_last_write;
output  [511:0] host_dramB_write_req_data_V_data_V_din;
input   host_dramB_write_req_data_V_data_V_full_n;
output   host_dramB_write_req_data_V_data_V_write;
input   host_dramC_read_resp_V_last_dout;
input   host_dramC_read_resp_V_last_empty_n;
output   host_dramC_read_resp_V_last_read;
input  [511:0] host_dramC_read_resp_V_data_V_dout;
input   host_dramC_read_resp_V_data_V_empty_n;
output   host_dramC_read_resp_V_data_V_read;
output   host_dramC_write_req_data_V_last_din;
input   host_dramC_write_req_data_V_last_full_n;
output   host_dramC_write_req_data_V_last_write;
output  [511:0] host_dramC_write_req_data_V_data_V_din;
input   host_dramC_write_req_data_V_data_V_full_n;
output   host_dramC_write_req_data_V_data_V_write;
input   host_dramD_read_resp_V_last_dout;
input   host_dramD_read_resp_V_last_empty_n;
output   host_dramD_read_resp_V_last_read;
input  [511:0] host_dramD_read_resp_V_data_V_dout;
input   host_dramD_read_resp_V_data_V_empty_n;
output   host_dramD_read_resp_V_data_V_read;
output   host_dramD_write_req_data_V_last_din;
input   host_dramD_write_req_data_V_last_full_n;
output   host_dramD_write_req_data_V_last_write;
output  [511:0] host_dramD_write_req_data_V_data_V_din;
input   host_dramD_write_req_data_V_data_V_full_n;
output   host_dramD_write_req_data_V_data_V_write;
input  [7:0] host_dram_dispatcher_write_context_V_bank_id_dout;
input   host_dram_dispatcher_write_context_V_bank_id_empty_n;
output   host_dram_dispatcher_write_context_V_bank_id_read;
input  [7:0] host_dram_dispatcher_write_context_V_end_bank_id_dout;
input   host_dram_dispatcher_write_context_V_end_bank_id_empty_n;
output   host_dram_dispatcher_write_context_V_end_bank_id_read;
input  [31:0] host_dram_dispatcher_write_context_V_before_boundry_num_dout;
input   host_dram_dispatcher_write_context_V_before_boundry_num_empty_n;
output   host_dram_dispatcher_write_context_V_before_boundry_num_read;
input  [31:0] host_dram_dispatcher_write_context_V_cmd_num_dout;
input   host_dram_dispatcher_write_context_V_cmd_num_empty_n;
output   host_dram_dispatcher_write_context_V_cmd_num_read;
input  [7:0] host_dram_dispatcher_read_context_V_bank_id_dout;
input   host_dram_dispatcher_read_context_V_bank_id_empty_n;
output   host_dram_dispatcher_read_context_V_bank_id_read;
input  [7:0] host_dram_dispatcher_read_context_V_end_bank_id_dout;
input   host_dram_dispatcher_read_context_V_end_bank_id_empty_n;
output   host_dram_dispatcher_read_context_V_end_bank_id_read;
input  [31:0] host_dram_dispatcher_read_context_V_cmd_num_dout;
input   host_dram_dispatcher_read_context_V_cmd_num_empty_n;
output   host_dram_dispatcher_read_context_V_cmd_num_read;

reg ap_idle;
reg host_dram_read_resp_throttled_V_last_din;
reg[511:0] host_dram_read_resp_throttled_V_data_V_din;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    host_dram_read_resp_throttled_V_last_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] has_read_req_2_reg_673;
reg   [0:0] brmerge_reg_1890;
reg   [0:0] empty_n_8_reg_1898;
reg   [0:0] brmerge1_reg_1894;
reg   [0:0] brmerge2_reg_1912;
reg   [0:0] empty_n_9_reg_1920;
reg   [0:0] brmerge3_reg_1916;
reg   [0:0] brmerge4_reg_1934;
reg   [0:0] empty_n_10_reg_1942;
reg   [0:0] brmerge5_reg_1938;
reg   [0:0] brmerge6_reg_1956;
reg   [0:0] empty_n_11_reg_1964;
reg   [0:0] brmerge7_reg_1960;
reg    host_dram_read_resp_throttled_V_data_V_blk_n;
reg    host_dramA_write_req_data_V_last_blk_n;
reg   [0:0] has_write_req_2_reg_632;
reg   [0:0] ap_reg_pp0_iter1_has_write_req_2_reg_632;
reg   [0:0] empty_n_13_reg_1858;
reg   [0:0] ap_reg_pp0_iter1_empty_n_13_reg_1858;
reg   [0:0] brmerge8_reg_1978;
reg   [0:0] brmerge9_reg_1982;
reg    host_dramA_write_req_data_V_data_V_blk_n;
reg    host_dramB_write_req_data_V_last_blk_n;
reg   [0:0] brmerge10_reg_1991;
reg   [0:0] brmerge11_reg_1995;
reg    host_dramB_write_req_data_V_data_V_blk_n;
reg    host_dramC_write_req_data_V_last_blk_n;
reg   [0:0] brmerge12_reg_2004;
reg   [0:0] brmerge13_reg_2008;
reg    host_dramC_write_req_data_V_data_V_blk_n;
reg    host_dramD_write_req_data_V_last_blk_n;
reg   [0:0] brmerge14_reg_2017;
reg   [0:0] brmerge15_reg_2021;
reg    host_dramD_write_req_data_V_data_V_blk_n;
reg   [6:0] p_s_reg_570;
reg   [0:0] write_is_before_boundry_reg_581;
reg   [0:0] has_read_req_reg_593;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    host_dram_read_resp_throttled_V_last1_status;
reg    ap_predicate_op341_write_state4;
reg    ap_predicate_op342_write_state4;
reg    ap_predicate_op343_write_state4;
reg    ap_predicate_op344_write_state4;
wire    host_dramA_write_req_data_V_last1_status;
reg    ap_predicate_op345_write_state4;
wire    host_dramB_write_req_data_V_last1_status;
reg    ap_predicate_op346_write_state4;
wire    host_dramC_write_req_data_V_last1_status;
reg    ap_predicate_op347_write_state4;
wire    host_dramD_write_req_data_V_last1_status;
reg    ap_predicate_op348_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] has_write_req_reg_605;
reg   [6:0] p_0122_2_reg_617;
reg   [0:0] read_is_before_boundry_reg_647;
reg   [0:0] read_is_before_boundry_8_reg_689;
wire   [0:0] empty_n_7_fu_922_p1;
reg   [0:0] empty_n_7_reg_1850;
reg   [0:0] has_read_req_phi_fu_597_p4;
wire   [0:0] empty_n_12_fu_965_p1;
reg   [0:0] has_write_req_phi_fu_609_p4;
wire   [0:0] empty_n_13_fu_1021_p1;
reg   [0:0] has_write_req_2_phi_fu_635_p6;
reg   [0:0] tmp_last_16_reg_1862;
reg   [511:0] tmp_data_V_8_reg_1871;
reg   [511:0] ap_reg_pp0_iter1_tmp_data_V_8_reg_1871;
wire   [6:0] dram_write_times_V_fu_1033_p2;
reg   [6:0] dram_write_times_V_reg_1879;
wire   [0:0] brmerge_fu_1054_p2;
reg   [0:0] has_read_req_2_phi_fu_677_p6;
wire   [0:0] brmerge1_fu_1069_p2;
wire   [0:0] empty_n_8_fu_1075_p1;
reg   [511:0] tmp_data_V_reg_1902;
wire   [0:0] tmp_last_fu_1119_p2;
reg   [0:0] tmp_last_reg_1907;
wire   [0:0] brmerge2_fu_1167_p2;
wire   [0:0] brmerge3_fu_1182_p2;
wire   [0:0] empty_n_9_fu_1188_p1;
reg   [511:0] tmp_data_V_2_reg_1924;
wire   [0:0] tmp_last_2_fu_1232_p2;
reg   [0:0] tmp_last_2_reg_1929;
wire   [0:0] brmerge4_fu_1280_p2;
wire   [0:0] brmerge5_fu_1295_p2;
wire   [0:0] empty_n_10_fu_1301_p1;
reg   [511:0] tmp_data_V_4_reg_1946;
wire   [0:0] tmp_last_4_fu_1345_p2;
reg   [0:0] tmp_last_4_reg_1951;
wire   [0:0] brmerge6_fu_1393_p2;
wire   [0:0] brmerge7_fu_1408_p2;
wire   [0:0] empty_n_11_fu_1414_p1;
reg   [511:0] tmp_data_V_6_reg_1968;
wire   [0:0] tmp_last_6_fu_1458_p2;
reg   [0:0] tmp_last_6_reg_1973;
wire   [0:0] brmerge8_fu_1512_p2;
wire   [0:0] brmerge9_fu_1527_p2;
wire   [0:0] tmp_last_8_fu_1552_p2;
reg   [0:0] tmp_last_8_reg_1986;
wire   [0:0] brmerge10_fu_1582_p2;
wire   [0:0] brmerge11_fu_1597_p2;
wire   [0:0] tmp_last_9_fu_1622_p2;
reg   [0:0] tmp_last_9_reg_1999;
wire   [0:0] brmerge12_fu_1652_p2;
wire   [0:0] brmerge13_fu_1667_p2;
wire   [0:0] tmp_last_10_fu_1692_p2;
reg   [0:0] tmp_last_10_reg_2012;
wire   [0:0] brmerge14_fu_1722_p2;
wire   [0:0] brmerge15_fu_1737_p2;
wire   [0:0] tmp_last_11_fu_1762_p2;
reg   [0:0] tmp_last_11_reg_2025;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [6:0] p_s_phi_fu_574_p4;
reg   [6:0] p_0122_s_phi_fu_774_p14;
reg   [0:0] write_is_before_boundry_phi_fu_585_p4;
reg   [0:0] write_is_before_boundry_1_phi_fu_797_p14;
reg   [0:0] has_read_req_3_phi_fu_726_p20;
reg   [0:0] has_write_req_s_phi_fu_821_p14;
wire   [6:0] ap_phi_precharge_reg_pp0_iter0_p_0122_2_reg_617;
reg   [6:0] p_0122_2_phi_fu_620_p6;
wire   [0:0] ap_phi_precharge_reg_pp0_iter0_has_write_req_2_reg_632;
reg   [0:0] read_is_before_boundry_phi_fu_651_p4;
wire   [0:0] ap_phi_precharge_reg_pp0_iter0_read_is_before_boundry_2_reg_658;
reg   [0:0] ap_phi_precharge_reg_pp0_iter1_read_is_before_boundry_2_reg_658;
reg   [0:0] read_is_before_boundry_2_phi_fu_662_p6;
wire   [0:0] ap_phi_precharge_reg_pp0_iter0_has_read_req_2_reg_673;
reg   [0:0] ap_phi_precharge_reg_pp0_iter1_has_read_req_2_reg_673;
wire   [0:0] read_is_before_boundry_4_fu_1139_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_read_is_before_boundry_8_reg_689;
wire   [0:0] read_is_before_boundry_7_fu_1252_p2;
wire   [0:0] read_is_before_boundry_s_fu_1365_p2;
wire   [0:0] read_is_before_boundry_5_fu_1478_p2;
wire   [0:0] has_read_req_4_fu_1146_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_has_read_req_3_reg_722;
wire   [0:0] has_read_req_7_fu_1259_p2;
wire   [0:0] has_read_req_s_fu_1372_p2;
wire   [0:0] has_read_req_1_fu_1485_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter0_write_is_before_boundry_2_reg_755;
reg   [0:0] ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755;
wire   [6:0] p_0122_3_fu_1557_p3;
wire   [6:0] ap_phi_precharge_reg_pp0_iter1_p_0122_s_reg_770;
wire   [6:0] p_0122_4_fu_1627_p3;
wire   [6:0] p_0122_5_fu_1697_p3;
wire   [6:0] p_0122_6_fu_1767_p3;
wire   [0:0] write_is_before_boundry_4_fu_1566_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_1_reg_793;
wire   [0:0] write_is_before_boundry_6_fu_1636_p2;
wire   [0:0] write_is_before_boundry_8_fu_1706_p2;
wire   [0:0] write_is_before_boundry_s_fu_1776_p2;
wire   [0:0] grp_fu_892_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_has_write_req_s_reg_817;
reg    host_dram_dispatcher_read_context_V_bank_id0_update;
wire   [0:0] empty_n_nbread_fu_458_p4_0;
reg    host_dram_dispatcher_write_context_V_bank_id0_update;
reg    ap_condition_756;
wire   [0:0] empty_n_5_nbread_fu_468_p5_0;
reg    host_dram_write_req_data_throttled_V_last0_update;
wire   [0:0] empty_n_6_nbread_fu_480_p3_0;
reg    host_dramA_read_resp_V_last0_update;
wire   [0:0] empty_n_1_nbread_fu_488_p3_0;
reg    host_dramB_read_resp_V_last0_update;
wire   [0:0] empty_n_2_nbread_fu_496_p3_0;
reg    host_dramC_read_resp_V_last0_update;
wire   [0:0] empty_n_3_nbread_fu_504_p3_0;
reg    host_dramD_read_resp_V_last0_update;
wire   [0:0] empty_n_4_nbread_fu_512_p3_0;
reg    host_dram_read_resp_throttled_V_last1_update;
reg    ap_block_pp0_stage0_01001;
reg    host_dramA_write_req_data_V_last1_update;
reg    host_dramB_write_req_data_V_last1_update;
reg    host_dramC_write_req_data_V_last1_update;
reg    host_dramD_write_req_data_V_last1_update;
reg   [6:0] dram_read_times_V_12_fu_426;
wire   [6:0] dram_read_times_V_8_fu_1125_p3;
wire   [6:0] dram_read_times_V_9_fu_1238_p3;
wire   [6:0] dram_read_times_V_13_fu_1351_p3;
wire   [6:0] dram_read_times_V_14_fu_1464_p3;
reg   [31:0] write_end_bank_id_1_fu_430;
wire   [31:0] write_end_bank_id_fu_989_p1;
reg   [31:0] read_end_bank_id_1_fu_434;
wire   [31:0] read_end_bank_id_fu_942_p1;
reg   [31:0] write_bank_id_1_fu_438;
wire   [31:0] write_bank_id_fu_985_p1;
reg   [31:0] read_bank_id_1_fu_442;
wire   [31:0] read_bank_id_fu_938_p1;
reg   [6:0] read_cmd_num_V_fu_446;
wire   [6:0] read_cmd_num_V_1_fu_946_p1;
reg   [6:0] write_cmd_num_V_fu_450;
wire   [6:0] write_cmd_num_V_1_fu_997_p1;
reg   [6:0] before_boundry_len_V_fu_454;
wire   [6:0] before_boundry_len_V_1_fu_993_p1;
wire   [6:0] grp_fu_847_p2;
wire   [0:0] grp_fu_871_p2;
wire   [0:0] grp_fu_881_p2;
wire   [0:0] grp_fu_876_p2;
wire   [0:0] p_not_fu_1042_p2;
wire   [0:0] read_is_before_boundry_2_not_fu_1048_p2;
wire   [0:0] p_not1_fu_1063_p2;
wire   [0:0] or_cond_fu_1087_p0;
wire   [0:0] grp_fu_853_p2;
wire   [0:0] or_cond1_fu_1093_p0;
wire   [0:0] grp_fu_859_p2;
wire   [0:0] or_cond1_fu_1093_p2;
wire   [0:0] tmp_last_fu_1119_p0;
wire   [0:0] or_cond_fu_1087_p2;
wire   [6:0] dram_read_times_V_1_fu_1099_p3;
wire   [0:0] read_is_before_boundry_3_fu_1107_p2;
wire   [0:0] not_or_cond5_fu_1133_p2;
wire   [0:0] not_or_cond_fu_1113_p2;
wire   [0:0] p_not2_fu_1161_p2;
wire   [0:0] p_not3_fu_1176_p2;
wire   [0:0] or_cond2_fu_1200_p0;
wire   [0:0] or_cond3_fu_1206_p0;
wire   [0:0] or_cond3_fu_1206_p2;
wire   [0:0] tmp_last_2_fu_1232_p0;
wire   [0:0] or_cond2_fu_1200_p2;
wire   [6:0] dram_read_times_V_3_fu_1212_p3;
wire   [0:0] read_is_before_boundry_6_fu_1220_p2;
wire   [0:0] not_or_cond7_fu_1246_p2;
wire   [0:0] not_or_cond1_fu_1226_p2;
wire   [0:0] p_not4_fu_1274_p2;
wire   [0:0] p_not5_fu_1289_p2;
wire   [0:0] or_cond4_fu_1313_p0;
wire   [0:0] or_cond5_fu_1319_p0;
wire   [0:0] or_cond5_fu_1319_p2;
wire   [0:0] tmp_last_4_fu_1345_p0;
wire   [0:0] or_cond4_fu_1313_p2;
wire   [6:0] dram_read_times_V_5_fu_1325_p3;
wire   [0:0] read_is_before_boundry_9_fu_1333_p2;
wire   [0:0] not_or_cond4_fu_1359_p2;
wire   [0:0] not_or_cond2_fu_1339_p2;
wire   [0:0] p_not6_fu_1387_p2;
wire   [0:0] p_not7_fu_1402_p2;
wire   [0:0] or_cond6_fu_1426_p0;
wire   [0:0] or_cond7_fu_1432_p0;
wire   [0:0] or_cond7_fu_1432_p2;
wire   [0:0] tmp_last_6_fu_1458_p0;
wire   [0:0] or_cond6_fu_1426_p2;
wire   [6:0] dram_read_times_V_7_fu_1438_p3;
wire   [0:0] read_is_before_boundry_1_fu_1446_p2;
wire   [0:0] not_or_cond6_fu_1472_p2;
wire   [0:0] not_or_cond3_fu_1452_p2;
wire   [0:0] p_not8_fu_1500_p2;
wire   [0:0] write_is_before_boundry_2_not_fu_1506_p2;
wire   [0:0] p_not9_fu_1521_p2;
wire   [0:0] grp_fu_886_p2;
wire   [0:0] p_write_data_last_fu_1546_p2;
wire   [6:0] p_0136_2_dram_write_times_V_fu_1533_p3;
wire   [0:0] p_write_is_before_boundry_2_fu_1540_p2;
wire   [0:0] p_not10_fu_1576_p2;
wire   [0:0] p_not11_fu_1591_p2;
wire   [0:0] p_write_data_last1_fu_1616_p2;
wire   [6:0] p_0136_2_dram_write_times_V2_fu_1603_p3;
wire   [0:0] p_write_is_before_boundry_s_fu_1610_p2;
wire   [0:0] p_not12_fu_1646_p2;
wire   [0:0] p_not13_fu_1661_p2;
wire   [0:0] p_write_data_last4_fu_1686_p2;
wire   [6:0] p_0136_2_dram_write_times_V5_fu_1673_p3;
wire   [0:0] p_write_is_before_boundry_1_fu_1680_p2;
wire   [0:0] p_not14_fu_1716_p2;
wire   [0:0] p_not15_fu_1731_p2;
wire   [0:0] p_write_data_last7_fu_1756_p2;
wire   [6:0] p_0136_2_dram_write_times_V8_fu_1743_p3;
wire   [0:0] p_write_is_before_boundry_3_fu_1750_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_561;
reg    ap_condition_553;
reg    ap_condition_552;
reg    ap_condition_566;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_561 == 1'b1)) begin
        if (((1'd0 == has_read_req_phi_fu_597_p4) & (1'd1 == empty_n_7_fu_922_p1))) begin
            ap_phi_precharge_reg_pp0_iter1_has_read_req_2_reg_673 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_has_read_req_2_reg_673 <= ap_phi_precharge_reg_pp0_iter0_has_read_req_2_reg_673;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_561 == 1'b1)) begin
        if (((1'd0 == has_read_req_phi_fu_597_p4) & (1'd1 == empty_n_7_fu_922_p1))) begin
            ap_phi_precharge_reg_pp0_iter1_read_is_before_boundry_2_reg_658 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_read_is_before_boundry_2_reg_658 <= ap_phi_precharge_reg_pp0_iter0_read_is_before_boundry_2_reg_658;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == has_write_req_phi_fu_609_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_write_req_phi_fu_609_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == empty_n_12_fu_965_p1)))) begin
        ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755 <= write_is_before_boundry_phi_fu_585_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_write_req_phi_fu_609_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_12_fu_965_p1))) begin
        ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755 <= ap_phi_precharge_reg_pp0_iter0_write_is_before_boundry_2_reg_755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_write_req_phi_fu_609_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_12_fu_965_p1))) begin
        before_boundry_len_V_fu_454 <= before_boundry_len_V_1_fu_993_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        before_boundry_len_V_fu_454 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge6_fu_1393_p2) & (1'd1 == empty_n_11_fu_1414_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge7_fu_1408_p2) & (1'd1 == empty_n_11_fu_1414_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        dram_read_times_V_12_fu_426 <= dram_read_times_V_14_fu_1464_p3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge4_fu_1280_p2) & (1'd1 == empty_n_10_fu_1301_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge5_fu_1295_p2) & (1'd1 == empty_n_10_fu_1301_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        dram_read_times_V_12_fu_426 <= dram_read_times_V_13_fu_1351_p3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge2_fu_1167_p2) & (1'd1 == empty_n_9_fu_1188_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge3_fu_1182_p2) & (1'd1 == empty_n_9_fu_1188_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        dram_read_times_V_12_fu_426 <= dram_read_times_V_9_fu_1238_p3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge_fu_1054_p2) & (1'd1 == empty_n_8_fu_1075_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge1_fu_1069_p2) & (1'd1 == empty_n_8_fu_1075_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        dram_read_times_V_12_fu_426 <= dram_read_times_V_8_fu_1125_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        dram_read_times_V_12_fu_426 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_552 == 1'b1)) begin
        if (((1'd0 == empty_n_7_reg_1850) & (1'd0 == has_read_req_reg_593))) begin
            has_read_req_2_reg_673 <= 1'd0;
        end else if ((1'd1 == has_read_req_reg_593)) begin
            has_read_req_2_reg_673 <= has_read_req_reg_593;
        end else if ((1'b1 == 1'b1)) begin
            has_read_req_2_reg_673 <= ap_phi_precharge_reg_pp0_iter1_has_read_req_2_reg_673;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        has_read_req_reg_593 <= has_read_req_3_phi_fu_726_p20;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        has_read_req_reg_593 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_561 == 1'b1)) begin
        if (((1'd0 == has_write_req_phi_fu_609_p4) & (1'd0 == empty_n_12_fu_965_p1))) begin
            has_write_req_2_reg_632 <= 1'd0;
        end else if ((1'd1 == has_write_req_phi_fu_609_p4)) begin
            has_write_req_2_reg_632 <= has_write_req_phi_fu_609_p4;
        end else if (((1'd0 == has_write_req_phi_fu_609_p4) & (1'd1 == empty_n_12_fu_965_p1))) begin
            has_write_req_2_reg_632 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            has_write_req_2_reg_632 <= ap_phi_precharge_reg_pp0_iter0_has_write_req_2_reg_632;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        has_write_req_reg_605 <= has_write_req_s_phi_fu_821_p14;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        has_write_req_reg_605 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == has_write_req_phi_fu_609_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_write_req_phi_fu_609_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == empty_n_12_fu_965_p1)))) begin
        p_0122_2_reg_617 <= p_s_phi_fu_574_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_write_req_phi_fu_609_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_12_fu_965_p1))) begin
        p_0122_2_reg_617 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        p_0122_2_reg_617 <= ap_phi_precharge_reg_pp0_iter0_p_0122_2_reg_617;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_s_reg_570 <= p_0122_s_phi_fu_774_p14;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_s_reg_570 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_read_req_phi_fu_597_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_7_fu_922_p1))) begin
        read_cmd_num_V_fu_446 <= read_cmd_num_V_1_fu_946_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        read_cmd_num_V_fu_446 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == has_read_req_2_phi_fu_677_p6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge_fu_1054_p2) & (1'd0 == empty_n_8_fu_1075_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge1_fu_1069_p2) & (1'd0 == empty_n_8_fu_1075_p1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge2_fu_1167_p2) & (1'd0 == empty_n_9_fu_1188_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge3_fu_1182_p2) & (1'd0 == empty_n_9_fu_1188_p1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge4_fu_1280_p2) & (1'd0 == empty_n_10_fu_1301_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge5_fu_1295_p2) & (1'd0 == empty_n_10_fu_1301_p1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd1 == brmerge6_fu_1393_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == brmerge7_fu_1408_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge6_fu_1393_p2) & (1'd0 == empty_n_11_fu_1414_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge7_fu_1408_p2) & (1'd0 == empty_n_11_fu_1414_p1)))))) begin
        read_is_before_boundry_8_reg_689 <= read_is_before_boundry_2_phi_fu_662_p6;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge6_fu_1393_p2) & (1'd1 == empty_n_11_fu_1414_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge7_fu_1408_p2) & (1'd1 == empty_n_11_fu_1414_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        read_is_before_boundry_8_reg_689 <= read_is_before_boundry_5_fu_1478_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge4_fu_1280_p2) & (1'd1 == empty_n_10_fu_1301_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge5_fu_1295_p2) & (1'd1 == empty_n_10_fu_1301_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        read_is_before_boundry_8_reg_689 <= read_is_before_boundry_s_fu_1365_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge2_fu_1167_p2) & (1'd1 == empty_n_9_fu_1188_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge3_fu_1182_p2) & (1'd1 == empty_n_9_fu_1188_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        read_is_before_boundry_8_reg_689 <= read_is_before_boundry_7_fu_1252_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge_fu_1054_p2) & (1'd1 == empty_n_8_fu_1075_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge1_fu_1069_p2) & (1'd1 == empty_n_8_fu_1075_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        read_is_before_boundry_8_reg_689 <= read_is_before_boundry_4_fu_1139_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        read_is_before_boundry_8_reg_689 <= ap_phi_precharge_reg_pp0_iter1_read_is_before_boundry_8_reg_689;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        read_is_before_boundry_reg_647 <= read_is_before_boundry_8_reg_689;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        read_is_before_boundry_reg_647 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_write_req_phi_fu_609_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_12_fu_965_p1))) begin
        write_cmd_num_V_fu_450 <= write_cmd_num_V_1_fu_997_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_cmd_num_V_fu_450 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        write_is_before_boundry_reg_581 <= write_is_before_boundry_1_phi_fu_797_p14;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        write_is_before_boundry_reg_581 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_empty_n_13_reg_1858 <= empty_n_13_reg_1858;
        ap_reg_pp0_iter1_has_write_req_2_reg_632 <= has_write_req_2_reg_632;
        ap_reg_pp0_iter1_tmp_data_V_8_reg_1871 <= tmp_data_V_8_reg_1871;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2))) begin
        brmerge10_reg_1991 <= brmerge10_fu_1582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2))) begin
        brmerge11_reg_1995 <= brmerge11_fu_1597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2))) begin
        brmerge12_reg_2004 <= brmerge12_fu_1652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2))) begin
        brmerge13_reg_2008 <= brmerge13_fu_1667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2))) begin
        brmerge14_reg_2017 <= brmerge14_fu_1722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd1 == brmerge14_fu_1722_p2))) begin
        brmerge15_reg_2021 <= brmerge15_fu_1737_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2))) begin
        brmerge1_reg_1894 <= brmerge1_fu_1069_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2))) begin
        brmerge2_reg_1912 <= brmerge2_fu_1167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2))) begin
        brmerge3_reg_1916 <= brmerge3_fu_1182_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2))) begin
        brmerge4_reg_1934 <= brmerge4_fu_1280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2))) begin
        brmerge5_reg_1938 <= brmerge5_fu_1295_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2))) begin
        brmerge6_reg_1956 <= brmerge6_fu_1393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd1 == brmerge6_fu_1393_p2))) begin
        brmerge7_reg_1960 <= brmerge7_fu_1408_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858))) begin
        brmerge8_reg_1978 <= brmerge8_fu_1512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2))) begin
        brmerge9_reg_1982 <= brmerge9_fu_1527_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_read_req_2_phi_fu_677_p6))) begin
        brmerge_reg_1890 <= brmerge_fu_1054_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_write_req_2_phi_fu_635_p6) & (1'd1 == empty_n_13_fu_1021_p1))) begin
        dram_write_times_V_reg_1879 <= dram_write_times_V_fu_1033_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge4_fu_1280_p2)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge5_fu_1295_p2))))) begin
        empty_n_10_reg_1942 <= empty_n_3_nbread_fu_504_p3_0;
        tmp_data_V_4_reg_1946 <= host_dramC_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge6_fu_1393_p2)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge7_fu_1408_p2))))) begin
        empty_n_11_reg_1964 <= empty_n_4_nbread_fu_512_p3_0;
        tmp_data_V_6_reg_1968 <= host_dramD_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_write_req_2_phi_fu_635_p6))) begin
        empty_n_13_reg_1858 <= empty_n_6_nbread_fu_480_p3_0;
        tmp_data_V_8_reg_1871 <= host_dram_write_req_data_throttled_V_data_V_dout;
        tmp_last_16_reg_1862 <= host_dram_write_req_data_throttled_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_read_req_phi_fu_597_p4))) begin
        empty_n_7_reg_1850 <= empty_n_nbread_fu_458_p4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge_fu_1054_p2)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge1_fu_1069_p2))))) begin
        empty_n_8_reg_1898 <= empty_n_1_nbread_fu_488_p3_0;
        tmp_data_V_reg_1902 <= host_dramA_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge2_fu_1167_p2)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge3_fu_1182_p2))))) begin
        empty_n_9_reg_1920 <= empty_n_2_nbread_fu_496_p3_0;
        tmp_data_V_2_reg_1924 <= host_dramB_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_read_req_phi_fu_597_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_7_fu_922_p1))) begin
        read_bank_id_1_fu_442[7 : 0] <= read_bank_id_fu_938_p1[7 : 0];
        read_end_bank_id_1_fu_434[7 : 0] <= read_end_bank_id_fu_942_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd0 == brmerge12_fu_1652_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd0 == brmerge13_fu_1667_p2))))) begin
        tmp_last_10_reg_2012 <= tmp_last_10_fu_1692_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd0 == brmerge14_fu_1722_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd0 == brmerge15_fu_1737_p2))))) begin
        tmp_last_11_reg_2025 <= tmp_last_11_fu_1762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge2_fu_1167_p2) & (1'd1 == empty_n_9_fu_1188_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge3_fu_1182_p2) & (1'd1 == empty_n_9_fu_1188_p1))))) begin
        tmp_last_2_reg_1929 <= tmp_last_2_fu_1232_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge4_fu_1280_p2) & (1'd1 == empty_n_10_fu_1301_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge5_fu_1295_p2) & (1'd1 == empty_n_10_fu_1301_p1))))) begin
        tmp_last_4_reg_1951 <= tmp_last_4_fu_1345_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge6_fu_1393_p2) & (1'd1 == empty_n_11_fu_1414_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge7_fu_1408_p2) & (1'd1 == empty_n_11_fu_1414_p1))))) begin
        tmp_last_6_reg_1973 <= tmp_last_6_fu_1458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd0 == brmerge8_fu_1512_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd0 == brmerge9_fu_1527_p2))))) begin
        tmp_last_8_reg_1986 <= tmp_last_8_fu_1552_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd0 == brmerge10_fu_1582_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd0 == brmerge11_fu_1597_p2))))) begin
        tmp_last_9_reg_1999 <= tmp_last_9_fu_1622_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge_fu_1054_p2) & (1'd1 == empty_n_8_fu_1075_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge1_fu_1069_p2) & (1'd1 == empty_n_8_fu_1075_p1))))) begin
        tmp_last_reg_1907 <= tmp_last_fu_1119_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_write_req_phi_fu_609_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_12_fu_965_p1))) begin
        write_bank_id_1_fu_438[7 : 0] <= write_bank_id_fu_985_p1[7 : 0];
        write_end_bank_id_1_fu_430[7 : 0] <= write_end_bank_id_fu_989_p1[7 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_553 == 1'b1)) begin
        if (((1'd0 == empty_n_7_reg_1850) & (1'd0 == has_read_req_reg_593))) begin
            has_read_req_2_phi_fu_677_p6 = 1'd0;
        end else if ((1'd1 == has_read_req_reg_593)) begin
            has_read_req_2_phi_fu_677_p6 = has_read_req_reg_593;
        end else begin
            has_read_req_2_phi_fu_677_p6 = ap_phi_precharge_reg_pp0_iter1_has_read_req_2_reg_673;
        end
    end else begin
        has_read_req_2_phi_fu_677_p6 = ap_phi_precharge_reg_pp0_iter1_has_read_req_2_reg_673;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge_fu_1054_p2) & (1'd0 == empty_n_8_fu_1075_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge1_fu_1069_p2) & (1'd0 == empty_n_8_fu_1075_p1)))) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge2_fu_1167_p2) & (1'd0 == empty_n_9_fu_1188_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge3_fu_1182_p2) & (1'd0 == empty_n_9_fu_1188_p1)))) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge4_fu_1280_p2) & (1'd0 == empty_n_10_fu_1301_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge5_fu_1295_p2) & (1'd0 == empty_n_10_fu_1301_p1)))) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd1 == brmerge6_fu_1393_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == brmerge7_fu_1408_p2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge6_fu_1393_p2) & (1'd0 == empty_n_11_fu_1414_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge7_fu_1408_p2) & (1'd0 == empty_n_11_fu_1414_p1)))))) begin
        has_read_req_3_phi_fu_726_p20 = 1'd1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == has_read_req_2_phi_fu_677_p6))) begin
        has_read_req_3_phi_fu_726_p20 = has_read_req_2_phi_fu_677_p6;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge6_fu_1393_p2) & (1'd1 == empty_n_11_fu_1414_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge7_fu_1408_p2) & (1'd1 == empty_n_11_fu_1414_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        has_read_req_3_phi_fu_726_p20 = has_read_req_1_fu_1485_p2;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge4_fu_1280_p2) & (1'd1 == empty_n_10_fu_1301_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge5_fu_1295_p2) & (1'd1 == empty_n_10_fu_1301_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        has_read_req_3_phi_fu_726_p20 = has_read_req_s_fu_1372_p2;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge2_fu_1167_p2) & (1'd1 == empty_n_9_fu_1188_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge3_fu_1182_p2) & (1'd1 == empty_n_9_fu_1188_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        has_read_req_3_phi_fu_726_p20 = has_read_req_7_fu_1259_p2;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge_fu_1054_p2) & (1'd1 == empty_n_8_fu_1075_p1)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge1_fu_1069_p2) & (1'd1 == empty_n_8_fu_1075_p1))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        has_read_req_3_phi_fu_726_p20 = has_read_req_4_fu_1146_p2;
    end else begin
        has_read_req_3_phi_fu_726_p20 = ap_phi_precharge_reg_pp0_iter1_has_read_req_3_reg_722;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        has_read_req_phi_fu_597_p4 = has_read_req_3_phi_fu_726_p20;
    end else begin
        has_read_req_phi_fu_597_p4 = has_read_req_reg_593;
    end
end

always @ (*) begin
    if ((ap_condition_566 == 1'b1)) begin
        if (((1'd0 == has_write_req_phi_fu_609_p4) & (1'd0 == empty_n_12_fu_965_p1))) begin
            has_write_req_2_phi_fu_635_p6 = 1'd0;
        end else if ((1'd1 == has_write_req_phi_fu_609_p4)) begin
            has_write_req_2_phi_fu_635_p6 = has_write_req_phi_fu_609_p4;
        end else if (((1'd0 == has_write_req_phi_fu_609_p4) & (1'd1 == empty_n_12_fu_965_p1))) begin
            has_write_req_2_phi_fu_635_p6 = 1'd1;
        end else begin
            has_write_req_2_phi_fu_635_p6 = ap_phi_precharge_reg_pp0_iter0_has_write_req_2_reg_632;
        end
    end else begin
        has_write_req_2_phi_fu_635_p6 = ap_phi_precharge_reg_pp0_iter0_has_write_req_2_reg_632;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        has_write_req_phi_fu_609_p4 = has_write_req_s_phi_fu_821_p14;
    end else begin
        has_write_req_phi_fu_609_p4 = has_write_req_reg_605;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == has_write_req_2_reg_632) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_13_reg_1858)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd1 == brmerge14_fu_1722_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == brmerge15_fu_1737_p2)))) begin
        has_write_req_s_phi_fu_821_p14 = 1'd1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == has_write_req_2_reg_632))) begin
        has_write_req_s_phi_fu_821_p14 = has_write_req_2_reg_632;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd0 == brmerge8_fu_1512_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd0 == brmerge9_fu_1527_p2))) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd0 == brmerge10_fu_1582_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd0 == brmerge11_fu_1597_p2))) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd0 == brmerge12_fu_1652_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd0 == brmerge13_fu_1667_p2))) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd0 == brmerge14_fu_1722_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd0 == brmerge15_fu_1737_p2))) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        has_write_req_s_phi_fu_821_p14 = grp_fu_892_p2;
    end else begin
        has_write_req_s_phi_fu_821_p14 = ap_phi_precharge_reg_pp0_iter1_has_write_req_s_reg_817;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge_fu_1054_p2)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd0 == brmerge1_fu_1069_p2))) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == (host_dramA_read_resp_V_last_empty_n & host_dramA_read_resp_V_data_V_empty_n)))) begin
        host_dramA_read_resp_V_last0_update = 1'b1;
    end else begin
        host_dramA_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd0 == brmerge8_reg_1978)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd0 == brmerge9_reg_1982))))) begin
        host_dramA_write_req_data_V_data_V_blk_n = host_dramA_write_req_data_V_data_V_full_n;
    end else begin
        host_dramA_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op345_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        host_dramA_write_req_data_V_last1_update = 1'b1;
    end else begin
        host_dramA_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd0 == brmerge8_reg_1978)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd0 == brmerge9_reg_1982))))) begin
        host_dramA_write_req_data_V_last_blk_n = host_dramA_write_req_data_V_last_full_n;
    end else begin
        host_dramA_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge2_fu_1167_p2)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd0 == brmerge3_fu_1182_p2))) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == (host_dramB_read_resp_V_last_empty_n & host_dramB_read_resp_V_data_V_empty_n)))) begin
        host_dramB_read_resp_V_last0_update = 1'b1;
    end else begin
        host_dramB_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd0 == brmerge10_reg_1991)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd0 == brmerge11_reg_1995))))) begin
        host_dramB_write_req_data_V_data_V_blk_n = host_dramB_write_req_data_V_data_V_full_n;
    end else begin
        host_dramB_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op346_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        host_dramB_write_req_data_V_last1_update = 1'b1;
    end else begin
        host_dramB_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd0 == brmerge10_reg_1991)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd0 == brmerge11_reg_1995))))) begin
        host_dramB_write_req_data_V_last_blk_n = host_dramB_write_req_data_V_last_full_n;
    end else begin
        host_dramB_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge4_fu_1280_p2)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd0 == brmerge5_fu_1295_p2))) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == (host_dramC_read_resp_V_last_empty_n & host_dramC_read_resp_V_data_V_empty_n)))) begin
        host_dramC_read_resp_V_last0_update = 1'b1;
    end else begin
        host_dramC_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd0 == brmerge12_reg_2004)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd0 == brmerge13_reg_2008))))) begin
        host_dramC_write_req_data_V_data_V_blk_n = host_dramC_write_req_data_V_data_V_full_n;
    end else begin
        host_dramC_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op347_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        host_dramC_write_req_data_V_last1_update = 1'b1;
    end else begin
        host_dramC_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd0 == brmerge12_reg_2004)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd0 == brmerge13_reg_2008))))) begin
        host_dramC_write_req_data_V_last_blk_n = host_dramC_write_req_data_V_last_full_n;
    end else begin
        host_dramC_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge6_fu_1393_p2)) | ((1'd1 == has_read_req_2_phi_fu_677_p6) & (1'd1 == brmerge_fu_1054_p2) & (1'd1 == brmerge1_fu_1069_p2) & (1'd1 == brmerge2_fu_1167_p2) & (1'd1 == brmerge3_fu_1182_p2) & (1'd1 == brmerge4_fu_1280_p2) & (1'd1 == brmerge5_fu_1295_p2) & (1'd0 == brmerge7_fu_1408_p2))) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == (host_dramD_read_resp_V_last_empty_n & host_dramD_read_resp_V_data_V_empty_n)))) begin
        host_dramD_read_resp_V_last0_update = 1'b1;
    end else begin
        host_dramD_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd1 == brmerge12_reg_2004) & (1'd1 == brmerge13_reg_2008) & (1'd0 == brmerge14_reg_2017)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd1 == brmerge12_reg_2004) & (1'd1 == brmerge13_reg_2008) & (1'd0 == brmerge15_reg_2021))))) begin
        host_dramD_write_req_data_V_data_V_blk_n = host_dramD_write_req_data_V_data_V_full_n;
    end else begin
        host_dramD_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op348_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        host_dramD_write_req_data_V_last1_update = 1'b1;
    end else begin
        host_dramD_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd1 == brmerge12_reg_2004) & (1'd1 == brmerge13_reg_2008) & (1'd0 == brmerge14_reg_2017)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd1 == brmerge12_reg_2004) & (1'd1 == brmerge13_reg_2008) & (1'd0 == brmerge15_reg_2021))))) begin
        host_dramD_write_req_data_V_last_blk_n = host_dramD_write_req_data_V_last_full_n;
    end else begin
        host_dramD_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_read_req_phi_fu_597_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (host_dram_dispatcher_read_context_V_bank_id_empty_n & host_dram_dispatcher_read_context_V_end_bank_id_empty_n & host_dram_dispatcher_read_context_V_cmd_num_empty_n)))) begin
        host_dram_dispatcher_read_context_V_bank_id0_update = 1'b1;
    end else begin
        host_dram_dispatcher_read_context_V_bank_id0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == has_write_req_phi_fu_609_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_756 == 1'b1))) begin
        host_dram_dispatcher_write_context_V_bank_id0_update = 1'b1;
    end else begin
        host_dram_dispatcher_write_context_V_bank_id0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((has_read_req_2_reg_673 == 1'd1) & (brmerge_reg_1890 == 1'd0) & (1'd1 == empty_n_8_reg_1898)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == empty_n_8_reg_1898) & (1'd0 == brmerge1_reg_1894)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd0 == brmerge2_reg_1912) & (1'd1 == empty_n_9_reg_1920)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == empty_n_9_reg_1920) & (1'd0 == brmerge3_reg_1916)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd0 == brmerge4_reg_1934) & (1'd1 == empty_n_10_reg_1942)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd1 == empty_n_10_reg_1942) & (1'd0 == brmerge5_reg_1938)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd1 == brmerge4_reg_1934) & (1'd1 == brmerge5_reg_1938) & (1'd0 == brmerge6_reg_1956) & (1'd1 == empty_n_11_reg_1964)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd1 == brmerge4_reg_1934) & (1'd1 == brmerge5_reg_1938) & (1'd1 == empty_n_11_reg_1964) & (1'd0 == brmerge7_reg_1960)))))) begin
        host_dram_read_resp_throttled_V_data_V_blk_n = host_dram_read_resp_throttled_V_data_V_full_n;
    end else begin
        host_dram_read_resp_throttled_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        if ((1'b1 == ap_predicate_op344_write_state4)) begin
            host_dram_read_resp_throttled_V_data_V_din = tmp_data_V_6_reg_1968;
        end else if ((1'b1 == ap_predicate_op343_write_state4)) begin
            host_dram_read_resp_throttled_V_data_V_din = tmp_data_V_4_reg_1946;
        end else if ((1'b1 == ap_predicate_op342_write_state4)) begin
            host_dram_read_resp_throttled_V_data_V_din = tmp_data_V_2_reg_1924;
        end else if ((1'b1 == ap_predicate_op341_write_state4)) begin
            host_dram_read_resp_throttled_V_data_V_din = tmp_data_V_reg_1902;
        end else begin
            host_dram_read_resp_throttled_V_data_V_din = 'bx;
        end
    end else begin
        host_dram_read_resp_throttled_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op341_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op342_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op343_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op344_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0)))) begin
        host_dram_read_resp_throttled_V_last1_update = 1'b1;
    end else begin
        host_dram_read_resp_throttled_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((has_read_req_2_reg_673 == 1'd1) & (brmerge_reg_1890 == 1'd0) & (1'd1 == empty_n_8_reg_1898)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == empty_n_8_reg_1898) & (1'd0 == brmerge1_reg_1894)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd0 == brmerge2_reg_1912) & (1'd1 == empty_n_9_reg_1920)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == empty_n_9_reg_1920) & (1'd0 == brmerge3_reg_1916)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd0 == brmerge4_reg_1934) & (1'd1 == empty_n_10_reg_1942)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd1 == empty_n_10_reg_1942) & (1'd0 == brmerge5_reg_1938)))) | ((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd1 == brmerge4_reg_1934) & (1'd1 == brmerge5_reg_1938) & (1'd0 == brmerge6_reg_1956) & (1'd1 == empty_n_11_reg_1964)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd1 == brmerge4_reg_1934) & (1'd1 == brmerge5_reg_1938) & (1'd1 == empty_n_11_reg_1964) & (1'd0 == brmerge7_reg_1960)))))) begin
        host_dram_read_resp_throttled_V_last_blk_n = host_dram_read_resp_throttled_V_last_full_n;
    end else begin
        host_dram_read_resp_throttled_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
        if ((1'b1 == ap_predicate_op344_write_state4)) begin
            host_dram_read_resp_throttled_V_last_din = tmp_last_6_reg_1973;
        end else if ((1'b1 == ap_predicate_op343_write_state4)) begin
            host_dram_read_resp_throttled_V_last_din = tmp_last_4_reg_1951;
        end else if ((1'b1 == ap_predicate_op342_write_state4)) begin
            host_dram_read_resp_throttled_V_last_din = tmp_last_2_reg_1929;
        end else if ((1'b1 == ap_predicate_op341_write_state4)) begin
            host_dram_read_resp_throttled_V_last_din = tmp_last_reg_1907;
        end else begin
            host_dram_read_resp_throttled_V_last_din = 'bx;
        end
    end else begin
        host_dram_read_resp_throttled_V_last_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == has_write_req_2_phi_fu_635_p6) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (host_dram_write_req_data_throttled_V_last_empty_n & host_dram_write_req_data_throttled_V_data_V_empty_n)))) begin
        host_dram_write_req_data_throttled_V_last0_update = 1'b1;
    end else begin
        host_dram_write_req_data_throttled_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == has_write_req_phi_fu_609_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == has_write_req_phi_fu_609_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == empty_n_12_fu_965_p1)))) begin
        p_0122_2_phi_fu_620_p6 = p_s_phi_fu_574_p4;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == has_write_req_phi_fu_609_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_12_fu_965_p1))) begin
        p_0122_2_phi_fu_620_p6 = 7'd0;
    end else begin
        p_0122_2_phi_fu_620_p6 = ap_phi_precharge_reg_pp0_iter0_p_0122_2_reg_617;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd1 == brmerge14_fu_1722_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == brmerge15_fu_1737_p2))) begin
        p_0122_s_phi_fu_774_p14 = dram_write_times_V_reg_1879;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == has_write_req_2_reg_632)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == has_write_req_2_reg_632) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_13_reg_1858)))) begin
        p_0122_s_phi_fu_774_p14 = p_0122_2_reg_617;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd0 == brmerge14_fu_1722_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd0 == brmerge15_fu_1737_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_0122_s_phi_fu_774_p14 = p_0122_6_fu_1767_p3;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd0 == brmerge12_fu_1652_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd0 == brmerge13_fu_1667_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_0122_s_phi_fu_774_p14 = p_0122_5_fu_1697_p3;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd0 == brmerge10_fu_1582_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd0 == brmerge11_fu_1597_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_0122_s_phi_fu_774_p14 = p_0122_4_fu_1627_p3;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd0 == brmerge8_fu_1512_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd0 == brmerge9_fu_1527_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_0122_s_phi_fu_774_p14 = p_0122_3_fu_1557_p3;
    end else begin
        p_0122_s_phi_fu_774_p14 = ap_phi_precharge_reg_pp0_iter1_p_0122_s_reg_770;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_s_phi_fu_574_p4 = p_0122_s_phi_fu_774_p14;
    end else begin
        p_s_phi_fu_574_p4 = p_s_reg_570;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == has_read_req_reg_593)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_reg_1850) & (1'd0 == has_read_req_reg_593)))) begin
        read_is_before_boundry_2_phi_fu_662_p6 = read_is_before_boundry_phi_fu_651_p4;
    end else begin
        read_is_before_boundry_2_phi_fu_662_p6 = ap_phi_precharge_reg_pp0_iter1_read_is_before_boundry_2_reg_658;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        read_is_before_boundry_phi_fu_651_p4 = read_is_before_boundry_8_reg_689;
    end else begin
        read_is_before_boundry_phi_fu_651_p4 = read_is_before_boundry_reg_647;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == has_write_req_2_reg_632)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == has_write_req_2_reg_632) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_13_reg_1858)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd1 == brmerge14_fu_1722_p2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == brmerge15_fu_1737_p2)))) begin
        write_is_before_boundry_1_phi_fu_797_p14 = ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd0 == brmerge14_fu_1722_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd1 == brmerge12_fu_1652_p2) & (1'd1 == brmerge13_fu_1667_p2) & (1'd0 == brmerge15_fu_1737_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        write_is_before_boundry_1_phi_fu_797_p14 = write_is_before_boundry_s_fu_1776_p2;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd0 == brmerge12_fu_1652_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd1 == brmerge10_fu_1582_p2) & (1'd1 == brmerge11_fu_1597_p2) & (1'd0 == brmerge13_fu_1667_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        write_is_before_boundry_1_phi_fu_797_p14 = write_is_before_boundry_8_fu_1706_p2;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd0 == brmerge10_fu_1582_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd1 == brmerge8_fu_1512_p2) & (1'd1 == brmerge9_fu_1527_p2) & (1'd0 == brmerge11_fu_1597_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        write_is_before_boundry_1_phi_fu_797_p14 = write_is_before_boundry_6_fu_1636_p2;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd0 == brmerge8_fu_1512_p2)) | ((1'd1 == has_write_req_2_reg_632) & (1'd1 == empty_n_13_reg_1858) & (1'd0 == brmerge9_fu_1527_p2))) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        write_is_before_boundry_1_phi_fu_797_p14 = write_is_before_boundry_4_fu_1566_p2;
    end else begin
        write_is_before_boundry_1_phi_fu_797_p14 = ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_1_reg_793;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        write_is_before_boundry_phi_fu_585_p4 = write_is_before_boundry_1_phi_fu_797_p14;
    end else begin
        write_is_before_boundry_phi_fu_585_p4 = write_is_before_boundry_reg_581;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op341_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op342_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op343_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op344_write_state4)) | ((1'b0 == host_dramA_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op345_write_state4)) | ((1'b0 == host_dramB_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op346_write_state4)) | ((1'b0 == host_dramC_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op347_write_state4)) | ((1'b0 == host_dramD_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op348_write_state4))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op341_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op342_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op343_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op344_write_state4)) | ((1'b0 == host_dramA_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op345_write_state4)) | ((1'b0 == host_dramB_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op346_write_state4)) | ((1'b0 == host_dramC_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op347_write_state4)) | ((1'b0 == host_dramD_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op348_write_state4))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op341_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op342_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op343_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op344_write_state4)) | ((1'b0 == host_dramA_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op345_write_state4)) | ((1'b0 == host_dramB_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op346_write_state4)) | ((1'b0 == host_dramC_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op347_write_state4)) | ((1'b0 == host_dramD_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op348_write_state4))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op341_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op342_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op343_write_state4)) | ((1'b0 == host_dram_read_resp_throttled_V_last1_status) & (1'b1 == ap_predicate_op344_write_state4)) | ((1'b0 == host_dramA_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op345_write_state4)) | ((1'b0 == host_dramB_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op346_write_state4)) | ((1'b0 == host_dramC_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op347_write_state4)) | ((1'b0 == host_dramD_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op348_write_state4)));
end

always @ (*) begin
    ap_condition_552 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_553 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_561 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_566 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_756 = (1'b1 == (host_dram_dispatcher_write_context_V_bank_id_empty_n & host_dram_dispatcher_write_context_V_end_bank_id_empty_n & host_dram_dispatcher_write_context_V_before_boundry_num_empty_n & host_dram_dispatcher_write_context_V_cmd_num_empty_n));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_has_read_req_2_reg_673 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_has_write_req_2_reg_632 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0122_2_reg_617 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_read_is_before_boundry_2_reg_658 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_write_is_before_boundry_2_reg_755 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_has_read_req_3_reg_722 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_has_write_req_s_reg_817 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0122_s_reg_770 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_read_is_before_boundry_8_reg_689 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_1_reg_793 = 'bx;

always @ (*) begin
    ap_predicate_op341_write_state4 = (((has_read_req_2_reg_673 == 1'd1) & (brmerge_reg_1890 == 1'd0) & (1'd1 == empty_n_8_reg_1898)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == empty_n_8_reg_1898) & (1'd0 == brmerge1_reg_1894)));
end

always @ (*) begin
    ap_predicate_op342_write_state4 = (((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd0 == brmerge2_reg_1912) & (1'd1 == empty_n_9_reg_1920)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == empty_n_9_reg_1920) & (1'd0 == brmerge3_reg_1916)));
end

always @ (*) begin
    ap_predicate_op343_write_state4 = (((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd0 == brmerge4_reg_1934) & (1'd1 == empty_n_10_reg_1942)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd1 == empty_n_10_reg_1942) & (1'd0 == brmerge5_reg_1938)));
end

always @ (*) begin
    ap_predicate_op344_write_state4 = (((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd1 == brmerge4_reg_1934) & (1'd1 == brmerge5_reg_1938) & (1'd0 == brmerge6_reg_1956) & (1'd1 == empty_n_11_reg_1964)) | ((has_read_req_2_reg_673 == 1'd1) & (1'd1 == brmerge_reg_1890) & (1'd1 == brmerge1_reg_1894) & (1'd1 == brmerge2_reg_1912) & (1'd1 == brmerge3_reg_1916) & (1'd1 == brmerge4_reg_1934) & (1'd1 == brmerge5_reg_1938) & (1'd1 == empty_n_11_reg_1964) & (1'd0 == brmerge7_reg_1960)));
end

always @ (*) begin
    ap_predicate_op345_write_state4 = (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd0 == brmerge8_reg_1978)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd0 == brmerge9_reg_1982)));
end

always @ (*) begin
    ap_predicate_op346_write_state4 = (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd0 == brmerge10_reg_1991)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd0 == brmerge11_reg_1995)));
end

always @ (*) begin
    ap_predicate_op347_write_state4 = (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd0 == brmerge12_reg_2004)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd0 == brmerge13_reg_2008)));
end

always @ (*) begin
    ap_predicate_op348_write_state4 = (((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd1 == brmerge12_reg_2004) & (1'd1 == brmerge13_reg_2008) & (1'd0 == brmerge14_reg_2017)) | ((1'd1 == ap_reg_pp0_iter1_has_write_req_2_reg_632) & (1'd1 == ap_reg_pp0_iter1_empty_n_13_reg_1858) & (1'd1 == brmerge8_reg_1978) & (1'd1 == brmerge9_reg_1982) & (1'd1 == brmerge10_reg_1991) & (1'd1 == brmerge11_reg_1995) & (1'd1 == brmerge12_reg_2004) & (1'd1 == brmerge13_reg_2008) & (1'd0 == brmerge15_reg_2021)));
end

assign ap_ready = 1'b0;

assign before_boundry_len_V_1_fu_993_p1 = host_dram_dispatcher_write_context_V_before_boundry_num_dout[6:0];

assign brmerge10_fu_1582_p2 = (p_not10_fu_1576_p2 | write_is_before_boundry_2_not_fu_1506_p2);

assign brmerge11_fu_1597_p2 = (p_not11_fu_1591_p2 | ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755);

assign brmerge12_fu_1652_p2 = (p_not12_fu_1646_p2 | write_is_before_boundry_2_not_fu_1506_p2);

assign brmerge13_fu_1667_p2 = (p_not13_fu_1661_p2 | ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755);

assign brmerge14_fu_1722_p2 = (p_not14_fu_1716_p2 | write_is_before_boundry_2_not_fu_1506_p2);

assign brmerge15_fu_1737_p2 = (p_not15_fu_1731_p2 | ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755);

assign brmerge1_fu_1069_p2 = (p_not1_fu_1063_p2 | read_is_before_boundry_2_phi_fu_662_p6);

assign brmerge2_fu_1167_p2 = (p_not2_fu_1161_p2 | read_is_before_boundry_2_not_fu_1048_p2);

assign brmerge3_fu_1182_p2 = (p_not3_fu_1176_p2 | read_is_before_boundry_2_phi_fu_662_p6);

assign brmerge4_fu_1280_p2 = (p_not4_fu_1274_p2 | read_is_before_boundry_2_not_fu_1048_p2);

assign brmerge5_fu_1295_p2 = (p_not5_fu_1289_p2 | read_is_before_boundry_2_phi_fu_662_p6);

assign brmerge6_fu_1393_p2 = (p_not6_fu_1387_p2 | read_is_before_boundry_2_not_fu_1048_p2);

assign brmerge7_fu_1408_p2 = (p_not7_fu_1402_p2 | read_is_before_boundry_2_phi_fu_662_p6);

assign brmerge8_fu_1512_p2 = (p_not8_fu_1500_p2 | write_is_before_boundry_2_not_fu_1506_p2);

assign brmerge9_fu_1527_p2 = (p_not9_fu_1521_p2 | ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755);

assign brmerge_fu_1054_p2 = (p_not_fu_1042_p2 | read_is_before_boundry_2_not_fu_1048_p2);

assign dram_read_times_V_13_fu_1351_p3 = ((or_cond4_fu_1313_p2[0:0] === 1'b1) ? grp_fu_847_p2 : dram_read_times_V_5_fu_1325_p3);

assign dram_read_times_V_14_fu_1464_p3 = ((or_cond6_fu_1426_p2[0:0] === 1'b1) ? grp_fu_847_p2 : dram_read_times_V_7_fu_1438_p3);

assign dram_read_times_V_1_fu_1099_p3 = ((or_cond1_fu_1093_p2[0:0] === 1'b1) ? 7'd0 : grp_fu_847_p2);

assign dram_read_times_V_3_fu_1212_p3 = ((or_cond3_fu_1206_p2[0:0] === 1'b1) ? 7'd0 : grp_fu_847_p2);

assign dram_read_times_V_5_fu_1325_p3 = ((or_cond5_fu_1319_p2[0:0] === 1'b1) ? 7'd0 : grp_fu_847_p2);

assign dram_read_times_V_7_fu_1438_p3 = ((or_cond7_fu_1432_p2[0:0] === 1'b1) ? 7'd0 : grp_fu_847_p2);

assign dram_read_times_V_8_fu_1125_p3 = ((or_cond_fu_1087_p2[0:0] === 1'b1) ? grp_fu_847_p2 : dram_read_times_V_1_fu_1099_p3);

assign dram_read_times_V_9_fu_1238_p3 = ((or_cond2_fu_1200_p2[0:0] === 1'b1) ? grp_fu_847_p2 : dram_read_times_V_3_fu_1212_p3);

assign dram_write_times_V_fu_1033_p2 = (p_0122_2_phi_fu_620_p6 + 7'd1);

assign empty_n_10_fu_1301_p1 = empty_n_3_nbread_fu_504_p3_0;

assign empty_n_11_fu_1414_p1 = empty_n_4_nbread_fu_512_p3_0;

assign empty_n_12_fu_965_p1 = empty_n_5_nbread_fu_468_p5_0;

assign empty_n_13_fu_1021_p1 = empty_n_6_nbread_fu_480_p3_0;

assign empty_n_1_nbread_fu_488_p3_0 = (host_dramA_read_resp_V_last_empty_n & host_dramA_read_resp_V_data_V_empty_n);

assign empty_n_2_nbread_fu_496_p3_0 = (host_dramB_read_resp_V_last_empty_n & host_dramB_read_resp_V_data_V_empty_n);

assign empty_n_3_nbread_fu_504_p3_0 = (host_dramC_read_resp_V_last_empty_n & host_dramC_read_resp_V_data_V_empty_n);

assign empty_n_4_nbread_fu_512_p3_0 = (host_dramD_read_resp_V_last_empty_n & host_dramD_read_resp_V_data_V_empty_n);

assign empty_n_5_nbread_fu_468_p5_0 = (host_dram_dispatcher_write_context_V_bank_id_empty_n & host_dram_dispatcher_write_context_V_end_bank_id_empty_n & host_dram_dispatcher_write_context_V_before_boundry_num_empty_n & host_dram_dispatcher_write_context_V_cmd_num_empty_n);

assign empty_n_6_nbread_fu_480_p3_0 = (host_dram_write_req_data_throttled_V_last_empty_n & host_dram_write_req_data_throttled_V_data_V_empty_n);

assign empty_n_7_fu_922_p1 = empty_n_nbread_fu_458_p4_0;

assign empty_n_8_fu_1075_p1 = empty_n_1_nbread_fu_488_p3_0;

assign empty_n_9_fu_1188_p1 = empty_n_2_nbread_fu_496_p3_0;

assign empty_n_nbread_fu_458_p4_0 = (host_dram_dispatcher_read_context_V_bank_id_empty_n & host_dram_dispatcher_read_context_V_end_bank_id_empty_n & host_dram_dispatcher_read_context_V_cmd_num_empty_n);

assign grp_fu_847_p2 = (dram_read_times_V_12_fu_426 + 7'd1);

assign grp_fu_853_p2 = ((grp_fu_847_p2 < read_cmd_num_V_fu_446) ? 1'b1 : 1'b0);

assign grp_fu_859_p2 = ((grp_fu_847_p2 == read_cmd_num_V_fu_446) ? 1'b1 : 1'b0);

assign grp_fu_871_p2 = ((dram_write_times_V_reg_1879 == write_cmd_num_V_fu_450) ? 1'b1 : 1'b0);

assign grp_fu_876_p2 = (tmp_last_16_reg_1862 & grp_fu_871_p2);

assign grp_fu_881_p2 = ((dram_write_times_V_reg_1879 == before_boundry_len_V_fu_454) ? 1'b1 : 1'b0);

assign grp_fu_886_p2 = (ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755 & grp_fu_881_p2);

assign grp_fu_892_p2 = (grp_fu_876_p2 ^ 1'd1);

assign has_read_req_1_fu_1485_p2 = (or_cond6_fu_1426_p2 | not_or_cond3_fu_1452_p2);

assign has_read_req_4_fu_1146_p2 = (or_cond_fu_1087_p2 | not_or_cond_fu_1113_p2);

assign has_read_req_7_fu_1259_p2 = (or_cond2_fu_1200_p2 | not_or_cond1_fu_1226_p2);

assign has_read_req_s_fu_1372_p2 = (or_cond4_fu_1313_p2 | not_or_cond2_fu_1339_p2);

assign host_dramA_read_resp_V_data_V_read = host_dramA_read_resp_V_last0_update;

assign host_dramA_read_resp_V_last_read = host_dramA_read_resp_V_last0_update;

assign host_dramA_write_req_data_V_data_V_din = ap_reg_pp0_iter1_tmp_data_V_8_reg_1871;

assign host_dramA_write_req_data_V_data_V_write = host_dramA_write_req_data_V_last1_update;

assign host_dramA_write_req_data_V_last1_status = (host_dramA_write_req_data_V_last_full_n & host_dramA_write_req_data_V_data_V_full_n);

assign host_dramA_write_req_data_V_last_din = tmp_last_8_reg_1986;

assign host_dramA_write_req_data_V_last_write = host_dramA_write_req_data_V_last1_update;

assign host_dramB_read_resp_V_data_V_read = host_dramB_read_resp_V_last0_update;

assign host_dramB_read_resp_V_last_read = host_dramB_read_resp_V_last0_update;

assign host_dramB_write_req_data_V_data_V_din = ap_reg_pp0_iter1_tmp_data_V_8_reg_1871;

assign host_dramB_write_req_data_V_data_V_write = host_dramB_write_req_data_V_last1_update;

assign host_dramB_write_req_data_V_last1_status = (host_dramB_write_req_data_V_last_full_n & host_dramB_write_req_data_V_data_V_full_n);

assign host_dramB_write_req_data_V_last_din = tmp_last_9_reg_1999;

assign host_dramB_write_req_data_V_last_write = host_dramB_write_req_data_V_last1_update;

assign host_dramC_read_resp_V_data_V_read = host_dramC_read_resp_V_last0_update;

assign host_dramC_read_resp_V_last_read = host_dramC_read_resp_V_last0_update;

assign host_dramC_write_req_data_V_data_V_din = ap_reg_pp0_iter1_tmp_data_V_8_reg_1871;

assign host_dramC_write_req_data_V_data_V_write = host_dramC_write_req_data_V_last1_update;

assign host_dramC_write_req_data_V_last1_status = (host_dramC_write_req_data_V_last_full_n & host_dramC_write_req_data_V_data_V_full_n);

assign host_dramC_write_req_data_V_last_din = tmp_last_10_reg_2012;

assign host_dramC_write_req_data_V_last_write = host_dramC_write_req_data_V_last1_update;

assign host_dramD_read_resp_V_data_V_read = host_dramD_read_resp_V_last0_update;

assign host_dramD_read_resp_V_last_read = host_dramD_read_resp_V_last0_update;

assign host_dramD_write_req_data_V_data_V_din = ap_reg_pp0_iter1_tmp_data_V_8_reg_1871;

assign host_dramD_write_req_data_V_data_V_write = host_dramD_write_req_data_V_last1_update;

assign host_dramD_write_req_data_V_last1_status = (host_dramD_write_req_data_V_last_full_n & host_dramD_write_req_data_V_data_V_full_n);

assign host_dramD_write_req_data_V_last_din = tmp_last_11_reg_2025;

assign host_dramD_write_req_data_V_last_write = host_dramD_write_req_data_V_last1_update;

assign host_dram_dispatcher_read_context_V_bank_id_read = host_dram_dispatcher_read_context_V_bank_id0_update;

assign host_dram_dispatcher_read_context_V_cmd_num_read = host_dram_dispatcher_read_context_V_bank_id0_update;

assign host_dram_dispatcher_read_context_V_end_bank_id_read = host_dram_dispatcher_read_context_V_bank_id0_update;

assign host_dram_dispatcher_write_context_V_bank_id_read = host_dram_dispatcher_write_context_V_bank_id0_update;

assign host_dram_dispatcher_write_context_V_before_boundry_num_read = host_dram_dispatcher_write_context_V_bank_id0_update;

assign host_dram_dispatcher_write_context_V_cmd_num_read = host_dram_dispatcher_write_context_V_bank_id0_update;

assign host_dram_dispatcher_write_context_V_end_bank_id_read = host_dram_dispatcher_write_context_V_bank_id0_update;

assign host_dram_read_resp_throttled_V_data_V_write = host_dram_read_resp_throttled_V_last1_update;

assign host_dram_read_resp_throttled_V_last1_status = (host_dram_read_resp_throttled_V_last_full_n & host_dram_read_resp_throttled_V_data_V_full_n);

assign host_dram_read_resp_throttled_V_last_write = host_dram_read_resp_throttled_V_last1_update;

assign host_dram_write_req_data_throttled_V_data_V_read = host_dram_write_req_data_throttled_V_last0_update;

assign host_dram_write_req_data_throttled_V_last_read = host_dram_write_req_data_throttled_V_last0_update;

assign not_or_cond1_fu_1226_p2 = (or_cond3_fu_1206_p2 ^ 1'd1);

assign not_or_cond2_fu_1339_p2 = (or_cond5_fu_1319_p2 ^ 1'd1);

assign not_or_cond3_fu_1452_p2 = (or_cond7_fu_1432_p2 ^ 1'd1);

assign not_or_cond4_fu_1359_p2 = (or_cond4_fu_1313_p2 ^ 1'd1);

assign not_or_cond5_fu_1133_p2 = (or_cond_fu_1087_p2 ^ 1'd1);

assign not_or_cond6_fu_1472_p2 = (or_cond6_fu_1426_p2 ^ 1'd1);

assign not_or_cond7_fu_1246_p2 = (or_cond2_fu_1200_p2 ^ 1'd1);

assign not_or_cond_fu_1113_p2 = (or_cond1_fu_1093_p2 ^ 1'd1);

assign or_cond1_fu_1093_p0 = host_dramA_read_resp_V_last_dout;

assign or_cond1_fu_1093_p2 = (or_cond1_fu_1093_p0 & grp_fu_859_p2);

assign or_cond2_fu_1200_p0 = host_dramB_read_resp_V_last_dout;

assign or_cond2_fu_1200_p2 = (or_cond2_fu_1200_p0 & grp_fu_853_p2);

assign or_cond3_fu_1206_p0 = host_dramB_read_resp_V_last_dout;

assign or_cond3_fu_1206_p2 = (or_cond3_fu_1206_p0 & grp_fu_859_p2);

assign or_cond4_fu_1313_p0 = host_dramC_read_resp_V_last_dout;

assign or_cond4_fu_1313_p2 = (or_cond4_fu_1313_p0 & grp_fu_853_p2);

assign or_cond5_fu_1319_p0 = host_dramC_read_resp_V_last_dout;

assign or_cond5_fu_1319_p2 = (or_cond5_fu_1319_p0 & grp_fu_859_p2);

assign or_cond6_fu_1426_p0 = host_dramD_read_resp_V_last_dout;

assign or_cond6_fu_1426_p2 = (or_cond6_fu_1426_p0 & grp_fu_853_p2);

assign or_cond7_fu_1432_p0 = host_dramD_read_resp_V_last_dout;

assign or_cond7_fu_1432_p2 = (or_cond7_fu_1432_p0 & grp_fu_859_p2);

assign or_cond_fu_1087_p0 = host_dramA_read_resp_V_last_dout;

assign or_cond_fu_1087_p2 = (or_cond_fu_1087_p0 & grp_fu_853_p2);

assign p_0122_3_fu_1557_p3 = ((grp_fu_876_p2[0:0] === 1'b1) ? 7'd0 : p_0136_2_dram_write_times_V_fu_1533_p3);

assign p_0122_4_fu_1627_p3 = ((grp_fu_876_p2[0:0] === 1'b1) ? 7'd0 : p_0136_2_dram_write_times_V2_fu_1603_p3);

assign p_0122_5_fu_1697_p3 = ((grp_fu_876_p2[0:0] === 1'b1) ? 7'd0 : p_0136_2_dram_write_times_V5_fu_1673_p3);

assign p_0122_6_fu_1767_p3 = ((grp_fu_876_p2[0:0] === 1'b1) ? 7'd0 : p_0136_2_dram_write_times_V8_fu_1743_p3);

assign p_0136_2_dram_write_times_V2_fu_1603_p3 = ((grp_fu_886_p2[0:0] === 1'b1) ? before_boundry_len_V_fu_454 : dram_write_times_V_reg_1879);

assign p_0136_2_dram_write_times_V5_fu_1673_p3 = ((grp_fu_886_p2[0:0] === 1'b1) ? before_boundry_len_V_fu_454 : dram_write_times_V_reg_1879);

assign p_0136_2_dram_write_times_V8_fu_1743_p3 = ((grp_fu_886_p2[0:0] === 1'b1) ? before_boundry_len_V_fu_454 : dram_write_times_V_reg_1879);

assign p_0136_2_dram_write_times_V_fu_1533_p3 = ((grp_fu_886_p2[0:0] === 1'b1) ? before_boundry_len_V_fu_454 : dram_write_times_V_reg_1879);

assign p_not10_fu_1576_p2 = ((write_bank_id_1_fu_438 != 32'd1) ? 1'b1 : 1'b0);

assign p_not11_fu_1591_p2 = ((write_end_bank_id_1_fu_430 != 32'd1) ? 1'b1 : 1'b0);

assign p_not12_fu_1646_p2 = ((write_bank_id_1_fu_438 != 32'd2) ? 1'b1 : 1'b0);

assign p_not13_fu_1661_p2 = ((write_end_bank_id_1_fu_430 != 32'd2) ? 1'b1 : 1'b0);

assign p_not14_fu_1716_p2 = ((write_bank_id_1_fu_438 != 32'd3) ? 1'b1 : 1'b0);

assign p_not15_fu_1731_p2 = ((write_end_bank_id_1_fu_430 != 32'd3) ? 1'b1 : 1'b0);

assign p_not1_fu_1063_p2 = ((read_end_bank_id_1_fu_434 != 32'd0) ? 1'b1 : 1'b0);

assign p_not2_fu_1161_p2 = ((read_bank_id_1_fu_442 != 32'd1) ? 1'b1 : 1'b0);

assign p_not3_fu_1176_p2 = ((read_end_bank_id_1_fu_434 != 32'd1) ? 1'b1 : 1'b0);

assign p_not4_fu_1274_p2 = ((read_bank_id_1_fu_442 != 32'd2) ? 1'b1 : 1'b0);

assign p_not5_fu_1289_p2 = ((read_end_bank_id_1_fu_434 != 32'd2) ? 1'b1 : 1'b0);

assign p_not6_fu_1387_p2 = ((read_bank_id_1_fu_442 != 32'd3) ? 1'b1 : 1'b0);

assign p_not7_fu_1402_p2 = ((read_end_bank_id_1_fu_434 != 32'd3) ? 1'b1 : 1'b0);

assign p_not8_fu_1500_p2 = ((write_bank_id_1_fu_438 != 32'd0) ? 1'b1 : 1'b0);

assign p_not9_fu_1521_p2 = ((write_end_bank_id_1_fu_430 != 32'd0) ? 1'b1 : 1'b0);

assign p_not_fu_1042_p2 = ((read_bank_id_1_fu_442 != 32'd0) ? 1'b1 : 1'b0);

assign p_write_data_last1_fu_1616_p2 = (grp_fu_886_p2 & grp_fu_892_p2);

assign p_write_data_last4_fu_1686_p2 = (grp_fu_886_p2 & grp_fu_892_p2);

assign p_write_data_last7_fu_1756_p2 = (grp_fu_886_p2 & grp_fu_892_p2);

assign p_write_data_last_fu_1546_p2 = (grp_fu_886_p2 & grp_fu_892_p2);

assign p_write_is_before_boundry_1_fu_1680_p2 = (grp_fu_886_p2 ^ ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755);

assign p_write_is_before_boundry_2_fu_1540_p2 = (grp_fu_886_p2 ^ ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755);

assign p_write_is_before_boundry_3_fu_1750_p2 = (grp_fu_886_p2 ^ ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755);

assign p_write_is_before_boundry_s_fu_1610_p2 = (grp_fu_886_p2 ^ ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755);

assign read_bank_id_fu_938_p1 = host_dram_dispatcher_read_context_V_bank_id_dout;

assign read_cmd_num_V_1_fu_946_p1 = host_dram_dispatcher_read_context_V_cmd_num_dout[6:0];

assign read_end_bank_id_fu_942_p1 = host_dram_dispatcher_read_context_V_end_bank_id_dout;

assign read_is_before_boundry_1_fu_1446_p2 = (or_cond7_fu_1432_p2 | read_is_before_boundry_2_phi_fu_662_p6);

assign read_is_before_boundry_2_not_fu_1048_p2 = (read_is_before_boundry_2_phi_fu_662_p6 ^ 1'd1);

assign read_is_before_boundry_3_fu_1107_p2 = (or_cond1_fu_1093_p2 | read_is_before_boundry_2_phi_fu_662_p6);

assign read_is_before_boundry_4_fu_1139_p2 = (read_is_before_boundry_3_fu_1107_p2 & not_or_cond5_fu_1133_p2);

assign read_is_before_boundry_5_fu_1478_p2 = (read_is_before_boundry_1_fu_1446_p2 & not_or_cond6_fu_1472_p2);

assign read_is_before_boundry_6_fu_1220_p2 = (or_cond3_fu_1206_p2 | read_is_before_boundry_2_phi_fu_662_p6);

assign read_is_before_boundry_7_fu_1252_p2 = (read_is_before_boundry_6_fu_1220_p2 & not_or_cond7_fu_1246_p2);

assign read_is_before_boundry_9_fu_1333_p2 = (or_cond5_fu_1319_p2 | read_is_before_boundry_2_phi_fu_662_p6);

assign read_is_before_boundry_s_fu_1365_p2 = (read_is_before_boundry_9_fu_1333_p2 & not_or_cond4_fu_1359_p2);

assign tmp_last_10_fu_1692_p2 = (tmp_last_16_reg_1862 | p_write_data_last4_fu_1686_p2);

assign tmp_last_11_fu_1762_p2 = (tmp_last_16_reg_1862 | p_write_data_last7_fu_1756_p2);

assign tmp_last_2_fu_1232_p0 = host_dramB_read_resp_V_last_dout;

assign tmp_last_2_fu_1232_p2 = (tmp_last_2_fu_1232_p0 ^ or_cond2_fu_1200_p2);

assign tmp_last_4_fu_1345_p0 = host_dramC_read_resp_V_last_dout;

assign tmp_last_4_fu_1345_p2 = (tmp_last_4_fu_1345_p0 ^ or_cond4_fu_1313_p2);

assign tmp_last_6_fu_1458_p0 = host_dramD_read_resp_V_last_dout;

assign tmp_last_6_fu_1458_p2 = (tmp_last_6_fu_1458_p0 ^ or_cond6_fu_1426_p2);

assign tmp_last_8_fu_1552_p2 = (tmp_last_16_reg_1862 | p_write_data_last_fu_1546_p2);

assign tmp_last_9_fu_1622_p2 = (tmp_last_16_reg_1862 | p_write_data_last1_fu_1616_p2);

assign tmp_last_fu_1119_p0 = host_dramA_read_resp_V_last_dout;

assign tmp_last_fu_1119_p2 = (tmp_last_fu_1119_p0 ^ or_cond_fu_1087_p2);

assign write_bank_id_fu_985_p1 = host_dram_dispatcher_write_context_V_bank_id_dout;

assign write_cmd_num_V_1_fu_997_p1 = host_dram_dispatcher_write_context_V_cmd_num_dout[6:0];

assign write_end_bank_id_fu_989_p1 = host_dram_dispatcher_write_context_V_end_bank_id_dout;

assign write_is_before_boundry_2_not_fu_1506_p2 = (ap_phi_precharge_reg_pp0_iter1_write_is_before_boundry_2_reg_755 ^ 1'd1);

assign write_is_before_boundry_4_fu_1566_p2 = (grp_fu_876_p2 | p_write_is_before_boundry_2_fu_1540_p2);

assign write_is_before_boundry_6_fu_1636_p2 = (grp_fu_876_p2 | p_write_is_before_boundry_s_fu_1610_p2);

assign write_is_before_boundry_8_fu_1706_p2 = (grp_fu_876_p2 | p_write_is_before_boundry_1_fu_1680_p2);

assign write_is_before_boundry_s_fu_1776_p2 = (grp_fu_876_p2 | p_write_is_before_boundry_3_fu_1750_p2);

always @ (posedge ap_clk) begin
    write_end_bank_id_1_fu_430[31:8] <= 24'b000000000000000000000000;
    read_end_bank_id_1_fu_434[31:8] <= 24'b000000000000000000000000;
    write_bank_id_1_fu_438[31:8] <= 24'b000000000000000000000000;
    read_bank_id_1_fu_442[31:8] <= 24'b000000000000000000000000;
end

endmodule //host_pipe1_dram_dispatcher
