// Seed: 1080023919
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wand id_9,
    input tri1 id_10,
    output wor id_11
);
  always force id_8 = id_10;
  wire [1 'h0 : -1  ==  1] id_13 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_4 = 32'd51,
    parameter id_5 = 32'd39
) (
    input wire id_0,
    input wire _id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri _id_4,
    input supply1 _id_5,
    output supply0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output supply1 id_10
);
  assign id_10 = id_8;
  wire [id_5 : -1] id_12 = id_5;
  assign id_6 = id_1 ? id_8 : id_5 - 1;
  logic [id_1  ==  id_4 : -1] id_13;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_3,
      id_10,
      id_3,
      id_0,
      id_0,
      id_3,
      id_10,
      id_9,
      id_8,
      id_7
  );
  assign modCall_1.id_9 = 0;
endmodule
