<stg><name>lab3_z2</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="7" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %D_I) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %C_I) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %D_O) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @lab3_z2_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %C_I, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i9 [ 0, %0 ], [ %i, %5 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln5 = icmp eq i9 %i_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i = add i9 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln5, label %6, label %2

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln6 = zext i9 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %D_I_addr = getelementptr [256 x i32]* %D_I, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="D_I_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
:2  %macc = load i32* %D_I_addr, align 4

]]></Node>
<StgValue><ssdm name="macc"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %C_I_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %C_I, i32 16) nounwind

]]></Node>
<StgValue><ssdm name="C_I_rd_req"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
:2  %macc = load i32* %D_I_addr, align 4

]]></Node>
<StgValue><ssdm name="macc"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %C_I_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %C_I, i32 16) nounwind

]]></Node>
<StgValue><ssdm name="C_I_rd_req"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %macc_0 = phi i32 [ %macc, %2 ], [ %macc_1, %4 ]

]]></Node>
<StgValue><ssdm name="macc_0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i5 [ 0, %2 ], [ %j, %4 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln7 = icmp eq i5 %j_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln7, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>PLB46M</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0  %C_I_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %C_I) nounwind

]]></Node>
<StgValue><ssdm name="C_I_read"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %D_O_addr = getelementptr [256 x i32]* %D_O, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="D_O_addr"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  store i32 %macc_0, i32* %D_O_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %macc_1 = mul nsw i32 %C_I_read, %macc_0

]]></Node>
<StgValue><ssdm name="macc_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="38" st_id="6" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %macc_1 = mul nsw i32 %C_I_read, %macc_0

]]></Node>
<StgValue><ssdm name="macc_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %macc_1 = mul nsw i32 %C_I_read, %macc_0

]]></Node>
<StgValue><ssdm name="macc_1"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="D_I" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="D_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="C_I" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="C_I"/></StgValue>
</port>
<port id="53" name="D_O" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="D_O"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="D_I" to="specbitsmap_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="58" from="C_I" to="specbitsmap_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="60" from="D_O" to="specbitsmap_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="64" from="lab3_z2_str" to="spectopmodule_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln5" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="C_I" to="specinterface_ln5" fromId="52" toId="12">
</dataflow>
<dataflow id="69" from="p_str" to="specinterface_ln5" fromId="68" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln5" fromId="70" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln5" fromId="70" toId="12">
</dataflow>
<dataflow id="74" from="p_str1" to="specinterface_ln5" fromId="73" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_70" to="specinterface_ln5" fromId="70" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln5" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="p_str1" to="specinterface_ln5" fromId="73" toId="12">
</dataflow>
<dataflow id="79" from="p_str1" to="specinterface_ln5" fromId="73" toId="12">
</dataflow>
<dataflow id="80" from="p_str1" to="specinterface_ln5" fromId="73" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_70" to="specinterface_ln5" fromId="70" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_70" to="specinterface_ln5" fromId="70" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_70" to="specinterface_ln5" fromId="70" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_70" to="specinterface_ln5" fromId="70" toId="12">
</dataflow>
<dataflow id="85" from="p_str1" to="specinterface_ln5" fromId="73" toId="12">
</dataflow>
<dataflow id="86" from="p_str1" to="specinterface_ln5" fromId="73" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_87" to="i_0" fromId="87" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="br_ln5" to="i_0" fromId="13" toId="14">
</dataflow>
<dataflow id="90" from="i" to="i_0" fromId="17" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="91" from="br_ln5" to="i_0" fromId="36" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="92" from="i_0" to="icmp_ln5" fromId="14" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_93" to="icmp_ln5" fromId="93" toId="15">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="95" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_97" to="empty" fromId="97" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_97" to="empty" fromId="97" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_97" to="empty" fromId="97" toId="16">
</dataflow>
<dataflow id="101" from="i_0" to="i" fromId="14" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_102" to="i" fromId="102" toId="17">
</dataflow>
<dataflow id="104" from="icmp_ln5" to="br_ln5" fromId="15" toId="18">
</dataflow>
<dataflow id="105" from="i_0" to="zext_ln6" fromId="14" toId="19">
</dataflow>
<dataflow id="106" from="D_I" to="D_I_addr" fromId="51" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_107" to="D_I_addr" fromId="107" toId="20">
</dataflow>
<dataflow id="109" from="zext_ln6" to="D_I_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="110" from="D_I_addr" to="macc" fromId="20" toId="21">
</dataflow>
<dataflow id="112" from="_ssdm_op_ReadReq.ap_bus.i32P" to="C_I_rd_req" fromId="111" toId="22">
</dataflow>
<dataflow id="113" from="C_I" to="C_I_rd_req" fromId="52" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_114" to="C_I_rd_req" fromId="114" toId="22">
</dataflow>
<dataflow id="116" from="D_I_addr" to="macc" fromId="20" toId="24">
</dataflow>
<dataflow id="117" from="_ssdm_op_ReadReq.ap_bus.i32P" to="C_I_rd_req" fromId="111" toId="25">
</dataflow>
<dataflow id="118" from="C_I" to="C_I_rd_req" fromId="52" toId="25">
</dataflow>
<dataflow id="119" from="StgValue_114" to="C_I_rd_req" fromId="114" toId="25">
</dataflow>
<dataflow id="120" from="macc" to="macc_0" fromId="24" toId="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="br_ln7" to="macc_0" fromId="26" toId="27">
</dataflow>
<dataflow id="122" from="macc_1" to="macc_0" fromId="39" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="br_ln7" to="macc_0" fromId="40" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="125" from="StgValue_124" to="j_0" fromId="124" toId="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="br_ln7" to="j_0" fromId="26" toId="28">
</dataflow>
<dataflow id="127" from="j" to="j_0" fromId="31" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="br_ln7" to="j_0" fromId="40" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="129" from="j_0" to="icmp_ln7" fromId="28" toId="29">
</dataflow>
<dataflow id="131" from="StgValue_130" to="icmp_ln7" fromId="130" toId="29">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="95" toId="30">
</dataflow>
<dataflow id="134" from="StgValue_133" to="empty_2" fromId="133" toId="30">
</dataflow>
<dataflow id="135" from="StgValue_133" to="empty_2" fromId="133" toId="30">
</dataflow>
<dataflow id="136" from="StgValue_133" to="empty_2" fromId="133" toId="30">
</dataflow>
<dataflow id="137" from="j_0" to="j" fromId="28" toId="31">
</dataflow>
<dataflow id="139" from="StgValue_138" to="j" fromId="138" toId="31">
</dataflow>
<dataflow id="140" from="icmp_ln7" to="br_ln7" fromId="29" toId="32">
</dataflow>
<dataflow id="142" from="_ssdm_op_Read.ap_bus.i32P" to="C_I_read" fromId="141" toId="33">
</dataflow>
<dataflow id="143" from="C_I" to="C_I_read" fromId="52" toId="33">
</dataflow>
<dataflow id="144" from="D_O" to="D_O_addr" fromId="53" toId="34">
</dataflow>
<dataflow id="145" from="StgValue_107" to="D_O_addr" fromId="107" toId="34">
</dataflow>
<dataflow id="146" from="zext_ln6" to="D_O_addr" fromId="19" toId="34">
</dataflow>
<dataflow id="147" from="macc_0" to="store_ln10" fromId="27" toId="35">
</dataflow>
<dataflow id="148" from="D_O_addr" to="store_ln10" fromId="34" toId="35">
</dataflow>
<dataflow id="149" from="C_I_read" to="macc_1" fromId="33" toId="37">
</dataflow>
<dataflow id="150" from="macc_0" to="macc_1" fromId="27" toId="37">
</dataflow>
<dataflow id="151" from="C_I_read" to="macc_1" fromId="33" toId="38">
</dataflow>
<dataflow id="152" from="macc_0" to="macc_1" fromId="27" toId="38">
</dataflow>
<dataflow id="153" from="C_I_read" to="macc_1" fromId="33" toId="39">
</dataflow>
<dataflow id="154" from="macc_0" to="macc_1" fromId="27" toId="39">
</dataflow>
<dataflow id="155" from="icmp_ln5" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="156" from="icmp_ln7" to="StgValue_4" fromId="29" toId="4">
</dataflow>
</dataflows>


</stg>
