
VotingDevice.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000078  00800200  00001afc  00001b90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001afc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000056  00800278  00800278  00001c08  2**3
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001c08  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001c38  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000548  00000000  00000000  00001c78  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000c4b8  00000000  00000000  000021c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002999  00000000  00000000  0000e678  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000034a8  00000000  00000000  00011011  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000fd8  00000000  00000000  000144bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00003809  00000000  00000000  00015494  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006edd  00000000  00000000  00018c9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000568  00000000  00000000  0001fb7a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	33 c1       	rjmp	.+614    	; 0x268 <__ctors_end>
       2:	00 00       	nop
       4:	61 c1       	rjmp	.+706    	; 0x2c8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c1       	rjmp	.+702    	; 0x2c8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c1       	rjmp	.+698    	; 0x2c8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c1       	rjmp	.+694    	; 0x2c8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c1       	rjmp	.+690    	; 0x2c8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c1       	rjmp	.+686    	; 0x2c8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c1       	rjmp	.+682    	; 0x2c8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c1       	rjmp	.+678    	; 0x2c8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c1       	rjmp	.+674    	; 0x2c8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c1       	rjmp	.+670    	; 0x2c8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c1       	rjmp	.+666    	; 0x2c8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c1       	rjmp	.+662    	; 0x2c8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c1       	rjmp	.+658    	; 0x2c8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c1       	rjmp	.+654    	; 0x2c8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c1       	rjmp	.+650    	; 0x2c8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	43 c1       	rjmp	.+646    	; 0x2c8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c1       	rjmp	.+642    	; 0x2c8 <__bad_interrupt>
      46:	00 00       	nop
      48:	3f c1       	rjmp	.+638    	; 0x2c8 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3d c1       	rjmp	.+634    	; 0x2c8 <__bad_interrupt>
      4e:	00 00       	nop
      50:	3b c1       	rjmp	.+630    	; 0x2c8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c1       	rjmp	.+626    	; 0x2c8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c1       	rjmp	.+622    	; 0x2c8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	be c3       	rjmp	.+1916   	; 0x7da <__vector_23>
      5e:	00 00       	nop
      60:	33 c1       	rjmp	.+614    	; 0x2c8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c1       	rjmp	.+610    	; 0x2c8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c1       	rjmp	.+606    	; 0x2c8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c1       	rjmp	.+602    	; 0x2c8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c1       	rjmp	.+598    	; 0x2c8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c1       	rjmp	.+594    	; 0x2c8 <__bad_interrupt>
      76:	00 00       	nop
      78:	27 c1       	rjmp	.+590    	; 0x2c8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	25 c1       	rjmp	.+586    	; 0x2c8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	23 c1       	rjmp	.+582    	; 0x2c8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c1       	rjmp	.+578    	; 0x2c8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c1       	rjmp	.+574    	; 0x2c8 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	1d c1       	rjmp	.+570    	; 0x2c8 <__bad_interrupt>
      8e:	00 00       	nop
      90:	1b c1       	rjmp	.+566    	; 0x2c8 <__bad_interrupt>
      92:	00 00       	nop
      94:	19 c1       	rjmp	.+562    	; 0x2c8 <__bad_interrupt>
      96:	00 00       	nop
      98:	17 c1       	rjmp	.+558    	; 0x2c8 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	15 c1       	rjmp	.+554    	; 0x2c8 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	13 c1       	rjmp	.+550    	; 0x2c8 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	11 c1       	rjmp	.+546    	; 0x2c8 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	0f c1       	rjmp	.+542    	; 0x2c8 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	0d c1       	rjmp	.+538    	; 0x2c8 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	0b c1       	rjmp	.+534    	; 0x2c8 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	09 c1       	rjmp	.+530    	; 0x2c8 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	07 c1       	rjmp	.+526    	; 0x2c8 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	05 c1       	rjmp	.+522    	; 0x2c8 <__bad_interrupt>
      be:	00 00       	nop
      c0:	03 c1       	rjmp	.+518    	; 0x2c8 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	01 c1       	rjmp	.+514    	; 0x2c8 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	ff c0       	rjmp	.+510    	; 0x2c8 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	fd c0       	rjmp	.+506    	; 0x2c8 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	fb c0       	rjmp	.+502    	; 0x2c8 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	f9 c0       	rjmp	.+498    	; 0x2c8 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	f7 c0       	rjmp	.+494    	; 0x2c8 <__bad_interrupt>
      da:	00 00       	nop
      dc:	f5 c0       	rjmp	.+490    	; 0x2c8 <__bad_interrupt>
      de:	00 00       	nop
      e0:	f3 c0       	rjmp	.+486    	; 0x2c8 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	4e 05       	cpc	r20, r14
      e6:	51 05       	cpc	r21, r1
      e8:	40 05       	cpc	r20, r0
      ea:	44 05       	cpc	r20, r4
      ec:	4a 05       	cpc	r20, r10
      ee:	88 05       	cpc	r24, r8
      f0:	55 05       	cpc	r21, r5
      f2:	59 05       	cpc	r21, r9
      f4:	5f 05       	cpc	r21, r15
      f6:	63 05       	cpc	r22, r3
      f8:	67 05       	cpc	r22, r7
      fa:	6d 05       	cpc	r22, r13
      fc:	71 05       	cpc	r23, r1
      fe:	75 05       	cpc	r23, r5
     100:	88 05       	cpc	r24, r8
     102:	7b 05       	cpc	r23, r11
     104:	7f 05       	cpc	r23, r15
     106:	83 05       	cpc	r24, r3
     108:	ed 07       	cpc	r30, r29
     10a:	61 07       	cpc	r22, r17
     10c:	f1 07       	cpc	r31, r17
     10e:	64 07       	cpc	r22, r20
     110:	67 07       	cpc	r22, r23
     112:	6b 07       	cpc	r22, r27
     114:	6e 07       	cpc	r22, r30
     116:	71 07       	cpc	r23, r17
     118:	eb 07       	cpc	r30, r27
     11a:	eb 07       	cpc	r30, r27
     11c:	74 07       	cpc	r23, r20
     11e:	77 07       	cpc	r23, r23
     120:	7a 07       	cpc	r23, r26
     122:	7d 07       	cpc	r23, r29
     124:	80 07       	cpc	r24, r16
     126:	83 07       	cpc	r24, r19
     128:	f5 07       	cpc	r31, r21
     12a:	92 07       	cpc	r25, r18
     12c:	95 07       	cpc	r25, r21
     12e:	eb 07       	cpc	r30, r27
     130:	99 07       	cpc	r25, r25
     132:	9d 07       	cpc	r25, r29
     134:	a0 07       	cpc	r26, r16
     136:	a3 07       	cpc	r26, r19
     138:	a6 07       	cpc	r26, r22
     13a:	a9 07       	cpc	r26, r25
     13c:	d8 07       	cpc	r29, r24
     13e:	ac 07       	cpc	r26, r28
     140:	af 07       	cpc	r26, r31
     142:	b2 07       	cpc	r27, r18
     144:	b5 07       	cpc	r27, r21
     146:	b8 07       	cpc	r27, r24
     148:	f9 07       	cpc	r31, r25
     14a:	c7 07       	cpc	r28, r23
     14c:	ca 07       	cpc	r28, r26
     14e:	ce 07       	cpc	r28, r30
     150:	d1 07       	cpc	r29, r17
     152:	eb 07       	cpc	r30, r27
     154:	d5 07       	cpc	r29, r21
     156:	d8 07       	cpc	r29, r24
     158:	dc 07       	cpc	r29, r28
     15a:	e0 07       	cpc	r30, r16
     15c:	e4 07       	cpc	r30, r20
     15e:	e8 07       	cpc	r30, r24

00000160 <__trampolines_end>:
     160:	00 00       	nop
     162:	0a 0b       	sbc	r16, r26
     164:	02 09       	sbc	r16, r2
     166:	0c 0d       	add	r16, r12
     168:	0e 08       	sbc	r0, r14
     16a:	07 03       	mulsu	r16, r23
     16c:	04 01       	movw	r0, r8
	...
     18a:	00 00       	nop
     18c:	12 11       	cpse	r17, r2
     18e:	10 00       	.word	0x0010	; ????
	...

000001a6 <digital_pin_to_bit_mask_PGM>:
     1a6:	01 02 10 20 20 08 08 10 20 40 10 20 40 80 02 01     ...  ... @. @...
     1b6:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 80 40     ........... @..@
     1c6:	20 10 08 04 02 01 80 04 02 01 80 40 20 10 08 04      ..........@ ...
     1d6:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 01 02     ........... @...
     1e6:	04 08 10 20 40 80                                   ... @.

000001ec <digital_pin_to_port_PGM>:
     1ec:	05 05 05 05 07 05 08 08 08 08 02 02 02 02 0a 0a     ................
     1fc:	08 08 04 04 04 04 01 01 01 01 01 01 01 01 03 03     ................
     20c:	03 03 03 03 03 03 04 07 07 07 0c 0c 0c 0c 0c 0c     ................
     21c:	0c 0c 02 02 02 02 06 06 06 06 06 06 06 06 0b 0b     ................
     22c:	0b 0b 0b 0b 0b 0b                                   ......

00000232 <port_to_output_PGM>:
     232:	00 00 22 00 25 00 28 00 2b 00 2e 00 31 00 34 00     ..".%.(.+...1.4.
     242:	02 01 00 00 05 01 08 01 0b 01                       ..........

0000024c <port_to_mode_PGM>:
     24c:	00 00 21 00 24 00 27 00 2a 00 2d 00 30 00 33 00     ..!.$.'.*.-.0.3.
     25c:	01 01 00 00 04 01 07 01 0a 01                       ..........

00000266 <__ctors_start>:
     266:	e8 01       	movw	r28, r16

00000268 <__ctors_end>:
     268:	11 24       	eor	r1, r1
     26a:	1f be       	out	0x3f, r1	; 63
     26c:	cf ef       	ldi	r28, 0xFF	; 255
     26e:	d1 e2       	ldi	r29, 0x21	; 33
     270:	de bf       	out	0x3e, r29	; 62
     272:	cd bf       	out	0x3d, r28	; 61
     274:	00 e0       	ldi	r16, 0x00	; 0
     276:	0c bf       	out	0x3c, r16	; 60

00000278 <__do_copy_data>:
     278:	12 e0       	ldi	r17, 0x02	; 2
     27a:	a0 e0       	ldi	r26, 0x00	; 0
     27c:	b2 e0       	ldi	r27, 0x02	; 2
     27e:	ec ef       	ldi	r30, 0xFC	; 252
     280:	fa e1       	ldi	r31, 0x1A	; 26
     282:	00 e0       	ldi	r16, 0x00	; 0
     284:	0b bf       	out	0x3b, r16	; 59
     286:	02 c0       	rjmp	.+4      	; 0x28c <__do_copy_data+0x14>
     288:	07 90       	elpm	r0, Z+
     28a:	0d 92       	st	X+, r0
     28c:	a8 37       	cpi	r26, 0x78	; 120
     28e:	b1 07       	cpc	r27, r17
     290:	d9 f7       	brne	.-10     	; 0x288 <__do_copy_data+0x10>

00000292 <__do_clear_bss>:
     292:	22 e0       	ldi	r18, 0x02	; 2
     294:	a8 e7       	ldi	r26, 0x78	; 120
     296:	b2 e0       	ldi	r27, 0x02	; 2
     298:	01 c0       	rjmp	.+2      	; 0x29c <.do_clear_bss_start>

0000029a <.do_clear_bss_loop>:
     29a:	1d 92       	st	X+, r1

0000029c <.do_clear_bss_start>:
     29c:	ae 3c       	cpi	r26, 0xCE	; 206
     29e:	b2 07       	cpc	r27, r18
     2a0:	e1 f7       	brne	.-8      	; 0x29a <.do_clear_bss_loop>

000002a2 <__do_global_ctors>:
     2a2:	11 e0       	ldi	r17, 0x01	; 1
     2a4:	c4 e3       	ldi	r28, 0x34	; 52
     2a6:	d1 e0       	ldi	r29, 0x01	; 1
     2a8:	00 e0       	ldi	r16, 0x00	; 0
     2aa:	06 c0       	rjmp	.+12     	; 0x2b8 <__do_global_ctors+0x16>
     2ac:	21 97       	sbiw	r28, 0x01	; 1
     2ae:	01 09       	sbc	r16, r1
     2b0:	80 2f       	mov	r24, r16
     2b2:	fe 01       	movw	r30, r28
     2b4:	0e 94 c7 0c 	call	0x198e	; 0x198e <__tablejump2__>
     2b8:	c3 33       	cpi	r28, 0x33	; 51
     2ba:	d1 07       	cpc	r29, r17
     2bc:	80 e0       	ldi	r24, 0x00	; 0
     2be:	08 07       	cpc	r16, r24
     2c0:	a9 f7       	brne	.-22     	; 0x2ac <__do_global_ctors+0xa>
     2c2:	db d1       	rcall	.+950    	; 0x67a <main>
     2c4:	0c 94 7c 0d 	jmp	0x1af8	; 0x1af8 <_exit>

000002c8 <__bad_interrupt>:
     2c8:	9b ce       	rjmp	.-714    	; 0x0 <__vectors>

000002ca <_Z6getBTNv>:
};


void getBTN(){
	
	int analogReading = analogRead(0);
     2ca:	80 e0       	ldi	r24, 0x00	; 0
     2cc:	a8 d3       	rcall	.+1872   	; 0xa1e <analogRead>

	if(analogReading <= BTN_RIGHT_VALUE_MAX){
     2ce:	83 33       	cpi	r24, 0x33	; 51
     2d0:	91 05       	cpc	r25, r1
		ptrFunc[BTN_RIGHT]();
     2d2:	0c f4       	brge	.+2      	; 0x2d6 <_Z6getBTNv+0xc>
     2d4:	71 c0       	rjmp	.+226    	; 0x3b8 <_Z17BTN_right_handlerv>
	}
	else if(analogReading <= BTN_UP_VALUE_MAX && analogReading >= BTN_UP_VALUE_MIN){
     2d6:	9c 01       	movw	r18, r24
     2d8:	21 53       	subi	r18, 0x31	; 49
     2da:	31 09       	sbc	r19, r1
     2dc:	25 36       	cpi	r18, 0x65	; 101
     2de:	31 05       	cpc	r19, r1
		ptrFunc[BTN_UP]();
     2e0:	08 f4       	brcc	.+2      	; 0x2e4 <_Z6getBTNv+0x1a>
     2e2:	62 c0       	rjmp	.+196    	; 0x3a8 <_Z14BTN_up_handlerv>
	}
	else if(analogReading <= BTN_DOWN_VALUE_MAX && analogReading >= BTN_DOWN_VALUE_MIN){
     2e4:	9c 01       	movw	r18, r24
     2e6:	2e 5c       	subi	r18, 0xCE	; 206
     2e8:	31 09       	sbc	r19, r1
     2ea:	25 36       	cpi	r18, 0x65	; 101
     2ec:	31 05       	cpc	r19, r1
		ptrFunc[BTN_DOWN]();
     2ee:	08 f4       	brcc	.+2      	; 0x2f2 <_Z6getBTNv+0x28>
     2f0:	5f c0       	rjmp	.+190    	; 0x3b0 <_Z16BTN_down_handlerv>
	}
	else if(analogReading <= BTN_SELECT_VALUE_MAX && analogReading >= BTN_SELECT_VALUE_MIN){
     2f2:	9c 01       	movw	r18, r24
     2f4:	2e 54       	subi	r18, 0x4E	; 78
     2f6:	32 40       	sbci	r19, 0x02	; 2
     2f8:	25 36       	cpi	r18, 0x65	; 101
     2fa:	31 05       	cpc	r19, r1
		ptrFunc[BTN_SELECT]();
     2fc:	08 f4       	brcc	.+2      	; 0x300 <_Z6getBTNv+0x36>
     2fe:	60 c0       	rjmp	.+192    	; 0x3c0 <_Z18BTN_select_handlerv>
	}
	
	else if(analogReading <= BTN_LEFT_VALUE_MAX && analogReading >= BTN_LEFT_VALUE_MIN){
     300:	88 56       	subi	r24, 0x68	; 104
     302:	91 40       	sbci	r25, 0x01	; 1
     304:	85 36       	cpi	r24, 0x65	; 101
     306:	91 05       	cpc	r25, r1
		ptrFunc[BTN_LEFT]();
     308:	08 f4       	brcc	.+2      	; 0x30c <_Z6getBTNv+0x42>
     30a:	4a c0       	rjmp	.+148    	; 0x3a0 <_Z16BTN_left_handlerv>
     30c:	08 95       	ret

0000030e <setup>:




void setup() {
	mainState = STATE_IDLE;
     30e:	10 92 7b 02 	sts	0x027B, r1	; 0x80027b <mainState>
	mainEvent = EVENT_IDLE;
     312:	10 92 7a 02 	sts	0x027A, r1	; 0x80027a <mainEvent>
	
	stateEntry = true;
     316:	81 e0       	ldi	r24, 0x01	; 1
     318:	80 93 79 02 	sts	0x0279, r24	; 0x800279 <stateEntry>
	stateExit = false;
     31c:	10 92 78 02 	sts	0x0278, r1	; 0x800278 <__data_end>
	
	srand(analogRead(ADC_RANDOM_GENERATOR_CHANNEL));
     320:	82 e0       	ldi	r24, 0x02	; 2
     322:	7d d3       	rcall	.+1786   	; 0xa1e <analogRead>
     324:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <srand>
	deviceID = rand() % 0xFF;
     328:	0e 94 2a 0d 	call	0x1a54	; 0x1a54 <rand>
     32c:	6f ef       	ldi	r22, 0xFF	; 255
     32e:	70 e0       	ldi	r23, 0x00	; 0
     330:	0e 94 92 0c 	call	0x1924	; 0x1924 <__divmodhi4>
     334:	80 93 a0 02 	sts	0x02A0, r24	; 0x8002a0 <deviceID>
	
	lcd.begin(LCD_COLUMNS, LCD_ROWS);
     338:	20 e0       	ldi	r18, 0x00	; 0
     33a:	42 e0       	ldi	r20, 0x02	; 2
     33c:	60 e1       	ldi	r22, 0x10	; 16
     33e:	88 ea       	ldi	r24, 0xA8	; 168
     340:	92 e0       	ldi	r25, 0x02	; 2
     342:	0e 94 ae 0b 	call	0x175c	; 0x175c <_ZN13LiquidCrystal5beginEhhh>
	lcd.clear();
     346:	88 ea       	ldi	r24, 0xA8	; 168
     348:	92 e0       	ldi	r25, 0x02	; 2
     34a:	0e 94 90 0b 	call	0x1720	; 0x1720 <_ZN13LiquidCrystal5clearEv>
	
	mcp2515.reset();
     34e:	81 ea       	ldi	r24, 0xA1	; 161
     350:	92 e0       	ldi	r25, 0x02	; 2
     352:	2f d7       	rcall	.+3678   	; 0x11b2 <_ZN7MCP25155resetEv>
	mcp2515.setBitrate(CAN_125KBPS);
     354:	6b e0       	ldi	r22, 0x0B	; 11
     356:	81 ea       	ldi	r24, 0xA1	; 161
     358:	92 e0       	ldi	r25, 0x02	; 2
     35a:	5f d6       	rcall	.+3262   	; 0x101a <_ZN7MCP251510setBitrateE9CAN_SPEED>
	mcp2515.setNormalMode();
     35c:	81 ea       	ldi	r24, 0xA1	; 161
     35e:	92 e0       	ldi	r25, 0x02	; 2
     360:	91 d5       	rcall	.+2850   	; 0xe84 <_ZN7MCP251513setNormalModeEv>
     362:	40 e0       	ldi	r20, 0x00	; 0
	
	lcd.setCursor(0,0);
     364:	60 e0       	ldi	r22, 0x00	; 0
     366:	88 ea       	ldi	r24, 0xA8	; 168
     368:	92 e0       	ldi	r25, 0x02	; 2
     36a:	0e 94 95 0b 	call	0x172a	; 0x172a <_ZN13LiquidCrystal9setCursorEhh>
     36e:	6e e0       	ldi	r22, 0x0E	; 14
	lcd.print("4.5 Leaders");
     370:	72 e0       	ldi	r23, 0x02	; 2
     372:	88 ea       	ldi	r24, 0xA8	; 168
     374:	92 e0       	ldi	r25, 0x02	; 2
     376:	cf d1       	rcall	.+926    	; 0x716 <_ZN5Print5printEPKc>
     378:	60 ed       	ldi	r22, 0xD0	; 208
	delay(2000);
     37a:	77 e0       	ldi	r23, 0x07	; 7
     37c:	80 e0       	ldi	r24, 0x00	; 0
     37e:	90 e0       	ldi	r25, 0x00	; 0
     380:	a7 d2       	rcall	.+1358   	; 0x8d0 <delay>
     382:	88 ea       	ldi	r24, 0xA8	; 168
     384:	92 e0       	ldi	r25, 0x02	; 2
	lcd.clear();
     386:	0c 94 90 0b 	jmp	0x1720	; 0x1720 <_ZN13LiquidCrystal5clearEv>

0000038a <loop>:
     38a:	80 91 7b 02 	lds	r24, 0x027B	; 0x80027b <mainState>
}

void loop() {
	
	switch(mainState){
     38e:	81 30       	cpi	r24, 0x01	; 1
     390:	29 f0       	breq	.+10     	; 0x39c <loop+0x12>
     392:	18 f0       	brcs	.+6      	; 0x39a <loop+0x10>
     394:	82 30       	cpi	r24, 0x02	; 2
     396:	19 f0       	breq	.+6      	; 0x39e <loop+0x14>
     398:	08 95       	ret
		case STATE_IDLE:{
			stateIDLE_handler();
     39a:	39 c0       	rjmp	.+114    	; 0x40e <_Z17stateIDLE_handlerv>
			break;
		}
		
		case STATE_ACTIVE:{
			stateACTIVE_handler();
     39c:	90 c0       	rjmp	.+288    	; 0x4be <_Z19stateACTIVE_handlerv>
			break;
		}
		
		case STATE_VOTED:{
			stateVOTED_handler();
     39e:	fa c0       	rjmp	.+500    	; 0x594 <_Z18stateVOTED_handlerv>

000003a0 <_Z16BTN_left_handlerv>:
     3a0:	81 e4       	ldi	r24, 0x41	; 65




void BTN_left_handler(){
	vote = 'A';
     3a2:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <vote>
     3a6:	08 95       	ret

000003a8 <_Z14BTN_up_handlerv>:
}

void BTN_up_handler(){
	vote = 'B';
     3a8:	82 e4       	ldi	r24, 0x42	; 66
     3aa:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <vote>
     3ae:	08 95       	ret

000003b0 <_Z16BTN_down_handlerv>:
}

void BTN_down_handler(){
	vote = 'C';
     3b0:	83 e4       	ldi	r24, 0x43	; 67
     3b2:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <vote>
     3b6:	08 95       	ret

000003b8 <_Z17BTN_right_handlerv>:
}

void BTN_right_handler(){
	vote = 'D';
     3b8:	84 e4       	ldi	r24, 0x44	; 68
     3ba:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <vote>
     3be:	08 95       	ret

000003c0 <_Z18BTN_select_handlerv>:
}

void BTN_select_handler(){
	if(vote != 0){
     3c0:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <vote>
     3c4:	88 23       	and	r24, r24
     3c6:	19 f0       	breq	.+6      	; 0x3ce <_Z18BTN_select_handlerv+0xe>
		mainEvent = EVENT_DONE_VOTE;
     3c8:	82 e0       	ldi	r24, 0x02	; 2
     3ca:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <mainEvent>
     3ce:	08 95       	ret

000003d0 <_GLOBAL__sub_I_lcd>:
	}
}
     3d0:	cf 92       	push	r12
     3d2:	ef 92       	push	r14
     3d4:	0f 93       	push	r16
     3d6:	1f 93       	push	r17
﻿#include "Sketch.h"


LiquidCrystal lcd(rs, en, d4, d5, d6, d7);
     3d8:	87 e0       	ldi	r24, 0x07	; 7
     3da:	c8 2e       	mov	r12, r24
     3dc:	96 e0       	ldi	r25, 0x06	; 6
     3de:	e9 2e       	mov	r14, r25
     3e0:	05 e0       	ldi	r16, 0x05	; 5
     3e2:	24 e0       	ldi	r18, 0x04	; 4
     3e4:	49 e0       	ldi	r20, 0x09	; 9
     3e6:	68 e0       	ldi	r22, 0x08	; 8
     3e8:	88 ea       	ldi	r24, 0xA8	; 168
     3ea:	92 e0       	ldi	r25, 0x02	; 2
     3ec:	0e 94 3b 0c 	call	0x1876	; 0x1876 <_ZN13LiquidCrystalC1Ehhhhhh>
MCP2515 mcp2515(SS_PIN);
     3f0:	00 e0       	ldi	r16, 0x00	; 0
     3f2:	10 e0       	ldi	r17, 0x00	; 0
     3f4:	20 e8       	ldi	r18, 0x80	; 128
     3f6:	36 e9       	ldi	r19, 0x96	; 150
     3f8:	48 e9       	ldi	r20, 0x98	; 152
     3fa:	50 e0       	ldi	r21, 0x00	; 0
     3fc:	61 e3       	ldi	r22, 0x31	; 49
     3fe:	81 ea       	ldi	r24, 0xA1	; 161
     400:	92 e0       	ldi	r25, 0x02	; 2
     402:	46 d4       	rcall	.+2188   	; 0xc90 <_ZN7MCP2515C1EhmP8SPIClass>

void BTN_select_handler(){
	if(vote != 0){
		mainEvent = EVENT_DONE_VOTE;
	}
}
     404:	1f 91       	pop	r17
     406:	0f 91       	pop	r16
     408:	ef 90       	pop	r14
     40a:	cf 90       	pop	r12
     40c:	08 95       	ret

0000040e <_Z17stateIDLE_handlerv>:
 */ 

#include "Sketch.h"

void stateIDLE_handler(){
	if(stateEntry == true){
     40e:	80 91 79 02 	lds	r24, 0x0279	; 0x800279 <stateEntry>
     412:	88 23       	and	r24, r24
     414:	29 f1       	breq	.+74     	; 0x460 <_Z17stateIDLE_handlerv+0x52>
		stateEntry = false;
     416:	10 92 79 02 	sts	0x0279, r1	; 0x800279 <stateEntry>
		lcd.clear();
     41a:	88 ea       	ldi	r24, 0xA8	; 168
     41c:	92 e0       	ldi	r25, 0x02	; 2
     41e:	0e 94 90 0b 	call	0x1720	; 0x1720 <_ZN13LiquidCrystal5clearEv>
		lcd.setCursor(0,0);
     422:	40 e0       	ldi	r20, 0x00	; 0
     424:	60 e0       	ldi	r22, 0x00	; 0
     426:	88 ea       	ldi	r24, 0xA8	; 168
     428:	92 e0       	ldi	r25, 0x02	; 2
     42a:	0e 94 95 0b 	call	0x172a	; 0x172a <_ZN13LiquidCrystal9setCursorEhh>
		lcd.print("STATE: IDLE");
     42e:	6a e1       	ldi	r22, 0x1A	; 26
     430:	72 e0       	ldi	r23, 0x02	; 2
     432:	88 ea       	ldi	r24, 0xA8	; 168
     434:	92 e0       	ldi	r25, 0x02	; 2
     436:	6f d1       	rcall	.+734    	; 0x716 <_ZN5Print5printEPKc>
		
		lcd.setCursor(0,1);
     438:	41 e0       	ldi	r20, 0x01	; 1
     43a:	60 e0       	ldi	r22, 0x00	; 0
     43c:	88 ea       	ldi	r24, 0xA8	; 168
     43e:	92 e0       	ldi	r25, 0x02	; 2
     440:	0e 94 95 0b 	call	0x172a	; 0x172a <_ZN13LiquidCrystal9setCursorEhh>
		lcd.print("Device ID: ");
     444:	66 e2       	ldi	r22, 0x26	; 38
     446:	72 e0       	ldi	r23, 0x02	; 2
     448:	88 ea       	ldi	r24, 0xA8	; 168
     44a:	92 e0       	ldi	r25, 0x02	; 2
     44c:	64 d1       	rcall	.+712    	; 0x716 <_ZN5Print5printEPKc>
		lcd.print(deviceID);
     44e:	4a e0       	ldi	r20, 0x0A	; 10
     450:	50 e0       	ldi	r21, 0x00	; 0
     452:	60 91 a0 02 	lds	r22, 0x02A0	; 0x8002a0 <deviceID>
     456:	88 ea       	ldi	r24, 0xA8	; 168
     458:	92 e0       	ldi	r25, 0x02	; 2
     45a:	b9 d1       	rcall	.+882    	; 0x7ce <_ZN5Print5printEhi>
		
		vote = 0;
     45c:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <vote>
	}
	
	if(mcp2515.readMessage(&responseFrame) == MCP2515::ERROR_OK && responseFrame.can_id == CAN_MSG_RESPONSE_ID){
     460:	60 e9       	ldi	r22, 0x90	; 144
     462:	72 e0       	ldi	r23, 0x02	; 2
     464:	81 ea       	ldi	r24, 0xA1	; 161
     466:	92 e0       	ldi	r25, 0x02	; 2
     468:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <_ZN7MCP251511readMessageEP9can_frame>
     46c:	81 11       	cpse	r24, r1
     46e:	12 c0       	rjmp	.+36     	; 0x494 <_Z17stateIDLE_handlerv+0x86>
     470:	80 91 90 02 	lds	r24, 0x0290	; 0x800290 <responseFrame>
     474:	90 91 91 02 	lds	r25, 0x0291	; 0x800291 <responseFrame+0x1>
     478:	a0 91 92 02 	lds	r26, 0x0292	; 0x800292 <responseFrame+0x2>
     47c:	b0 91 93 02 	lds	r27, 0x0293	; 0x800293 <responseFrame+0x3>
     480:	40 97       	sbiw	r24, 0x10	; 16
     482:	a1 05       	cpc	r26, r1
     484:	b1 05       	cpc	r27, r1
     486:	31 f4       	brne	.+12     	; 0x494 <_Z17stateIDLE_handlerv+0x86>
		switch(responseFrame.data[1]){
     488:	80 91 99 02 	lds	r24, 0x0299	; 0x800299 <responseFrame+0x9>
     48c:	81 30       	cpi	r24, 0x01	; 1
     48e:	11 f4       	brne	.+4      	; 0x494 <_Z17stateIDLE_handlerv+0x86>
			case RESPONSE_START:{
				mainEvent = EVENT_START_VOTE;
     490:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <mainEvent>
					
			}
		}
	}
	
	if(mainEvent == EVENT_START_VOTE){
     494:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <mainEvent>
     498:	81 30       	cpi	r24, 0x01	; 1
     49a:	31 f4       	brne	.+12     	; 0x4a8 <_Z17stateIDLE_handlerv+0x9a>
		mainEvent = EVENT_IDLE;
     49c:	10 92 7a 02 	sts	0x027A, r1	; 0x80027a <mainEvent>
		
		mainState = STATE_ACTIVE;
     4a0:	80 93 7b 02 	sts	0x027B, r24	; 0x80027b <mainState>
		stateExit = true;
     4a4:	80 93 78 02 	sts	0x0278, r24	; 0x800278 <__data_end>
	}
	
	
	if(stateExit == true){
     4a8:	80 91 78 02 	lds	r24, 0x0278	; 0x800278 <__data_end>
     4ac:	88 23       	and	r24, r24
     4ae:	31 f0       	breq	.+12     	; 0x4bc <_Z17stateIDLE_handlerv+0xae>
		stateEntry = true;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	80 93 79 02 	sts	0x0279, r24	; 0x800279 <stateEntry>
		
		
		stateExit = false;
     4b6:	10 92 78 02 	sts	0x0278, r1	; 0x800278 <__data_end>
	}
	
}
     4ba:	08 95       	ret
     4bc:	08 95       	ret

000004be <_Z19stateACTIVE_handlerv>:


void stateACTIVE_handler(){
	if(stateEntry == true){
     4be:	80 91 79 02 	lds	r24, 0x0279	; 0x800279 <stateEntry>
     4c2:	88 23       	and	r24, r24
     4c4:	09 f1       	breq	.+66     	; 0x508 <_Z19stateACTIVE_handlerv+0x4a>
		stateEntry = false;
     4c6:	10 92 79 02 	sts	0x0279, r1	; 0x800279 <stateEntry>
		
		lcd.clear();
     4ca:	88 ea       	ldi	r24, 0xA8	; 168
     4cc:	92 e0       	ldi	r25, 0x02	; 2
     4ce:	0e 94 90 0b 	call	0x1720	; 0x1720 <_ZN13LiquidCrystal5clearEv>
		lcd.setCursor(0,0);
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	60 e0       	ldi	r22, 0x00	; 0
     4d6:	88 ea       	ldi	r24, 0xA8	; 168
     4d8:	92 e0       	ldi	r25, 0x02	; 2
     4da:	0e 94 95 0b 	call	0x172a	; 0x172a <_ZN13LiquidCrystal9setCursorEhh>
		lcd.print("STATE: ACTIVE");
     4de:	62 e3       	ldi	r22, 0x32	; 50
     4e0:	72 e0       	ldi	r23, 0x02	; 2
     4e2:	88 ea       	ldi	r24, 0xA8	; 168
     4e4:	92 e0       	ldi	r25, 0x02	; 2
     4e6:	17 d1       	rcall	.+558    	; 0x716 <_ZN5Print5printEPKc>
		
		lcd.setCursor(0,1);
     4e8:	41 e0       	ldi	r20, 0x01	; 1
     4ea:	60 e0       	ldi	r22, 0x00	; 0
     4ec:	88 ea       	ldi	r24, 0xA8	; 168
     4ee:	92 e0       	ldi	r25, 0x02	; 2
     4f0:	0e 94 95 0b 	call	0x172a	; 0x172a <_ZN13LiquidCrystal9setCursorEhh>
		lcd.print("SELECTION: ");
     4f4:	60 e4       	ldi	r22, 0x40	; 64
     4f6:	72 e0       	ldi	r23, 0x02	; 2
     4f8:	88 ea       	ldi	r24, 0xA8	; 168
     4fa:	92 e0       	ldi	r25, 0x02	; 2
     4fc:	0c d1       	rcall	.+536    	; 0x716 <_ZN5Print5printEPKc>
		lcd.print("-");
     4fe:	6c e4       	ldi	r22, 0x4C	; 76
     500:	72 e0       	ldi	r23, 0x02	; 2
     502:	88 ea       	ldi	r24, 0xA8	; 168
     504:	92 e0       	ldi	r25, 0x02	; 2
     506:	07 d1       	rcall	.+526    	; 0x716 <_ZN5Print5printEPKc>
	}
	
	
	lcd.setCursor(11,1);
     508:	41 e0       	ldi	r20, 0x01	; 1
     50a:	6b e0       	ldi	r22, 0x0B	; 11
     50c:	88 ea       	ldi	r24, 0xA8	; 168
     50e:	92 e0       	ldi	r25, 0x02	; 2
     510:	0e 94 95 0b 	call	0x172a	; 0x172a <_ZN13LiquidCrystal9setCursorEhh>
	if(vote != 0){
     514:	60 91 7c 02 	lds	r22, 0x027C	; 0x80027c <vote>
     518:	66 23       	and	r22, r22
		lcd.print((char)vote);
     51a:	19 f0       	breq	.+6      	; 0x522 <_Z19stateACTIVE_handlerv+0x64>
     51c:	88 ea       	ldi	r24, 0xA8	; 168
     51e:	92 e0       	ldi	r25, 0x02	; 2
	}
	
	getBTN();
     520:	fb d0       	rcall	.+502    	; 0x718 <_ZN5Print5printEc>
     522:	d3 de       	rcall	.-602    	; 0x2ca <_Z6getBTNv>
	
	if(mcp2515.readMessage(&responseFrame) == MCP2515::ERROR_OK && responseFrame.can_id == CAN_MSG_RESPONSE_ID){
     524:	60 e9       	ldi	r22, 0x90	; 144
     526:	72 e0       	ldi	r23, 0x02	; 2
     528:	81 ea       	ldi	r24, 0xA1	; 161
     52a:	92 e0       	ldi	r25, 0x02	; 2
     52c:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <_ZN7MCP251511readMessageEP9can_frame>
     530:	81 11       	cpse	r24, r1
     532:	13 c0       	rjmp	.+38     	; 0x55a <_Z19stateACTIVE_handlerv+0x9c>
     534:	80 91 90 02 	lds	r24, 0x0290	; 0x800290 <responseFrame>
     538:	90 91 91 02 	lds	r25, 0x0291	; 0x800291 <responseFrame+0x1>
     53c:	a0 91 92 02 	lds	r26, 0x0292	; 0x800292 <responseFrame+0x2>
     540:	b0 91 93 02 	lds	r27, 0x0293	; 0x800293 <responseFrame+0x3>
     544:	40 97       	sbiw	r24, 0x10	; 16
     546:	a1 05       	cpc	r26, r1
     548:	b1 05       	cpc	r27, r1
     54a:	39 f4       	brne	.+14     	; 0x55a <_Z19stateACTIVE_handlerv+0x9c>
		switch(responseFrame.data[1]){
     54c:	80 91 99 02 	lds	r24, 0x0299	; 0x800299 <responseFrame+0x9>
     550:	82 30       	cpi	r24, 0x02	; 2
     552:	19 f4       	brne	.+6      	; 0x55a <_Z19stateACTIVE_handlerv+0x9c>
			case RESPONSE_STOP:{
				mainEvent = EVENT_STOP_VOTE;
     554:	83 e0       	ldi	r24, 0x03	; 3
     556:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <mainEvent>
				
			}
		}
	}
	
	switch(mainEvent){
     55a:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <mainEvent>
     55e:	82 30       	cpi	r24, 0x02	; 2
     560:	39 f0       	breq	.+14     	; 0x570 <_Z19stateACTIVE_handlerv+0xb2>
     562:	83 30       	cpi	r24, 0x03	; 3
     564:	61 f4       	brne	.+24     	; 0x57e <_Z19stateACTIVE_handlerv+0xc0>
		case EVENT_STOP_VOTE:{
			mainEvent = EVENT_IDLE;
     566:	10 92 7a 02 	sts	0x027A, r1	; 0x80027a <mainEvent>
			
			mainState = STATE_IDLE;
     56a:	10 92 7b 02 	sts	0x027B, r1	; 0x80027b <mainState>
     56e:	04 c0       	rjmp	.+8      	; 0x578 <_Z19stateACTIVE_handlerv+0xba>
			stateExit = true;	
			break;
		}

		case EVENT_DONE_VOTE:{
			mainEvent = EVENT_IDLE;
     570:	10 92 7a 02 	sts	0x027A, r1	; 0x80027a <mainEvent>
			
			mainState = STATE_VOTED;
     574:	80 93 7b 02 	sts	0x027B, r24	; 0x80027b <mainState>
			stateExit = true;
     578:	81 e0       	ldi	r24, 0x01	; 1
     57a:	80 93 78 02 	sts	0x0278, r24	; 0x800278 <__data_end>
		default:{
			
		}
	}
	
	if(stateExit == true){
     57e:	80 91 78 02 	lds	r24, 0x0278	; 0x800278 <__data_end>
     582:	88 23       	and	r24, r24
     584:	31 f0       	breq	.+12     	; 0x592 <_Z19stateACTIVE_handlerv+0xd4>
		stateExit = false;
     586:	10 92 78 02 	sts	0x0278, r1	; 0x800278 <__data_end>
		
		stateEntry = true;
     58a:	81 e0       	ldi	r24, 0x01	; 1
     58c:	80 93 79 02 	sts	0x0279, r24	; 0x800279 <stateEntry>
	}
}
     590:	08 95       	ret
     592:	08 95       	ret

00000594 <_Z18stateVOTED_handlerv>:

void stateVOTED_handler(){
	if(stateEntry == true){
     594:	80 91 79 02 	lds	r24, 0x0279	; 0x800279 <stateEntry>
     598:	88 23       	and	r24, r24
     59a:	09 f4       	brne	.+2      	; 0x59e <_Z18stateVOTED_handlerv+0xa>
     59c:	3d c0       	rjmp	.+122    	; 0x618 <_Z18stateVOTED_handlerv+0x84>
		stateEntry = false;
     59e:	10 92 79 02 	sts	0x0279, r1	; 0x800279 <stateEntry>
		
		voteFrame.can_id = CAN_MSG_VOTE_ID;
     5a2:	81 e1       	ldi	r24, 0x11	; 17
     5a4:	90 e0       	ldi	r25, 0x00	; 0
     5a6:	a0 e0       	ldi	r26, 0x00	; 0
     5a8:	b0 e0       	ldi	r27, 0x00	; 0
     5aa:	80 93 80 02 	sts	0x0280, r24	; 0x800280 <voteFrame>
     5ae:	90 93 81 02 	sts	0x0281, r25	; 0x800281 <voteFrame+0x1>
     5b2:	a0 93 82 02 	sts	0x0282, r26	; 0x800282 <voteFrame+0x2>
     5b6:	b0 93 83 02 	sts	0x0283, r27	; 0x800283 <voteFrame+0x3>
		voteFrame.can_dlc = CAN_MSG_DLC;
     5ba:	82 e0       	ldi	r24, 0x02	; 2
     5bc:	80 93 84 02 	sts	0x0284, r24	; 0x800284 <voteFrame+0x4>
		voteFrame.data[0] = deviceID;
     5c0:	80 91 a0 02 	lds	r24, 0x02A0	; 0x8002a0 <deviceID>
     5c4:	80 93 88 02 	sts	0x0288, r24	; 0x800288 <voteFrame+0x8>
		voteFrame.data[1] = vote;
     5c8:	80 91 7c 02 	lds	r24, 0x027C	; 0x80027c <vote>
     5cc:	80 93 89 02 	sts	0x0289, r24	; 0x800289 <voteFrame+0x9>
		
		mcp2515.sendMessage(&voteFrame);
     5d0:	60 e8       	ldi	r22, 0x80	; 128
     5d2:	72 e0       	ldi	r23, 0x02	; 2
     5d4:	81 ea       	ldi	r24, 0xA1	; 161
     5d6:	92 e0       	ldi	r25, 0x02	; 2
     5d8:	06 d7       	rcall	.+3596   	; 0x13e6 <_ZN7MCP251511sendMessageEPK9can_frame>
		
		lcd.clear();
     5da:	88 ea       	ldi	r24, 0xA8	; 168
     5dc:	92 e0       	ldi	r25, 0x02	; 2
     5de:	0e 94 90 0b 	call	0x1720	; 0x1720 <_ZN13LiquidCrystal5clearEv>
		lcd.setCursor(0,0);
     5e2:	40 e0       	ldi	r20, 0x00	; 0
     5e4:	60 e0       	ldi	r22, 0x00	; 0
     5e6:	88 ea       	ldi	r24, 0xA8	; 168
     5e8:	92 e0       	ldi	r25, 0x02	; 2
     5ea:	0e 94 95 0b 	call	0x172a	; 0x172a <_ZN13LiquidCrystal9setCursorEhh>
		lcd.print("STATE: VOTED");
     5ee:	6e e4       	ldi	r22, 0x4E	; 78
     5f0:	72 e0       	ldi	r23, 0x02	; 2
     5f2:	88 ea       	ldi	r24, 0xA8	; 168
     5f4:	92 e0       	ldi	r25, 0x02	; 2
     5f6:	8f d0       	rcall	.+286    	; 0x716 <_ZN5Print5printEPKc>
		
		lcd.setCursor(0,1);
     5f8:	41 e0       	ldi	r20, 0x01	; 1
     5fa:	60 e0       	ldi	r22, 0x00	; 0
     5fc:	88 ea       	ldi	r24, 0xA8	; 168
     5fe:	92 e0       	ldi	r25, 0x02	; 2
     600:	0e 94 95 0b 	call	0x172a	; 0x172a <_ZN13LiquidCrystal9setCursorEhh>
		lcd.print("SELECTION: ");
     604:	60 e4       	ldi	r22, 0x40	; 64
     606:	72 e0       	ldi	r23, 0x02	; 2
     608:	88 ea       	ldi	r24, 0xA8	; 168
     60a:	92 e0       	ldi	r25, 0x02	; 2
     60c:	84 d0       	rcall	.+264    	; 0x716 <_ZN5Print5printEPKc>
		lcd.print((char)vote);
     60e:	60 91 7c 02 	lds	r22, 0x027C	; 0x80027c <vote>
     612:	88 ea       	ldi	r24, 0xA8	; 168
     614:	92 e0       	ldi	r25, 0x02	; 2
     616:	80 d0       	rcall	.+256    	; 0x718 <_ZN5Print5printEc>
	}
	
	if(mcp2515.readMessage(&responseFrame) == MCP2515::ERROR_OK && responseFrame.can_id == CAN_MSG_RESPONSE_ID){
     618:	60 e9       	ldi	r22, 0x90	; 144
     61a:	72 e0       	ldi	r23, 0x02	; 2
     61c:	81 ea       	ldi	r24, 0xA1	; 161
     61e:	92 e0       	ldi	r25, 0x02	; 2
     620:	d0 d7       	rcall	.+4000   	; 0x15c2 <_ZN7MCP251511readMessageEP9can_frame>
     622:	81 11       	cpse	r24, r1
     624:	13 c0       	rjmp	.+38     	; 0x64c <_Z18stateVOTED_handlerv+0xb8>
     626:	80 91 90 02 	lds	r24, 0x0290	; 0x800290 <responseFrame>
     62a:	90 91 91 02 	lds	r25, 0x0291	; 0x800291 <responseFrame+0x1>
     62e:	a0 91 92 02 	lds	r26, 0x0292	; 0x800292 <responseFrame+0x2>
     632:	b0 91 93 02 	lds	r27, 0x0293	; 0x800293 <responseFrame+0x3>
     636:	40 97       	sbiw	r24, 0x10	; 16
     638:	a1 05       	cpc	r26, r1
     63a:	b1 05       	cpc	r27, r1
     63c:	39 f4       	brne	.+14     	; 0x64c <_Z18stateVOTED_handlerv+0xb8>
		switch(responseFrame.data[1]){
     63e:	80 91 99 02 	lds	r24, 0x0299	; 0x800299 <responseFrame+0x9>
     642:	82 30       	cpi	r24, 0x02	; 2
     644:	19 f4       	brne	.+6      	; 0x64c <_Z18stateVOTED_handlerv+0xb8>
			case RESPONSE_STOP:{
				mainEvent = EVENT_STOP_VOTE;
     646:	83 e0       	ldi	r24, 0x03	; 3
     648:	80 93 7a 02 	sts	0x027A, r24	; 0x80027a <mainEvent>
				
			}
		}
	}
	
	switch(mainEvent){
     64c:	80 91 7a 02 	lds	r24, 0x027A	; 0x80027a <mainEvent>
     650:	83 30       	cpi	r24, 0x03	; 3
     652:	39 f4       	brne	.+14     	; 0x662 <_Z18stateVOTED_handlerv+0xce>
		case EVENT_STOP_VOTE:{
			mainEvent = EVENT_IDLE;
     654:	10 92 7a 02 	sts	0x027A, r1	; 0x80027a <mainEvent>
			stateExit = true;
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	80 93 78 02 	sts	0x0278, r24	; 0x800278 <__data_end>
			
			mainState = STATE_IDLE;
     65e:	10 92 7b 02 	sts	0x027B, r1	; 0x80027b <mainState>
		default:{
			
		}
	}
	
	if(stateExit == true){
     662:	80 91 78 02 	lds	r24, 0x0278	; 0x800278 <__data_end>
     666:	88 23       	and	r24, r24
     668:	31 f0       	breq	.+12     	; 0x676 <_Z18stateVOTED_handlerv+0xe2>
		stateExit = false;
     66a:	10 92 78 02 	sts	0x0278, r1	; 0x800278 <__data_end>
		
		stateEntry = true;
     66e:	81 e0       	ldi	r24, 0x01	; 1
     670:	80 93 79 02 	sts	0x0279, r24	; 0x800279 <stateEntry>
	}
     674:	08 95       	ret
     676:	08 95       	ret

00000678 <initVariant>:
     678:	08 95       	ret

0000067a <main>:
void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
	init();
     67a:	6f d1       	rcall	.+734    	; 0x95a <init>

	initVariant();
     67c:	fd df       	rcall	.-6      	; 0x678 <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
     67e:	47 de       	rcall	.-882    	; 0x30e <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
     680:	c0 e0       	ldi	r28, 0x00	; 0
     682:	d0 e0       	ldi	r29, 0x00	; 0
#endif
	
	setup();
    
	for (;;) {
		loop();
     684:	82 de       	rcall	.-764    	; 0x38a <loop>
     686:	20 97       	sbiw	r28, 0x00	; 0
		if (serialEventRun) serialEventRun();
     688:	e9 f3       	breq	.-6      	; 0x684 <main+0xa>
     68a:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     68e:	fa cf       	rjmp	.-12     	; 0x684 <main+0xa>

00000690 <_ZN5Print17availableForWriteEv>:
     690:	80 e0       	ldi	r24, 0x00	; 0
size_t Print::println(const Printable& x)
{
  size_t n = print(x);
  n += println();
  return n;
}
     692:	90 e0       	ldi	r25, 0x00	; 0
     694:	08 95       	ret

00000696 <_ZN5Print5flushEv>:
     696:	08 95       	ret

00000698 <_ZN5Print5writeEPKhj>:
     698:	cf 92       	push	r12
     69a:	df 92       	push	r13
     69c:	ef 92       	push	r14
     69e:	ff 92       	push	r15
     6a0:	0f 93       	push	r16
     6a2:	1f 93       	push	r17
     6a4:	cf 93       	push	r28
     6a6:	df 93       	push	r29
     6a8:	6c 01       	movw	r12, r24
     6aa:	7a 01       	movw	r14, r20
     6ac:	8b 01       	movw	r16, r22
     6ae:	c0 e0       	ldi	r28, 0x00	; 0
     6b0:	d0 e0       	ldi	r29, 0x00	; 0
     6b2:	ce 15       	cp	r28, r14
     6b4:	df 05       	cpc	r29, r15
     6b6:	81 f0       	breq	.+32     	; 0x6d8 <_ZN5Print5writeEPKhj+0x40>
     6b8:	d8 01       	movw	r26, r16
     6ba:	6d 91       	ld	r22, X+
     6bc:	8d 01       	movw	r16, r26
     6be:	d6 01       	movw	r26, r12
     6c0:	ed 91       	ld	r30, X+
     6c2:	fc 91       	ld	r31, X
     6c4:	01 90       	ld	r0, Z+
     6c6:	f0 81       	ld	r31, Z
     6c8:	e0 2d       	mov	r30, r0
     6ca:	c6 01       	movw	r24, r12
     6cc:	19 95       	eicall
     6ce:	89 2b       	or	r24, r25
     6d0:	11 f0       	breq	.+4      	; 0x6d6 <_ZN5Print5writeEPKhj+0x3e>
     6d2:	21 96       	adiw	r28, 0x01	; 1
     6d4:	ee cf       	rjmp	.-36     	; 0x6b2 <_ZN5Print5writeEPKhj+0x1a>
     6d6:	7e 01       	movw	r14, r28
     6d8:	c7 01       	movw	r24, r14
     6da:	df 91       	pop	r29
     6dc:	cf 91       	pop	r28
     6de:	1f 91       	pop	r17
     6e0:	0f 91       	pop	r16
     6e2:	ff 90       	pop	r15
     6e4:	ef 90       	pop	r14
     6e6:	df 90       	pop	r13
     6e8:	cf 90       	pop	r12
     6ea:	08 95       	ret

000006ec <_ZN5Print5writeEPKc>:
     6ec:	61 15       	cp	r22, r1
     6ee:	71 05       	cpc	r23, r1
     6f0:	79 f0       	breq	.+30     	; 0x710 <_ZN5Print5writeEPKc+0x24>
     6f2:	fb 01       	movw	r30, r22
     6f4:	01 90       	ld	r0, Z+
     6f6:	00 20       	and	r0, r0
     6f8:	e9 f7       	brne	.-6      	; 0x6f4 <_ZN5Print5writeEPKc+0x8>
     6fa:	31 97       	sbiw	r30, 0x01	; 1
     6fc:	af 01       	movw	r20, r30
     6fe:	46 1b       	sub	r20, r22
     700:	57 0b       	sbc	r21, r23
     702:	dc 01       	movw	r26, r24
     704:	ed 91       	ld	r30, X+
     706:	fc 91       	ld	r31, X
     708:	02 80       	ldd	r0, Z+2	; 0x02
     70a:	f3 81       	ldd	r31, Z+3	; 0x03
     70c:	e0 2d       	mov	r30, r0
     70e:	19 94       	eijmp
     710:	80 e0       	ldi	r24, 0x00	; 0
     712:	90 e0       	ldi	r25, 0x00	; 0
     714:	08 95       	ret

00000716 <_ZN5Print5printEPKc>:
     716:	ea cf       	rjmp	.-44     	; 0x6ec <_ZN5Print5writeEPKc>

00000718 <_ZN5Print5printEc>:
     718:	dc 01       	movw	r26, r24
     71a:	ed 91       	ld	r30, X+
     71c:	fc 91       	ld	r31, X
     71e:	01 90       	ld	r0, Z+
     720:	f0 81       	ld	r31, Z
     722:	e0 2d       	mov	r30, r0
     724:	19 94       	eijmp

00000726 <_ZN5Print11printNumberEmh>:

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base)
{
     726:	8f 92       	push	r8
     728:	9f 92       	push	r9
     72a:	af 92       	push	r10
     72c:	bf 92       	push	r11
     72e:	ef 92       	push	r14
     730:	ff 92       	push	r15
     732:	0f 93       	push	r16
     734:	1f 93       	push	r17
     736:	cf 93       	push	r28
     738:	df 93       	push	r29
     73a:	cd b7       	in	r28, 0x3d	; 61
     73c:	de b7       	in	r29, 0x3e	; 62
     73e:	a1 97       	sbiw	r28, 0x21	; 33
     740:	0f b6       	in	r0, 0x3f	; 63
     742:	f8 94       	cli
     744:	de bf       	out	0x3e, r29	; 62
     746:	0f be       	out	0x3f, r0	; 63
     748:	cd bf       	out	0x3d, r28	; 61
     74a:	7c 01       	movw	r14, r24
     74c:	fa 01       	movw	r30, r20
     74e:	cb 01       	movw	r24, r22
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
     750:	19 a2       	std	Y+33, r1	; 0x21

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
     752:	22 30       	cpi	r18, 0x02	; 2
     754:	08 f4       	brcc	.+2      	; 0x758 <_ZN5Print11printNumberEmh+0x32>
     756:	2a e0       	ldi	r18, 0x0A	; 10
     758:	8e 01       	movw	r16, r28
     75a:	0f 5d       	subi	r16, 0xDF	; 223
     75c:	1f 4f       	sbci	r17, 0xFF	; 255

  do {
    char c = n % base;
     75e:	82 2e       	mov	r8, r18
     760:	91 2c       	mov	r9, r1
     762:	a1 2c       	mov	r10, r1
     764:	b1 2c       	mov	r11, r1
     766:	bf 01       	movw	r22, r30
     768:	a5 01       	movw	r20, r10
     76a:	94 01       	movw	r18, r8
     76c:	0e 94 a5 0c 	call	0x194a	; 0x194a <__udivmodsi4>
    n /= base;
     770:	f9 01       	movw	r30, r18
     772:	ca 01       	movw	r24, r20

    *--str = c < 10 ? c + '0' : c + 'A' - 10;
     774:	01 50       	subi	r16, 0x01	; 1
     776:	11 09       	sbc	r17, r1
     778:	6a 30       	cpi	r22, 0x0A	; 10
     77a:	10 f4       	brcc	.+4      	; 0x780 <_ZN5Print11printNumberEmh+0x5a>
     77c:	60 5d       	subi	r22, 0xD0	; 208
     77e:	01 c0       	rjmp	.+2      	; 0x782 <_ZN5Print11printNumberEmh+0x5c>
     780:	69 5c       	subi	r22, 0xC9	; 201
     782:	d8 01       	movw	r26, r16
     784:	6c 93       	st	X, r22
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
     786:	23 2b       	or	r18, r19
     788:	24 2b       	or	r18, r20
     78a:	25 2b       	or	r18, r21
     78c:	61 f7       	brne	.-40     	; 0x766 <_ZN5Print11printNumberEmh+0x40>
    n /= base;

    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
     78e:	b8 01       	movw	r22, r16
     790:	c7 01       	movw	r24, r14
     792:	ac df       	rcall	.-168    	; 0x6ec <_ZN5Print5writeEPKc>
}
     794:	a1 96       	adiw	r28, 0x21	; 33
     796:	0f b6       	in	r0, 0x3f	; 63
     798:	f8 94       	cli
     79a:	de bf       	out	0x3e, r29	; 62
     79c:	0f be       	out	0x3f, r0	; 63
     79e:	cd bf       	out	0x3d, r28	; 61
     7a0:	df 91       	pop	r29
     7a2:	cf 91       	pop	r28
     7a4:	1f 91       	pop	r17
     7a6:	0f 91       	pop	r16
     7a8:	ff 90       	pop	r15
     7aa:	ef 90       	pop	r14
     7ac:	bf 90       	pop	r11
     7ae:	af 90       	pop	r10
     7b0:	9f 90       	pop	r9
     7b2:	8f 90       	pop	r8
     7b4:	08 95       	ret

000007b6 <_ZN5Print5printEmi>:
  }
}

size_t Print::print(unsigned long n, int base)
{
  if (base == 0) return write(n);
     7b6:	21 15       	cp	r18, r1
     7b8:	31 05       	cpc	r19, r1
     7ba:	41 f4       	brne	.+16     	; 0x7cc <_ZN5Print5printEmi+0x16>
     7bc:	dc 01       	movw	r26, r24
     7be:	ed 91       	ld	r30, X+
     7c0:	fc 91       	ld	r31, X
     7c2:	01 90       	ld	r0, Z+
     7c4:	f0 81       	ld	r31, Z
     7c6:	e0 2d       	mov	r30, r0
     7c8:	64 2f       	mov	r22, r20
     7ca:	19 94       	eijmp
  else return printNumber(n, base);
     7cc:	ac cf       	rjmp	.-168    	; 0x726 <_ZN5Print11printNumberEmh>

000007ce <_ZN5Print5printEhi>:
{
  return write(c);
}

size_t Print::print(unsigned char b, int base)
{
     7ce:	9a 01       	movw	r18, r20
  return print((unsigned long) b, base);
     7d0:	46 2f       	mov	r20, r22
     7d2:	50 e0       	ldi	r21, 0x00	; 0
     7d4:	60 e0       	ldi	r22, 0x00	; 0
     7d6:	70 e0       	ldi	r23, 0x00	; 0
     7d8:	ee cf       	rjmp	.-36     	; 0x7b6 <_ZN5Print5printEmi>

000007da <__vector_23>:
#if defined(TIM0_OVF_vect)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
     7da:	1f 92       	push	r1
     7dc:	0f 92       	push	r0
     7de:	0f b6       	in	r0, 0x3f	; 63
     7e0:	0f 92       	push	r0
     7e2:	11 24       	eor	r1, r1
     7e4:	2f 93       	push	r18
     7e6:	3f 93       	push	r19
     7e8:	8f 93       	push	r24
     7ea:	9f 93       	push	r25
     7ec:	af 93       	push	r26
     7ee:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
     7f0:	80 91 c1 02 	lds	r24, 0x02C1	; 0x8002c1 <timer0_millis>
     7f4:	90 91 c2 02 	lds	r25, 0x02C2	; 0x8002c2 <timer0_millis+0x1>
     7f8:	a0 91 c3 02 	lds	r26, 0x02C3	; 0x8002c3 <timer0_millis+0x2>
     7fc:	b0 91 c4 02 	lds	r27, 0x02C4	; 0x8002c4 <timer0_millis+0x3>
	unsigned char f = timer0_fract;
     800:	30 91 c0 02 	lds	r19, 0x02C0	; 0x8002c0 <timer0_fract>

	m += MILLIS_INC;
	f += FRACT_INC;
     804:	23 e0       	ldi	r18, 0x03	; 3
     806:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
     808:	2d 37       	cpi	r18, 0x7D	; 125
     80a:	20 f4       	brcc	.+8      	; 0x814 <__vector_23+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
     80c:	01 96       	adiw	r24, 0x01	; 1
     80e:	a1 1d       	adc	r26, r1
     810:	b1 1d       	adc	r27, r1
     812:	05 c0       	rjmp	.+10     	; 0x81e <__vector_23+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
     814:	26 e8       	ldi	r18, 0x86	; 134
     816:	23 0f       	add	r18, r19
		m += 1;
     818:	02 96       	adiw	r24, 0x02	; 2
     81a:	a1 1d       	adc	r26, r1
     81c:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
     81e:	20 93 c0 02 	sts	0x02C0, r18	; 0x8002c0 <timer0_fract>
	timer0_millis = m;
     822:	80 93 c1 02 	sts	0x02C1, r24	; 0x8002c1 <timer0_millis>
     826:	90 93 c2 02 	sts	0x02C2, r25	; 0x8002c2 <timer0_millis+0x1>
     82a:	a0 93 c3 02 	sts	0x02C3, r26	; 0x8002c3 <timer0_millis+0x2>
     82e:	b0 93 c4 02 	sts	0x02C4, r27	; 0x8002c4 <timer0_millis+0x3>
	timer0_overflow_count++;
     832:	80 91 c5 02 	lds	r24, 0x02C5	; 0x8002c5 <timer0_overflow_count>
     836:	90 91 c6 02 	lds	r25, 0x02C6	; 0x8002c6 <timer0_overflow_count+0x1>
     83a:	a0 91 c7 02 	lds	r26, 0x02C7	; 0x8002c7 <timer0_overflow_count+0x2>
     83e:	b0 91 c8 02 	lds	r27, 0x02C8	; 0x8002c8 <timer0_overflow_count+0x3>
     842:	01 96       	adiw	r24, 0x01	; 1
     844:	a1 1d       	adc	r26, r1
     846:	b1 1d       	adc	r27, r1
     848:	80 93 c5 02 	sts	0x02C5, r24	; 0x8002c5 <timer0_overflow_count>
     84c:	90 93 c6 02 	sts	0x02C6, r25	; 0x8002c6 <timer0_overflow_count+0x1>
     850:	a0 93 c7 02 	sts	0x02C7, r26	; 0x8002c7 <timer0_overflow_count+0x2>
     854:	b0 93 c8 02 	sts	0x02C8, r27	; 0x8002c8 <timer0_overflow_count+0x3>
}
     858:	bf 91       	pop	r27
     85a:	af 91       	pop	r26
     85c:	9f 91       	pop	r25
     85e:	8f 91       	pop	r24
     860:	3f 91       	pop	r19
     862:	2f 91       	pop	r18
     864:	0f 90       	pop	r0
     866:	0f be       	out	0x3f, r0	; 63
     868:	0f 90       	pop	r0
     86a:	1f 90       	pop	r1
     86c:	18 95       	reti

0000086e <millis>:

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
     86e:	2f b7       	in	r18, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
     870:	f8 94       	cli
	m = timer0_millis;
     872:	60 91 c1 02 	lds	r22, 0x02C1	; 0x8002c1 <timer0_millis>
     876:	70 91 c2 02 	lds	r23, 0x02C2	; 0x8002c2 <timer0_millis+0x1>
     87a:	80 91 c3 02 	lds	r24, 0x02C3	; 0x8002c3 <timer0_millis+0x2>
     87e:	90 91 c4 02 	lds	r25, 0x02C4	; 0x8002c4 <timer0_millis+0x3>
	SREG = oldSREG;
     882:	2f bf       	out	0x3f, r18	; 63

	return m;
}
     884:	08 95       	ret

00000886 <micros>:

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
     886:	3f b7       	in	r19, 0x3f	; 63
	
	cli();
     888:	f8 94       	cli
	m = timer0_overflow_count;
     88a:	80 91 c5 02 	lds	r24, 0x02C5	; 0x8002c5 <timer0_overflow_count>
     88e:	90 91 c6 02 	lds	r25, 0x02C6	; 0x8002c6 <timer0_overflow_count+0x1>
     892:	a0 91 c7 02 	lds	r26, 0x02C7	; 0x8002c7 <timer0_overflow_count+0x2>
     896:	b0 91 c8 02 	lds	r27, 0x02C8	; 0x8002c8 <timer0_overflow_count+0x3>
#if defined(TCNT0)
	t = TCNT0;
     89a:	26 b5       	in	r18, 0x26	; 38
#else
	#error TIMER 0 not defined
#endif

#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
     89c:	a8 9b       	sbis	0x15, 0	; 21
     89e:	05 c0       	rjmp	.+10     	; 0x8aa <micros+0x24>
     8a0:	2f 3f       	cpi	r18, 0xFF	; 255
     8a2:	19 f0       	breq	.+6      	; 0x8aa <micros+0x24>
		m++;
     8a4:	01 96       	adiw	r24, 0x01	; 1
     8a6:	a1 1d       	adc	r26, r1
     8a8:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
     8aa:	3f bf       	out	0x3f, r19	; 63
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
     8ac:	ba 2f       	mov	r27, r26
     8ae:	a9 2f       	mov	r26, r25
     8b0:	98 2f       	mov	r25, r24
     8b2:	88 27       	eor	r24, r24
     8b4:	82 0f       	add	r24, r18
     8b6:	91 1d       	adc	r25, r1
     8b8:	a1 1d       	adc	r26, r1
     8ba:	b1 1d       	adc	r27, r1
     8bc:	bc 01       	movw	r22, r24
     8be:	cd 01       	movw	r24, r26
     8c0:	42 e0       	ldi	r20, 0x02	; 2
     8c2:	66 0f       	add	r22, r22
     8c4:	77 1f       	adc	r23, r23
     8c6:	88 1f       	adc	r24, r24
     8c8:	99 1f       	adc	r25, r25
     8ca:	4a 95       	dec	r20
     8cc:	d1 f7       	brne	.-12     	; 0x8c2 <micros+0x3c>
}
     8ce:	08 95       	ret

000008d0 <delay>:

void delay(unsigned long ms)
{
     8d0:	8f 92       	push	r8
     8d2:	9f 92       	push	r9
     8d4:	af 92       	push	r10
     8d6:	bf 92       	push	r11
     8d8:	cf 92       	push	r12
     8da:	df 92       	push	r13
     8dc:	ef 92       	push	r14
     8de:	ff 92       	push	r15
     8e0:	6b 01       	movw	r12, r22
     8e2:	7c 01       	movw	r14, r24
	uint32_t start = micros();
     8e4:	d0 df       	rcall	.-96     	; 0x886 <micros>
     8e6:	4b 01       	movw	r8, r22
     8e8:	5c 01       	movw	r10, r24

	while (ms > 0) {
     8ea:	c1 14       	cp	r12, r1
     8ec:	d1 04       	cpc	r13, r1
     8ee:	e1 04       	cpc	r14, r1
     8f0:	f1 04       	cpc	r15, r1
     8f2:	f9 f0       	breq	.+62     	; 0x932 <delay+0x62>
		yield();
     8f4:	0e 94 91 0c 	call	0x1922	; 0x1922 <yield>
		while ( ms > 0 && (micros() - start) >= 1000) {
     8f8:	c6 df       	rcall	.-116    	; 0x886 <micros>
     8fa:	dc 01       	movw	r26, r24
     8fc:	cb 01       	movw	r24, r22
     8fe:	88 19       	sub	r24, r8
     900:	99 09       	sbc	r25, r9
     902:	aa 09       	sbc	r26, r10
     904:	bb 09       	sbc	r27, r11
     906:	88 3e       	cpi	r24, 0xE8	; 232
     908:	93 40       	sbci	r25, 0x03	; 3
     90a:	a1 05       	cpc	r26, r1
     90c:	b1 05       	cpc	r27, r1
     90e:	68 f3       	brcs	.-38     	; 0x8ea <delay+0x1a>
			ms--;
     910:	21 e0       	ldi	r18, 0x01	; 1
     912:	c2 1a       	sub	r12, r18
     914:	d1 08       	sbc	r13, r1
     916:	e1 08       	sbc	r14, r1
     918:	f1 08       	sbc	r15, r1
			start += 1000;
     91a:	88 ee       	ldi	r24, 0xE8	; 232
     91c:	88 0e       	add	r8, r24
     91e:	83 e0       	ldi	r24, 0x03	; 3
     920:	98 1e       	adc	r9, r24
     922:	a1 1c       	adc	r10, r1
     924:	b1 1c       	adc	r11, r1
{
	uint32_t start = micros();

	while (ms > 0) {
		yield();
		while ( ms > 0 && (micros() - start) >= 1000) {
     926:	c1 14       	cp	r12, r1
     928:	d1 04       	cpc	r13, r1
     92a:	e1 04       	cpc	r14, r1
     92c:	f1 04       	cpc	r15, r1
     92e:	21 f7       	brne	.-56     	; 0x8f8 <delay+0x28>
     930:	dc cf       	rjmp	.-72     	; 0x8ea <delay+0x1a>
			ms--;
			start += 1000;
		}
	}
}
     932:	ff 90       	pop	r15
     934:	ef 90       	pop	r14
     936:	df 90       	pop	r13
     938:	cf 90       	pop	r12
     93a:	bf 90       	pop	r11
     93c:	af 90       	pop	r10
     93e:	9f 90       	pop	r9
     940:	8f 90       	pop	r8
     942:	08 95       	ret

00000944 <delayMicroseconds>:
#elif F_CPU >= 16000000L
	// for the 16 MHz clock on most Arduino boards

	// for a one-microsecond delay, simply return.  the overhead
	// of the function call takes 14 (16) cycles, which is 1us
	if (us <= 1) return; //  = 3 cycles, (4 when true)
     944:	82 30       	cpi	r24, 0x02	; 2
     946:	91 05       	cpc	r25, r1
     948:	38 f0       	brcs	.+14     	; 0x958 <delayMicroseconds+0x14>

	// the following loop takes 1/4 of a microsecond (4 cycles)
	// per iteration, so execute it four times for each microsecond of
	// delay requested.
	us <<= 2; // x4 us, = 4 cycles
     94a:	88 0f       	add	r24, r24
     94c:	99 1f       	adc	r25, r25
     94e:	88 0f       	add	r24, r24
     950:	99 1f       	adc	r25, r25

	// account for the time taken in the preceeding commands.
	// we just burned 19 (21) cycles above, remove 5, (5*4=20)
	// us is at least 8 so we can substract 5
	us -= 5; // = 2 cycles,
     952:	05 97       	sbiw	r24, 0x05	; 5
	

#endif

	// busy wait
	__asm__ __volatile__ (
     954:	01 97       	sbiw	r24, 0x01	; 1
     956:	f1 f7       	brne	.-4      	; 0x954 <delayMicroseconds+0x10>
     958:	08 95       	ret

0000095a <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
     95a:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
     95c:	84 b5       	in	r24, 0x24	; 36
     95e:	82 60       	ori	r24, 0x02	; 2
     960:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
     962:	84 b5       	in	r24, 0x24	; 36
     964:	81 60       	ori	r24, 0x01	; 1
     966:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
     968:	85 b5       	in	r24, 0x25	; 37
     96a:	82 60       	ori	r24, 0x02	; 2
     96c:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
     96e:	85 b5       	in	r24, 0x25	; 37
     970:	81 60       	ori	r24, 0x01	; 1
     972:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
     974:	ee e6       	ldi	r30, 0x6E	; 110
     976:	f0 e0       	ldi	r31, 0x00	; 0
     978:	80 81       	ld	r24, Z
     97a:	81 60       	ori	r24, 0x01	; 1
     97c:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
     97e:	e1 e8       	ldi	r30, 0x81	; 129
     980:	f0 e0       	ldi	r31, 0x00	; 0
     982:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
     984:	80 81       	ld	r24, Z
     986:	82 60       	ori	r24, 0x02	; 2
     988:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
     98a:	80 81       	ld	r24, Z
     98c:	81 60       	ori	r24, 0x01	; 1
     98e:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
     990:	e0 e8       	ldi	r30, 0x80	; 128
     992:	f0 e0       	ldi	r31, 0x00	; 0
     994:	80 81       	ld	r24, Z
     996:	81 60       	ori	r24, 0x01	; 1
     998:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
     99a:	e1 eb       	ldi	r30, 0xB1	; 177
     99c:	f0 e0       	ldi	r31, 0x00	; 0
     99e:	80 81       	ld	r24, Z
     9a0:	84 60       	ori	r24, 0x04	; 4
     9a2:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
     9a4:	e0 eb       	ldi	r30, 0xB0	; 176
     9a6:	f0 e0       	ldi	r31, 0x00	; 0
     9a8:	80 81       	ld	r24, Z
     9aa:	81 60       	ori	r24, 0x01	; 1
     9ac:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
     9ae:	e1 e9       	ldi	r30, 0x91	; 145
     9b0:	f0 e0       	ldi	r31, 0x00	; 0
     9b2:	80 81       	ld	r24, Z
     9b4:	82 60       	ori	r24, 0x02	; 2
     9b6:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
     9b8:	80 81       	ld	r24, Z
     9ba:	81 60       	ori	r24, 0x01	; 1
     9bc:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
     9be:	e0 e9       	ldi	r30, 0x90	; 144
     9c0:	f0 e0       	ldi	r31, 0x00	; 0
     9c2:	80 81       	ld	r24, Z
     9c4:	81 60       	ori	r24, 0x01	; 1
     9c6:	80 83       	st	Z, r24
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
     9c8:	e1 ea       	ldi	r30, 0xA1	; 161
     9ca:	f0 e0       	ldi	r31, 0x00	; 0
     9cc:	80 81       	ld	r24, Z
     9ce:	82 60       	ori	r24, 0x02	; 2
     9d0:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
     9d2:	80 81       	ld	r24, Z
     9d4:	81 60       	ori	r24, 0x01	; 1
     9d6:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
     9d8:	e0 ea       	ldi	r30, 0xA0	; 160
     9da:	f0 e0       	ldi	r31, 0x00	; 0
     9dc:	80 81       	ld	r24, Z
     9de:	81 60       	ori	r24, 0x01	; 1
     9e0:	80 83       	st	Z, r24
#endif
#endif /* end timer4 block for ATMEGA1280/2560 and similar */	

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
     9e2:	e1 e2       	ldi	r30, 0x21	; 33
     9e4:	f1 e0       	ldi	r31, 0x01	; 1
     9e6:	80 81       	ld	r24, Z
     9e8:	82 60       	ori	r24, 0x02	; 2
     9ea:	80 83       	st	Z, r24
	sbi(TCCR5B, CS50);
     9ec:	80 81       	ld	r24, Z
     9ee:	81 60       	ori	r24, 0x01	; 1
     9f0:	80 83       	st	Z, r24
	sbi(TCCR5A, WGM50);		// put timer 5 in 8-bit phase correct pwm mode
     9f2:	e0 e2       	ldi	r30, 0x20	; 32
     9f4:	f1 e0       	ldi	r31, 0x01	; 1
     9f6:	80 81       	ld	r24, Z
     9f8:	81 60       	ori	r24, 0x01	; 1
     9fa:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
     9fc:	ea e7       	ldi	r30, 0x7A	; 122
     9fe:	f0 e0       	ldi	r31, 0x00	; 0
     a00:	80 81       	ld	r24, Z
     a02:	84 60       	ori	r24, 0x04	; 4
     a04:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
     a06:	80 81       	ld	r24, Z
     a08:	82 60       	ori	r24, 0x02	; 2
     a0a:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
     a0c:	80 81       	ld	r24, Z
     a0e:	81 60       	ori	r24, 0x01	; 1
     a10:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
     a12:	80 81       	ld	r24, Z
     a14:	80 68       	ori	r24, 0x80	; 128
     a16:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
     a18:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7c00c1>
     a1c:	08 95       	ret

00000a1e <analogRead>:
#if defined(__AVR_ATmega32U4__)
	if (pin >= 18) pin -= 18; // allow for channel or pin numbers
#endif
	pin = analogPinToChannel(pin);
#elif defined(__AVR_ATmega1280__) || defined(__AVR_ATmega2560__)
	if (pin >= 54) pin -= 54; // allow for channel or pin numbers
     a1e:	86 33       	cpi	r24, 0x36	; 54
     a20:	08 f0       	brcs	.+2      	; 0xa24 <analogRead+0x6>
     a22:	86 53       	subi	r24, 0x36	; 54
#endif

#if defined(ADCSRB) && defined(MUX5)
	// the MUX5 bit of ADCSRB selects whether we're reading from channels
	// 0 to 7 (MUX5 low) or 8 to 15 (MUX5 high).
	ADCSRB = (ADCSRB & ~(1 << MUX5)) | (((pin >> 3) & 0x01) << MUX5);
     a24:	90 91 7b 00 	lds	r25, 0x007B	; 0x80007b <__TEXT_REGION_LENGTH__+0x7c007b>
     a28:	28 2f       	mov	r18, r24
     a2a:	28 70       	andi	r18, 0x08	; 8
     a2c:	97 7f       	andi	r25, 0xF7	; 247
     a2e:	92 2b       	or	r25, r18
     a30:	90 93 7b 00 	sts	0x007B, r25	; 0x80007b <__TEXT_REGION_LENGTH__+0x7c007b>
	// to 0 (the default).
#if defined(ADMUX)
#if defined(__AVR_ATtiny25__) || defined(__AVR_ATtiny45__) || defined(__AVR_ATtiny85__)
	ADMUX = (analog_reference << 4) | (pin & 0x07);
#else
	ADMUX = (analog_reference << 6) | (pin & 0x07);
     a34:	20 91 04 02 	lds	r18, 0x0204	; 0x800204 <analog_reference>
     a38:	90 e4       	ldi	r25, 0x40	; 64
     a3a:	29 9f       	mul	r18, r25
     a3c:	90 01       	movw	r18, r0
     a3e:	11 24       	eor	r1, r1
     a40:	87 70       	andi	r24, 0x07	; 7
     a42:	82 2b       	or	r24, r18
     a44:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7c007c>
	// without a delay, we seem to read from the wrong channel
	//delay(1);

#if defined(ADCSRA) && defined(ADCL)
	// start the conversion
	sbi(ADCSRA, ADSC);
     a48:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7c007a>
     a4c:	80 64       	ori	r24, 0x40	; 64
     a4e:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7c007a>

	// ADSC is cleared when the conversion finishes
	while (bit_is_set(ADCSRA, ADSC));
     a52:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7c007a>
     a56:	86 fd       	sbrc	r24, 6
     a58:	fc cf       	rjmp	.-8      	; 0xa52 <analogRead+0x34>

	// we have to read ADCL first; doing so locks both ADCL
	// and ADCH until ADCH is read.  reading ADCL second would
	// cause the results of each conversion to be discarded,
	// as ADCL and ADCH would be locked when it completed.
	low  = ADCL;
     a5a:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7c0078>
	high = ADCH;
     a5e:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
	low  = 0;
	high = 0;
#endif

	// combine the two bytes
	return (high << 8) | low;
     a62:	90 e0       	ldi	r25, 0x00	; 0
}
     a64:	92 2b       	or	r25, r18
     a66:	08 95       	ret

00000a68 <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
     a68:	90 e0       	ldi	r25, 0x00	; 0
     a6a:	fc 01       	movw	r30, r24
     a6c:	31 97       	sbiw	r30, 0x01	; 1
     a6e:	e2 31       	cpi	r30, 0x12	; 18
     a70:	f1 05       	cpc	r31, r1
     a72:	08 f0       	brcs	.+2      	; 0xa76 <turnOffPWM+0xe>
     a74:	4d c0       	rjmp	.+154    	; 0xb10 <turnOffPWM+0xa8>
     a76:	88 27       	eor	r24, r24
     a78:	ee 58       	subi	r30, 0x8E	; 142
     a7a:	ff 4f       	sbci	r31, 0xFF	; 255
     a7c:	8f 4f       	sbci	r24, 0xFF	; 255
     a7e:	87 c7       	rjmp	.+3854   	; 0x198e <__tablejump2__>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
     a80:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7c0080>
     a84:	8f 77       	andi	r24, 0x7F	; 127
     a86:	03 c0       	rjmp	.+6      	; 0xa8e <turnOffPWM+0x26>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
     a88:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7c0080>
     a8c:	8f 7d       	andi	r24, 0xDF	; 223
     a8e:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7c0080>
     a92:	08 95       	ret
		#endif
		#if defined(TCCR1A) && defined(COM1C1)
		case TIMER1C:   cbi(TCCR1A, COM1C1);    break;
     a94:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7c0080>
     a98:	87 7f       	andi	r24, 0xF7	; 247
     a9a:	f9 cf       	rjmp	.-14     	; 0xa8e <turnOffPWM+0x26>
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
     a9c:	84 b5       	in	r24, 0x24	; 36
     a9e:	8f 77       	andi	r24, 0x7F	; 127
     aa0:	02 c0       	rjmp	.+4      	; 0xaa6 <turnOffPWM+0x3e>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
     aa2:	84 b5       	in	r24, 0x24	; 36
     aa4:	8f 7d       	andi	r24, 0xDF	; 223
     aa6:	84 bd       	out	0x24, r24	; 36
     aa8:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
     aaa:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7c00b0>
     aae:	8f 77       	andi	r24, 0x7F	; 127
     ab0:	03 c0       	rjmp	.+6      	; 0xab8 <turnOffPWM+0x50>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
     ab2:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7c00b0>
     ab6:	8f 7d       	andi	r24, 0xDF	; 223
     ab8:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7c00b0>
     abc:	08 95       	ret
		#endif
		
		#if defined(TCCR3A) && defined(COM3A1)
		case  TIMER3A:  cbi(TCCR3A, COM3A1);    break;
     abe:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
     ac2:	8f 77       	andi	r24, 0x7F	; 127
     ac4:	07 c0       	rjmp	.+14     	; 0xad4 <turnOffPWM+0x6c>
		#endif
		#if defined(TCCR3A) && defined(COM3B1)
		case  TIMER3B:  cbi(TCCR3A, COM3B1);    break;
     ac6:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
     aca:	8f 7d       	andi	r24, 0xDF	; 223
     acc:	03 c0       	rjmp	.+6      	; 0xad4 <turnOffPWM+0x6c>
		#endif
		#if defined(TCCR3A) && defined(COM3C1)
		case  TIMER3C:  cbi(TCCR3A, COM3C1);    break;
     ace:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
     ad2:	87 7f       	andi	r24, 0xF7	; 247
     ad4:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
     ad8:	08 95       	ret
		#endif

		#if defined(TCCR4A) && defined(COM4A1)
		case  TIMER4A:  cbi(TCCR4A, COM4A1);    break;
     ada:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7c00a0>
     ade:	8f 77       	andi	r24, 0x7F	; 127
     ae0:	07 c0       	rjmp	.+14     	; 0xaf0 <turnOffPWM+0x88>
		#endif					
		#if defined(TCCR4A) && defined(COM4B1)
		case  TIMER4B:  cbi(TCCR4A, COM4B1);    break;
     ae2:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7c00a0>
     ae6:	8f 7d       	andi	r24, 0xDF	; 223
     ae8:	03 c0       	rjmp	.+6      	; 0xaf0 <turnOffPWM+0x88>
		#endif
		#if defined(TCCR4A) && defined(COM4C1)
		case  TIMER4C:  cbi(TCCR4A, COM4C1);    break;
     aea:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7c00a0>
     aee:	87 7f       	andi	r24, 0xF7	; 247
     af0:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7c00a0>
     af4:	08 95       	ret
		#if defined(TCCR4C) && defined(COM4D1)
		case TIMER4D:	cbi(TCCR4C, COM4D1);	break;
		#endif			
			
		#if defined(TCCR5A)
		case  TIMER5A:  cbi(TCCR5A, COM5A1);    break;
     af6:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x7c0120>
     afa:	8f 77       	andi	r24, 0x7F	; 127
     afc:	07 c0       	rjmp	.+14     	; 0xb0c <turnOffPWM+0xa4>
		case  TIMER5B:  cbi(TCCR5A, COM5B1);    break;
     afe:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x7c0120>
     b02:	8f 7d       	andi	r24, 0xDF	; 223
     b04:	03 c0       	rjmp	.+6      	; 0xb0c <turnOffPWM+0xa4>
		case  TIMER5C:  cbi(TCCR5A, COM5C1);    break;
     b06:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <__TEXT_REGION_LENGTH__+0x7c0120>
     b0a:	87 7f       	andi	r24, 0xF7	; 247
     b0c:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <__TEXT_REGION_LENGTH__+0x7c0120>
     b10:	08 95       	ret

00000b12 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
     b12:	cf 93       	push	r28
     b14:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
     b16:	90 e0       	ldi	r25, 0x00	; 0
     b18:	fc 01       	movw	r30, r24
     b1a:	ea 55       	subi	r30, 0x5A	; 90
     b1c:	fe 4f       	sbci	r31, 0xFE	; 254
     b1e:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
     b20:	fc 01       	movw	r30, r24
     b22:	e4 51       	subi	r30, 0x14	; 20
     b24:	fe 4f       	sbci	r31, 0xFE	; 254
     b26:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
     b28:	88 23       	and	r24, r24
     b2a:	61 f1       	breq	.+88     	; 0xb84 <pinMode+0x72>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
     b2c:	90 e0       	ldi	r25, 0x00	; 0
     b2e:	88 0f       	add	r24, r24
     b30:	99 1f       	adc	r25, r25
     b32:	fc 01       	movw	r30, r24
     b34:	e4 5b       	subi	r30, 0xB4	; 180
     b36:	fd 4f       	sbci	r31, 0xFD	; 253
     b38:	c5 91       	lpm	r28, Z+
     b3a:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
     b3c:	fc 01       	movw	r30, r24
     b3e:	ee 5c       	subi	r30, 0xCE	; 206
     b40:	fd 4f       	sbci	r31, 0xFD	; 253
     b42:	a5 91       	lpm	r26, Z+
     b44:	b4 91       	lpm	r27, Z

	if (mode == INPUT) { 
     b46:	61 11       	cpse	r22, r1
     b48:	09 c0       	rjmp	.+18     	; 0xb5c <pinMode+0x4a>
		uint8_t oldSREG = SREG;
     b4a:	9f b7       	in	r25, 0x3f	; 63
                cli();
     b4c:	f8 94       	cli
		*reg &= ~bit;
     b4e:	88 81       	ld	r24, Y
     b50:	20 95       	com	r18
     b52:	82 23       	and	r24, r18
     b54:	88 83       	st	Y, r24
		*out &= ~bit;
     b56:	ec 91       	ld	r30, X
     b58:	2e 23       	and	r18, r30
     b5a:	0b c0       	rjmp	.+22     	; 0xb72 <pinMode+0x60>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
     b5c:	62 30       	cpi	r22, 0x02	; 2
     b5e:	61 f4       	brne	.+24     	; 0xb78 <pinMode+0x66>
		uint8_t oldSREG = SREG;
     b60:	9f b7       	in	r25, 0x3f	; 63
                cli();
     b62:	f8 94       	cli
		*reg &= ~bit;
     b64:	88 81       	ld	r24, Y
     b66:	32 2f       	mov	r19, r18
     b68:	30 95       	com	r19
     b6a:	83 23       	and	r24, r19
     b6c:	88 83       	st	Y, r24
		*out |= bit;
     b6e:	ec 91       	ld	r30, X
     b70:	2e 2b       	or	r18, r30
     b72:	2c 93       	st	X, r18
		SREG = oldSREG;
     b74:	9f bf       	out	0x3f, r25	; 63
     b76:	06 c0       	rjmp	.+12     	; 0xb84 <pinMode+0x72>
	} else {
		uint8_t oldSREG = SREG;
     b78:	8f b7       	in	r24, 0x3f	; 63
                cli();
     b7a:	f8 94       	cli
		*reg |= bit;
     b7c:	e8 81       	ld	r30, Y
     b7e:	2e 2b       	or	r18, r30
     b80:	28 83       	st	Y, r18
		SREG = oldSREG;
     b82:	8f bf       	out	0x3f, r24	; 63
	}
}
     b84:	df 91       	pop	r29
     b86:	cf 91       	pop	r28
     b88:	08 95       	ret

00000b8a <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
     b8a:	1f 93       	push	r17
     b8c:	cf 93       	push	r28
     b8e:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
     b90:	28 2f       	mov	r18, r24
     b92:	30 e0       	ldi	r19, 0x00	; 0
     b94:	f9 01       	movw	r30, r18
     b96:	e0 5a       	subi	r30, 0xA0	; 160
     b98:	fe 4f       	sbci	r31, 0xFE	; 254
     b9a:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
     b9c:	f9 01       	movw	r30, r18
     b9e:	ea 55       	subi	r30, 0x5A	; 90
     ba0:	fe 4f       	sbci	r31, 0xFE	; 254
     ba2:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
     ba4:	f9 01       	movw	r30, r18
     ba6:	e4 51       	subi	r30, 0x14	; 20
     ba8:	fe 4f       	sbci	r31, 0xFE	; 254
     baa:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
     bac:	cc 23       	and	r28, r28
     bae:	b9 f0       	breq	.+46     	; 0xbde <digitalWrite+0x54>
     bb0:	16 2f       	mov	r17, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
     bb2:	81 11       	cpse	r24, r1
     bb4:	59 df       	rcall	.-334    	; 0xa68 <turnOffPWM>

	out = portOutputRegister(port);
     bb6:	ec 2f       	mov	r30, r28
     bb8:	f0 e0       	ldi	r31, 0x00	; 0
     bba:	ee 0f       	add	r30, r30
     bbc:	ff 1f       	adc	r31, r31
     bbe:	ee 5c       	subi	r30, 0xCE	; 206
     bc0:	fd 4f       	sbci	r31, 0xFD	; 253
     bc2:	a5 91       	lpm	r26, Z+
     bc4:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
     bc6:	9f b7       	in	r25, 0x3f	; 63
	cli();
     bc8:	f8 94       	cli

	if (val == LOW) {
     bca:	11 11       	cpse	r17, r1
     bcc:	04 c0       	rjmp	.+8      	; 0xbd6 <digitalWrite+0x4c>
		*out &= ~bit;
     bce:	8c 91       	ld	r24, X
     bd0:	d0 95       	com	r29
     bd2:	d8 23       	and	r29, r24
     bd4:	02 c0       	rjmp	.+4      	; 0xbda <digitalWrite+0x50>
	} else {
		*out |= bit;
     bd6:	ec 91       	ld	r30, X
     bd8:	de 2b       	or	r29, r30
     bda:	dc 93       	st	X, r29
	}

	SREG = oldSREG;
     bdc:	9f bf       	out	0x3f, r25	; 63
}
     bde:	df 91       	pop	r29
     be0:	cf 91       	pop	r28
     be2:	1f 91       	pop	r17
     be4:	08 95       	ret

00000be6 <_ZN8SPIClass8transferEh>:
    modifyRegister(MCP_CANCTRL, CANCTRL_CLKEN, CANCTRL_CLKEN);

    /* Turn off CLKOUT for SOF */
    modifyRegister(MCP_CNF3, CNF3_SOF, 0x00);
    return ERROR_OK;
}
     be6:	8e bd       	out	0x2e, r24	; 46
     be8:	00 00       	nop
     bea:	0d b4       	in	r0, 0x2d	; 45
     bec:	07 fe       	sbrs	r0, 7
     bee:	fd cf       	rjmp	.-6      	; 0xbea <_ZN8SPIClass8transferEh+0x4>
     bf0:	8e b5       	in	r24, 0x2e	; 46
     bf2:	08 95       	ret

00000bf4 <_ZN7MCP25158startSPIEv>:
     bf4:	fc 01       	movw	r30, r24
     bf6:	41 81       	ldd	r20, Z+1	; 0x01
     bf8:	52 81       	ldd	r21, Z+2	; 0x02
     bfa:	63 81       	ldd	r22, Z+3	; 0x03
     bfc:	74 81       	ldd	r23, Z+4	; 0x04
     bfe:	80 e0       	ldi	r24, 0x00	; 0
     c00:	92 e1       	ldi	r25, 0x12	; 18
     c02:	aa e7       	ldi	r26, 0x7A	; 122
     c04:	b0 e0       	ldi	r27, 0x00	; 0
     c06:	20 e0       	ldi	r18, 0x00	; 0
     c08:	48 17       	cp	r20, r24
     c0a:	59 07       	cpc	r21, r25
     c0c:	6a 07       	cpc	r22, r26
     c0e:	7b 07       	cpc	r23, r27
     c10:	40 f4       	brcc	.+16     	; 0xc22 <_ZN7MCP25158startSPIEv+0x2e>
     c12:	b6 95       	lsr	r27
     c14:	a7 95       	ror	r26
     c16:	97 95       	ror	r25
     c18:	87 95       	ror	r24
     c1a:	2f 5f       	subi	r18, 0xFF	; 255
     c1c:	26 30       	cpi	r18, 0x06	; 6
     c1e:	a1 f7       	brne	.-24     	; 0xc08 <_ZN7MCP25158startSPIEv+0x14>
     c20:	27 e0       	ldi	r18, 0x07	; 7
     c22:	91 e0       	ldi	r25, 0x01	; 1
     c24:	92 27       	eor	r25, r18
     c26:	29 2f       	mov	r18, r25
     c28:	20 6a       	ori	r18, 0xA0	; 160
     c2a:	26 95       	lsr	r18
     c2c:	91 70       	andi	r25, 0x01	; 1
     c2e:	80 91 cb 02 	lds	r24, 0x02CB	; 0x8002cb <_ZN8SPIClass13interruptModeE>
     c32:	88 23       	and	r24, r24
     c34:	99 f0       	breq	.+38     	; 0xc5c <_ZN7MCP25158startSPIEv+0x68>
     c36:	8f b7       	in	r24, 0x3f	; 63
     c38:	f8 94       	cli
     c3a:	30 91 cb 02 	lds	r19, 0x02CB	; 0x8002cb <_ZN8SPIClass13interruptModeE>
     c3e:	31 30       	cpi	r19, 0x01	; 1
     c40:	59 f4       	brne	.+22     	; 0xc58 <_ZN7MCP25158startSPIEv+0x64>
     c42:	3d b3       	in	r19, 0x1d	; 29
     c44:	30 93 c9 02 	sts	0x02C9, r19	; 0x8002c9 <_ZN8SPIClass13interruptSaveE>
     c48:	4d b3       	in	r20, 0x1d	; 29
     c4a:	30 91 ca 02 	lds	r19, 0x02CA	; 0x8002ca <_ZN8SPIClass13interruptMaskE>
     c4e:	30 95       	com	r19
     c50:	34 23       	and	r19, r20
     c52:	3d bb       	out	0x1d, r19	; 29
     c54:	8f bf       	out	0x3f, r24	; 63
     c56:	02 c0       	rjmp	.+4      	; 0xc5c <_ZN7MCP25158startSPIEv+0x68>
     c58:	80 93 c9 02 	sts	0x02C9, r24	; 0x8002c9 <_ZN8SPIClass13interruptSaveE>
     c5c:	2c bd       	out	0x2c, r18	; 44
     c5e:	9d bd       	out	0x2d, r25	; 45
     c60:	60 e0       	ldi	r22, 0x00	; 0
     c62:	80 81       	ld	r24, Z
     c64:	92 cf       	rjmp	.-220    	; 0xb8a <digitalWrite>

00000c66 <_ZN7MCP25156endSPIEv>:
     c66:	61 e0       	ldi	r22, 0x01	; 1
     c68:	fc 01       	movw	r30, r24
     c6a:	80 81       	ld	r24, Z
     c6c:	8e df       	rcall	.-228    	; 0xb8a <digitalWrite>
     c6e:	80 91 cb 02 	lds	r24, 0x02CB	; 0x8002cb <_ZN8SPIClass13interruptModeE>
     c72:	88 23       	and	r24, r24
     c74:	61 f0       	breq	.+24     	; 0xc8e <_ZN7MCP25156endSPIEv+0x28>
     c76:	9f b7       	in	r25, 0x3f	; 63
     c78:	f8 94       	cli
     c7a:	20 91 cb 02 	lds	r18, 0x02CB	; 0x8002cb <_ZN8SPIClass13interruptModeE>
     c7e:	80 91 c9 02 	lds	r24, 0x02C9	; 0x8002c9 <_ZN8SPIClass13interruptSaveE>
     c82:	21 30       	cpi	r18, 0x01	; 1
     c84:	19 f4       	brne	.+6      	; 0xc8c <_ZN7MCP25156endSPIEv+0x26>
     c86:	8d bb       	out	0x1d, r24	; 29
     c88:	9f bf       	out	0x3f, r25	; 63
     c8a:	08 95       	ret
     c8c:	8f bf       	out	0x3f, r24	; 63
     c8e:	08 95       	ret

00000c90 <_ZN7MCP2515C1EhmP8SPIClass>:
     c90:	8f 92       	push	r8
     c92:	9f 92       	push	r9
     c94:	af 92       	push	r10
     c96:	bf 92       	push	r11
     c98:	ff 92       	push	r15
     c9a:	0f 93       	push	r16
     c9c:	1f 93       	push	r17
     c9e:	cf 93       	push	r28
     ca0:	df 93       	push	r29
     ca2:	ec 01       	movw	r28, r24
     ca4:	f6 2e       	mov	r15, r22
     ca6:	49 01       	movw	r8, r18
     ca8:	5a 01       	movw	r10, r20
     caa:	01 15       	cp	r16, r1
     cac:	11 05       	cpc	r17, r1
     cae:	19 f0       	breq	.+6      	; 0xcb6 <_ZN7MCP2515C1EhmP8SPIClass+0x26>
     cb0:	1e 83       	std	Y+6, r17	; 0x06
     cb2:	0d 83       	std	Y+5, r16	; 0x05
     cb4:	05 c0       	rjmp	.+10     	; 0xcc0 <_ZN7MCP2515C1EhmP8SPIClass+0x30>
     cb6:	8d ec       	ldi	r24, 0xCD	; 205
     cb8:	92 e0       	ldi	r25, 0x02	; 2
     cba:	9e 83       	std	Y+6, r25	; 0x06
     cbc:	8d 83       	std	Y+5, r24	; 0x05
     cbe:	ff d5       	rcall	.+3070   	; 0x18be <_ZN8SPIClass5beginEv>
     cc0:	f8 82       	st	Y, r15
     cc2:	89 82       	std	Y+1, r8	; 0x01
     cc4:	9a 82       	std	Y+2, r9	; 0x02
     cc6:	ab 82       	std	Y+3, r10	; 0x03
     cc8:	bc 82       	std	Y+4, r11	; 0x04
     cca:	61 e0       	ldi	r22, 0x01	; 1
     ccc:	8f 2d       	mov	r24, r15
     cce:	21 df       	rcall	.-446    	; 0xb12 <pinMode>
     cd0:	ce 01       	movw	r24, r28
     cd2:	df 91       	pop	r29
     cd4:	cf 91       	pop	r28
     cd6:	1f 91       	pop	r17
     cd8:	0f 91       	pop	r16
     cda:	ff 90       	pop	r15
     cdc:	bf 90       	pop	r11
     cde:	af 90       	pop	r10
     ce0:	9f 90       	pop	r9
     ce2:	8f 90       	pop	r8
     ce4:	c0 cf       	rjmp	.-128    	; 0xc66 <_ZN7MCP25156endSPIEv>

00000ce6 <_ZN7MCP251512readRegisterENS_8REGISTERE>:
     ce6:	1f 93       	push	r17
     ce8:	cf 93       	push	r28
     cea:	df 93       	push	r29
     cec:	ec 01       	movw	r28, r24
     cee:	16 2f       	mov	r17, r22
     cf0:	81 df       	rcall	.-254    	; 0xbf4 <_ZN7MCP25158startSPIEv>
     cf2:	83 e0       	ldi	r24, 0x03	; 3
     cf4:	78 df       	rcall	.-272    	; 0xbe6 <_ZN8SPIClass8transferEh>
     cf6:	81 2f       	mov	r24, r17
     cf8:	76 df       	rcall	.-276    	; 0xbe6 <_ZN8SPIClass8transferEh>
     cfa:	80 e0       	ldi	r24, 0x00	; 0
     cfc:	74 df       	rcall	.-280    	; 0xbe6 <_ZN8SPIClass8transferEh>
     cfe:	18 2f       	mov	r17, r24
     d00:	ce 01       	movw	r24, r28
     d02:	b1 df       	rcall	.-158    	; 0xc66 <_ZN7MCP25156endSPIEv>
     d04:	81 2f       	mov	r24, r17
     d06:	df 91       	pop	r29
     d08:	cf 91       	pop	r28
     d0a:	1f 91       	pop	r17
     d0c:	08 95       	ret

00000d0e <_ZN7MCP251513readRegistersENS_8REGISTEREPhh>:
     d0e:	df 92       	push	r13
     d10:	ef 92       	push	r14
     d12:	ff 92       	push	r15
     d14:	0f 93       	push	r16
     d16:	1f 93       	push	r17
     d18:	cf 93       	push	r28
     d1a:	df 93       	push	r29
     d1c:	8c 01       	movw	r16, r24
     d1e:	c6 2f       	mov	r28, r22
     d20:	d4 2e       	mov	r13, r20
     d22:	e5 2e       	mov	r14, r21
     d24:	f2 2e       	mov	r15, r18
     d26:	66 df       	rcall	.-308    	; 0xbf4 <_ZN7MCP25158startSPIEv>
     d28:	83 e0       	ldi	r24, 0x03	; 3
     d2a:	5d df       	rcall	.-326    	; 0xbe6 <_ZN8SPIClass8transferEh>
     d2c:	8c 2f       	mov	r24, r28
     d2e:	5b df       	rcall	.-330    	; 0xbe6 <_ZN8SPIClass8transferEh>
     d30:	cd 2d       	mov	r28, r13
     d32:	de 2d       	mov	r29, r14
     d34:	ce 01       	movw	r24, r28
     d36:	8f 0d       	add	r24, r15
     d38:	91 1d       	adc	r25, r1
     d3a:	7c 01       	movw	r14, r24
     d3c:	ce 15       	cp	r28, r14
     d3e:	df 05       	cpc	r29, r15
     d40:	21 f0       	breq	.+8      	; 0xd4a <_ZN7MCP251513readRegistersENS_8REGISTEREPhh+0x3c>
     d42:	80 e0       	ldi	r24, 0x00	; 0
     d44:	50 df       	rcall	.-352    	; 0xbe6 <_ZN8SPIClass8transferEh>
     d46:	89 93       	st	Y+, r24
     d48:	f9 cf       	rjmp	.-14     	; 0xd3c <_ZN7MCP251513readRegistersENS_8REGISTEREPhh+0x2e>
     d4a:	c8 01       	movw	r24, r16
     d4c:	df 91       	pop	r29
     d4e:	cf 91       	pop	r28
     d50:	1f 91       	pop	r17
     d52:	0f 91       	pop	r16
     d54:	ff 90       	pop	r15
     d56:	ef 90       	pop	r14
     d58:	df 90       	pop	r13
     d5a:	85 cf       	rjmp	.-246    	; 0xc66 <_ZN7MCP25156endSPIEv>

00000d5c <_ZN7MCP251511setRegisterENS_8REGISTEREh>:
     d5c:	0f 93       	push	r16
     d5e:	1f 93       	push	r17
     d60:	cf 93       	push	r28
     d62:	df 93       	push	r29
     d64:	ec 01       	movw	r28, r24
     d66:	06 2f       	mov	r16, r22
     d68:	14 2f       	mov	r17, r20
     d6a:	44 df       	rcall	.-376    	; 0xbf4 <_ZN7MCP25158startSPIEv>
     d6c:	82 e0       	ldi	r24, 0x02	; 2
     d6e:	3b df       	rcall	.-394    	; 0xbe6 <_ZN8SPIClass8transferEh>
     d70:	80 2f       	mov	r24, r16
     d72:	39 df       	rcall	.-398    	; 0xbe6 <_ZN8SPIClass8transferEh>
     d74:	81 2f       	mov	r24, r17
     d76:	37 df       	rcall	.-402    	; 0xbe6 <_ZN8SPIClass8transferEh>
     d78:	ce 01       	movw	r24, r28
     d7a:	df 91       	pop	r29
     d7c:	cf 91       	pop	r28
     d7e:	1f 91       	pop	r17
     d80:	0f 91       	pop	r16
     d82:	71 cf       	rjmp	.-286    	; 0xc66 <_ZN7MCP25156endSPIEv>

00000d84 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>:
     d84:	df 92       	push	r13
     d86:	ef 92       	push	r14
     d88:	ff 92       	push	r15
     d8a:	0f 93       	push	r16
     d8c:	1f 93       	push	r17
     d8e:	cf 93       	push	r28
     d90:	df 93       	push	r29
     d92:	8c 01       	movw	r16, r24
     d94:	c6 2f       	mov	r28, r22
     d96:	d4 2e       	mov	r13, r20
     d98:	e5 2e       	mov	r14, r21
     d9a:	f2 2e       	mov	r15, r18
     d9c:	2b df       	rcall	.-426    	; 0xbf4 <_ZN7MCP25158startSPIEv>
     d9e:	82 e0       	ldi	r24, 0x02	; 2
     da0:	22 df       	rcall	.-444    	; 0xbe6 <_ZN8SPIClass8transferEh>
     da2:	8c 2f       	mov	r24, r28
     da4:	20 df       	rcall	.-448    	; 0xbe6 <_ZN8SPIClass8transferEh>
     da6:	cd 2d       	mov	r28, r13
     da8:	de 2d       	mov	r29, r14
     daa:	ce 01       	movw	r24, r28
     dac:	8f 0d       	add	r24, r15
     dae:	91 1d       	adc	r25, r1
     db0:	7c 01       	movw	r14, r24
     db2:	ce 15       	cp	r28, r14
     db4:	df 05       	cpc	r29, r15
     db6:	19 f0       	breq	.+6      	; 0xdbe <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh+0x3a>
     db8:	89 91       	ld	r24, Y+
     dba:	15 df       	rcall	.-470    	; 0xbe6 <_ZN8SPIClass8transferEh>
     dbc:	fa cf       	rjmp	.-12     	; 0xdb2 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh+0x2e>
     dbe:	c8 01       	movw	r24, r16
     dc0:	df 91       	pop	r29
     dc2:	cf 91       	pop	r28
     dc4:	1f 91       	pop	r17
     dc6:	0f 91       	pop	r16
     dc8:	ff 90       	pop	r15
     dca:	ef 90       	pop	r14
     dcc:	df 90       	pop	r13
     dce:	4b cf       	rjmp	.-362    	; 0xc66 <_ZN7MCP25156endSPIEv>

00000dd0 <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>:
     dd0:	ff 92       	push	r15
     dd2:	0f 93       	push	r16
     dd4:	1f 93       	push	r17
     dd6:	cf 93       	push	r28
     dd8:	df 93       	push	r29
     dda:	ec 01       	movw	r28, r24
     ddc:	f6 2e       	mov	r15, r22
     dde:	04 2f       	mov	r16, r20
     de0:	12 2f       	mov	r17, r18
     de2:	08 df       	rcall	.-496    	; 0xbf4 <_ZN7MCP25158startSPIEv>
     de4:	85 e0       	ldi	r24, 0x05	; 5
     de6:	ff de       	rcall	.-514    	; 0xbe6 <_ZN8SPIClass8transferEh>
     de8:	8f 2d       	mov	r24, r15
     dea:	fd de       	rcall	.-518    	; 0xbe6 <_ZN8SPIClass8transferEh>
     dec:	80 2f       	mov	r24, r16
     dee:	fb de       	rcall	.-522    	; 0xbe6 <_ZN8SPIClass8transferEh>
     df0:	81 2f       	mov	r24, r17
     df2:	f9 de       	rcall	.-526    	; 0xbe6 <_ZN8SPIClass8transferEh>
     df4:	ce 01       	movw	r24, r28
     df6:	df 91       	pop	r29
     df8:	cf 91       	pop	r28
     dfa:	1f 91       	pop	r17
     dfc:	0f 91       	pop	r16
     dfe:	ff 90       	pop	r15
     e00:	32 cf       	rjmp	.-412    	; 0xc66 <_ZN7MCP25156endSPIEv>

00000e02 <_ZN7MCP25159getStatusEv>:
     e02:	1f 93       	push	r17
     e04:	cf 93       	push	r28
     e06:	df 93       	push	r29
     e08:	ec 01       	movw	r28, r24
     e0a:	f4 de       	rcall	.-536    	; 0xbf4 <_ZN7MCP25158startSPIEv>
     e0c:	80 ea       	ldi	r24, 0xA0	; 160
     e0e:	eb de       	rcall	.-554    	; 0xbe6 <_ZN8SPIClass8transferEh>
     e10:	80 e0       	ldi	r24, 0x00	; 0
     e12:	e9 de       	rcall	.-558    	; 0xbe6 <_ZN8SPIClass8transferEh>
     e14:	18 2f       	mov	r17, r24
     e16:	ce 01       	movw	r24, r28
     e18:	26 df       	rcall	.-436    	; 0xc66 <_ZN7MCP25156endSPIEv>
     e1a:	81 2f       	mov	r24, r17
     e1c:	df 91       	pop	r29
     e1e:	cf 91       	pop	r28
     e20:	1f 91       	pop	r17
     e22:	08 95       	ret

00000e24 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE>:
     e24:	cf 92       	push	r12
     e26:	df 92       	push	r13
     e28:	ef 92       	push	r14
     e2a:	ff 92       	push	r15
     e2c:	1f 93       	push	r17
     e2e:	cf 93       	push	r28
     e30:	df 93       	push	r29
     e32:	ec 01       	movw	r28, r24
     e34:	16 2f       	mov	r17, r22
     e36:	26 2f       	mov	r18, r22
     e38:	40 ee       	ldi	r20, 0xE0	; 224
     e3a:	6f e0       	ldi	r22, 0x0F	; 15
     e3c:	c9 df       	rcall	.-110    	; 0xdd0 <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>
     e3e:	17 dd       	rcall	.-1490   	; 0x86e <millis>
     e40:	6b 01       	movw	r12, r22
     e42:	7c 01       	movw	r14, r24
     e44:	2a e0       	ldi	r18, 0x0A	; 10
     e46:	c2 0e       	add	r12, r18
     e48:	d1 1c       	adc	r13, r1
     e4a:	e1 1c       	adc	r14, r1
     e4c:	f1 1c       	adc	r15, r1
     e4e:	0f dd       	rcall	.-1506   	; 0x86e <millis>
     e50:	6c 15       	cp	r22, r12
     e52:	7d 05       	cpc	r23, r13
     e54:	8e 05       	cpc	r24, r14
     e56:	9f 05       	cpc	r25, r15
     e58:	40 f4       	brcc	.+16     	; 0xe6a <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x46>
     e5a:	6e e0       	ldi	r22, 0x0E	; 14
     e5c:	ce 01       	movw	r24, r28
     e5e:	43 df       	rcall	.-378    	; 0xce6 <_ZN7MCP251512readRegisterENS_8REGISTERE>
     e60:	80 7e       	andi	r24, 0xE0	; 224
     e62:	18 13       	cpse	r17, r24
     e64:	f4 cf       	rjmp	.-24     	; 0xe4e <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x2a>
     e66:	81 e0       	ldi	r24, 0x01	; 1
     e68:	01 c0       	rjmp	.+2      	; 0xe6c <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE+0x48>
     e6a:	80 e0       	ldi	r24, 0x00	; 0
     e6c:	91 e0       	ldi	r25, 0x01	; 1
     e6e:	89 27       	eor	r24, r25
     e70:	df 91       	pop	r29
     e72:	cf 91       	pop	r28
     e74:	1f 91       	pop	r17
     e76:	ff 90       	pop	r15
     e78:	ef 90       	pop	r14
     e7a:	df 90       	pop	r13
     e7c:	cf 90       	pop	r12
     e7e:	08 95       	ret

00000e80 <_ZN7MCP251513setConfigModeEv>:
     e80:	60 e8       	ldi	r22, 0x80	; 128
     e82:	d0 cf       	rjmp	.-96     	; 0xe24 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE>

00000e84 <_ZN7MCP251513setNormalModeEv>:
     e84:	60 e0       	ldi	r22, 0x00	; 0
     e86:	ce cf       	rjmp	.-100    	; 0xe24 <_ZN7MCP25157setModeENS_18CANCTRL_REQOP_MODEE>

00000e88 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK>:
     e88:	0f 93       	push	r16
     e8a:	1f 93       	push	r17
     e8c:	cf 93       	push	r28
     e8e:	df 93       	push	r29
     e90:	8c 01       	movw	r16, r24
     e92:	c6 2f       	mov	r28, r22
     e94:	d4 2f       	mov	r29, r20
     e96:	f4 df       	rcall	.-24     	; 0xe80 <_ZN7MCP251513setConfigModeEv>
     e98:	81 11       	cpse	r24, r1
     e9a:	ba c0       	rjmp	.+372    	; 0x1010 <__EEPROM_REGION_LENGTH__+0x10>
     e9c:	d1 30       	cpi	r29, 0x01	; 1
     e9e:	b1 f1       	breq	.+108    	; 0xf0c <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x84>
     ea0:	08 f4       	brcc	.+2      	; 0xea4 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x1c>
     ea2:	69 c0       	rjmp	.+210    	; 0xf76 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0xee>
     ea4:	d2 30       	cpi	r29, 0x02	; 2
     ea6:	09 f0       	breq	.+2      	; 0xeaa <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x22>
     ea8:	96 c0       	rjmp	.+300    	; 0xfd6 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x14e>
     eaa:	8c 2f       	mov	r24, r28
     eac:	90 e0       	ldi	r25, 0x00	; 0
     eae:	80 31       	cpi	r24, 0x10	; 16
     eb0:	91 05       	cpc	r25, r1
     eb2:	08 f0       	brcs	.+2      	; 0xeb6 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x2e>
     eb4:	90 c0       	rjmp	.+288    	; 0xfd6 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x14e>
     eb6:	fc 01       	movw	r30, r24
     eb8:	88 27       	eor	r24, r24
     eba:	ec 57       	subi	r30, 0x7C	; 124
     ebc:	ff 4f       	sbci	r31, 0xFF	; 255
     ebe:	8f 4f       	sbci	r24, 0xFF	; 255
     ec0:	66 c5       	rjmp	.+2764   	; 0x198e <__tablejump2__>
     ec2:	c7 e8       	ldi	r28, 0x87	; 135
     ec4:	df eb       	ldi	r29, 0xBF	; 191
     ec6:	33 c0       	rjmp	.+102    	; 0xf2e <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0xa6>
     ec8:	c4 e8       	ldi	r28, 0x84	; 132
     eca:	d4 ea       	ldi	r29, 0xA4	; 164
     ecc:	8c c0       	rjmp	.+280    	; 0xfe6 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15e>
     ece:	c5 e8       	ldi	r28, 0x85	; 133
     ed0:	d2 ee       	ldi	r29, 0xE2	; 226
     ed2:	47 e4       	ldi	r20, 0x47	; 71
     ed4:	91 c0       	rjmp	.+290    	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     ed6:	c7 e8       	ldi	r28, 0x87	; 135
     ed8:	df eb       	ldi	r29, 0xBF	; 191
     eda:	6c c0       	rjmp	.+216    	; 0xfb4 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x12c>
     edc:	c6 e8       	ldi	r28, 0x86	; 134
     ede:	d4 eb       	ldi	r29, 0xB4	; 180
     ee0:	69 c0       	rjmp	.+210    	; 0xfb4 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x12c>
     ee2:	c7 e8       	ldi	r28, 0x87	; 135
     ee4:	df eb       	ldi	r29, 0xBF	; 191
     ee6:	6a c0       	rjmp	.+212    	; 0xfbc <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x134>
     ee8:	c6 e8       	ldi	r28, 0x86	; 134
     eea:	d4 eb       	ldi	r29, 0xB4	; 180
     eec:	67 c0       	rjmp	.+206    	; 0xfbc <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x134>
     eee:	c5 e8       	ldi	r28, 0x85	; 133
     ef0:	d1 eb       	ldi	r29, 0xB1	; 177
     ef2:	64 c0       	rjmp	.+200    	; 0xfbc <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x134>
     ef4:	c6 e8       	ldi	r28, 0x86	; 134
     ef6:	d4 eb       	ldi	r29, 0xB4	; 180
     ef8:	69 c0       	rjmp	.+210    	; 0xfcc <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x144>
     efa:	c5 e8       	ldi	r28, 0x85	; 133
     efc:	d1 eb       	ldi	r29, 0xB1	; 177
     efe:	66 c0       	rjmp	.+204    	; 0xfcc <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x144>
     f00:	c2 e8       	ldi	r28, 0x82	; 130
     f02:	d0 e9       	ldi	r29, 0x90	; 144
     f04:	63 c0       	rjmp	.+198    	; 0xfcc <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x144>
     f06:	c0 e8       	ldi	r28, 0x80	; 128
     f08:	d0 e8       	ldi	r29, 0x80	; 128
     f0a:	60 c0       	rjmp	.+192    	; 0xfcc <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x144>
     f0c:	8c 2f       	mov	r24, r28
     f0e:	90 e0       	ldi	r25, 0x00	; 0
     f10:	80 31       	cpi	r24, 0x10	; 16
     f12:	91 05       	cpc	r25, r1
     f14:	08 f0       	brcs	.+2      	; 0xf18 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x90>
     f16:	5f c0       	rjmp	.+190    	; 0xfd6 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x14e>
     f18:	fc 01       	movw	r30, r24
     f1a:	88 27       	eor	r24, r24
     f1c:	ec 56       	subi	r30, 0x6C	; 108
     f1e:	ff 4f       	sbci	r31, 0xFF	; 255
     f20:	8f 4f       	sbci	r24, 0xFF	; 255
     f22:	35 c5       	rjmp	.+2666   	; 0x198e <__tablejump2__>
     f24:	c7 e8       	ldi	r28, 0x87	; 135
     f26:	df ef       	ldi	r29, 0xFF	; 255
     f28:	5a c0       	rjmp	.+180    	; 0xfde <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x156>
     f2a:	c7 e8       	ldi	r28, 0x87	; 135
     f2c:	df ef       	ldi	r29, 0xFF	; 255
     f2e:	4f e0       	ldi	r20, 0x0F	; 15
     f30:	63 c0       	rjmp	.+198    	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     f32:	c5 e8       	ldi	r28, 0x85	; 133
     f34:	d1 ef       	ldi	r29, 0xF1	; 241
     f36:	4e e4       	ldi	r20, 0x4E	; 78
     f38:	5f c0       	rjmp	.+190    	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     f3a:	c7 e8       	ldi	r28, 0x87	; 135
     f3c:	df ef       	ldi	r29, 0xFF	; 255
     f3e:	53 c0       	rjmp	.+166    	; 0xfe6 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15e>
     f40:	c7 e8       	ldi	r28, 0x87	; 135
     f42:	da ef       	ldi	r29, 0xFA	; 250
     f44:	50 c0       	rjmp	.+160    	; 0xfe6 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x15e>
     f46:	c7 e8       	ldi	r28, 0x87	; 135
     f48:	df ef       	ldi	r29, 0xFF	; 255
     f4a:	34 c0       	rjmp	.+104    	; 0xfb4 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x12c>
     f4c:	c7 e0       	ldi	r28, 0x07	; 7
     f4e:	de eb       	ldi	r29, 0xBE	; 190
     f50:	31 c0       	rjmp	.+98     	; 0xfb4 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x12c>
     f52:	c7 e0       	ldi	r28, 0x07	; 7
     f54:	dd ea       	ldi	r29, 0xAD	; 173
     f56:	2e c0       	rjmp	.+92     	; 0xfb4 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x12c>
     f58:	c6 e8       	ldi	r28, 0x86	; 134
     f5a:	d0 ef       	ldi	r29, 0xF0	; 240
     f5c:	2b c0       	rjmp	.+86     	; 0xfb4 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x12c>
     f5e:	c7 e8       	ldi	r28, 0x87	; 135
     f60:	da ef       	ldi	r29, 0xFA	; 250
     f62:	2c c0       	rjmp	.+88     	; 0xfbc <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x134>
     f64:	c5 e8       	ldi	r28, 0x85	; 133
     f66:	d1 ef       	ldi	r29, 0xF1	; 241
     f68:	2d c0       	rjmp	.+90     	; 0xfc4 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x13c>
     f6a:	c6 e8       	ldi	r28, 0x86	; 134
     f6c:	d0 ef       	ldi	r29, 0xF0	; 240
     f6e:	2e c0       	rjmp	.+92     	; 0xfcc <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x144>
     f70:	c2 e8       	ldi	r28, 0x82	; 130
     f72:	d0 ed       	ldi	r29, 0xD0	; 208
     f74:	2b c0       	rjmp	.+86     	; 0xfcc <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x144>
     f76:	8c 2f       	mov	r24, r28
     f78:	90 e0       	ldi	r25, 0x00	; 0
     f7a:	fc 01       	movw	r30, r24
     f7c:	34 97       	sbiw	r30, 0x04	; 4
     f7e:	ec 30       	cpi	r30, 0x0C	; 12
     f80:	f1 05       	cpc	r31, r1
     f82:	48 f5       	brcc	.+82     	; 0xfd6 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x14e>
     f84:	88 27       	eor	r24, r24
     f86:	ec 55       	subi	r30, 0x5C	; 92
     f88:	ff 4f       	sbci	r31, 0xFF	; 255
     f8a:	8f 4f       	sbci	r24, 0xFF	; 255
     f8c:	00 c5       	rjmp	.+2560   	; 0x198e <__tablejump2__>
     f8e:	c7 e8       	ldi	r28, 0x87	; 135
     f90:	df ef       	ldi	r29, 0xFF	; 255
     f92:	02 c0       	rjmp	.+4      	; 0xf98 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x110>
     f94:	c7 e8       	ldi	r28, 0x87	; 135
     f96:	da ef       	ldi	r29, 0xFA	; 250
     f98:	49 e0       	ldi	r20, 0x09	; 9
     f9a:	2e c0       	rjmp	.+92     	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     f9c:	c7 e8       	ldi	r28, 0x87	; 135
     f9e:	df ef       	ldi	r29, 0xFF	; 255
     fa0:	02 c0       	rjmp	.+4      	; 0xfa6 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x11e>
     fa2:	c7 e8       	ldi	r28, 0x87	; 135
     fa4:	de ef       	ldi	r29, 0xFE	; 254
     fa6:	44 e0       	ldi	r20, 0x04	; 4
     fa8:	27 c0       	rjmp	.+78     	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     faa:	c7 e8       	ldi	r28, 0x87	; 135
     fac:	da ef       	ldi	r29, 0xFA	; 250
     fae:	fb cf       	rjmp	.-10     	; 0xfa6 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x11e>
     fb0:	c7 e8       	ldi	r28, 0x87	; 135
     fb2:	da ef       	ldi	r29, 0xFA	; 250
     fb4:	43 e0       	ldi	r20, 0x03	; 3
     fb6:	20 c0       	rjmp	.+64     	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     fb8:	c7 e8       	ldi	r28, 0x87	; 135
     fba:	df ef       	ldi	r29, 0xFF	; 255
     fbc:	41 e0       	ldi	r20, 0x01	; 1
     fbe:	1c c0       	rjmp	.+56     	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     fc0:	c6 e8       	ldi	r28, 0x86	; 134
     fc2:	db ef       	ldi	r29, 0xFB	; 251
     fc4:	41 e4       	ldi	r20, 0x41	; 65
     fc6:	18 c0       	rjmp	.+48     	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     fc8:	c7 e8       	ldi	r28, 0x87	; 135
     fca:	da ef       	ldi	r29, 0xFA	; 250
     fcc:	40 e0       	ldi	r20, 0x00	; 0
     fce:	14 c0       	rjmp	.+40     	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     fd0:	c2 e8       	ldi	r28, 0x82	; 130
     fd2:	d9 ed       	ldi	r29, 0xD9	; 217
     fd4:	fb cf       	rjmp	.-10     	; 0xfcc <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x144>
     fd6:	81 e0       	ldi	r24, 0x01	; 1
     fd8:	1b c0       	rjmp	.+54     	; 0x1010 <__EEPROM_REGION_LENGTH__+0x10>
     fda:	c7 e8       	ldi	r28, 0x87	; 135
     fdc:	df eb       	ldi	r29, 0xBF	; 191
     fde:	4f e1       	ldi	r20, 0x1F	; 31
     fe0:	0b c0       	rjmp	.+22     	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     fe2:	c7 e8       	ldi	r28, 0x87	; 135
     fe4:	df eb       	ldi	r29, 0xBF	; 191
     fe6:	47 e0       	ldi	r20, 0x07	; 7
     fe8:	07 c0       	rjmp	.+14     	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     fea:	c7 e8       	ldi	r28, 0x87	; 135
     fec:	df ef       	ldi	r29, 0xFF	; 255
     fee:	4f e3       	ldi	r20, 0x3F	; 63
     ff0:	03 c0       	rjmp	.+6      	; 0xff8 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK+0x170>
     ff2:	c7 e8       	ldi	r28, 0x87	; 135
     ff4:	df ef       	ldi	r29, 0xFF	; 255
     ff6:	4b e0       	ldi	r20, 0x0B	; 11
     ff8:	6a e2       	ldi	r22, 0x2A	; 42
     ffa:	c8 01       	movw	r24, r16
     ffc:	af de       	rcall	.-674    	; 0xd5c <_ZN7MCP251511setRegisterENS_8REGISTEREh>
     ffe:	4d 2f       	mov	r20, r29
    1000:	69 e2       	ldi	r22, 0x29	; 41
    1002:	c8 01       	movw	r24, r16
    1004:	ab de       	rcall	.-682    	; 0xd5c <_ZN7MCP251511setRegisterENS_8REGISTEREh>
    1006:	4c 2f       	mov	r20, r28
    1008:	68 e2       	ldi	r22, 0x28	; 40
    100a:	c8 01       	movw	r24, r16
    100c:	a7 de       	rcall	.-690    	; 0xd5c <_ZN7MCP251511setRegisterENS_8REGISTEREh>
    100e:	80 e0       	ldi	r24, 0x00	; 0
    1010:	df 91       	pop	r29
    1012:	cf 91       	pop	r28
    1014:	1f 91       	pop	r17
    1016:	0f 91       	pop	r16
    1018:	08 95       	ret

0000101a <_ZN7MCP251510setBitrateE9CAN_SPEED>:
    101a:	41 e0       	ldi	r20, 0x01	; 1
    101c:	35 cf       	rjmp	.-406    	; 0xe88 <_ZN7MCP251510setBitrateE9CAN_SPEED9CAN_CLOCK>

0000101e <_ZN7MCP25159prepareIdEPhbm>:

void MCP2515::prepareId(uint8_t *buffer, const bool ext, const uint32_t id)
{
    101e:	0f 93       	push	r16
    1020:	1f 93       	push	r17
    1022:	fb 01       	movw	r30, r22
    uint16_t canid = (uint16_t)(id & 0x0FFFF);

    if (ext) {
    1024:	44 23       	and	r20, r20
    1026:	b1 f0       	breq	.+44     	; 0x1054 <_ZN7MCP25159prepareIdEPhbm+0x36>
        buffer[MCP_EID0] = (uint8_t) (canid & 0xFF);
    1028:	03 83       	std	Z+3, r16	; 0x03
        buffer[MCP_EID8] = (uint8_t) (canid >> 8);
    102a:	12 83       	std	Z+2, r17	; 0x02
        canid = (uint16_t)(id >> 16);
    102c:	89 01       	movw	r16, r18
    102e:	22 27       	eor	r18, r18
    1030:	33 27       	eor	r19, r19
        buffer[MCP_SIDL] = (uint8_t) (canid & 0x03);
        buffer[MCP_SIDL] += (uint8_t) ((canid & 0x1C) << 3);
        buffer[MCP_SIDL] |= TXB_EXIDE_MASK;
    1032:	90 2f       	mov	r25, r16
    1034:	9c 71       	andi	r25, 0x1C	; 28
    1036:	80 2f       	mov	r24, r16
    1038:	83 70       	andi	r24, 0x03	; 3
    103a:	48 e0       	ldi	r20, 0x08	; 8
    103c:	94 9f       	mul	r25, r20
    103e:	80 0d       	add	r24, r0
    1040:	11 24       	eor	r1, r1
    1042:	88 60       	ori	r24, 0x08	; 8
    1044:	81 83       	std	Z+1, r24	; 0x01
        buffer[MCP_SIDH] = (uint8_t) (canid >> 5);
    1046:	55 e0       	ldi	r21, 0x05	; 5
    1048:	16 95       	lsr	r17
    104a:	07 95       	ror	r16
    104c:	5a 95       	dec	r21
    104e:	e1 f7       	brne	.-8      	; 0x1048 <_ZN7MCP25159prepareIdEPhbm+0x2a>
    1050:	00 83       	st	Z, r16
    1052:	0d c0       	rjmp	.+26     	; 0x106e <_ZN7MCP25159prepareIdEPhbm+0x50>
    } else {
        buffer[MCP_SIDH] = (uint8_t) (canid >> 3);
    1054:	c8 01       	movw	r24, r16
    1056:	23 e0       	ldi	r18, 0x03	; 3
    1058:	96 95       	lsr	r25
    105a:	87 95       	ror	r24
    105c:	2a 95       	dec	r18
    105e:	e1 f7       	brne	.-8      	; 0x1058 <_ZN7MCP25159prepareIdEPhbm+0x3a>
    1060:	80 83       	st	Z, r24
        buffer[MCP_SIDL] = (uint8_t) ((canid & 0x07 ) << 5);
    1062:	02 95       	swap	r16
    1064:	00 0f       	add	r16, r16
    1066:	00 7e       	andi	r16, 0xE0	; 224
    1068:	01 83       	std	Z+1, r16	; 0x01
        buffer[MCP_EID0] = 0;
    106a:	13 82       	std	Z+3, r1	; 0x03
        buffer[MCP_EID8] = 0;
    106c:	12 82       	std	Z+2, r1	; 0x02
    }
}
    106e:	1f 91       	pop	r17
    1070:	0f 91       	pop	r16
    1072:	08 95       	ret

00001074 <_ZN7MCP251513setFilterMaskENS_4MASKEbm>:

MCP2515::ERROR MCP2515::setFilterMask(const MASK mask, const bool ext, const uint32_t ulData)
{
    1074:	8f 92       	push	r8
    1076:	9f 92       	push	r9
    1078:	af 92       	push	r10
    107a:	bf 92       	push	r11
    107c:	cf 92       	push	r12
    107e:	df 92       	push	r13
    1080:	ef 92       	push	r14
    1082:	ff 92       	push	r15
    1084:	0f 93       	push	r16
    1086:	1f 93       	push	r17
    1088:	cf 93       	push	r28
    108a:	df 93       	push	r29
    108c:	00 d0       	rcall	.+0      	; 0x108e <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x1a>
    108e:	1f 92       	push	r1
    1090:	cd b7       	in	r28, 0x3d	; 61
    1092:	de b7       	in	r29, 0x3e	; 62
    1094:	7c 01       	movw	r14, r24
    1096:	d6 2e       	mov	r13, r22
    1098:	c4 2e       	mov	r12, r20
    109a:	48 01       	movw	r8, r16
    109c:	59 01       	movw	r10, r18
    ERROR res = setConfigMode();
    109e:	f0 de       	rcall	.-544    	; 0xe80 <_ZN7MCP251513setConfigModeEv>
    if (res != ERROR_OK) {
    10a0:	81 11       	cpse	r24, r1
    10a2:	19 c0       	rjmp	.+50     	; 0x10d6 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x62>
        return res;
    }
    
    uint8_t tbufdata[4];
    prepareId(tbufdata, ext, ulData);
    10a4:	95 01       	movw	r18, r10
    10a6:	84 01       	movw	r16, r8
    10a8:	4c 2d       	mov	r20, r12
    10aa:	be 01       	movw	r22, r28
    10ac:	6f 5f       	subi	r22, 0xFF	; 255
    10ae:	7f 4f       	sbci	r23, 0xFF	; 255
    10b0:	c7 01       	movw	r24, r14
    10b2:	b5 df       	rcall	.-150    	; 0x101e <_ZN7MCP25159prepareIdEPhbm>

    REGISTER reg;
    switch (mask) {
    10b4:	dd 20       	and	r13, r13
    10b6:	29 f0       	breq	.+10     	; 0x10c2 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x4e>
    10b8:	81 e0       	ldi	r24, 0x01	; 1
    10ba:	d8 12       	cpse	r13, r24
    10bc:	0b c0       	rjmp	.+22     	; 0x10d4 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x60>
        case MASK0: reg = MCP_RXM0SIDH; break;
        case MASK1: reg = MCP_RXM1SIDH; break;
    10be:	64 e2       	ldi	r22, 0x24	; 36
    10c0:	01 c0       	rjmp	.+2      	; 0x10c4 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x50>
    uint8_t tbufdata[4];
    prepareId(tbufdata, ext, ulData);

    REGISTER reg;
    switch (mask) {
        case MASK0: reg = MCP_RXM0SIDH; break;
    10c2:	60 e2       	ldi	r22, 0x20	; 32
        case MASK1: reg = MCP_RXM1SIDH; break;
        default:
            return ERROR_FAIL;
    }

    setRegisters(reg, tbufdata, 4);
    10c4:	24 e0       	ldi	r18, 0x04	; 4
    10c6:	ae 01       	movw	r20, r28
    10c8:	4f 5f       	subi	r20, 0xFF	; 255
    10ca:	5f 4f       	sbci	r21, 0xFF	; 255
    10cc:	c7 01       	movw	r24, r14
    10ce:	5a de       	rcall	.-844    	; 0xd84 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>
    
    return ERROR_OK;
    10d0:	80 e0       	ldi	r24, 0x00	; 0
    10d2:	01 c0       	rjmp	.+2      	; 0x10d6 <_ZN7MCP251513setFilterMaskENS_4MASKEbm+0x62>
    REGISTER reg;
    switch (mask) {
        case MASK0: reg = MCP_RXM0SIDH; break;
        case MASK1: reg = MCP_RXM1SIDH; break;
        default:
            return ERROR_FAIL;
    10d4:	81 e0       	ldi	r24, 0x01	; 1
    }

    setRegisters(reg, tbufdata, 4);
    
    return ERROR_OK;
}
    10d6:	0f 90       	pop	r0
    10d8:	0f 90       	pop	r0
    10da:	0f 90       	pop	r0
    10dc:	0f 90       	pop	r0
    10de:	df 91       	pop	r29
    10e0:	cf 91       	pop	r28
    10e2:	1f 91       	pop	r17
    10e4:	0f 91       	pop	r16
    10e6:	ff 90       	pop	r15
    10e8:	ef 90       	pop	r14
    10ea:	df 90       	pop	r13
    10ec:	cf 90       	pop	r12
    10ee:	bf 90       	pop	r11
    10f0:	af 90       	pop	r10
    10f2:	9f 90       	pop	r9
    10f4:	8f 90       	pop	r8
    10f6:	08 95       	ret

000010f8 <_ZN7MCP25159setFilterENS_3RXFEbm>:

MCP2515::ERROR MCP2515::setFilter(const RXF num, const bool ext, const uint32_t ulData)
{
    10f8:	8f 92       	push	r8
    10fa:	9f 92       	push	r9
    10fc:	af 92       	push	r10
    10fe:	bf 92       	push	r11
    1100:	cf 92       	push	r12
    1102:	df 92       	push	r13
    1104:	ef 92       	push	r14
    1106:	ff 92       	push	r15
    1108:	0f 93       	push	r16
    110a:	1f 93       	push	r17
    110c:	cf 93       	push	r28
    110e:	df 93       	push	r29
    1110:	00 d0       	rcall	.+0      	; 0x1112 <_ZN7MCP25159setFilterENS_3RXFEbm+0x1a>
    1112:	1f 92       	push	r1
    1114:	cd b7       	in	r28, 0x3d	; 61
    1116:	de b7       	in	r29, 0x3e	; 62
    1118:	6c 01       	movw	r12, r24
    111a:	f6 2e       	mov	r15, r22
    111c:	e4 2e       	mov	r14, r20
    111e:	48 01       	movw	r8, r16
    1120:	59 01       	movw	r10, r18
    ERROR res = setConfigMode();
    1122:	ae de       	rcall	.-676    	; 0xe80 <_ZN7MCP251513setConfigModeEv>
    if (res != ERROR_OK) {
    1124:	81 11       	cpse	r24, r1
    1126:	34 c0       	rjmp	.+104    	; 0x1190 <_ZN7MCP25159setFilterENS_3RXFEbm+0x98>
        return res;
    }

    REGISTER reg;

    switch (num) {
    1128:	82 e0       	ldi	r24, 0x02	; 2
    112a:	f8 16       	cp	r15, r24
    112c:	a9 f0       	breq	.+42     	; 0x1158 <_ZN7MCP25159setFilterENS_3RXFEbm+0x60>
    112e:	8f 15       	cp	r24, r15
    1130:	40 f0       	brcs	.+16     	; 0x1142 <_ZN7MCP25159setFilterENS_3RXFEbm+0x4a>
    1132:	ff 20       	and	r15, r15
    1134:	d1 f0       	breq	.+52     	; 0x116a <_ZN7MCP25159setFilterENS_3RXFEbm+0x72>
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	f8 12       	cpse	r15, r24
    113a:	29 c0       	rjmp	.+82     	; 0x118e <_ZN7MCP25159setFilterENS_3RXFEbm+0x96>
        case RXF0: reg = MCP_RXF0SIDH; break;
        case RXF1: reg = MCP_RXF1SIDH; break;
    113c:	44 e0       	ldi	r20, 0x04	; 4
    113e:	f4 2e       	mov	r15, r20
    1140:	15 c0       	rjmp	.+42     	; 0x116c <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        return res;
    }

    REGISTER reg;

    switch (num) {
    1142:	84 e0       	ldi	r24, 0x04	; 4
    1144:	f8 16       	cp	r15, r24
    1146:	71 f0       	breq	.+28     	; 0x1164 <_ZN7MCP25159setFilterENS_3RXFEbm+0x6c>
    1148:	f8 16       	cp	r15, r24
    114a:	48 f0       	brcs	.+18     	; 0x115e <_ZN7MCP25159setFilterENS_3RXFEbm+0x66>
    114c:	85 e0       	ldi	r24, 0x05	; 5
    114e:	f8 12       	cpse	r15, r24
    1150:	1e c0       	rjmp	.+60     	; 0x118e <_ZN7MCP25159setFilterENS_3RXFEbm+0x96>
        case RXF0: reg = MCP_RXF0SIDH; break;
        case RXF1: reg = MCP_RXF1SIDH; break;
        case RXF2: reg = MCP_RXF2SIDH; break;
        case RXF3: reg = MCP_RXF3SIDH; break;
        case RXF4: reg = MCP_RXF4SIDH; break;
        case RXF5: reg = MCP_RXF5SIDH; break;
    1152:	88 e1       	ldi	r24, 0x18	; 24
    1154:	f8 2e       	mov	r15, r24
    1156:	0a c0       	rjmp	.+20     	; 0x116c <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
    REGISTER reg;

    switch (num) {
        case RXF0: reg = MCP_RXF0SIDH; break;
        case RXF1: reg = MCP_RXF1SIDH; break;
        case RXF2: reg = MCP_RXF2SIDH; break;
    1158:	38 e0       	ldi	r19, 0x08	; 8
    115a:	f3 2e       	mov	r15, r19
    115c:	07 c0       	rjmp	.+14     	; 0x116c <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF3: reg = MCP_RXF3SIDH; break;
    115e:	20 e1       	ldi	r18, 0x10	; 16
    1160:	f2 2e       	mov	r15, r18
    1162:	04 c0       	rjmp	.+8      	; 0x116c <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
        case RXF4: reg = MCP_RXF4SIDH; break;
    1164:	94 e1       	ldi	r25, 0x14	; 20
    1166:	f9 2e       	mov	r15, r25
    1168:	01 c0       	rjmp	.+2      	; 0x116c <_ZN7MCP25159setFilterENS_3RXFEbm+0x74>
    }

    REGISTER reg;

    switch (num) {
        case RXF0: reg = MCP_RXF0SIDH; break;
    116a:	f1 2c       	mov	r15, r1
        default:
            return ERROR_FAIL;
    }

    uint8_t tbufdata[4];
    prepareId(tbufdata, ext, ulData);
    116c:	95 01       	movw	r18, r10
    116e:	84 01       	movw	r16, r8
    1170:	4e 2d       	mov	r20, r14
    1172:	be 01       	movw	r22, r28
    1174:	6f 5f       	subi	r22, 0xFF	; 255
    1176:	7f 4f       	sbci	r23, 0xFF	; 255
    1178:	c6 01       	movw	r24, r12
    117a:	51 df       	rcall	.-350    	; 0x101e <_ZN7MCP25159prepareIdEPhbm>
    setRegisters(reg, tbufdata, 4);
    117c:	24 e0       	ldi	r18, 0x04	; 4
    117e:	ae 01       	movw	r20, r28
    1180:	4f 5f       	subi	r20, 0xFF	; 255
    1182:	5f 4f       	sbci	r21, 0xFF	; 255
    1184:	6f 2d       	mov	r22, r15
    1186:	c6 01       	movw	r24, r12
    1188:	fd dd       	rcall	.-1030   	; 0xd84 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>

    return ERROR_OK;
    118a:	80 e0       	ldi	r24, 0x00	; 0
    118c:	01 c0       	rjmp	.+2      	; 0x1190 <_ZN7MCP25159setFilterENS_3RXFEbm+0x98>
        case RXF2: reg = MCP_RXF2SIDH; break;
        case RXF3: reg = MCP_RXF3SIDH; break;
        case RXF4: reg = MCP_RXF4SIDH; break;
        case RXF5: reg = MCP_RXF5SIDH; break;
        default:
            return ERROR_FAIL;
    118e:	81 e0       	ldi	r24, 0x01	; 1
    uint8_t tbufdata[4];
    prepareId(tbufdata, ext, ulData);
    setRegisters(reg, tbufdata, 4);

    return ERROR_OK;
}
    1190:	0f 90       	pop	r0
    1192:	0f 90       	pop	r0
    1194:	0f 90       	pop	r0
    1196:	0f 90       	pop	r0
    1198:	df 91       	pop	r29
    119a:	cf 91       	pop	r28
    119c:	1f 91       	pop	r17
    119e:	0f 91       	pop	r16
    11a0:	ff 90       	pop	r15
    11a2:	ef 90       	pop	r14
    11a4:	df 90       	pop	r13
    11a6:	cf 90       	pop	r12
    11a8:	bf 90       	pop	r11
    11aa:	af 90       	pop	r10
    11ac:	9f 90       	pop	r9
    11ae:	8f 90       	pop	r8
    11b0:	08 95       	ret

000011b2 <_ZN7MCP25155resetEv>:
    digitalWrite(SPICS, HIGH);
    SPIn->endTransaction();
}

MCP2515::ERROR MCP2515::reset(void)
{
    11b2:	af 92       	push	r10
    11b4:	bf 92       	push	r11
    11b6:	cf 92       	push	r12
    11b8:	df 92       	push	r13
    11ba:	ef 92       	push	r14
    11bc:	ff 92       	push	r15
    11be:	0f 93       	push	r16
    11c0:	1f 93       	push	r17
    11c2:	cf 93       	push	r28
    11c4:	df 93       	push	r29
    11c6:	cd b7       	in	r28, 0x3d	; 61
    11c8:	de b7       	in	r29, 0x3e	; 62
    11ca:	64 97       	sbiw	r28, 0x14	; 20
    11cc:	0f b6       	in	r0, 0x3f	; 63
    11ce:	f8 94       	cli
    11d0:	de bf       	out	0x3e, r29	; 62
    11d2:	0f be       	out	0x3f, r0	; 63
    11d4:	cd bf       	out	0x3d, r28	; 61
    11d6:	7c 01       	movw	r14, r24
    startSPI();
    11d8:	0d dd       	rcall	.-1510   	; 0xbf4 <_ZN7MCP25158startSPIEv>
    SPIn->transfer(INSTRUCTION_RESET);
    11da:	80 ec       	ldi	r24, 0xC0	; 192
    11dc:	04 dd       	rcall	.-1528   	; 0xbe6 <_ZN8SPIClass8transferEh>
    endSPI();
    11de:	c7 01       	movw	r24, r14
    11e0:	42 dd       	rcall	.-1404   	; 0xc66 <_ZN7MCP25156endSPIEv>
    11e2:	6a e0       	ldi	r22, 0x0A	; 10

    delay(10);
    11e4:	70 e0       	ldi	r23, 0x00	; 0
    11e6:	80 e0       	ldi	r24, 0x00	; 0
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	72 db       	rcall	.-2332   	; 0x8d0 <delay>
    11ec:	8e 01       	movw	r16, r28

    uint8_t zeros[14];
    memset(zeros, 0, sizeof(zeros));
    11ee:	0f 5f       	subi	r16, 0xFF	; 255
    11f0:	1f 4f       	sbci	r17, 0xFF	; 255
    11f2:	8e e0       	ldi	r24, 0x0E	; 14
    11f4:	f8 01       	movw	r30, r16
    11f6:	11 92       	st	Z+, r1
    11f8:	8a 95       	dec	r24
    11fa:	e9 f7       	brne	.-6      	; 0x11f6 <_ZN7MCP25155resetEv+0x44>
    11fc:	2e e0       	ldi	r18, 0x0E	; 14
    setRegisters(MCP_TXB0CTRL, zeros, 14);
    11fe:	a8 01       	movw	r20, r16
    1200:	60 e3       	ldi	r22, 0x30	; 48
    1202:	c7 01       	movw	r24, r14
    1204:	bf dd       	rcall	.-1154   	; 0xd84 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>
    1206:	2e e0       	ldi	r18, 0x0E	; 14
    setRegisters(MCP_TXB1CTRL, zeros, 14);
    1208:	a8 01       	movw	r20, r16
    120a:	60 e4       	ldi	r22, 0x40	; 64
    120c:	c7 01       	movw	r24, r14
    120e:	ba dd       	rcall	.-1164   	; 0xd84 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>
    1210:	2e e0       	ldi	r18, 0x0E	; 14
    setRegisters(MCP_TXB2CTRL, zeros, 14);
    1212:	a8 01       	movw	r20, r16
    1214:	60 e5       	ldi	r22, 0x50	; 80
    1216:	c7 01       	movw	r24, r14
    1218:	b5 dd       	rcall	.-1174   	; 0xd84 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>
    121a:	40 e0       	ldi	r20, 0x00	; 0

    setRegister(MCP_RXB0CTRL, 0);
    121c:	60 e6       	ldi	r22, 0x60	; 96
    121e:	c7 01       	movw	r24, r14
    1220:	9d dd       	rcall	.-1222   	; 0xd5c <_ZN7MCP251511setRegisterENS_8REGISTEREh>
    1222:	40 e0       	ldi	r20, 0x00	; 0
    setRegister(MCP_RXB1CTRL, 0);
    1224:	60 e7       	ldi	r22, 0x70	; 112
    1226:	c7 01       	movw	r24, r14
    1228:	99 dd       	rcall	.-1230   	; 0xd5c <_ZN7MCP251511setRegisterENS_8REGISTEREh>
    122a:	43 ea       	ldi	r20, 0xA3	; 163

    setRegister(MCP_CANINTE, CANINTF_RX0IF | CANINTF_RX1IF | CANINTF_ERRIF | CANINTF_MERRF);
    122c:	6b e2       	ldi	r22, 0x2B	; 43
    122e:	c7 01       	movw	r24, r14
    1230:	95 dd       	rcall	.-1238   	; 0xd5c <_ZN7MCP251511setRegisterENS_8REGISTEREh>
    1232:	24 e0       	ldi	r18, 0x04	; 4

    // receives all valid messages using either Standard or Extended Identifiers that
    // meet filter criteria. RXF0 is applied for RXB0, RXF1 is applied for RXB1
    modifyRegister(MCP_RXB0CTRL,
                   RXBnCTRL_RXM_MASK | RXB0CTRL_BUKT | RXB0CTRL_FILHIT_MASK,
                   RXBnCTRL_RXM_STDEXT | RXB0CTRL_BUKT | RXB0CTRL_FILHIT);
    1234:	47 e6       	ldi	r20, 0x67	; 103
    1236:	60 e6       	ldi	r22, 0x60	; 96
    1238:	c7 01       	movw	r24, r14
    123a:	ca dd       	rcall	.-1132   	; 0xdd0 <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>
    123c:	21 e0       	ldi	r18, 0x01	; 1
    123e:	47 e6       	ldi	r20, 0x67	; 103
    modifyRegister(MCP_RXB1CTRL,
                   RXBnCTRL_RXM_MASK | RXB1CTRL_FILHIT_MASK,
                   RXBnCTRL_RXM_STDEXT | RXB1CTRL_FILHIT);
    1240:	60 e7       	ldi	r22, 0x70	; 112
    1242:	c7 01       	movw	r24, r14
    1244:	c5 dd       	rcall	.-1142   	; 0xdd0 <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>
    1246:	86 e0       	ldi	r24, 0x06	; 6
    1248:	e5 e0       	ldi	r30, 0x05	; 5
    124a:	f2 e0       	ldi	r31, 0x02	; 2

    // clear filters and masks
    // do not filter any standard frames for RXF0 used by RXB0
    // do not filter any extended frames for RXF1 used by RXB1
    RXF filters[] = {RXF0, RXF1, RXF2, RXF3, RXF4, RXF5};
    124c:	de 01       	movw	r26, r28
    124e:	1f 96       	adiw	r26, 0x0f	; 15
    1250:	01 90       	ld	r0, Z+
    1252:	0d 92       	st	X+, r0
    1254:	8a 95       	dec	r24
    1256:	e1 f7       	brne	.-8      	; 0x1250 <_ZN7MCP25155resetEv+0x9e>
    1258:	5e 01       	movw	r10, r28
    125a:	ff e0       	ldi	r31, 0x0F	; 15
    125c:	af 0e       	add	r10, r31
    125e:	b1 1c       	adc	r11, r1
    1260:	c1 2c       	mov	r12, r1
    1262:	d1 2c       	mov	r13, r1
    1264:	f5 01       	movw	r30, r10
    for (int i=0; i<6; i++) {
    1266:	61 91       	ld	r22, Z+
    1268:	5f 01       	movw	r10, r30
        bool ext = (i == 1);
        ERROR result = setFilter(filters[i], ext, 0);
    126a:	41 e0       	ldi	r20, 0x01	; 1
    126c:	f1 e0       	ldi	r31, 0x01	; 1
    126e:	cf 16       	cp	r12, r31
    1270:	d1 04       	cpc	r13, r1
    1272:	09 f0       	breq	.+2      	; 0x1276 <_ZN7MCP25155resetEv+0xc4>
    1274:	40 e0       	ldi	r20, 0x00	; 0
    1276:	00 e0       	ldi	r16, 0x00	; 0
    1278:	10 e0       	ldi	r17, 0x00	; 0
    127a:	98 01       	movw	r18, r16
    127c:	c7 01       	movw	r24, r14
    127e:	3c df       	rcall	.-392    	; 0x10f8 <_ZN7MCP25159setFilterENS_3RXFEbm>
    1280:	81 11       	cpse	r24, r1
    1282:	17 c0       	rjmp	.+46     	; 0x12b2 <_ZN7MCP25155resetEv+0x100>
    1284:	8f ef       	ldi	r24, 0xFF	; 255
        if (result != ERROR_OK) {
    1286:	c8 1a       	sub	r12, r24
    1288:	d8 0a       	sbc	r13, r24

    // clear filters and masks
    // do not filter any standard frames for RXF0 used by RXB0
    // do not filter any extended frames for RXF1 used by RXB1
    RXF filters[] = {RXF0, RXF1, RXF2, RXF3, RXF4, RXF5};
    for (int i=0; i<6; i++) {
    128a:	e6 e0       	ldi	r30, 0x06	; 6
    128c:	ce 16       	cp	r12, r30
    128e:	d1 04       	cpc	r13, r1
    1290:	49 f7       	brne	.-46     	; 0x1264 <_ZN7MCP25155resetEv+0xb2>
    1292:	00 e0       	ldi	r16, 0x00	; 0
    1294:	10 e0       	ldi	r17, 0x00	; 0
        }
    }

    MASK masks[] = {MASK0, MASK1};
    for (int i=0; i<2; i++) {
        ERROR result = setFilterMask(masks[i], true, 0);
    1296:	98 01       	movw	r18, r16
    1298:	41 e0       	ldi	r20, 0x01	; 1
    129a:	60 e0       	ldi	r22, 0x00	; 0
    129c:	c7 01       	movw	r24, r14
    129e:	ea de       	rcall	.-556    	; 0x1074 <_ZN7MCP251513setFilterMaskENS_4MASKEbm>
    12a0:	81 11       	cpse	r24, r1
    12a2:	07 c0       	rjmp	.+14     	; 0x12b2 <_ZN7MCP25155resetEv+0x100>
        if (result != ERROR_OK) {
    12a4:	00 e0       	ldi	r16, 0x00	; 0
    12a6:	10 e0       	ldi	r17, 0x00	; 0
        }
    }

    MASK masks[] = {MASK0, MASK1};
    for (int i=0; i<2; i++) {
        ERROR result = setFilterMask(masks[i], true, 0);
    12a8:	98 01       	movw	r18, r16
    12aa:	41 e0       	ldi	r20, 0x01	; 1
    12ac:	61 e0       	ldi	r22, 0x01	; 1
    12ae:	c7 01       	movw	r24, r14
    12b0:	e1 de       	rcall	.-574    	; 0x1074 <_ZN7MCP251513setFilterMaskENS_4MASKEbm>
    12b2:	64 96       	adiw	r28, 0x14	; 20
    12b4:	0f b6       	in	r0, 0x3f	; 63
    12b6:	f8 94       	cli
            return result;
        }
    }

    return ERROR_OK;
}
    12b8:	de bf       	out	0x3e, r29	; 62
    12ba:	0f be       	out	0x3f, r0	; 63
    12bc:	cd bf       	out	0x3d, r28	; 61
    12be:	df 91       	pop	r29
    12c0:	cf 91       	pop	r28
    12c2:	1f 91       	pop	r17
    12c4:	0f 91       	pop	r16
    12c6:	ff 90       	pop	r15
    12c8:	ef 90       	pop	r14
    12ca:	df 90       	pop	r13
    12cc:	cf 90       	pop	r12
    12ce:	bf 90       	pop	r11
    12d0:	af 90       	pop	r10
    12d2:	08 95       	ret

000012d4 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame>:
    12d4:	4f 92       	push	r4
    12d6:	5f 92       	push	r5
    12d8:	6f 92       	push	r6

    return ERROR_OK;
}

MCP2515::ERROR MCP2515::sendMessage(const TXBn txbn, const struct can_frame *frame)
{
    12da:	7f 92       	push	r7
    12dc:	af 92       	push	r10
    12de:	bf 92       	push	r11
    12e0:	cf 92       	push	r12
    12e2:	df 92       	push	r13
    12e4:	ef 92       	push	r14
    12e6:	ff 92       	push	r15
    12e8:	0f 93       	push	r16
    12ea:	1f 93       	push	r17
    12ec:	cf 93       	push	r28
    12ee:	df 93       	push	r29
    12f0:	cd b7       	in	r28, 0x3d	; 61
    12f2:	de b7       	in	r29, 0x3e	; 62
    12f4:	2d 97       	sbiw	r28, 0x0d	; 13
    12f6:	0f b6       	in	r0, 0x3f	; 63
    12f8:	f8 94       	cli
    12fa:	de bf       	out	0x3e, r29	; 62
    12fc:	0f be       	out	0x3f, r0	; 63
    12fe:	cd bf       	out	0x3d, r28	; 61
    1300:	5c 01       	movw	r10, r24
    1302:	fa 01       	movw	r30, r20
    if (frame->can_dlc > CAN_MAX_DLEN) {
    1304:	24 81       	ldd	r18, Z+4	; 0x04
    1306:	29 30       	cpi	r18, 0x09	; 9
    1308:	08 f0       	brcs	.+2      	; 0x130c <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0x38>
    130a:	57 c0       	rjmp	.+174    	; 0x13ba <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0xe6>
        return ERROR_FAILTX;
    }

    const struct TXBn_REGS *txbuf = &TXB[txbn];
    130c:	e6 2e       	mov	r14, r22
    130e:	f1 2c       	mov	r15, r1

    uint8_t data[13];

    bool ext = (frame->can_id & CAN_EFF_FLAG);
    1310:	80 81       	ld	r24, Z
    1312:	91 81       	ldd	r25, Z+1	; 0x01
    1314:	a2 81       	ldd	r26, Z+2	; 0x02
    1316:	b3 81       	ldd	r27, Z+3	; 0x03
    1318:	ac 01       	movw	r20, r24
    131a:	bd 01       	movw	r22, r26
    131c:	44 27       	eor	r20, r20
    131e:	77 fd       	sbrc	r23, 7
    1320:	43 95       	inc	r20
    1322:	55 27       	eor	r21, r21
    1324:	66 27       	eor	r22, r22
    1326:	77 27       	eor	r23, r23
    bool rtr = (frame->can_id & CAN_RTR_FLAG);
    1328:	2c 01       	movw	r4, r24
    132a:	3d 01       	movw	r6, r26
    132c:	44 24       	eor	r4, r4
    132e:	55 24       	eor	r5, r5
    1330:	66 24       	eor	r6, r6
    1332:	20 e4       	ldi	r18, 0x40	; 64
    1334:	72 22       	and	r7, r18
    uint32_t id = (frame->can_id & (ext ? CAN_EFF_MASK : CAN_SFF_MASK));
    1336:	b7 fd       	sbrc	r27, 7
    1338:	05 c0       	rjmp	.+10     	; 0x1344 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0x70>
    133a:	0f ef       	ldi	r16, 0xFF	; 255
    133c:	17 e0       	ldi	r17, 0x07	; 7
    133e:	20 e0       	ldi	r18, 0x00	; 0
    1340:	30 e0       	ldi	r19, 0x00	; 0
    1342:	04 c0       	rjmp	.+8      	; 0x134c <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0x78>
    1344:	0f ef       	ldi	r16, 0xFF	; 255
    1346:	1f ef       	ldi	r17, 0xFF	; 255
    1348:	2f ef       	ldi	r18, 0xFF	; 255
    134a:	3f e1       	ldi	r19, 0x1F	; 31
    134c:	6f 01       	movw	r12, r30

    prepareId(data, ext, id);
    134e:	08 23       	and	r16, r24
    1350:	19 23       	and	r17, r25
    1352:	2a 23       	and	r18, r26
    1354:	3b 23       	and	r19, r27
    1356:	be 01       	movw	r22, r28
    1358:	6f 5f       	subi	r22, 0xFF	; 255
    135a:	7f 4f       	sbci	r23, 0xFF	; 255
    135c:	c5 01       	movw	r24, r10
    135e:	5f de       	rcall	.-834    	; 0x101e <_ZN7MCP25159prepareIdEPhbm>
    1360:	f6 01       	movw	r30, r12
    1362:	14 81       	ldd	r17, Z+4	; 0x04

    data[MCP_DLC] = rtr ? (frame->can_dlc | RTR_MASK) : frame->can_dlc;
    1364:	81 2f       	mov	r24, r17
    1366:	45 28       	or	r4, r5
    1368:	46 28       	or	r4, r6
    136a:	47 28       	or	r4, r7
    136c:	09 f0       	breq	.+2      	; 0x1370 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0x9c>
    136e:	80 64       	ori	r24, 0x40	; 64
    1370:	8d 83       	std	Y+5, r24	; 0x05

    memcpy(&data[MCP_DATA], frame->data, frame->can_dlc);
    1372:	41 2f       	mov	r20, r17
    1374:	50 e0       	ldi	r21, 0x00	; 0
    1376:	b6 01       	movw	r22, r12
    1378:	68 5f       	subi	r22, 0xF8	; 248
    137a:	7f 4f       	sbci	r23, 0xFF	; 255
    137c:	ce 01       	movw	r24, r28
    137e:	06 96       	adiw	r24, 0x06	; 6
    1380:	77 d3       	rcall	.+1774   	; 0x1a70 <memcpy>

    setRegisters(txbuf->SIDH, data, 5 + frame->can_dlc);
    1382:	25 e0       	ldi	r18, 0x05	; 5
    1384:	21 0f       	add	r18, r17
    1386:	87 01       	movw	r16, r14
    1388:	00 0f       	add	r16, r16
    138a:	11 1f       	adc	r17, r17
    138c:	0e 0d       	add	r16, r14
    138e:	1f 1d       	adc	r17, r15
    1390:	0d 59       	subi	r16, 0x9D	; 157
    1392:	1d 4f       	sbci	r17, 0xFD	; 253
    1394:	ae 01       	movw	r20, r28
    1396:	4f 5f       	subi	r20, 0xFF	; 255
    1398:	5f 4f       	sbci	r21, 0xFF	; 255
    139a:	f8 01       	movw	r30, r16
    139c:	61 81       	ldd	r22, Z+1	; 0x01
    139e:	c5 01       	movw	r24, r10
    13a0:	f1 dc       	rcall	.-1566   	; 0xd84 <_ZN7MCP251512setRegistersENS_8REGISTEREPKhh>

    modifyRegister(txbuf->CTRL, TXB_TXREQ, TXB_TXREQ);
    13a2:	f8 01       	movw	r30, r16
    13a4:	10 81       	ld	r17, Z
    13a6:	28 e0       	ldi	r18, 0x08	; 8
    13a8:	48 e0       	ldi	r20, 0x08	; 8
    13aa:	61 2f       	mov	r22, r17
    13ac:	c5 01       	movw	r24, r10

    uint8_t ctrl = readRegister(txbuf->CTRL);
    13ae:	10 dd       	rcall	.-1504   	; 0xdd0 <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>
    13b0:	61 2f       	mov	r22, r17
    13b2:	c5 01       	movw	r24, r10
    13b4:	98 dc       	rcall	.-1744   	; 0xce6 <_ZN7MCP251512readRegisterENS_8REGISTERE>
    if ((ctrl & (TXB_ABTF | TXB_MLOA | TXB_TXERR)) != 0) {
    13b6:	80 77       	andi	r24, 0x70	; 112
    13b8:	09 f0       	breq	.+2      	; 0x13bc <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame+0xe8>
}

MCP2515::ERROR MCP2515::sendMessage(const TXBn txbn, const struct can_frame *frame)
{
    if (frame->can_dlc > CAN_MAX_DLEN) {
        return ERROR_FAILTX;
    13ba:	84 e0       	ldi	r24, 0x04	; 4
    uint8_t ctrl = readRegister(txbuf->CTRL);
    if ((ctrl & (TXB_ABTF | TXB_MLOA | TXB_TXERR)) != 0) {
        return ERROR_FAILTX;
    }
    return ERROR_OK;
}
    13bc:	2d 96       	adiw	r28, 0x0d	; 13
    13be:	0f b6       	in	r0, 0x3f	; 63
    13c0:	f8 94       	cli
    13c2:	de bf       	out	0x3e, r29	; 62
    13c4:	0f be       	out	0x3f, r0	; 63
    13c6:	cd bf       	out	0x3d, r28	; 61
    13c8:	df 91       	pop	r29
    13ca:	cf 91       	pop	r28
    13cc:	1f 91       	pop	r17
    13ce:	0f 91       	pop	r16
    13d0:	ff 90       	pop	r15
    13d2:	ef 90       	pop	r14
    13d4:	df 90       	pop	r13
    13d6:	cf 90       	pop	r12
    13d8:	bf 90       	pop	r11
    13da:	af 90       	pop	r10
    13dc:	7f 90       	pop	r7
    13de:	6f 90       	pop	r6
    13e0:	5f 90       	pop	r5
    13e2:	4f 90       	pop	r4
    13e4:	08 95       	ret

000013e6 <_ZN7MCP251511sendMessageEPK9can_frame>:

MCP2515::ERROR MCP2515::sendMessage(const struct can_frame *frame)
{
    13e6:	9f 92       	push	r9
    13e8:	af 92       	push	r10
    13ea:	bf 92       	push	r11
    13ec:	cf 92       	push	r12
    13ee:	df 92       	push	r13
    13f0:	ef 92       	push	r14
    13f2:	ff 92       	push	r15
    13f4:	0f 93       	push	r16
    13f6:	1f 93       	push	r17
    13f8:	cf 93       	push	r28
    13fa:	df 93       	push	r29
    13fc:	00 d0       	rcall	.+0      	; 0x13fe <_ZN7MCP251511sendMessageEPK9can_frame+0x18>
    13fe:	cd b7       	in	r28, 0x3d	; 61
    1400:	de b7       	in	r29, 0x3e	; 62
    if (frame->can_dlc > CAN_MAX_DLEN) {
    1402:	fb 01       	movw	r30, r22
    1404:	24 81       	ldd	r18, Z+4	; 0x04
    1406:	29 30       	cpi	r18, 0x09	; 9
    1408:	d8 f5       	brcc	.+118    	; 0x1480 <_ZN7MCP251511sendMessageEPK9can_frame+0x9a>
    140a:	7b 01       	movw	r14, r22
    140c:	8c 01       	movw	r16, r24
        return ERROR_FAILTX;
    }

    TXBn txBuffers[N_TXBUFFERS] = {TXB0, TXB1, TXB2};
    140e:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <analog_reference+0x7>
    1412:	90 91 0c 02 	lds	r25, 0x020C	; 0x80020c <analog_reference+0x8>
    1416:	a0 91 0d 02 	lds	r26, 0x020D	; 0x80020d <analog_reference+0x9>
    141a:	89 83       	std	Y+1, r24	; 0x01
    141c:	9a 83       	std	Y+2, r25	; 0x02
    141e:	ab 83       	std	Y+3, r26	; 0x03
    1420:	ce 01       	movw	r24, r28
    1422:	01 96       	adiw	r24, 0x01	; 1
    1424:	6c 01       	movw	r12, r24
    1426:	5e 01       	movw	r10, r28
    1428:	94 e0       	ldi	r25, 0x04	; 4
    142a:	a9 0e       	add	r10, r25
    142c:	b1 1c       	adc	r11, r1

    for (int i=0; i<N_TXBUFFERS; i++) {
        const struct TXBn_REGS *txbuf = &TXB[txBuffers[i]];
    142e:	f6 01       	movw	r30, r12
    1430:	91 90       	ld	r9, Z+
    1432:	6f 01       	movw	r12, r30
        uint8_t ctrlval = readRegister(txbuf->CTRL);
    1434:	29 2d       	mov	r18, r9
    1436:	30 e0       	ldi	r19, 0x00	; 0
    1438:	f9 01       	movw	r30, r18
    143a:	ee 0f       	add	r30, r30
    143c:	ff 1f       	adc	r31, r31
    143e:	2e 0f       	add	r18, r30
    1440:	3f 1f       	adc	r19, r31
    1442:	f9 01       	movw	r30, r18
    1444:	ed 59       	subi	r30, 0x9D	; 157
    1446:	fd 4f       	sbci	r31, 0xFD	; 253
    1448:	60 81       	ld	r22, Z
    144a:	c8 01       	movw	r24, r16
    144c:	4c dc       	rcall	.-1896   	; 0xce6 <_ZN7MCP251512readRegisterENS_8REGISTERE>
        if ( (ctrlval & TXB_TXREQ) == 0 ) {
    144e:	83 fd       	sbrc	r24, 3
    1450:	12 c0       	rjmp	.+36     	; 0x1476 <_ZN7MCP251511sendMessageEPK9can_frame+0x90>
            return sendMessage(txBuffers[i], frame);
    1452:	a7 01       	movw	r20, r14
    1454:	69 2d       	mov	r22, r9
    1456:	c8 01       	movw	r24, r16
        }
    }

    return ERROR_ALLTXBUSY;
}
    1458:	0f 90       	pop	r0
    145a:	0f 90       	pop	r0
    145c:	0f 90       	pop	r0
    145e:	df 91       	pop	r29
    1460:	cf 91       	pop	r28
    1462:	1f 91       	pop	r17
    1464:	0f 91       	pop	r16
    1466:	ff 90       	pop	r15
    1468:	ef 90       	pop	r14
    146a:	df 90       	pop	r13
    146c:	cf 90       	pop	r12
    146e:	bf 90       	pop	r11
    1470:	af 90       	pop	r10

    for (int i=0; i<N_TXBUFFERS; i++) {
        const struct TXBn_REGS *txbuf = &TXB[txBuffers[i]];
        uint8_t ctrlval = readRegister(txbuf->CTRL);
        if ( (ctrlval & TXB_TXREQ) == 0 ) {
            return sendMessage(txBuffers[i], frame);
    1472:	9f 90       	pop	r9
    1474:	2f cf       	rjmp	.-418    	; 0x12d4 <_ZN7MCP251511sendMessageENS_4TXBnEPK9can_frame>
        return ERROR_FAILTX;
    }

    TXBn txBuffers[N_TXBUFFERS] = {TXB0, TXB1, TXB2};

    for (int i=0; i<N_TXBUFFERS; i++) {
    1476:	ca 14       	cp	r12, r10
    1478:	db 04       	cpc	r13, r11
    147a:	c9 f6       	brne	.-78     	; 0x142e <_ZN7MCP251511sendMessageEPK9can_frame+0x48>
        if ( (ctrlval & TXB_TXREQ) == 0 ) {
            return sendMessage(txBuffers[i], frame);
        }
    }

    return ERROR_ALLTXBUSY;
    147c:	82 e0       	ldi	r24, 0x02	; 2
    147e:	01 c0       	rjmp	.+2      	; 0x1482 <_ZN7MCP251511sendMessageEPK9can_frame+0x9c>
}

MCP2515::ERROR MCP2515::sendMessage(const struct can_frame *frame)
{
    if (frame->can_dlc > CAN_MAX_DLEN) {
        return ERROR_FAILTX;
    1480:	84 e0       	ldi	r24, 0x04	; 4
            return sendMessage(txBuffers[i], frame);
        }
    }

    return ERROR_ALLTXBUSY;
}
    1482:	0f 90       	pop	r0
    1484:	0f 90       	pop	r0
    1486:	0f 90       	pop	r0
    1488:	df 91       	pop	r29
    148a:	cf 91       	pop	r28
    148c:	1f 91       	pop	r17
    148e:	0f 91       	pop	r16
    1490:	ff 90       	pop	r15
    1492:	ef 90       	pop	r14
    1494:	df 90       	pop	r13
    1496:	cf 90       	pop	r12
    1498:	bf 90       	pop	r11
    149a:	af 90       	pop	r10
    149c:	9f 90       	pop	r9
    149e:	08 95       	ret

000014a0 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame>:

MCP2515::ERROR MCP2515::readMessage(const RXBn rxbn, struct can_frame *frame)
{
    14a0:	7f 92       	push	r7
    14a2:	8f 92       	push	r8
    14a4:	9f 92       	push	r9
    14a6:	af 92       	push	r10
    14a8:	bf 92       	push	r11
    14aa:	cf 92       	push	r12
    14ac:	df 92       	push	r13
    14ae:	ef 92       	push	r14
    14b0:	ff 92       	push	r15
    14b2:	0f 93       	push	r16
    14b4:	1f 93       	push	r17
    14b6:	cf 93       	push	r28
    14b8:	df 93       	push	r29
    14ba:	00 d0       	rcall	.+0      	; 0x14bc <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0x1c>
    14bc:	1f 92       	push	r1
    14be:	1f 92       	push	r1
    14c0:	cd b7       	in	r28, 0x3d	; 61
    14c2:	de b7       	in	r29, 0x3e	; 62
    14c4:	4c 01       	movw	r8, r24
    14c6:	5a 01       	movw	r10, r20
    const struct RXBn_REGS *rxb = &RXB[rxbn];

    uint8_t tbufdata[5];

    readRegisters(rxb->SIDH, tbufdata, 5);
    14c8:	24 e0       	ldi	r18, 0x04	; 4
    14ca:	62 9f       	mul	r22, r18
    14cc:	80 01       	movw	r16, r0
    14ce:	11 24       	eor	r1, r1
    14d0:	f8 01       	movw	r30, r16
    14d2:	e5 5a       	subi	r30, 0xA5	; 165
    14d4:	fd 4f       	sbci	r31, 0xFD	; 253
    14d6:	25 e0       	ldi	r18, 0x05	; 5
    14d8:	ae 01       	movw	r20, r28
    14da:	4f 5f       	subi	r20, 0xFF	; 255
    14dc:	5f 4f       	sbci	r21, 0xFF	; 255
    14de:	61 81       	ldd	r22, Z+1	; 0x01
    14e0:	16 dc       	rcall	.-2004   	; 0xd0e <_ZN7MCP251513readRegistersENS_8REGISTEREPhh>

    uint32_t id = (tbufdata[MCP_SIDH]<<3) + (tbufdata[MCP_SIDL]>>5);
    14e2:	8a 81       	ldd	r24, Y+2	; 0x02
    14e4:	99 81       	ldd	r25, Y+1	; 0x01
    14e6:	c8 2e       	mov	r12, r24
    14e8:	d1 2c       	mov	r13, r1
    14ea:	45 e0       	ldi	r20, 0x05	; 5
    14ec:	d5 94       	asr	r13
    14ee:	c7 94       	ror	r12
    14f0:	4a 95       	dec	r20
    14f2:	e1 f7       	brne	.-8      	; 0x14ec <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0x4c>
    14f4:	e8 e0       	ldi	r30, 0x08	; 8
    14f6:	9e 9f       	mul	r25, r30
    14f8:	c0 0c       	add	r12, r0
    14fa:	d1 1c       	adc	r13, r1
    14fc:	11 24       	eor	r1, r1
    14fe:	0d 2c       	mov	r0, r13
    1500:	00 0c       	add	r0, r0
    1502:	ee 08       	sbc	r14, r14
    1504:	ff 08       	sbc	r15, r15

    if ( (tbufdata[MCP_SIDL] & TXB_EXIDE_MASK) ==  TXB_EXIDE_MASK ) {
    1506:	83 ff       	sbrs	r24, 3
    1508:	20 c0       	rjmp	.+64     	; 0x154a <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0xaa>
        id = (id<<2) + (tbufdata[MCP_SIDL] & 0x03);
    150a:	92 e0       	ldi	r25, 0x02	; 2
    150c:	cc 0c       	add	r12, r12
    150e:	dd 1c       	adc	r13, r13
    1510:	ee 1c       	adc	r14, r14
    1512:	ff 1c       	adc	r15, r15
    1514:	9a 95       	dec	r25
    1516:	d1 f7       	brne	.-12     	; 0x150c <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0x6c>
        id = (id<<8) + tbufdata[MCP_EID8];
    1518:	83 70       	andi	r24, 0x03	; 3
    151a:	c8 0e       	add	r12, r24
    151c:	d1 1c       	adc	r13, r1
    151e:	e1 1c       	adc	r14, r1
    1520:	f1 1c       	adc	r15, r1
    1522:	fe 2c       	mov	r15, r14
    1524:	ed 2c       	mov	r14, r13
    1526:	dc 2c       	mov	r13, r12
    1528:	cc 24       	eor	r12, r12
        id = (id<<8) + tbufdata[MCP_EID0];
    152a:	8b 81       	ldd	r24, Y+3	; 0x03
    152c:	c8 0e       	add	r12, r24
    152e:	d1 1c       	adc	r13, r1
    1530:	e1 1c       	adc	r14, r1
    1532:	f1 1c       	adc	r15, r1
    1534:	fe 2c       	mov	r15, r14
    1536:	ed 2c       	mov	r14, r13
    1538:	dc 2c       	mov	r13, r12
    153a:	cc 24       	eor	r12, r12
    153c:	8c 81       	ldd	r24, Y+4	; 0x04
    153e:	c8 0e       	add	r12, r24
    1540:	d1 1c       	adc	r13, r1
    1542:	e1 1c       	adc	r14, r1
    1544:	f1 1c       	adc	r15, r1
        id |= CAN_EFF_FLAG;
    1546:	68 94       	set
    1548:	f7 f8       	bld	r15, 7
    }

    uint8_t dlc = (tbufdata[MCP_DLC] & DLC_MASK);
    154a:	8d 81       	ldd	r24, Y+5	; 0x05
    154c:	8f 70       	andi	r24, 0x0F	; 15
    154e:	78 2e       	mov	r7, r24
    if (dlc > CAN_MAX_DLEN) {
    1550:	f8 e0       	ldi	r31, 0x08	; 8
    1552:	f8 17       	cp	r31, r24
    1554:	10 f1       	brcs	.+68     	; 0x159a <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0xfa>
        return ERROR_FAIL;
    }

    uint8_t ctrl = readRegister(rxb->CTRL);
    1556:	f8 01       	movw	r30, r16
    1558:	e5 5a       	subi	r30, 0xA5	; 165
    155a:	fd 4f       	sbci	r31, 0xFD	; 253
    155c:	60 81       	ld	r22, Z
    155e:	c4 01       	movw	r24, r8
    1560:	c2 db       	rcall	.-2172   	; 0xce6 <_ZN7MCP251512readRegisterENS_8REGISTERE>
    if (ctrl & RXBnCTRL_RTR) {
    1562:	83 ff       	sbrs	r24, 3
    1564:	02 c0       	rjmp	.+4      	; 0x156a <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0xca>
        id |= CAN_RTR_FLAG;
    1566:	68 94       	set
    1568:	f6 f8       	bld	r15, 6
    }

    frame->can_id = id;
    156a:	f5 01       	movw	r30, r10
    156c:	c0 82       	st	Z, r12
    156e:	d1 82       	std	Z+1, r13	; 0x01
    1570:	e2 82       	std	Z+2, r14	; 0x02
    1572:	f3 82       	std	Z+3, r15	; 0x03
    frame->can_dlc = dlc;
    1574:	74 82       	std	Z+4, r7	; 0x04

    readRegisters(rxb->DATA, frame->data, dlc);
    1576:	a5 01       	movw	r20, r10
    1578:	48 5f       	subi	r20, 0xF8	; 248
    157a:	5f 4f       	sbci	r21, 0xFF	; 255
    157c:	05 5a       	subi	r16, 0xA5	; 165
    157e:	1d 4f       	sbci	r17, 0xFD	; 253
    1580:	27 2d       	mov	r18, r7
    1582:	f8 01       	movw	r30, r16
    1584:	62 81       	ldd	r22, Z+2	; 0x02
    1586:	c4 01       	movw	r24, r8
    1588:	c2 db       	rcall	.-2172   	; 0xd0e <_ZN7MCP251513readRegistersENS_8REGISTEREPhh>

    modifyRegister(MCP_CANINTF, rxb->CANINTF_RXnIF, 0);
    158a:	20 e0       	ldi	r18, 0x00	; 0
    158c:	f8 01       	movw	r30, r16
    158e:	43 81       	ldd	r20, Z+3	; 0x03
    1590:	6c e2       	ldi	r22, 0x2C	; 44
    1592:	c4 01       	movw	r24, r8
    1594:	1d dc       	rcall	.-1990   	; 0xdd0 <_ZN7MCP251514modifyRegisterENS_8REGISTEREhh>

    return ERROR_OK;
    1596:	80 e0       	ldi	r24, 0x00	; 0
    1598:	01 c0       	rjmp	.+2      	; 0x159c <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame+0xfc>
        id |= CAN_EFF_FLAG;
    }

    uint8_t dlc = (tbufdata[MCP_DLC] & DLC_MASK);
    if (dlc > CAN_MAX_DLEN) {
        return ERROR_FAIL;
    159a:	81 e0       	ldi	r24, 0x01	; 1
    readRegisters(rxb->DATA, frame->data, dlc);

    modifyRegister(MCP_CANINTF, rxb->CANINTF_RXnIF, 0);

    return ERROR_OK;
}
    159c:	0f 90       	pop	r0
    159e:	0f 90       	pop	r0
    15a0:	0f 90       	pop	r0
    15a2:	0f 90       	pop	r0
    15a4:	0f 90       	pop	r0
    15a6:	df 91       	pop	r29
    15a8:	cf 91       	pop	r28
    15aa:	1f 91       	pop	r17
    15ac:	0f 91       	pop	r16
    15ae:	ff 90       	pop	r15
    15b0:	ef 90       	pop	r14
    15b2:	df 90       	pop	r13
    15b4:	cf 90       	pop	r12
    15b6:	bf 90       	pop	r11
    15b8:	af 90       	pop	r10
    15ba:	9f 90       	pop	r9
    15bc:	8f 90       	pop	r8
    15be:	7f 90       	pop	r7
    15c0:	08 95       	ret

000015c2 <_ZN7MCP251511readMessageEP9can_frame>:

MCP2515::ERROR MCP2515::readMessage(struct can_frame *frame)
{
    15c2:	0f 93       	push	r16
    15c4:	1f 93       	push	r17
    15c6:	cf 93       	push	r28
    15c8:	df 93       	push	r29
    15ca:	ec 01       	movw	r28, r24
    15cc:	8b 01       	movw	r16, r22
    ERROR rc;
    uint8_t stat = getStatus();
    15ce:	19 dc       	rcall	.-1998   	; 0xe02 <_ZN7MCP25159getStatusEv>

    if ( stat & STAT_RX0IF ) {
    15d0:	80 ff       	sbrs	r24, 0
    15d2:	03 c0       	rjmp	.+6      	; 0x15da <_ZN7MCP251511readMessageEP9can_frame+0x18>
        rc = readMessage(RXB0, frame);
    15d4:	a8 01       	movw	r20, r16
    15d6:	60 e0       	ldi	r22, 0x00	; 0
    15d8:	04 c0       	rjmp	.+8      	; 0x15e2 <_ZN7MCP251511readMessageEP9can_frame+0x20>
    } else if ( stat & STAT_RX1IF ) {
    15da:	81 ff       	sbrs	r24, 1
    15dc:	08 c0       	rjmp	.+16     	; 0x15ee <_ZN7MCP251511readMessageEP9can_frame+0x2c>
        rc = readMessage(RXB1, frame);
    15de:	a8 01       	movw	r20, r16
    15e0:	61 e0       	ldi	r22, 0x01	; 1
    15e2:	ce 01       	movw	r24, r28
    } else {
        rc = ERROR_NOMSG;
    }

    return rc;
}
    15e4:	df 91       	pop	r29
    15e6:	cf 91       	pop	r28
    15e8:	1f 91       	pop	r17
    uint8_t stat = getStatus();

    if ( stat & STAT_RX0IF ) {
        rc = readMessage(RXB0, frame);
    } else if ( stat & STAT_RX1IF ) {
        rc = readMessage(RXB1, frame);
    15ea:	0f 91       	pop	r16
    15ec:	59 cf       	rjmp	.-334    	; 0x14a0 <_ZN7MCP251511readMessageENS_4RXBnEP9can_frame>
    } else {
        rc = ERROR_NOMSG;
    }

    return rc;
}
    15ee:	85 e0       	ldi	r24, 0x05	; 5
    15f0:	df 91       	pop	r29
    15f2:	cf 91       	pop	r28
    15f4:	1f 91       	pop	r17
    15f6:	0f 91       	pop	r16
    15f8:	08 95       	ret

000015fa <_ZN13LiquidCrystal11pulseEnableEv>:
  location &= 0x7; // we only have 8 locations 0-7
  command(LCD_SETCGRAMADDR | (location << 3));
  for (int i=0; i<8; i++) {
    write(charmap[i]);
  }
}
    15fa:	cf 93       	push	r28
    15fc:	df 93       	push	r29
    15fe:	ec 01       	movw	r28, r24
    1600:	60 e0       	ldi	r22, 0x00	; 0
    1602:	8e 81       	ldd	r24, Y+6	; 0x06
    1604:	c2 da       	rcall	.-2684   	; 0xb8a <digitalWrite>
    1606:	81 e0       	ldi	r24, 0x01	; 1
    1608:	90 e0       	ldi	r25, 0x00	; 0
    160a:	9c d9       	rcall	.-3272   	; 0x944 <delayMicroseconds>
    160c:	61 e0       	ldi	r22, 0x01	; 1
    160e:	8e 81       	ldd	r24, Y+6	; 0x06
    1610:	bc da       	rcall	.-2696   	; 0xb8a <digitalWrite>
    1612:	81 e0       	ldi	r24, 0x01	; 1
    1614:	90 e0       	ldi	r25, 0x00	; 0
    1616:	96 d9       	rcall	.-3284   	; 0x944 <delayMicroseconds>
    1618:	60 e0       	ldi	r22, 0x00	; 0
    161a:	8e 81       	ldd	r24, Y+6	; 0x06
    161c:	b6 da       	rcall	.-2708   	; 0xb8a <digitalWrite>
    161e:	84 e6       	ldi	r24, 0x64	; 100
    1620:	90 e0       	ldi	r25, 0x00	; 0
    1622:	df 91       	pop	r29
    1624:	cf 91       	pop	r28
    1626:	8e c9       	rjmp	.-3300   	; 0x944 <delayMicroseconds>

00001628 <_ZN13LiquidCrystal10write4bitsEh>:
    1628:	cf 92       	push	r12
    162a:	df 92       	push	r13
    162c:	ef 92       	push	r14
    162e:	ff 92       	push	r15
    1630:	0f 93       	push	r16
    1632:	1f 93       	push	r17
    1634:	cf 93       	push	r28
    1636:	df 93       	push	r29
    1638:	6c 01       	movw	r12, r24
    163a:	7c 01       	movw	r14, r24
    163c:	87 e0       	ldi	r24, 0x07	; 7
    163e:	e8 0e       	add	r14, r24
    1640:	f1 1c       	adc	r15, r1
    1642:	c0 e0       	ldi	r28, 0x00	; 0
    1644:	d0 e0       	ldi	r29, 0x00	; 0
    1646:	06 2f       	mov	r16, r22
    1648:	10 e0       	ldi	r17, 0x00	; 0
    164a:	b8 01       	movw	r22, r16
    164c:	0c 2e       	mov	r0, r28
    164e:	02 c0       	rjmp	.+4      	; 0x1654 <_ZN13LiquidCrystal10write4bitsEh+0x2c>
    1650:	75 95       	asr	r23
    1652:	67 95       	ror	r22
    1654:	0a 94       	dec	r0
    1656:	e2 f7       	brpl	.-8      	; 0x1650 <_ZN13LiquidCrystal10write4bitsEh+0x28>
    1658:	61 70       	andi	r22, 0x01	; 1
    165a:	f7 01       	movw	r30, r14
    165c:	81 91       	ld	r24, Z+
    165e:	7f 01       	movw	r14, r30
    1660:	94 da       	rcall	.-2776   	; 0xb8a <digitalWrite>
    1662:	21 96       	adiw	r28, 0x01	; 1
    1664:	c4 30       	cpi	r28, 0x04	; 4
    1666:	d1 05       	cpc	r29, r1
    1668:	81 f7       	brne	.-32     	; 0x164a <_ZN13LiquidCrystal10write4bitsEh+0x22>
    166a:	c6 01       	movw	r24, r12
    166c:	df 91       	pop	r29
    166e:	cf 91       	pop	r28
    1670:	1f 91       	pop	r17
    1672:	0f 91       	pop	r16
    1674:	ff 90       	pop	r15
    1676:	ef 90       	pop	r14
    1678:	df 90       	pop	r13
    167a:	cf 90       	pop	r12
    167c:	be cf       	rjmp	.-132    	; 0x15fa <_ZN13LiquidCrystal11pulseEnableEv>

0000167e <_ZN13LiquidCrystal10write8bitsEh>:
    167e:	cf 92       	push	r12
    1680:	df 92       	push	r13
    1682:	ef 92       	push	r14
    1684:	ff 92       	push	r15
    1686:	0f 93       	push	r16
    1688:	1f 93       	push	r17
    168a:	cf 93       	push	r28
    168c:	df 93       	push	r29
    168e:	6c 01       	movw	r12, r24
    1690:	7c 01       	movw	r14, r24
    1692:	87 e0       	ldi	r24, 0x07	; 7
    1694:	e8 0e       	add	r14, r24
    1696:	f1 1c       	adc	r15, r1
    1698:	c0 e0       	ldi	r28, 0x00	; 0
    169a:	d0 e0       	ldi	r29, 0x00	; 0
    169c:	06 2f       	mov	r16, r22
    169e:	10 e0       	ldi	r17, 0x00	; 0
    16a0:	b8 01       	movw	r22, r16
    16a2:	0c 2e       	mov	r0, r28
    16a4:	02 c0       	rjmp	.+4      	; 0x16aa <_ZN13LiquidCrystal10write8bitsEh+0x2c>
    16a6:	75 95       	asr	r23
    16a8:	67 95       	ror	r22
    16aa:	0a 94       	dec	r0
    16ac:	e2 f7       	brpl	.-8      	; 0x16a6 <_ZN13LiquidCrystal10write8bitsEh+0x28>
    16ae:	61 70       	andi	r22, 0x01	; 1
    16b0:	f7 01       	movw	r30, r14
    16b2:	81 91       	ld	r24, Z+
    16b4:	7f 01       	movw	r14, r30
    16b6:	69 da       	rcall	.-2862   	; 0xb8a <digitalWrite>
    16b8:	21 96       	adiw	r28, 0x01	; 1
    16ba:	c8 30       	cpi	r28, 0x08	; 8
    16bc:	d1 05       	cpc	r29, r1
    16be:	81 f7       	brne	.-32     	; 0x16a0 <_ZN13LiquidCrystal10write8bitsEh+0x22>
    16c0:	c6 01       	movw	r24, r12
    16c2:	df 91       	pop	r29
    16c4:	cf 91       	pop	r28
    16c6:	1f 91       	pop	r17
    16c8:	0f 91       	pop	r16
    16ca:	ff 90       	pop	r15
    16cc:	ef 90       	pop	r14
    16ce:	df 90       	pop	r13
    16d0:	cf 90       	pop	r12
    16d2:	93 cf       	rjmp	.-218    	; 0x15fa <_ZN13LiquidCrystal11pulseEnableEv>

000016d4 <_ZN13LiquidCrystal4sendEhh>:
    16d4:	1f 93       	push	r17
    16d6:	cf 93       	push	r28
    16d8:	df 93       	push	r29
    16da:	ec 01       	movw	r28, r24
    16dc:	16 2f       	mov	r17, r22
    16de:	64 2f       	mov	r22, r20
    16e0:	8c 81       	ldd	r24, Y+4	; 0x04
    16e2:	53 da       	rcall	.-2906   	; 0xb8a <digitalWrite>
    16e4:	8d 81       	ldd	r24, Y+5	; 0x05
    16e6:	8f 3f       	cpi	r24, 0xFF	; 255
    16e8:	11 f0       	breq	.+4      	; 0x16ee <_ZN13LiquidCrystal4sendEhh+0x1a>
    16ea:	60 e0       	ldi	r22, 0x00	; 0
    16ec:	4e da       	rcall	.-2916   	; 0xb8a <digitalWrite>
    16ee:	8f 85       	ldd	r24, Y+15	; 0x0f
    16f0:	61 2f       	mov	r22, r17
    16f2:	84 ff       	sbrs	r24, 4
    16f4:	05 c0       	rjmp	.+10     	; 0x1700 <_ZN13LiquidCrystal4sendEhh+0x2c>
    16f6:	ce 01       	movw	r24, r28
    16f8:	df 91       	pop	r29
    16fa:	cf 91       	pop	r28
    16fc:	1f 91       	pop	r17
    16fe:	bf cf       	rjmp	.-130    	; 0x167e <_ZN13LiquidCrystal10write8bitsEh>
    1700:	70 e0       	ldi	r23, 0x00	; 0
    1702:	84 e0       	ldi	r24, 0x04	; 4
    1704:	75 95       	asr	r23
    1706:	67 95       	ror	r22
    1708:	8a 95       	dec	r24
    170a:	e1 f7       	brne	.-8      	; 0x1704 <_ZN13LiquidCrystal4sendEhh+0x30>
    170c:	ce 01       	movw	r24, r28
    170e:	8c df       	rcall	.-232    	; 0x1628 <_ZN13LiquidCrystal10write4bitsEh>
    1710:	61 2f       	mov	r22, r17
    1712:	ce 01       	movw	r24, r28
    1714:	df 91       	pop	r29
    1716:	cf 91       	pop	r28
    1718:	1f 91       	pop	r17
    171a:	86 cf       	rjmp	.-244    	; 0x1628 <_ZN13LiquidCrystal10write4bitsEh>

0000171c <_ZN13LiquidCrystal7commandEh>:
    171c:	40 e0       	ldi	r20, 0x00	; 0
    171e:	da cf       	rjmp	.-76     	; 0x16d4 <_ZN13LiquidCrystal4sendEhh>

00001720 <_ZN13LiquidCrystal5clearEv>:
    1720:	61 e0       	ldi	r22, 0x01	; 1
    1722:	fc df       	rcall	.-8      	; 0x171c <_ZN13LiquidCrystal7commandEh>
    1724:	80 ed       	ldi	r24, 0xD0	; 208
    1726:	97 e0       	ldi	r25, 0x07	; 7
    1728:	0d c9       	rjmp	.-3558   	; 0x944 <delayMicroseconds>

0000172a <_ZN13LiquidCrystal9setCursorEhh>:
    172a:	fc 01       	movw	r30, r24
    172c:	44 30       	cpi	r20, 0x04	; 4
    172e:	08 f0       	brcs	.+2      	; 0x1732 <_ZN13LiquidCrystal9setCursorEhh+0x8>
    1730:	43 e0       	ldi	r20, 0x03	; 3
    1732:	83 89       	ldd	r24, Z+19	; 0x13
    1734:	48 17       	cp	r20, r24
    1736:	10 f0       	brcs	.+4      	; 0x173c <_ZN13LiquidCrystal9setCursorEhh+0x12>
    1738:	4f ef       	ldi	r20, 0xFF	; 255
    173a:	48 0f       	add	r20, r24
    173c:	df 01       	movw	r26, r30
    173e:	a4 0f       	add	r26, r20
    1740:	b1 1d       	adc	r27, r1
    1742:	54 96       	adiw	r26, 0x14	; 20
    1744:	9c 91       	ld	r25, X
    1746:	69 0f       	add	r22, r25
    1748:	60 68       	ori	r22, 0x80	; 128
    174a:	cf 01       	movw	r24, r30
    174c:	e7 cf       	rjmp	.-50     	; 0x171c <_ZN13LiquidCrystal7commandEh>

0000174e <_ZN13LiquidCrystal7displayEv>:
    174e:	fc 01       	movw	r30, r24
    1750:	60 89       	ldd	r22, Z+16	; 0x10
    1752:	26 2f       	mov	r18, r22
    1754:	24 60       	ori	r18, 0x04	; 4
    1756:	20 8b       	std	Z+16, r18	; 0x10
    1758:	6c 60       	ori	r22, 0x0C	; 12
    175a:	e0 cf       	rjmp	.-64     	; 0x171c <_ZN13LiquidCrystal7commandEh>

0000175c <_ZN13LiquidCrystal5beginEhhh>:
    175c:	ef 92       	push	r14
    175e:	ff 92       	push	r15
    1760:	0f 93       	push	r16
    1762:	1f 93       	push	r17
    1764:	cf 93       	push	r28
    1766:	df 93       	push	r29
    1768:	ec 01       	movw	r28, r24
    176a:	42 30       	cpi	r20, 0x02	; 2
    176c:	18 f0       	brcs	.+6      	; 0x1774 <_ZN13LiquidCrystal5beginEhhh+0x18>
    176e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1770:	88 60       	ori	r24, 0x08	; 8
    1772:	8f 87       	std	Y+15, r24	; 0x0f
    1774:	4b 8b       	std	Y+19, r20	; 0x13
    1776:	1c 8a       	std	Y+20, r1	; 0x14
    1778:	80 e4       	ldi	r24, 0x40	; 64
    177a:	8d 8b       	std	Y+21, r24	; 0x15
    177c:	6e 8b       	std	Y+22, r22	; 0x16
    177e:	70 e0       	ldi	r23, 0x00	; 0
    1780:	60 5c       	subi	r22, 0xC0	; 192
    1782:	7f 4f       	sbci	r23, 0xFF	; 255
    1784:	6f 8b       	std	Y+23, r22	; 0x17
    1786:	22 23       	and	r18, r18
    1788:	29 f0       	breq	.+10     	; 0x1794 <_ZN13LiquidCrystal5beginEhhh+0x38>
    178a:	41 30       	cpi	r20, 0x01	; 1
    178c:	19 f4       	brne	.+6      	; 0x1794 <_ZN13LiquidCrystal5beginEhhh+0x38>
    178e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1790:	84 60       	ori	r24, 0x04	; 4
    1792:	8f 87       	std	Y+15, r24	; 0x0f
    1794:	61 e0       	ldi	r22, 0x01	; 1
    1796:	8c 81       	ldd	r24, Y+4	; 0x04
    1798:	bc d9       	rcall	.-3208   	; 0xb12 <pinMode>
    179a:	8d 81       	ldd	r24, Y+5	; 0x05
    179c:	8f 3f       	cpi	r24, 0xFF	; 255
    179e:	11 f0       	breq	.+4      	; 0x17a4 <_ZN13LiquidCrystal5beginEhhh+0x48>
    17a0:	61 e0       	ldi	r22, 0x01	; 1
    17a2:	b7 d9       	rcall	.-3218   	; 0xb12 <pinMode>
    17a4:	61 e0       	ldi	r22, 0x01	; 1
    17a6:	8e 81       	ldd	r24, Y+6	; 0x06
    17a8:	b4 d9       	rcall	.-3224   	; 0xb12 <pinMode>
    17aa:	7e 01       	movw	r14, r28
    17ac:	87 e0       	ldi	r24, 0x07	; 7
    17ae:	e8 0e       	add	r14, r24
    17b0:	f1 1c       	adc	r15, r1
    17b2:	00 e0       	ldi	r16, 0x00	; 0
    17b4:	10 e0       	ldi	r17, 0x00	; 0
    17b6:	8f 85       	ldd	r24, Y+15	; 0x0f
    17b8:	84 fd       	sbrc	r24, 4
    17ba:	03 c0       	rjmp	.+6      	; 0x17c2 <_ZN13LiquidCrystal5beginEhhh+0x66>
    17bc:	84 e0       	ldi	r24, 0x04	; 4
    17be:	90 e0       	ldi	r25, 0x00	; 0
    17c0:	02 c0       	rjmp	.+4      	; 0x17c6 <_ZN13LiquidCrystal5beginEhhh+0x6a>
    17c2:	88 e0       	ldi	r24, 0x08	; 8
    17c4:	90 e0       	ldi	r25, 0x00	; 0
    17c6:	08 17       	cp	r16, r24
    17c8:	19 07       	cpc	r17, r25
    17ca:	44 f4       	brge	.+16     	; 0x17dc <_ZN13LiquidCrystal5beginEhhh+0x80>
    17cc:	61 e0       	ldi	r22, 0x01	; 1
    17ce:	f7 01       	movw	r30, r14
    17d0:	81 91       	ld	r24, Z+
    17d2:	7f 01       	movw	r14, r30
    17d4:	9e d9       	rcall	.-3268   	; 0xb12 <pinMode>
    17d6:	0f 5f       	subi	r16, 0xFF	; 255
    17d8:	1f 4f       	sbci	r17, 0xFF	; 255
    17da:	ed cf       	rjmp	.-38     	; 0x17b6 <_ZN13LiquidCrystal5beginEhhh+0x5a>
    17dc:	80 e5       	ldi	r24, 0x50	; 80
    17de:	93 ec       	ldi	r25, 0xC3	; 195
    17e0:	b1 d8       	rcall	.-3742   	; 0x944 <delayMicroseconds>
    17e2:	60 e0       	ldi	r22, 0x00	; 0
    17e4:	8c 81       	ldd	r24, Y+4	; 0x04
    17e6:	d1 d9       	rcall	.-3166   	; 0xb8a <digitalWrite>
    17e8:	60 e0       	ldi	r22, 0x00	; 0
    17ea:	8e 81       	ldd	r24, Y+6	; 0x06
    17ec:	ce d9       	rcall	.-3172   	; 0xb8a <digitalWrite>
    17ee:	8d 81       	ldd	r24, Y+5	; 0x05
    17f0:	8f 3f       	cpi	r24, 0xFF	; 255
    17f2:	11 f0       	breq	.+4      	; 0x17f8 <_ZN13LiquidCrystal5beginEhhh+0x9c>
    17f4:	60 e0       	ldi	r22, 0x00	; 0
    17f6:	c9 d9       	rcall	.-3182   	; 0xb8a <digitalWrite>
    17f8:	6f 85       	ldd	r22, Y+15	; 0x0f
    17fa:	64 fd       	sbrc	r22, 4
    17fc:	16 c0       	rjmp	.+44     	; 0x182a <_ZN13LiquidCrystal5beginEhhh+0xce>
    17fe:	63 e0       	ldi	r22, 0x03	; 3
    1800:	ce 01       	movw	r24, r28
    1802:	12 df       	rcall	.-476    	; 0x1628 <_ZN13LiquidCrystal10write4bitsEh>
    1804:	84 e9       	ldi	r24, 0x94	; 148
    1806:	91 e1       	ldi	r25, 0x11	; 17
    1808:	9d d8       	rcall	.-3782   	; 0x944 <delayMicroseconds>
    180a:	63 e0       	ldi	r22, 0x03	; 3
    180c:	ce 01       	movw	r24, r28
    180e:	0c df       	rcall	.-488    	; 0x1628 <_ZN13LiquidCrystal10write4bitsEh>
    1810:	84 e9       	ldi	r24, 0x94	; 148
    1812:	91 e1       	ldi	r25, 0x11	; 17
    1814:	97 d8       	rcall	.-3794   	; 0x944 <delayMicroseconds>
    1816:	63 e0       	ldi	r22, 0x03	; 3
    1818:	ce 01       	movw	r24, r28
    181a:	06 df       	rcall	.-500    	; 0x1628 <_ZN13LiquidCrystal10write4bitsEh>
    181c:	86 e9       	ldi	r24, 0x96	; 150
    181e:	90 e0       	ldi	r25, 0x00	; 0
    1820:	91 d8       	rcall	.-3806   	; 0x944 <delayMicroseconds>
    1822:	62 e0       	ldi	r22, 0x02	; 2
    1824:	ce 01       	movw	r24, r28
    1826:	00 df       	rcall	.-512    	; 0x1628 <_ZN13LiquidCrystal10write4bitsEh>
    1828:	11 c0       	rjmp	.+34     	; 0x184c <_ZN13LiquidCrystal5beginEhhh+0xf0>
    182a:	60 62       	ori	r22, 0x20	; 32
    182c:	ce 01       	movw	r24, r28
    182e:	76 df       	rcall	.-276    	; 0x171c <_ZN13LiquidCrystal7commandEh>
    1830:	84 e9       	ldi	r24, 0x94	; 148
    1832:	91 e1       	ldi	r25, 0x11	; 17
    1834:	87 d8       	rcall	.-3826   	; 0x944 <delayMicroseconds>
    1836:	6f 85       	ldd	r22, Y+15	; 0x0f
    1838:	60 62       	ori	r22, 0x20	; 32
    183a:	ce 01       	movw	r24, r28
    183c:	6f df       	rcall	.-290    	; 0x171c <_ZN13LiquidCrystal7commandEh>
    183e:	86 e9       	ldi	r24, 0x96	; 150
    1840:	90 e0       	ldi	r25, 0x00	; 0
    1842:	80 d8       	rcall	.-3840   	; 0x944 <delayMicroseconds>
    1844:	6f 85       	ldd	r22, Y+15	; 0x0f
    1846:	60 62       	ori	r22, 0x20	; 32
    1848:	ce 01       	movw	r24, r28
    184a:	68 df       	rcall	.-304    	; 0x171c <_ZN13LiquidCrystal7commandEh>
    184c:	6f 85       	ldd	r22, Y+15	; 0x0f
    184e:	60 62       	ori	r22, 0x20	; 32
    1850:	ce 01       	movw	r24, r28
    1852:	64 df       	rcall	.-312    	; 0x171c <_ZN13LiquidCrystal7commandEh>
    1854:	84 e0       	ldi	r24, 0x04	; 4
    1856:	88 8b       	std	Y+16, r24	; 0x10
    1858:	ce 01       	movw	r24, r28
    185a:	79 df       	rcall	.-270    	; 0x174e <_ZN13LiquidCrystal7displayEv>
    185c:	ce 01       	movw	r24, r28
    185e:	60 df       	rcall	.-320    	; 0x1720 <_ZN13LiquidCrystal5clearEv>
    1860:	82 e0       	ldi	r24, 0x02	; 2
    1862:	89 8b       	std	Y+17, r24	; 0x11
    1864:	66 e0       	ldi	r22, 0x06	; 6
    1866:	ce 01       	movw	r24, r28
    1868:	df 91       	pop	r29
    186a:	cf 91       	pop	r28
    186c:	1f 91       	pop	r17
    186e:	0f 91       	pop	r16
    1870:	ff 90       	pop	r15
    1872:	ef 90       	pop	r14
    1874:	53 cf       	rjmp	.-346    	; 0x171c <_ZN13LiquidCrystal7commandEh>

00001876 <_ZN13LiquidCrystalC1Ehhhhhh>:
    1876:	cf 92       	push	r12
    1878:	ef 92       	push	r14
    187a:	0f 93       	push	r16
    187c:	fc 01       	movw	r30, r24
    187e:	13 82       	std	Z+3, r1	; 0x03
    1880:	12 82       	std	Z+2, r1	; 0x02
    1882:	80 e7       	ldi	r24, 0x70	; 112
    1884:	92 e0       	ldi	r25, 0x02	; 2
    1886:	91 83       	std	Z+1, r25	; 0x01
    1888:	80 83       	st	Z, r24
    188a:	64 83       	std	Z+4, r22	; 0x04
    188c:	8f ef       	ldi	r24, 0xFF	; 255
    188e:	85 83       	std	Z+5, r24	; 0x05
    1890:	46 83       	std	Z+6, r20	; 0x06
    1892:	27 83       	std	Z+7, r18	; 0x07
    1894:	00 87       	std	Z+8, r16	; 0x08
    1896:	e1 86       	std	Z+9, r14	; 0x09
    1898:	c2 86       	std	Z+10, r12	; 0x0a
    189a:	13 86       	std	Z+11, r1	; 0x0b
    189c:	14 86       	std	Z+12, r1	; 0x0c
    189e:	15 86       	std	Z+13, r1	; 0x0d
    18a0:	16 86       	std	Z+14, r1	; 0x0e
    18a2:	17 86       	std	Z+15, r1	; 0x0f
    18a4:	20 e0       	ldi	r18, 0x00	; 0
    18a6:	41 e0       	ldi	r20, 0x01	; 1
    18a8:	60 e1       	ldi	r22, 0x10	; 16
    18aa:	cf 01       	movw	r24, r30
    18ac:	0f 91       	pop	r16
    18ae:	ef 90       	pop	r14
    18b0:	cf 90       	pop	r12
    18b2:	54 cf       	rjmp	.-344    	; 0x175c <_ZN13LiquidCrystal5beginEhhh>

000018b4 <_ZN13LiquidCrystal5writeEh>:
inline void LiquidCrystal::command(uint8_t value) {
  send(value, LOW);
}

inline size_t LiquidCrystal::write(uint8_t value) {
  send(value, HIGH);
    18b4:	41 e0       	ldi	r20, 0x01	; 1
    18b6:	0e df       	rcall	.-484    	; 0x16d4 <_ZN13LiquidCrystal4sendEhh>
  return 1; // assume sucess
}
    18b8:	81 e0       	ldi	r24, 0x01	; 1
    18ba:	90 e0       	ldi	r25, 0x00	; 0
    18bc:	08 95       	ret

000018be <_ZN8SPIClass5beginEv>:
#ifdef SPI_TRANSACTION_MISMATCH_LED
uint8_t SPIClass::inTransactionFlag = 0;
#endif

void SPIClass::begin()
{
    18be:	cf 93       	push	r28
  uint8_t sreg = SREG;
    18c0:	cf b7       	in	r28, 0x3f	; 63
  noInterrupts(); // Protect from a scheduler and prevent transactionBegin
    18c2:	f8 94       	cli
  if (!initialized) {
    18c4:	80 91 cc 02 	lds	r24, 0x02CC	; 0x8002cc <_ZN8SPIClass11initializedE>
    18c8:	81 11       	cpse	r24, r1
    18ca:	23 c0       	rjmp	.+70     	; 0x1912 <_ZN8SPIClass5beginEv+0x54>
    // Set SS to high so a connected chip will be "deselected" by default
    uint8_t port = digitalPinToPort(SS);
    18cc:	e1 e2       	ldi	r30, 0x21	; 33
    18ce:	f2 e0       	ldi	r31, 0x02	; 2
    18d0:	84 91       	lpm	r24, Z
    uint8_t bit = digitalPinToBitMask(SS);
    18d2:	eb ed       	ldi	r30, 0xDB	; 219
    18d4:	f1 e0       	ldi	r31, 0x01	; 1
    18d6:	94 91       	lpm	r25, Z
    volatile uint8_t *reg = portModeRegister(port);
    18d8:	e8 2f       	mov	r30, r24
    18da:	f0 e0       	ldi	r31, 0x00	; 0
    18dc:	ee 0f       	add	r30, r30
    18de:	ff 1f       	adc	r31, r31
    18e0:	e4 5b       	subi	r30, 0xB4	; 180
    18e2:	fd 4f       	sbci	r31, 0xFD	; 253
    18e4:	a5 91       	lpm	r26, Z+
    18e6:	b4 91       	lpm	r27, Z

    // if the SS pin is not already configured as an output
    // then set it high (to enable the internal pull-up resistor)
    if(!(*reg & bit)){
    18e8:	ec 91       	ld	r30, X
    18ea:	e9 23       	and	r30, r25
    18ec:	19 f4       	brne	.+6      	; 0x18f4 <_ZN8SPIClass5beginEv+0x36>
      digitalWrite(SS, HIGH);
    18ee:	61 e0       	ldi	r22, 0x01	; 1
    18f0:	85 e3       	ldi	r24, 0x35	; 53
    18f2:	4b d9       	rcall	.-3434   	; 0xb8a <digitalWrite>
    }

    // When the SS pin is set as OUTPUT, it can be used as
    // a general purpose output port (it doesn't influence
    // SPI operations).
    pinMode(SS, OUTPUT);
    18f4:	61 e0       	ldi	r22, 0x01	; 1
    18f6:	85 e3       	ldi	r24, 0x35	; 53
    18f8:	0c d9       	rcall	.-3560   	; 0xb12 <pinMode>

    // Warning: if the SS pin ever becomes a LOW INPUT then SPI
    // automatically switches to Slave, so the data direction of
    // the SS pin MUST be kept as OUTPUT.
    SPCR |= _BV(MSTR);
    18fa:	8c b5       	in	r24, 0x2c	; 44
    18fc:	80 61       	ori	r24, 0x10	; 16
    18fe:	8c bd       	out	0x2c, r24	; 44
    SPCR |= _BV(SPE);
    1900:	8c b5       	in	r24, 0x2c	; 44
    1902:	80 64       	ori	r24, 0x40	; 64
    1904:	8c bd       	out	0x2c, r24	; 44
    // MISO pin automatically overrides to INPUT.
    // By doing this AFTER enabling SPI, we avoid accidentally
    // clocking in a single bit since the lines go directly
    // from "input" to SPI control.
    // http://code.google.com/p/arduino/issues/detail?id=888
    pinMode(SCK, OUTPUT);
    1906:	61 e0       	ldi	r22, 0x01	; 1
    1908:	84 e3       	ldi	r24, 0x34	; 52
    190a:	03 d9       	rcall	.-3578   	; 0xb12 <pinMode>
    pinMode(MOSI, OUTPUT);
    190c:	61 e0       	ldi	r22, 0x01	; 1
    190e:	83 e3       	ldi	r24, 0x33	; 51
    1910:	00 d9       	rcall	.-3584   	; 0xb12 <pinMode>
    1912:	80 91 cc 02 	lds	r24, 0x02CC	; 0x8002cc <_ZN8SPIClass11initializedE>
  }
  initialized++; // reference count
    1916:	8f 5f       	subi	r24, 0xFF	; 255
    1918:	80 93 cc 02 	sts	0x02CC, r24	; 0x8002cc <_ZN8SPIClass11initializedE>
    191c:	cf bf       	out	0x3f, r28	; 63
  SREG = sreg;
    191e:	cf 91       	pop	r28
}
    1920:	08 95       	ret

00001922 <yield>:
 * libraries or sketches that supports cooperative threads.
 *
 * Its defined as a weak symbol and it can be redefined to implement a
 * real cooperative scheduler.
 */
static void __empty() {
    1922:	08 95       	ret

00001924 <__divmodhi4>:
    1924:	97 fb       	bst	r25, 7
    1926:	07 2e       	mov	r0, r23
    1928:	16 f4       	brtc	.+4      	; 0x192e <__divmodhi4+0xa>
    192a:	00 94       	com	r0
    192c:	06 d0       	rcall	.+12     	; 0x193a <__divmodhi4_neg1>
    192e:	77 fd       	sbrc	r23, 7
    1930:	08 d0       	rcall	.+16     	; 0x1942 <__divmodhi4_neg2>
    1932:	35 d0       	rcall	.+106    	; 0x199e <__udivmodhi4>
    1934:	07 fc       	sbrc	r0, 7
    1936:	05 d0       	rcall	.+10     	; 0x1942 <__divmodhi4_neg2>
    1938:	3e f4       	brtc	.+14     	; 0x1948 <__divmodhi4_exit>

0000193a <__divmodhi4_neg1>:
    193a:	90 95       	com	r25
    193c:	81 95       	neg	r24
    193e:	9f 4f       	sbci	r25, 0xFF	; 255
    1940:	08 95       	ret

00001942 <__divmodhi4_neg2>:
    1942:	70 95       	com	r23
    1944:	61 95       	neg	r22
    1946:	7f 4f       	sbci	r23, 0xFF	; 255

00001948 <__divmodhi4_exit>:
    1948:	08 95       	ret

0000194a <__udivmodsi4>:
    194a:	a1 e2       	ldi	r26, 0x21	; 33
    194c:	1a 2e       	mov	r1, r26
    194e:	aa 1b       	sub	r26, r26
    1950:	bb 1b       	sub	r27, r27
    1952:	fd 01       	movw	r30, r26
    1954:	0d c0       	rjmp	.+26     	; 0x1970 <__udivmodsi4_ep>

00001956 <__udivmodsi4_loop>:
    1956:	aa 1f       	adc	r26, r26
    1958:	bb 1f       	adc	r27, r27
    195a:	ee 1f       	adc	r30, r30
    195c:	ff 1f       	adc	r31, r31
    195e:	a2 17       	cp	r26, r18
    1960:	b3 07       	cpc	r27, r19
    1962:	e4 07       	cpc	r30, r20
    1964:	f5 07       	cpc	r31, r21
    1966:	20 f0       	brcs	.+8      	; 0x1970 <__udivmodsi4_ep>
    1968:	a2 1b       	sub	r26, r18
    196a:	b3 0b       	sbc	r27, r19
    196c:	e4 0b       	sbc	r30, r20
    196e:	f5 0b       	sbc	r31, r21

00001970 <__udivmodsi4_ep>:
    1970:	66 1f       	adc	r22, r22
    1972:	77 1f       	adc	r23, r23
    1974:	88 1f       	adc	r24, r24
    1976:	99 1f       	adc	r25, r25
    1978:	1a 94       	dec	r1
    197a:	69 f7       	brne	.-38     	; 0x1956 <__udivmodsi4_loop>
    197c:	60 95       	com	r22
    197e:	70 95       	com	r23
    1980:	80 95       	com	r24
    1982:	90 95       	com	r25
    1984:	9b 01       	movw	r18, r22
    1986:	ac 01       	movw	r20, r24
    1988:	bd 01       	movw	r22, r26
    198a:	cf 01       	movw	r24, r30
    198c:	08 95       	ret

0000198e <__tablejump2__>:
    198e:	ee 0f       	add	r30, r30
    1990:	ff 1f       	adc	r31, r31
    1992:	88 1f       	adc	r24, r24
    1994:	8b bf       	out	0x3b, r24	; 59
    1996:	07 90       	elpm	r0, Z+
    1998:	f6 91       	elpm	r31, Z
    199a:	e0 2d       	mov	r30, r0
    199c:	19 94       	eijmp

0000199e <__udivmodhi4>:
    199e:	aa 1b       	sub	r26, r26
    19a0:	bb 1b       	sub	r27, r27
    19a2:	51 e1       	ldi	r21, 0x11	; 17
    19a4:	07 c0       	rjmp	.+14     	; 0x19b4 <__udivmodhi4_ep>

000019a6 <__udivmodhi4_loop>:
    19a6:	aa 1f       	adc	r26, r26
    19a8:	bb 1f       	adc	r27, r27
    19aa:	a6 17       	cp	r26, r22
    19ac:	b7 07       	cpc	r27, r23
    19ae:	10 f0       	brcs	.+4      	; 0x19b4 <__udivmodhi4_ep>
    19b0:	a6 1b       	sub	r26, r22
    19b2:	b7 0b       	sbc	r27, r23

000019b4 <__udivmodhi4_ep>:
    19b4:	88 1f       	adc	r24, r24
    19b6:	99 1f       	adc	r25, r25
    19b8:	5a 95       	dec	r21
    19ba:	a9 f7       	brne	.-22     	; 0x19a6 <__udivmodhi4_loop>
    19bc:	80 95       	com	r24
    19be:	90 95       	com	r25
    19c0:	bc 01       	movw	r22, r24
    19c2:	cd 01       	movw	r24, r26
    19c4:	08 95       	ret

000019c6 <do_rand>:
    19c6:	8f 92       	push	r8
    19c8:	9f 92       	push	r9
    19ca:	af 92       	push	r10
    19cc:	bf 92       	push	r11
    19ce:	cf 92       	push	r12
    19d0:	df 92       	push	r13
    19d2:	ef 92       	push	r14
    19d4:	ff 92       	push	r15
    19d6:	cf 93       	push	r28
    19d8:	df 93       	push	r29
    19da:	ec 01       	movw	r28, r24
    19dc:	68 81       	ld	r22, Y
    19de:	79 81       	ldd	r23, Y+1	; 0x01
    19e0:	8a 81       	ldd	r24, Y+2	; 0x02
    19e2:	9b 81       	ldd	r25, Y+3	; 0x03
    19e4:	61 15       	cp	r22, r1
    19e6:	71 05       	cpc	r23, r1
    19e8:	81 05       	cpc	r24, r1
    19ea:	91 05       	cpc	r25, r1
    19ec:	21 f4       	brne	.+8      	; 0x19f6 <do_rand+0x30>
    19ee:	64 e2       	ldi	r22, 0x24	; 36
    19f0:	79 ed       	ldi	r23, 0xD9	; 217
    19f2:	8b e5       	ldi	r24, 0x5B	; 91
    19f4:	97 e0       	ldi	r25, 0x07	; 7
    19f6:	2d e1       	ldi	r18, 0x1D	; 29
    19f8:	33 ef       	ldi	r19, 0xF3	; 243
    19fa:	41 e0       	ldi	r20, 0x01	; 1
    19fc:	50 e0       	ldi	r21, 0x00	; 0
    19fe:	41 d0       	rcall	.+130    	; 0x1a82 <__divmodsi4>
    1a00:	49 01       	movw	r8, r18
    1a02:	5a 01       	movw	r10, r20
    1a04:	9b 01       	movw	r18, r22
    1a06:	ac 01       	movw	r20, r24
    1a08:	a7 ea       	ldi	r26, 0xA7	; 167
    1a0a:	b1 e4       	ldi	r27, 0x41	; 65
    1a0c:	56 d0       	rcall	.+172    	; 0x1aba <__muluhisi3>
    1a0e:	6b 01       	movw	r12, r22
    1a10:	7c 01       	movw	r14, r24
    1a12:	ac ee       	ldi	r26, 0xEC	; 236
    1a14:	b4 ef       	ldi	r27, 0xF4	; 244
    1a16:	a5 01       	movw	r20, r10
    1a18:	94 01       	movw	r18, r8
    1a1a:	5b d0       	rcall	.+182    	; 0x1ad2 <__mulohisi3>
    1a1c:	dc 01       	movw	r26, r24
    1a1e:	cb 01       	movw	r24, r22
    1a20:	8c 0d       	add	r24, r12
    1a22:	9d 1d       	adc	r25, r13
    1a24:	ae 1d       	adc	r26, r14
    1a26:	bf 1d       	adc	r27, r15
    1a28:	b7 ff       	sbrs	r27, 7
    1a2a:	03 c0       	rjmp	.+6      	; 0x1a32 <do_rand+0x6c>
    1a2c:	01 97       	sbiw	r24, 0x01	; 1
    1a2e:	a1 09       	sbc	r26, r1
    1a30:	b0 48       	sbci	r27, 0x80	; 128
    1a32:	88 83       	st	Y, r24
    1a34:	99 83       	std	Y+1, r25	; 0x01
    1a36:	aa 83       	std	Y+2, r26	; 0x02
    1a38:	bb 83       	std	Y+3, r27	; 0x03
    1a3a:	9f 77       	andi	r25, 0x7F	; 127
    1a3c:	df 91       	pop	r29
    1a3e:	cf 91       	pop	r28
    1a40:	ff 90       	pop	r15
    1a42:	ef 90       	pop	r14
    1a44:	df 90       	pop	r13
    1a46:	cf 90       	pop	r12
    1a48:	bf 90       	pop	r11
    1a4a:	af 90       	pop	r10
    1a4c:	9f 90       	pop	r9
    1a4e:	8f 90       	pop	r8
    1a50:	08 95       	ret

00001a52 <rand_r>:
    1a52:	b9 cf       	rjmp	.-142    	; 0x19c6 <do_rand>

00001a54 <rand>:
    1a54:	80 e0       	ldi	r24, 0x00	; 0
    1a56:	92 e0       	ldi	r25, 0x02	; 2
    1a58:	b6 cf       	rjmp	.-148    	; 0x19c6 <do_rand>

00001a5a <srand>:
    1a5a:	a0 e0       	ldi	r26, 0x00	; 0
    1a5c:	b0 e0       	ldi	r27, 0x00	; 0
    1a5e:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
    1a62:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    1a66:	a0 93 02 02 	sts	0x0202, r26	; 0x800202 <__DATA_REGION_ORIGIN__+0x2>
    1a6a:	b0 93 03 02 	sts	0x0203, r27	; 0x800203 <__DATA_REGION_ORIGIN__+0x3>
    1a6e:	08 95       	ret

00001a70 <memcpy>:
    1a70:	fb 01       	movw	r30, r22
    1a72:	dc 01       	movw	r26, r24
    1a74:	02 c0       	rjmp	.+4      	; 0x1a7a <memcpy+0xa>
    1a76:	01 90       	ld	r0, Z+
    1a78:	0d 92       	st	X+, r0
    1a7a:	41 50       	subi	r20, 0x01	; 1
    1a7c:	50 40       	sbci	r21, 0x00	; 0
    1a7e:	d8 f7       	brcc	.-10     	; 0x1a76 <memcpy+0x6>
    1a80:	08 95       	ret

00001a82 <__divmodsi4>:
    1a82:	05 2e       	mov	r0, r21
    1a84:	97 fb       	bst	r25, 7
    1a86:	16 f4       	brtc	.+4      	; 0x1a8c <__divmodsi4+0xa>
    1a88:	00 94       	com	r0
    1a8a:	0f d0       	rcall	.+30     	; 0x1aaa <__negsi2>
    1a8c:	57 fd       	sbrc	r21, 7
    1a8e:	05 d0       	rcall	.+10     	; 0x1a9a <__divmodsi4_neg2>
    1a90:	5c df       	rcall	.-328    	; 0x194a <__udivmodsi4>
    1a92:	07 fc       	sbrc	r0, 7
    1a94:	02 d0       	rcall	.+4      	; 0x1a9a <__divmodsi4_neg2>
    1a96:	46 f4       	brtc	.+16     	; 0x1aa8 <__divmodsi4_exit>
    1a98:	08 c0       	rjmp	.+16     	; 0x1aaa <__negsi2>

00001a9a <__divmodsi4_neg2>:
    1a9a:	50 95       	com	r21
    1a9c:	40 95       	com	r20
    1a9e:	30 95       	com	r19
    1aa0:	21 95       	neg	r18
    1aa2:	3f 4f       	sbci	r19, 0xFF	; 255
    1aa4:	4f 4f       	sbci	r20, 0xFF	; 255
    1aa6:	5f 4f       	sbci	r21, 0xFF	; 255

00001aa8 <__divmodsi4_exit>:
    1aa8:	08 95       	ret

00001aaa <__negsi2>:
    1aaa:	90 95       	com	r25
    1aac:	80 95       	com	r24
    1aae:	70 95       	com	r23
    1ab0:	61 95       	neg	r22
    1ab2:	7f 4f       	sbci	r23, 0xFF	; 255
    1ab4:	8f 4f       	sbci	r24, 0xFF	; 255
    1ab6:	9f 4f       	sbci	r25, 0xFF	; 255
    1ab8:	08 95       	ret

00001aba <__muluhisi3>:
    1aba:	0f d0       	rcall	.+30     	; 0x1ada <__umulhisi3>
    1abc:	a5 9f       	mul	r26, r21
    1abe:	90 0d       	add	r25, r0
    1ac0:	b4 9f       	mul	r27, r20
    1ac2:	90 0d       	add	r25, r0
    1ac4:	a4 9f       	mul	r26, r20
    1ac6:	80 0d       	add	r24, r0
    1ac8:	91 1d       	adc	r25, r1
    1aca:	11 24       	eor	r1, r1
    1acc:	08 95       	ret

00001ace <__mulshisi3>:
    1ace:	b7 ff       	sbrs	r27, 7
    1ad0:	f4 cf       	rjmp	.-24     	; 0x1aba <__muluhisi3>

00001ad2 <__mulohisi3>:
    1ad2:	f3 df       	rcall	.-26     	; 0x1aba <__muluhisi3>
    1ad4:	82 1b       	sub	r24, r18
    1ad6:	93 0b       	sbc	r25, r19
    1ad8:	08 95       	ret

00001ada <__umulhisi3>:
    1ada:	a2 9f       	mul	r26, r18
    1adc:	b0 01       	movw	r22, r0
    1ade:	b3 9f       	mul	r27, r19
    1ae0:	c0 01       	movw	r24, r0
    1ae2:	a3 9f       	mul	r26, r19
    1ae4:	70 0d       	add	r23, r0
    1ae6:	81 1d       	adc	r24, r1
    1ae8:	11 24       	eor	r1, r1
    1aea:	91 1d       	adc	r25, r1
    1aec:	b2 9f       	mul	r27, r18
    1aee:	70 0d       	add	r23, r0
    1af0:	81 1d       	adc	r24, r1
    1af2:	11 24       	eor	r1, r1
    1af4:	91 1d       	adc	r25, r1
    1af6:	08 95       	ret

00001af8 <_exit>:
    1af8:	f8 94       	cli

00001afa <__stop_program>:
    1afa:	ff cf       	rjmp	.-2      	; 0x1afa <__stop_program>
