Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/kaushik/data/Vivado/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_EX_behav xil_defaultlib.test_EX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_op
Compiling module xil_defaultlib.EX_top
Compiling module xil_defaultlib.test_EX
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_EX_behav
