{"related:ZKNfReZUCA0J:scholar.google.com/&scioq=scheduling&hl=en&as_sdt=0,5":[{"title":"Memory access scheduling","url":"https://dl.acm.org/doi/abs/10.1145/342001.339668","authors":["S Rixner","S Rixner WJ Dally","S Rixner WJ Dally UJ Kapasi","S Rixner WJ Dally UJ Kapasi P Mattson…"],"year":2000,"numCitations":1127,"pdf":"http://scholarship.rice.edu/bitstream/handle/1911/20279/Rix2000Jun5MemoryAcce.PDF?sequence=1","citationUrl":"http://scholar.google.com/scholar?cites=939093870289855332&as_sdt=2005&sciodt=0,5&hl=en&scioq=scheduling","relatedUrl":"http://scholar.google.com/scholar?q=related:ZKNfReZUCA0J:scholar.google.com/&scioq=scheduling&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=939093870289855332&hl=en&as_sdt=0,5&scioq=scheduling","publication":"dl.acm.org","p":1,"exp":1596894009450},{"title":"Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems","url":"https://ieeexplore.ieee.org/abstract/document/4556716/","authors":["O Mutlu","O Mutlu T Moscibroda"],"year":2008,"numCitations":615,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.642.745&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=5614485826926323429&as_sdt=2005&sciodt=0,5&hl=en&scioq=scheduling","relatedUrl":"http://scholar.google.com/scholar?q=related:5aZo3hyp6k0J:scholar.google.com/&scioq=scheduling&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5614485826926323429&hl=en&as_sdt=0,5&scioq=scheduling","publication":"ieeexplore.ieee.org"},{"title":"Stall-time fair memory access scheduling for chip multiprocessors","url":"https://ieeexplore.ieee.org/abstract/document/4408252/","authors":["O Mutlu","O Mutlu T Moscibroda"],"year":2007,"numCitations":566,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.641.9997&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=231740434408777925&as_sdt=2005&sciodt=0,5&hl=en&scioq=scheduling","relatedUrl":"http://scholar.google.com/scholar?q=related:xagHgbJONwMJ:scholar.google.com/&scioq=scheduling&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=231740434408777925&hl=en&as_sdt=0,5&scioq=scheduling","publication":"ieeexplore.ieee.org"},{"title":"Thread cluster memory scheduling: Exploiting differences in memory access behavior","url":"https://ieeexplore.ieee.org/abstract/document/5695526/","authors":["Y Kim","Y Kim M Papamichael","Y Kim M Papamichael O Mutlu…"],"year":2010,"numCitations":457,"pdf":"https://kilthub.cmu.edu/articles/Thread_Cluster_Memory_Scheduling_Exploiting_Differences_in_Memory_Access_Behavior/6469460/files/11898014.pdf","citationUrl":"http://scholar.google.com/scholar?cites=7929933675727920334&as_sdt=2005&sciodt=0,5&hl=en&scioq=scheduling","relatedUrl":"http://scholar.google.com/scholar?q=related:zpwr2qnIDG4J:scholar.google.com/&scioq=scheduling&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7929933675727920334&hl=en&as_sdt=0,5&scioq=scheduling","publication":"ieeexplore.ieee.org"},{"title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","url":"https://ieeexplore.ieee.org/abstract/document/5416658/","authors":["Y Kim","Y Kim D Han","Y Kim D Han O Mutlu…"],"year":2010,"numCitations":458,"pdf":"https://kilthub.cmu.edu/articles/ATLAS_A_Scalable_and_High-Performance_Scheduling_Algorithm_for_Multiple_Memory_Controllers/6603677/files/12094055.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5961661271182801114&as_sdt=2005&sciodt=0,5&hl=en&scioq=scheduling","relatedUrl":"http://scholar.google.com/scholar?q=related:2vgNBFcTvFIJ:scholar.google.com/&scioq=scheduling&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5961661271182801114&hl=en&as_sdt=0,5&scioq=scheduling","publication":"ieeexplore.ieee.org"},{"title":"Fair queuing memory systems","url":"https://ieeexplore.ieee.org/abstract/document/4041848/","authors":["KJ Nesbit","KJ Nesbit N Aggarwal","KJ Nesbit N Aggarwal J Laudon…"],"year":2006,"numCitations":403,"pdf":"http://users.ece.northwestern.edu/~rjoseph/eecs453/papers/nesbit-micro2006.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2695888728951840230&as_sdt=2005&sciodt=0,5&hl=en&scioq=scheduling","relatedUrl":"http://scholar.google.com/scholar?q=related:5l0n-4O4aSUJ:scholar.google.com/&scioq=scheduling&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2695888728951840230&hl=en&as_sdt=0,5&scioq=scheduling","publication":"ieeexplore.ieee.org"},{"title":"A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality","url":"https://dl.acm.org/doi/pdf/10.1145/360128.360134","authors":["Z Zhang","Z Zhang Z Zhu","Z Zhang Z Zhu X Zhang"],"year":2000,"numCitations":284,"pdf":"http://home.eng.iastate.edu/~zzhang/publications/tr00-micro-interleave.pdf","citationUrl":"http://scholar.google.com/scholar?cites=921437791281846997&as_sdt=2005&sciodt=0,5&hl=en&scioq=scheduling","relatedUrl":"http://scholar.google.com/scholar?q=related:1Zr5B8qayQwJ:scholar.google.com/&scioq=scheduling&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=921437791281846997&hl=en&as_sdt=0,5&scioq=scheduling","publication":"dl.acm.org"},{"title":"Self-optimizing memory controllers: A reinforcement learning approach","url":"https://dl.acm.org/doi/abs/10.1145/1394608.1382172","authors":["E Ipek","E Ipek O Mutlu","E Ipek O Mutlu JF Martínez","E Ipek O Mutlu JF Martínez R Caruana"],"year":2008,"numCitations":449,"pdf":"https://www.cl.cam.ac.uk/~ey204/teaching/ACS/R244_2019_2020/papers/ipek_isca_2008.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12824550986600433204&as_sdt=2005&sciodt=0,5&hl=en&scioq=scheduling","relatedUrl":"http://scholar.google.com/scholar?q=related:NEY0yCz1-bEJ:scholar.google.com/&scioq=scheduling&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12824550986600433204&hl=en&as_sdt=0,5&scioq=scheduling","publication":"dl.acm.org"},{"title":"Adaptive history-based memory schedulers","url":"https://ieeexplore.ieee.org/abstract/document/1551006/","authors":["I Hur","I Hur C Lin"],"year":2004,"numCitations":162,"pdf":"http://www.cs.utexas.edu/~lin/papers/micro04.pdf","citationUrl":"http://scholar.google.com/scholar?cites=1365915097894638919&as_sdt=2005&sciodt=0,5&hl=en&scioq=scheduling","relatedUrl":"http://scholar.google.com/scholar?q=related:R1Vaa4u09BIJ:scholar.google.com/&scioq=scheduling&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1365915097894638919&hl=en&as_sdt=0,5&scioq=scheduling","publication":"ieeexplore.ieee.org"},{"title":"Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order","url":"https://patents.google.com/patent/US5630096A/en","authors":["WK Zuravleff","WK Zuravleff T Robinson"],"year":1997,"numCitations":210,"pdf":"https://patentimages.storage.googleapis.com/61/13/38/e7e99b3b1546fe/US5630096.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13294727427643424842&as_sdt=2005&sciodt=0,5&hl=en&scioq=scheduling","relatedUrl":"http://scholar.google.com/scholar?q=related:SkBULihcgLgJ:scholar.google.com/&scioq=scheduling&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13294727427643424842&hl=en&as_sdt=0,5&scioq=scheduling","publication":"Google Patents"}]}