
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>SystemVerilog</title>
    <meta name="description" content="Programming language for describing hardware behavior, including modules, primitives, execution, and structural representation">
    <link rel="canonical" href="https://notes.elimelt.com/hardware-design/369/system-verilog.html">
    <link rel="stylesheet" href="/css/styles.css">
    <script type="application/ld+json">{"@context": "https://schema.org", "@type": "Article", "headline": "SystemVerilog", "dateModified": "2025-05-07T16:15:38.687172", "description": "Programming language for describing hardware behavior, including modules, primitives, execution, and structural representation", "url": "https://notes.elimelt.com/hardware-design/369/system-verilog.html", "articleSection": "Hardware", "keywords": "system-verilog,hardware,digital electronics,programming languages for hardware"}</script>
</head>
<body>
    <header>
        <nav><a href="https://github.com/elimelt/notes" style="font-size:24px; color: white;" class="fa">&#xf09b;</a> | <a href="/index.html">Home</a> | <a href="/categories/index.html">Categories</a> | <a href="/tags/index.html">Tags</a></nav>
        <div class="breadcrumbs"><a href="/index.html">Home</a> » <a href="/categories/hardware.html">Hardware</a> » SystemVerilog</div>
    </header>
    <main class="content">
        <h1>SystemVerilog</h1>
        <h1 id="systemverilog"><a class="toclink" href="#systemverilog">SystemVerilog</a></h1>
<h2 id="verilog"><a class="toclink" href="#verilog">Verilog</a></h2>
<p>A programming language for describing hardware. Lets you programmatically describe the behavior you want, giving you the ability to test things beforehand with simulation. Help prevents hurting your hardware.</p>
<p>Syntax can be similar to C, but behavior is different. SystemVerilog is a superset of the older Verilog. Will refer to SV as Verilog.</p>
<h2 id="primitives"><a class="toclink" href="#primitives">Primitives</a></h2>
<h3 id="nets-wire-transmit-value-of-a-connected-source"><a class="toclink" href="#nets-wire-transmit-value-of-a-connected-source">Nets (<code>wire</code>): transmit value of a connected source.</a></h3>
<ul>
<li>It is problematic to have two different voltage sources connected.</li>
<li>Can connect to many places. Think about like a split wire.</li>
</ul>
<h3 id="variables-reg-variable-voltage-source"><a class="toclink" href="#variables-reg-variable-voltage-source">Variables (<code>reg</code>): variable Voltage source.</a></h3>
<ul>
<li>Can assign arbitrary values.</li>
<li>Variable <code>logic</code> can be used as a variable as well.</li>
</ul>
<h3 id="values"><a class="toclink" href="#values">Values</a></h3>
<ul>
<li>0: low, TRUE</li>
<li>1: high, FALSE</li>
<li>X: unknown</li>
<li>Z: floating, high impedance</li>
</ul>
<h3 id="modules"><a class="toclink" href="#modules">Modules</a></h3>
<ul>
<li>Modules: "classes" in Verilog that define blocks</li>
<li>Input: Signals passed from outside to inside of block</li>
<li>Output: Signals passed from inside to outside of block</li>
</ul>
<h2 id="execution"><a class="toclink" href="#execution">Execution</a></h2>
<p>You can't turn wires off. They transmit voltages near instantly. Gates and modules are constantly performing computation, which can be hard to keep track of.</p>
<p>In pure hardware, there is no notion of initialization. Wires can naturally pick up voltages from their enviornment.</p>
<h2 id="structural-verilog"><a class="toclink" href="#structural-verilog">Structural Verilog</a></h2>
<pre><code class="language-verilog">// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
    output logic F;                     // each variable
    input logic A, B, C, D;             // is 1-bit (logic)

    assign F = ~((A &amp; B) | (C &amp; D));    // continuous assignment
endmodule
// end of SystemVerilog code
</code></pre>
<h3 id="equivalently-with-wires"><a class="toclink" href="#equivalently-with-wires">Equivalently with wires</a></h3>
<pre><code class="language-verilog">// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
    output logic F;
    input logic A, B, C, D;
    logic AB, CD, O; // now necessary

    assign AB = A &amp; B;
    assign CD = C &amp; D;
    assign O = AB | CD;
    assign F = ~O;
endmodule
</code></pre>
<h3 id="equivalently-with-gates"><a class="toclink" href="#equivalently-with-gates">Equivalently with gates</a></h3>
<pre><code class="language-verilog">// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
    output logic F;
    input logic A, B, C, D;
    logic AB, CD, O; // now necessary

    // and is the module name. a1 is the instance name
    // AB, A, B are port connections
    and a1(AB, A, B);
    and a2(CD, C, D);
    or o1(O, AB, CD);
    not n1(F, O);
endmodule
</code></pre>
<h2 id="2-input-mux"><a class="toclink" href="#2-input-mux">2-input MUX</a></h2>
<pre><code class="language-verilog">// SystemVerilog code for AND-OR-INVERT circuit
module AOI (F, A, B, C, D);
    output logic F;
    input logic A, B, C, D;

    assign F = ~((A &amp; B)|(C &amp; D));
endmodule
</code></pre>
<pre><code class="language-verilog">// 2:1 multiplexer built on top of AOI module
module MUX2 (V, SEL, I, J);
    output logic V;
    input logic SEL, I, J;
    logic SELN, VN;

    not G1 (SELN, SEL);
    // order of ports matter. this is explicit
    // port assignment
    AOI G2 (.F(VN), .A(I), .B(SEL), .C(SELN), .D(J));
    not G3 (V, VN);
endmodule
</code></pre>
    </main>
    <footer>
        <p>&copy; 2025 Notes Site</p>
    </footer>
</body>
</html>
    