a design with registers for 24 bit precision (as base) and then cut down (to whatever the cut parameter values are)
note that this design extend the width of the adder (instead of cutting down the multiplier output). This is b/c
we want to be able to get corrupted image when lower the clock
