
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e51c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  0800e6fc  0800e6fc  0000f6fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e7fc  0800e7fc  000101ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e7fc  0800e7fc  0000f7fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e804  0800e804  000101ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e804  0800e804  0000f804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e808  0800e808  0000f808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800e80c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003074  200001ec  0800e9f8  000101ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003260  0800e9f8  00010260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025459  00000000  00000000  0001021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005932  00000000  00000000  00035675  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cc8  00000000  00000000  0003afa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015f2  00000000  00000000  0003cc70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000082f9  00000000  00000000  0003e262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000293be  00000000  00000000  0004655b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da597  00000000  00000000  0006f919  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00149eb0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007bec  00000000  00000000  00149ef4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00151ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800e6e4 	.word	0x0800e6e4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f0 	.word	0x200001f0
 800021c:	0800e6e4 	.word	0x0800e6e4

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <io_coil_add_channel>:
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 * @param dir: Direction of the channel (IO_COIL_INPUT or IO_COIL_OUTPUT)
 */
void io_coil_add_channel(GPIO_TypeDef* port, uint16_t pin) {
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000608:	4b12      	ldr	r3, [pc, #72]	@ (8000654 <io_coil_add_channel+0x58>)
 800060a:	881b      	ldrh	r3, [r3, #0]
 800060c:	2b03      	cmp	r3, #3
 800060e:	d81b      	bhi.n	8000648 <io_coil_add_channel+0x4c>

	io_coil_channels[io_coil_channel_count].port = port;
 8000610:	4b10      	ldr	r3, [pc, #64]	@ (8000654 <io_coil_add_channel+0x58>)
 8000612:	881b      	ldrh	r3, [r3, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	4a10      	ldr	r2, [pc, #64]	@ (8000658 <io_coil_add_channel+0x5c>)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_coil_channels[io_coil_channel_count].pin = pin;
 800061e:	4b0d      	ldr	r3, [pc, #52]	@ (8000654 <io_coil_add_channel+0x58>)
 8000620:	881b      	ldrh	r3, [r3, #0]
 8000622:	4a0d      	ldr	r2, [pc, #52]	@ (8000658 <io_coil_add_channel+0x5c>)
 8000624:	00db      	lsls	r3, r3, #3
 8000626:	4413      	add	r3, r2
 8000628:	887a      	ldrh	r2, [r7, #2]
 800062a:	809a      	strh	r2, [r3, #4]
	io_coil_channels[io_coil_channel_count].storedState = GPIO_PIN_RESET; // default to OFF = RESET
 800062c:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <io_coil_add_channel+0x58>)
 800062e:	881b      	ldrh	r3, [r3, #0]
 8000630:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <io_coil_add_channel+0x5c>)
 8000632:	00db      	lsls	r3, r3, #3
 8000634:	4413      	add	r3, r2
 8000636:	2200      	movs	r2, #0
 8000638:	719a      	strb	r2, [r3, #6]
	io_coil_channel_count++;
 800063a:	4b06      	ldr	r3, [pc, #24]	@ (8000654 <io_coil_add_channel+0x58>)
 800063c:	881b      	ldrh	r3, [r3, #0]
 800063e:	3301      	adds	r3, #1
 8000640:	b29a      	uxth	r2, r3
 8000642:	4b04      	ldr	r3, [pc, #16]	@ (8000654 <io_coil_add_channel+0x58>)
 8000644:	801a      	strh	r2, [r3, #0]
 8000646:	e000      	b.n	800064a <io_coil_add_channel+0x4e>
	if (io_coil_channel_count >= MAX_IO_COILS) return; // Cannot add another channel if all channels taken
 8000648:	bf00      	nop
}
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	20000228 	.word	0x20000228
 8000658:	20000208 	.word	0x20000208

0800065c <io_coil_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_coil_read(uint16_t index) {
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_coil_channel_count) {
 8000666:	4b09      	ldr	r3, [pc, #36]	@ (800068c <io_coil_read+0x30>)
 8000668:	881b      	ldrh	r3, [r3, #0]
 800066a:	88fa      	ldrh	r2, [r7, #6]
 800066c:	429a      	cmp	r2, r3
 800066e:	d205      	bcs.n	800067c <io_coil_read+0x20>
		return io_coil_channels[index].storedState;
 8000670:	88fb      	ldrh	r3, [r7, #6]
 8000672:	4a07      	ldr	r2, [pc, #28]	@ (8000690 <io_coil_read+0x34>)
 8000674:	00db      	lsls	r3, r3, #3
 8000676:	4413      	add	r3, r2
 8000678:	799b      	ldrb	r3, [r3, #6]
 800067a:	e000      	b.n	800067e <io_coil_read+0x22>
	}
	return GPIO_PIN_RESET;
 800067c:	2300      	movs	r3, #0
}
 800067e:	4618      	mov	r0, r3
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	20000228 	.word	0x20000228
 8000690:	20000208 	.word	0x20000208

08000694 <io_coil_write>:
 * This function writes the provided value to a coil output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_coil_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_coil_write(uint16_t index, GPIO_PinState value) {
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	460a      	mov	r2, r1
 800069e:	80fb      	strh	r3, [r7, #6]
 80006a0:	4613      	mov	r3, r2
 80006a2:	717b      	strb	r3, [r7, #5]
	if (index >= 0 && index < io_coil_channel_count) {
 80006a4:	4b0d      	ldr	r3, [pc, #52]	@ (80006dc <io_coil_write+0x48>)
 80006a6:	881b      	ldrh	r3, [r3, #0]
 80006a8:	88fa      	ldrh	r2, [r7, #6]
 80006aa:	429a      	cmp	r2, r3
 80006ac:	d212      	bcs.n	80006d4 <io_coil_write+0x40>
		HAL_GPIO_WritePin(io_coil_channels[index].port, io_coil_channels[index].pin, value);
 80006ae:	88fb      	ldrh	r3, [r7, #6]
 80006b0:	4a0b      	ldr	r2, [pc, #44]	@ (80006e0 <io_coil_write+0x4c>)
 80006b2:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80006b6:	88fb      	ldrh	r3, [r7, #6]
 80006b8:	4a09      	ldr	r2, [pc, #36]	@ (80006e0 <io_coil_write+0x4c>)
 80006ba:	00db      	lsls	r3, r3, #3
 80006bc:	4413      	add	r3, r2
 80006be:	889b      	ldrh	r3, [r3, #4]
 80006c0:	797a      	ldrb	r2, [r7, #5]
 80006c2:	4619      	mov	r1, r3
 80006c4:	f004 fb3c 	bl	8004d40 <HAL_GPIO_WritePin>
		io_coil_channels[index].storedState = value;
 80006c8:	88fb      	ldrh	r3, [r7, #6]
 80006ca:	4a05      	ldr	r2, [pc, #20]	@ (80006e0 <io_coil_write+0x4c>)
 80006cc:	00db      	lsls	r3, r3, #3
 80006ce:	4413      	add	r3, r2
 80006d0:	797a      	ldrb	r2, [r7, #5]
 80006d2:	719a      	strb	r2, [r3, #6]
	}
}
 80006d4:	bf00      	nop
 80006d6:	3708      	adds	r7, #8
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20000228 	.word	0x20000228
 80006e0:	20000208 	.word	0x20000208

080006e4 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or 0 if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_discrete_in_channel_count) {
 80006ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <io_discrete_in_read+0x3c>)
 80006f0:	881b      	ldrh	r3, [r3, #0]
 80006f2:	88fa      	ldrh	r2, [r7, #6]
 80006f4:	429a      	cmp	r2, r3
 80006f6:	d20e      	bcs.n	8000716 <io_discrete_in_read+0x32>
		return HAL_GPIO_ReadPin(io_discrete_in_channels[index].port, io_discrete_in_channels[index].pin);
 80006f8:	88fb      	ldrh	r3, [r7, #6]
 80006fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000724 <io_discrete_in_read+0x40>)
 80006fc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000700:	88fb      	ldrh	r3, [r7, #6]
 8000702:	4908      	ldr	r1, [pc, #32]	@ (8000724 <io_discrete_in_read+0x40>)
 8000704:	00db      	lsls	r3, r3, #3
 8000706:	440b      	add	r3, r1
 8000708:	889b      	ldrh	r3, [r3, #4]
 800070a:	4619      	mov	r1, r3
 800070c:	4610      	mov	r0, r2
 800070e:	f004 faff 	bl	8004d10 <HAL_GPIO_ReadPin>
 8000712:	4603      	mov	r3, r0
 8000714:	e000      	b.n	8000718 <io_discrete_in_read+0x34>
	}
	return GPIO_PIN_RESET;
 8000716:	2300      	movs	r3, #0
}
 8000718:	4618      	mov	r0, r3
 800071a:	3708      	adds	r7, #8
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	2000024c 	.word	0x2000024c
 8000724:	2000022c 	.word	0x2000022c

08000728 <io_holding_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The last written value for the holding register, or 0 if the channel is invalid.
 */
uint16_t io_holding_reg_read(uint16_t index) {
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 8000732:	4b0b      	ldr	r3, [pc, #44]	@ (8000760 <io_holding_reg_read+0x38>)
 8000734:	881b      	ldrh	r3, [r3, #0]
 8000736:	88fa      	ldrh	r2, [r7, #6]
 8000738:	429a      	cmp	r2, r3
 800073a:	d209      	bcs.n	8000750 <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 800073c:	88fa      	ldrh	r2, [r7, #6]
 800073e:	4909      	ldr	r1, [pc, #36]	@ (8000764 <io_holding_reg_read+0x3c>)
 8000740:	4613      	mov	r3, r2
 8000742:	005b      	lsls	r3, r3, #1
 8000744:	4413      	add	r3, r2
 8000746:	009b      	lsls	r3, r3, #2
 8000748:	440b      	add	r3, r1
 800074a:	3308      	adds	r3, #8
 800074c:	881b      	ldrh	r3, [r3, #0]
 800074e:	e000      	b.n	8000752 <io_holding_reg_read+0x2a>
	}
	return 0;
 8000750:	2300      	movs	r3, #0
}
 8000752:	4618      	mov	r0, r3
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	20000268 	.word	0x20000268
 8000764:	20000250 	.word	0x20000250

08000768 <io_holding_reg_write>:
 * This function writes the provided value to a holding register. It sets the DAC output voltage based on the provided value (e.g., 0-4095).
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_holding_reg_add_channel).
 * @param value: The value to write to the holding register.
 */
void io_holding_reg_write(uint16_t index, uint16_t value) {
 8000768:	b580      	push	{r7, lr}
 800076a:	b084      	sub	sp, #16
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	460a      	mov	r2, r1
 8000772:	80fb      	strh	r3, [r7, #6]
 8000774:	4613      	mov	r3, r2
 8000776:	80bb      	strh	r3, [r7, #4]
	if (index >= 0 && index < io_holding_reg_channel_count) {
 8000778:	4b1f      	ldr	r3, [pc, #124]	@ (80007f8 <io_holding_reg_write+0x90>)
 800077a:	881b      	ldrh	r3, [r3, #0]
 800077c:	88fa      	ldrh	r2, [r7, #6]
 800077e:	429a      	cmp	r2, r3
 8000780:	d236      	bcs.n	80007f0 <io_holding_reg_write+0x88>
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = (DAC_HandleTypeDef*)io_holding_reg_channels[index].handle; // cast generic handle to DAC_HandleTypeDef
 8000782:	88fa      	ldrh	r2, [r7, #6]
 8000784:	491d      	ldr	r1, [pc, #116]	@ (80007fc <io_holding_reg_write+0x94>)
 8000786:	4613      	mov	r3, r2
 8000788:	005b      	lsls	r3, r3, #1
 800078a:	4413      	add	r3, r2
 800078c:	009b      	lsls	r3, r3, #2
 800078e:	440b      	add	r3, r1
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	60fb      	str	r3, [r7, #12]

		// Scale modbus 16 bit value to 12 bit DAC range
		uint32_t scaledValue = (value * 4095U) / 65535U;
 8000794:	88ba      	ldrh	r2, [r7, #4]
 8000796:	4613      	mov	r3, r2
 8000798:	031b      	lsls	r3, r3, #12
 800079a:	1a9b      	subs	r3, r3, r2
 800079c:	4a18      	ldr	r2, [pc, #96]	@ (8000800 <io_holding_reg_write+0x98>)
 800079e:	fba2 2303 	umull	r2, r3, r2, r3
 80007a2:	0bdb      	lsrs	r3, r3, #15
 80007a4:	60bb      	str	r3, [r7, #8]

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, io_holding_reg_channels[index].channel, DAC_ALIGN_12B_R, scaledValue);
 80007a6:	88fa      	ldrh	r2, [r7, #6]
 80007a8:	4914      	ldr	r1, [pc, #80]	@ (80007fc <io_holding_reg_write+0x94>)
 80007aa:	4613      	mov	r3, r2
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	4413      	add	r3, r2
 80007b0:	009b      	lsls	r3, r3, #2
 80007b2:	440b      	add	r3, r1
 80007b4:	3304      	adds	r3, #4
 80007b6:	6819      	ldr	r1, [r3, #0]
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	2200      	movs	r2, #0
 80007bc:	68f8      	ldr	r0, [r7, #12]
 80007be:	f003 fc0b 	bl	8003fd8 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		// TODO: Move to init so its only ran once. doesnt need to be run each time
		HAL_DAC_Start(hdac, io_holding_reg_channels[index].channel);
 80007c2:	88fa      	ldrh	r2, [r7, #6]
 80007c4:	490d      	ldr	r1, [pc, #52]	@ (80007fc <io_holding_reg_write+0x94>)
 80007c6:	4613      	mov	r3, r2
 80007c8:	005b      	lsls	r3, r3, #1
 80007ca:	4413      	add	r3, r2
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	440b      	add	r3, r1
 80007d0:	3304      	adds	r3, #4
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4619      	mov	r1, r3
 80007d6:	68f8      	ldr	r0, [r7, #12]
 80007d8:	f003 fb92 	bl	8003f00 <HAL_DAC_Start>

		// Store the set value
		io_holding_reg_channels[index].storedValue = value;
 80007dc:	88fa      	ldrh	r2, [r7, #6]
 80007de:	4907      	ldr	r1, [pc, #28]	@ (80007fc <io_holding_reg_write+0x94>)
 80007e0:	4613      	mov	r3, r2
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	4413      	add	r3, r2
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	440b      	add	r3, r1
 80007ea:	3308      	adds	r3, #8
 80007ec:	88ba      	ldrh	r2, [r7, #4]
 80007ee:	801a      	strh	r2, [r3, #0]
#endif
	}
}
 80007f0:	bf00      	nop
 80007f2:	3710      	adds	r7, #16
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000268 	.word	0x20000268
 80007fc:	20000250 	.word	0x20000250
 8000800:	80008001 	.word	0x80008001

08000804 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == adc_read_func) {
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4a13      	ldr	r2, [pc, #76]	@ (8000860 <io_input_reg_add_channel+0x5c>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d109      	bne.n	800082a <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_ADC_INPUT_REG) {
 8000816:	4b13      	ldr	r3, [pc, #76]	@ (8000864 <io_input_reg_add_channel+0x60>)
 8000818:	881b      	ldrh	r3, [r3, #0]
 800081a:	2b03      	cmp	r3, #3
 800081c:	d81a      	bhi.n	8000854 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 800081e:	4b11      	ldr	r3, [pc, #68]	@ (8000864 <io_input_reg_add_channel+0x60>)
 8000820:	881b      	ldrh	r3, [r3, #0]
 8000822:	3301      	adds	r3, #1
 8000824:	b29a      	uxth	r2, r3
 8000826:	4b0f      	ldr	r3, [pc, #60]	@ (8000864 <io_input_reg_add_channel+0x60>)
 8000828:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 800082a:	4b0f      	ldr	r3, [pc, #60]	@ (8000868 <io_input_reg_add_channel+0x64>)
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	4619      	mov	r1, r3
 8000830:	4a0e      	ldr	r2, [pc, #56]	@ (800086c <io_input_reg_add_channel+0x68>)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8000838:	4b0b      	ldr	r3, [pc, #44]	@ (8000868 <io_input_reg_add_channel+0x64>)
 800083a:	881b      	ldrh	r3, [r3, #0]
 800083c:	4a0b      	ldr	r2, [pc, #44]	@ (800086c <io_input_reg_add_channel+0x68>)
 800083e:	00db      	lsls	r3, r3, #3
 8000840:	4413      	add	r3, r2
 8000842:	683a      	ldr	r2, [r7, #0]
 8000844:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8000846:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <io_input_reg_add_channel+0x64>)
 8000848:	881b      	ldrh	r3, [r3, #0]
 800084a:	3301      	adds	r3, #1
 800084c:	b29a      	uxth	r2, r3
 800084e:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <io_input_reg_add_channel+0x64>)
 8000850:	801a      	strh	r2, [r3, #0]
 8000852:	e000      	b.n	8000856 <io_input_reg_add_channel+0x52>
			return;
 8000854:	bf00      	nop
}
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr
 8000860:	080008b1 	.word	0x080008b1
 8000864:	20000a6e 	.word	0x20000a6e
 8000868:	20000a6c 	.word	0x20000a6c
 800086c:	2000026c 	.word	0x2000026c

08000870 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	80fb      	strh	r3, [r7, #6]
	if (index >= 0 && index < io_input_reg_channel_count) {
 800087a:	4b0b      	ldr	r3, [pc, #44]	@ (80008a8 <io_input_reg_read+0x38>)
 800087c:	881b      	ldrh	r3, [r3, #0]
 800087e:	88fa      	ldrh	r2, [r7, #6]
 8000880:	429a      	cmp	r2, r3
 8000882:	d20c      	bcs.n	800089e <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8000884:	88fb      	ldrh	r3, [r7, #6]
 8000886:	4a09      	ldr	r2, [pc, #36]	@ (80008ac <io_input_reg_read+0x3c>)
 8000888:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800088c:	88fb      	ldrh	r3, [r7, #6]
 800088e:	4907      	ldr	r1, [pc, #28]	@ (80008ac <io_input_reg_read+0x3c>)
 8000890:	00db      	lsls	r3, r3, #3
 8000892:	440b      	add	r3, r1
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	4618      	mov	r0, r3
 8000898:	4790      	blx	r2
 800089a:	4603      	mov	r3, r0
 800089c:	e000      	b.n	80008a0 <io_input_reg_read+0x30>
	}
	return 0;
 800089e:	2300      	movs	r3, #0
}
 80008a0:	4618      	mov	r0, r3
 80008a2:	3708      	adds	r7, #8
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20000a6c 	.word	0x20000a6c
 80008ac:	2000026c 	.word	0x2000026c

080008b0 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(void* context) {
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b084      	sub	sp, #16
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	60fb      	str	r3, [r7, #12]
		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80008bc:	68f8      	ldr	r0, [r7, #12]
 80008be:	f002 fb0b 	bl	8002ed8 <HAL_ADC_Start>
		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80008c2:	2164      	movs	r1, #100	@ 0x64
 80008c4:	68f8      	ldr	r0, [r7, #12]
 80008c6:	f002 fbc3 	bl	8003050 <HAL_ADC_PollForConversion>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d10f      	bne.n	80008f0 <adc_read_func+0x40>
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 80008d0:	68f8      	ldr	r0, [r7, #12]
 80008d2:	f002 fc95 	bl	8003200 <HAL_ADC_GetValue>
 80008d6:	4602      	mov	r2, r0
 80008d8:	4613      	mov	r3, r2
 80008da:	041b      	lsls	r3, r3, #16
 80008dc:	1a9a      	subs	r2, r3, r2
 80008de:	4b07      	ldr	r3, [pc, #28]	@ (80008fc <adc_read_func+0x4c>)
 80008e0:	fba3 1302 	umull	r1, r3, r3, r2
 80008e4:	1ad2      	subs	r2, r2, r3
 80008e6:	0852      	lsrs	r2, r2, #1
 80008e8:	4413      	add	r3, r2
 80008ea:	0adb      	lsrs	r3, r3, #11
 80008ec:	b29b      	uxth	r3, r3
 80008ee:	e000      	b.n	80008f2 <adc_read_func+0x42>
		}
#endif
	return 0;
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	3710      	adds	r7, #16
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	00100101 	.word	0x00100101

08000900 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000904:	f001 fec7 	bl	8002696 <HAL_Init>
  // Add Channels
// COILS: Digital R/W: for this controller, all digital outputs
// DISCRETE INPUTS: Digital R: for this controller, all digital inputs
// HOLDING REGISTERS: Analogue R/W: for this controller, all analogue outputs
// INPUT REGISTERS: Analogue R: for this controller, all analogue inputs
  io_coil_add_channel(GPIOC, GPIO_PIN_6);
 8000908:	2140      	movs	r1, #64	@ 0x40
 800090a:	4817      	ldr	r0, [pc, #92]	@ (8000968 <main+0x68>)
 800090c:	f7ff fe76 	bl	80005fc <io_coil_add_channel>
  io_input_reg_add_channel(DS3231_ReadTemp, &hi2c1);
 8000910:	4916      	ldr	r1, [pc, #88]	@ (800096c <main+0x6c>)
 8000912:	4817      	ldr	r0, [pc, #92]	@ (8000970 <main+0x70>)
 8000914:	f7ff ff76 	bl	8000804 <io_input_reg_add_channel>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000918:	f000 f82c 	bl	8000974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800091c:	f000 fa30 	bl	8000d80 <MX_GPIO_Init>
  MX_DMA_Init();
 8000920:	f000 f9fc 	bl	8000d1c <MX_DMA_Init>
  MX_I2C1_Init();
 8000924:	f000 f92e 	bl	8000b84 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000928:	f000 f9aa 	bl	8000c80 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800092c:	f000 f86e 	bl	8000a0c <MX_ADC1_Init>
  MX_DAC1_Init();
 8000930:	f000 f8e4 	bl	8000afc <MX_DAC1_Init>
  MX_USB_Device_Init();
 8000934:	f00c fd18 	bl	800d368 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8000938:	f000 f964 	bl	8000c04 <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 800093c:	f00b f804 	bl	800b948 <MX_FATFS_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <main+0x4a>
    Error_Handler();
 8000946:	f000 fab9 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    modbus_Setup(0x01); // Set modbus slave address
 800094a:	2001      	movs	r0, #1
 800094c:	f000 fdd2 	bl	80014f4 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1
 8000950:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000954:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000958:	f001 fc8a 	bl	8002270 <RS485_Setup>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 800095c:	f001 fd82 	bl	8002464 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8000960:	f001 fdc4 	bl	80024ec <RS485_TransmitPendingFrames>
	  RS485_ProcessPendingFrames();
 8000964:	bf00      	nop
 8000966:	e7f9      	b.n	800095c <main+0x5c>
 8000968:	48000800 	.word	0x48000800
 800096c:	20000af0 	.word	0x20000af0
 8000970:	080025e5 	.word	0x080025e5

08000974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b094      	sub	sp, #80	@ 0x50
 8000978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800097a:	f107 0318 	add.w	r3, r7, #24
 800097e:	2238      	movs	r2, #56	@ 0x38
 8000980:	2100      	movs	r1, #0
 8000982:	4618      	mov	r0, r3
 8000984:	f00d fa4a 	bl	800de1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000988:	1d3b      	adds	r3, r7, #4
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]
 8000994:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000996:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800099a:	f006 fba5 	bl	80070e8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800099e:	2302      	movs	r3, #2
 80009a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009a6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009a8:	2340      	movs	r3, #64	@ 0x40
 80009aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ac:	2302      	movs	r3, #2
 80009ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009b0:	2302      	movs	r3, #2
 80009b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80009b4:	2301      	movs	r3, #1
 80009b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 80009b8:	230c      	movs	r3, #12
 80009ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009bc:	2302      	movs	r3, #2
 80009be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80009c0:	2304      	movs	r3, #4
 80009c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009c4:	2302      	movs	r3, #2
 80009c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009c8:	f107 0318 	add.w	r3, r7, #24
 80009cc:	4618      	mov	r0, r3
 80009ce:	f006 fc3f 	bl	8007250 <HAL_RCC_OscConfig>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <SystemClock_Config+0x68>
  {
    Error_Handler();
 80009d8:	f000 fa70 	bl	8000ebc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009dc:	230f      	movs	r3, #15
 80009de:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009e0:	2301      	movs	r3, #1
 80009e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009e4:	2300      	movs	r3, #0
 80009e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009e8:	2300      	movs	r3, #0
 80009ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ec:	2300      	movs	r3, #0
 80009ee:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009f0:	1d3b      	adds	r3, r7, #4
 80009f2:	2100      	movs	r1, #0
 80009f4:	4618      	mov	r0, r3
 80009f6:	f006 ff3d 	bl	8007874 <HAL_RCC_ClockConfig>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000a00:	f000 fa5c 	bl	8000ebc <Error_Handler>
  }
}
 8000a04:	bf00      	nop
 8000a06:	3750      	adds	r7, #80	@ 0x50
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bd80      	pop	{r7, pc}

08000a0c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08c      	sub	sp, #48	@ 0x30
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	2220      	movs	r2, #32
 8000a22:	2100      	movs	r1, #0
 8000a24:	4618      	mov	r0, r3
 8000a26:	f00d f9f9 	bl	800de1c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000a2a:	4b32      	ldr	r3, [pc, #200]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a2c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000a30:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a32:	4b30      	ldr	r3, [pc, #192]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a34:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000a38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a40:	4b2c      	ldr	r3, [pc, #176]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000a46:	4b2b      	ldr	r3, [pc, #172]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a4c:	4b29      	ldr	r3, [pc, #164]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a52:	4b28      	ldr	r3, [pc, #160]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a54:	2204      	movs	r2, #4
 8000a56:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a58:	4b26      	ldr	r3, [pc, #152]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a5e:	4b25      	ldr	r3, [pc, #148]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000a64:	4b23      	ldr	r3, [pc, #140]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a66:	2201      	movs	r2, #1
 8000a68:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a6a:	4b22      	ldr	r3, [pc, #136]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a72:	4b20      	ldr	r3, [pc, #128]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a78:	4b1e      	ldr	r3, [pc, #120]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a86:	4b1b      	ldr	r3, [pc, #108]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000a8c:	4b19      	ldr	r3, [pc, #100]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a94:	4817      	ldr	r0, [pc, #92]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000a96:	f002 f89b 	bl	8002bd0 <HAL_ADC_Init>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000aa0:	f000 fa0c 	bl	8000ebc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000aa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aac:	4619      	mov	r1, r3
 8000aae:	4811      	ldr	r0, [pc, #68]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000ab0:	f003 f850 	bl	8003b54 <HAL_ADCEx_MultiModeConfigChannel>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000aba:	f000 f9ff 	bl	8000ebc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000abe:	4b0e      	ldr	r3, [pc, #56]	@ (8000af8 <MX_ADC1_Init+0xec>)
 8000ac0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ac2:	2306      	movs	r3, #6
 8000ac4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000aca:	237f      	movs	r3, #127	@ 0x7f
 8000acc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ace:	2304      	movs	r3, #4
 8000ad0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad6:	1d3b      	adds	r3, r7, #4
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4806      	ldr	r0, [pc, #24]	@ (8000af4 <MX_ADC1_Init+0xe8>)
 8000adc:	f002 fb9e 	bl	800321c <HAL_ADC_ConfigChannel>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000ae6:	f000 f9e9 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000aea:	bf00      	nop
 8000aec:	3730      	adds	r7, #48	@ 0x30
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000a70 	.word	0x20000a70
 8000af8:	04300002 	.word	0x04300002

08000afc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08c      	sub	sp, #48	@ 0x30
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b02:	463b      	mov	r3, r7
 8000b04:	2230      	movs	r2, #48	@ 0x30
 8000b06:	2100      	movs	r1, #0
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f00d f987 	bl	800de1c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000b7c <MX_DAC1_Init+0x80>)
 8000b10:	4a1b      	ldr	r2, [pc, #108]	@ (8000b80 <MX_DAC1_Init+0x84>)
 8000b12:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000b14:	4819      	ldr	r0, [pc, #100]	@ (8000b7c <MX_DAC1_Init+0x80>)
 8000b16:	f003 f9d0 	bl	8003eba <HAL_DAC_Init>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000b20:	f000 f9cc 	bl	8000ebc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000b24:	2302      	movs	r3, #2
 8000b26:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b34:	2300      	movs	r3, #0
 8000b36:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000b40:	2301      	movs	r3, #1
 8000b42:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000b44:	2300      	movs	r3, #0
 8000b46:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b48:	463b      	mov	r3, r7
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	480b      	ldr	r0, [pc, #44]	@ (8000b7c <MX_DAC1_Init+0x80>)
 8000b50:	f003 fa70 	bl	8004034 <HAL_DAC_ConfigChannel>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000b5a:	f000 f9af 	bl	8000ebc <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000b5e:	463b      	mov	r3, r7
 8000b60:	2210      	movs	r2, #16
 8000b62:	4619      	mov	r1, r3
 8000b64:	4805      	ldr	r0, [pc, #20]	@ (8000b7c <MX_DAC1_Init+0x80>)
 8000b66:	f003 fa65 	bl	8004034 <HAL_DAC_ConfigChannel>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8000b70:	f000 f9a4 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000b74:	bf00      	nop
 8000b76:	3730      	adds	r7, #48	@ 0x30
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	20000adc 	.word	0x20000adc
 8000b80:	50000800 	.word	0x50000800

08000b84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bfc <MX_I2C1_Init+0x78>)
 8000b8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8000b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000b90:	4a1b      	ldr	r2, [pc, #108]	@ (8000c00 <MX_I2C1_Init+0x7c>)
 8000b92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b94:	4b18      	ldr	r3, [pc, #96]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b9a:	4b17      	ldr	r3, [pc, #92]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ba0:	4b15      	ldr	r3, [pc, #84]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bbe:	480e      	ldr	r0, [pc, #56]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000bc0:	f004 f8d6 	bl	8004d70 <HAL_I2C_Init>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000bca:	f000 f977 	bl	8000ebc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4809      	ldr	r0, [pc, #36]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000bd2:	f004 fcf1 	bl	80055b8 <HAL_I2CEx_ConfigAnalogFilter>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000bdc:	f000 f96e 	bl	8000ebc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000be0:	2100      	movs	r1, #0
 8000be2:	4805      	ldr	r0, [pc, #20]	@ (8000bf8 <MX_I2C1_Init+0x74>)
 8000be4:	f004 fd33 	bl	800564e <HAL_I2CEx_ConfigDigitalFilter>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000bee:	f000 f965 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20000af0 	.word	0x20000af0
 8000bfc:	40005400 	.word	0x40005400
 8000c00:	00300617 	.word	0x00300617

08000c04 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c08:	4b1b      	ldr	r3, [pc, #108]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8000c7c <MX_SPI1_Init+0x78>)
 8000c0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c10:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c16:	4b18      	ldr	r3, [pc, #96]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000c1c:	4b16      	ldr	r3, [pc, #88]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c1e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000c22:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c24:	4b14      	ldr	r3, [pc, #80]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c2a:	4b13      	ldr	r3, [pc, #76]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c30:	4b11      	ldr	r3, [pc, #68]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c36:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c38:	4b0f      	ldr	r3, [pc, #60]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c44:	4b0c      	ldr	r3, [pc, #48]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000c50:	4b09      	ldr	r3, [pc, #36]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c52:	2207      	movs	r2, #7
 8000c54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c56:	4b08      	ldr	r3, [pc, #32]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c5c:	4b06      	ldr	r3, [pc, #24]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c5e:	2208      	movs	r2, #8
 8000c60:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c62:	4805      	ldr	r0, [pc, #20]	@ (8000c78 <MX_SPI1_Init+0x74>)
 8000c64:	f007 fa12 	bl	800808c <HAL_SPI_Init>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000c6e:	f000 f925 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20000b44 	.word	0x20000b44
 8000c7c:	40013000 	.word	0x40013000

08000c80 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c84:	4b23      	ldr	r3, [pc, #140]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000c86:	4a24      	ldr	r2, [pc, #144]	@ (8000d18 <MX_USART1_UART_Init+0x98>)
 8000c88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000c8a:	4b22      	ldr	r3, [pc, #136]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000c8c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000c90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c92:	4b20      	ldr	r3, [pc, #128]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8000c98:	4b1e      	ldr	r3, [pc, #120]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000c9a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c9e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ca0:	4b1c      	ldr	r3, [pc, #112]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ca6:	4b1b      	ldr	r3, [pc, #108]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000ca8:	220c      	movs	r2, #12
 8000caa:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cac:	4b19      	ldr	r3, [pc, #100]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cb2:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cb8:	4b16      	ldr	r3, [pc, #88]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000cbe:	4b15      	ldr	r3, [pc, #84]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cc4:	4b13      	ldr	r3, [pc, #76]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cca:	4812      	ldr	r0, [pc, #72]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000ccc:	f007 fa89 	bl	80081e2 <HAL_UART_Init>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8000cd6:	f000 f8f1 	bl	8000ebc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cda:	2100      	movs	r1, #0
 8000cdc:	480d      	ldr	r0, [pc, #52]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000cde:	f008 fe7c 	bl	80099da <HAL_UARTEx_SetTxFifoThreshold>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8000ce8:	f000 f8e8 	bl	8000ebc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cec:	2100      	movs	r1, #0
 8000cee:	4809      	ldr	r0, [pc, #36]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000cf0:	f008 feb1 	bl	8009a56 <HAL_UARTEx_SetRxFifoThreshold>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8000cfa:	f000 f8df 	bl	8000ebc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000cfe:	4805      	ldr	r0, [pc, #20]	@ (8000d14 <MX_USART1_UART_Init+0x94>)
 8000d00:	f008 fe32 	bl	8009968 <HAL_UARTEx_DisableFifoMode>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8000d0a:	f000 f8d7 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000ba8 	.word	0x20000ba8
 8000d18:	40013800 	.word	0x40013800

08000d1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d22:	4b16      	ldr	r3, [pc, #88]	@ (8000d7c <MX_DMA_Init+0x60>)
 8000d24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d26:	4a15      	ldr	r2, [pc, #84]	@ (8000d7c <MX_DMA_Init+0x60>)
 8000d28:	f043 0304 	orr.w	r3, r3, #4
 8000d2c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d2e:	4b13      	ldr	r3, [pc, #76]	@ (8000d7c <MX_DMA_Init+0x60>)
 8000d30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d32:	f003 0304 	and.w	r3, r3, #4
 8000d36:	607b      	str	r3, [r7, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d3a:	4b10      	ldr	r3, [pc, #64]	@ (8000d7c <MX_DMA_Init+0x60>)
 8000d3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d3e:	4a0f      	ldr	r2, [pc, #60]	@ (8000d7c <MX_DMA_Init+0x60>)
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	6493      	str	r3, [r2, #72]	@ 0x48
 8000d46:	4b0d      	ldr	r3, [pc, #52]	@ (8000d7c <MX_DMA_Init+0x60>)
 8000d48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	603b      	str	r3, [r7, #0]
 8000d50:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d52:	2200      	movs	r2, #0
 8000d54:	2100      	movs	r1, #0
 8000d56:	200b      	movs	r0, #11
 8000d58:	f003 f87b 	bl	8003e52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d5c:	200b      	movs	r0, #11
 8000d5e:	f003 f892 	bl	8003e86 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2100      	movs	r1, #0
 8000d66:	200c      	movs	r0, #12
 8000d68:	f003 f873 	bl	8003e52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000d6c:	200c      	movs	r0, #12
 8000d6e:	f003 f88a 	bl	8003e86 <HAL_NVIC_EnableIRQ>

}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40021000 	.word	0x40021000

08000d80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b088      	sub	sp, #32
 8000d84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d86:	f107 030c 	add.w	r3, r7, #12
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
 8000d92:	60da      	str	r2, [r3, #12]
 8000d94:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d96:	4b46      	ldr	r3, [pc, #280]	@ (8000eb0 <MX_GPIO_Init+0x130>)
 8000d98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d9a:	4a45      	ldr	r2, [pc, #276]	@ (8000eb0 <MX_GPIO_Init+0x130>)
 8000d9c:	f043 0304 	orr.w	r3, r3, #4
 8000da0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000da2:	4b43      	ldr	r3, [pc, #268]	@ (8000eb0 <MX_GPIO_Init+0x130>)
 8000da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da6:	f003 0304 	and.w	r3, r3, #4
 8000daa:	60bb      	str	r3, [r7, #8]
 8000dac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	4b40      	ldr	r3, [pc, #256]	@ (8000eb0 <MX_GPIO_Init+0x130>)
 8000db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db2:	4a3f      	ldr	r2, [pc, #252]	@ (8000eb0 <MX_GPIO_Init+0x130>)
 8000db4:	f043 0301 	orr.w	r3, r3, #1
 8000db8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dba:	4b3d      	ldr	r3, [pc, #244]	@ (8000eb0 <MX_GPIO_Init+0x130>)
 8000dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	607b      	str	r3, [r7, #4]
 8000dc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc6:	4b3a      	ldr	r3, [pc, #232]	@ (8000eb0 <MX_GPIO_Init+0x130>)
 8000dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dca:	4a39      	ldr	r2, [pc, #228]	@ (8000eb0 <MX_GPIO_Init+0x130>)
 8000dcc:	f043 0302 	orr.w	r3, r3, #2
 8000dd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dd2:	4b37      	ldr	r3, [pc, #220]	@ (8000eb0 <MX_GPIO_Init+0x130>)
 8000dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dd6:	f003 0302 	and.w	r3, r3, #2
 8000dda:	603b      	str	r3, [r7, #0]
 8000ddc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin, GPIO_PIN_RESET);
 8000dde:	2200      	movs	r2, #0
 8000de0:	2150      	movs	r1, #80	@ 0x50
 8000de2:	4834      	ldr	r0, [pc, #208]	@ (8000eb4 <MX_GPIO_Init+0x134>)
 8000de4:	f003 ffac 	bl	8004d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8000de8:	2200      	movs	r2, #0
 8000dea:	2107      	movs	r1, #7
 8000dec:	4832      	ldr	r0, [pc, #200]	@ (8000eb8 <MX_GPIO_Init+0x138>)
 8000dee:	f003 ffa7 	bl	8004d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DIR_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	f44f 4182 	mov.w	r1, #16640	@ 0x4100
 8000df8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dfc:	f003 ffa0 	bl	8004d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8000e00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e06:	2300      	movs	r3, #0
 8000e08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8000e0e:	f107 030c 	add.w	r3, r7, #12
 8000e12:	4619      	mov	r1, r3
 8000e14:	4827      	ldr	r0, [pc, #156]	@ (8000eb4 <MX_GPIO_Init+0x134>)
 8000e16:	f003 fdf9 	bl	8004a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin|BTN2_Pin;
 8000e1a:	f242 030c 	movw	r3, #8204	@ 0x200c
 8000e1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e20:	2300      	movs	r3, #0
 8000e22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e28:	f107 030c 	add.w	r3, r7, #12
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e32:	f003 fdeb 	bl	8004a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin;
 8000e36:	2350      	movs	r3, #80	@ 0x50
 8000e38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e42:	2300      	movs	r3, #0
 8000e44:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e46:	f107 030c 	add.w	r3, r7, #12
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4819      	ldr	r0, [pc, #100]	@ (8000eb4 <MX_GPIO_Init+0x134>)
 8000e4e:	f003 fddd 	bl	8004a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 8000e52:	2307      	movs	r3, #7
 8000e54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e56:	2301      	movs	r3, #1
 8000e58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e62:	f107 030c 	add.w	r3, r7, #12
 8000e66:	4619      	mov	r1, r3
 8000e68:	4813      	ldr	r0, [pc, #76]	@ (8000eb8 <MX_GPIO_Init+0x138>)
 8000e6a:	f003 fdcf 	bl	8004a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8000e6e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000e72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e74:	2300      	movs	r3, #0
 8000e76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7c:	f107 030c 	add.w	r3, r7, #12
 8000e80:	4619      	mov	r1, r3
 8000e82:	480d      	ldr	r0, [pc, #52]	@ (8000eb8 <MX_GPIO_Init+0x138>)
 8000e84:	f003 fdc2 	bl	8004a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_DIR_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin|SD_CS_Pin;
 8000e88:	f44f 4382 	mov.w	r3, #16640	@ 0x4100
 8000e8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9a:	f107 030c 	add.w	r3, r7, #12
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ea4:	f003 fdb2 	bl	8004a0c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ea8:	bf00      	nop
 8000eaa:	3720      	adds	r7, #32
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	48000800 	.word	0x48000800
 8000eb8:	48000400 	.word	0x48000400

08000ebc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec0:	b672      	cpsid	i
}
 8000ec2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <Error_Handler+0x8>

08000ec8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ece:	4b0f      	ldr	r3, [pc, #60]	@ (8000f0c <HAL_MspInit+0x44>)
 8000ed0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ed2:	4a0e      	ldr	r2, [pc, #56]	@ (8000f0c <HAL_MspInit+0x44>)
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000eda:	4b0c      	ldr	r3, [pc, #48]	@ (8000f0c <HAL_MspInit+0x44>)
 8000edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	607b      	str	r3, [r7, #4]
 8000ee4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ee6:	4b09      	ldr	r3, [pc, #36]	@ (8000f0c <HAL_MspInit+0x44>)
 8000ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eea:	4a08      	ldr	r2, [pc, #32]	@ (8000f0c <HAL_MspInit+0x44>)
 8000eec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ef0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ef2:	4b06      	ldr	r3, [pc, #24]	@ (8000f0c <HAL_MspInit+0x44>)
 8000ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000efa:	603b      	str	r3, [r7, #0]
 8000efc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000efe:	f006 f997 	bl	8007230 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40021000 	.word	0x40021000

08000f10 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b09c      	sub	sp, #112	@ 0x70
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f28:	f107 0318 	add.w	r3, r7, #24
 8000f2c:	2244      	movs	r2, #68	@ 0x44
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f00c ff73 	bl	800de1c <memset>
  if(hadc->Instance==ADC1)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f3e:	d14d      	bne.n	8000fdc <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000f40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f44:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000f46:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000f4a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f4c:	f107 0318 	add.w	r3, r7, #24
 8000f50:	4618      	mov	r0, r3
 8000f52:	f006 feab 	bl	8007cac <HAL_RCCEx_PeriphCLKConfig>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000f5c:	f7ff ffae 	bl	8000ebc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000f60:	4b20      	ldr	r3, [pc, #128]	@ (8000fe4 <HAL_ADC_MspInit+0xd4>)
 8000f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f64:	4a1f      	ldr	r2, [pc, #124]	@ (8000fe4 <HAL_ADC_MspInit+0xd4>)
 8000f66:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f6c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe4 <HAL_ADC_MspInit+0xd4>)
 8000f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f74:	617b      	str	r3, [r7, #20]
 8000f76:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f78:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe4 <HAL_ADC_MspInit+0xd4>)
 8000f7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f7c:	4a19      	ldr	r2, [pc, #100]	@ (8000fe4 <HAL_ADC_MspInit+0xd4>)
 8000f7e:	f043 0301 	orr.w	r3, r3, #1
 8000f82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f84:	4b17      	ldr	r3, [pc, #92]	@ (8000fe4 <HAL_ADC_MspInit+0xd4>)
 8000f86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f88:	f003 0301 	and.w	r3, r3, #1
 8000f8c:	613b      	str	r3, [r7, #16]
 8000f8e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f90:	4b14      	ldr	r3, [pc, #80]	@ (8000fe4 <HAL_ADC_MspInit+0xd4>)
 8000f92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f94:	4a13      	ldr	r2, [pc, #76]	@ (8000fe4 <HAL_ADC_MspInit+0xd4>)
 8000f96:	f043 0302 	orr.w	r3, r3, #2
 8000f9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f9c:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <HAL_ADC_MspInit+0xd4>)
 8000f9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa0:	f003 0302 	and.w	r3, r3, #2
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fac:	2303      	movs	r3, #3
 8000fae:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fbe:	f003 fd25 	bl	8004a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN3_Pin|AIN4_Pin;
 8000fc2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000fc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fd0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4804      	ldr	r0, [pc, #16]	@ (8000fe8 <HAL_ADC_MspInit+0xd8>)
 8000fd8:	f003 fd18 	bl	8004a0c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000fdc:	bf00      	nop
 8000fde:	3770      	adds	r7, #112	@ 0x70
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40021000 	.word	0x40021000
 8000fe8:	48000400 	.word	0x48000400

08000fec <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b08a      	sub	sp, #40	@ 0x28
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a15      	ldr	r2, [pc, #84]	@ (8001060 <HAL_DAC_MspInit+0x74>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d124      	bne.n	8001058 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800100e:	4b15      	ldr	r3, [pc, #84]	@ (8001064 <HAL_DAC_MspInit+0x78>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001012:	4a14      	ldr	r2, [pc, #80]	@ (8001064 <HAL_DAC_MspInit+0x78>)
 8001014:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001018:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800101a:	4b12      	ldr	r3, [pc, #72]	@ (8001064 <HAL_DAC_MspInit+0x78>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001026:	4b0f      	ldr	r3, [pc, #60]	@ (8001064 <HAL_DAC_MspInit+0x78>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102a:	4a0e      	ldr	r2, [pc, #56]	@ (8001064 <HAL_DAC_MspInit+0x78>)
 800102c:	f043 0301 	orr.w	r3, r3, #1
 8001030:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001032:	4b0c      	ldr	r3, [pc, #48]	@ (8001064 <HAL_DAC_MspInit+0x78>)
 8001034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 800103e:	2330      	movs	r3, #48	@ 0x30
 8001040:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001042:	2303      	movs	r3, #3
 8001044:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001054:	f003 fcda 	bl	8004a0c <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001058:	bf00      	nop
 800105a:	3728      	adds	r7, #40	@ 0x28
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	50000800 	.word	0x50000800
 8001064:	40021000 	.word	0x40021000

08001068 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b09c      	sub	sp, #112	@ 0x70
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001070:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	60da      	str	r2, [r3, #12]
 800107e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001080:	f107 0318 	add.w	r3, r7, #24
 8001084:	2244      	movs	r2, #68	@ 0x44
 8001086:	2100      	movs	r1, #0
 8001088:	4618      	mov	r0, r3
 800108a:	f00c fec7 	bl	800de1c <memset>
  if(hi2c->Instance==I2C1)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a2d      	ldr	r2, [pc, #180]	@ (8001148 <HAL_I2C_MspInit+0xe0>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d153      	bne.n	8001140 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001098:	2340      	movs	r3, #64	@ 0x40
 800109a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800109c:	2300      	movs	r3, #0
 800109e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010a0:	f107 0318 	add.w	r3, r7, #24
 80010a4:	4618      	mov	r0, r3
 80010a6:	f006 fe01 	bl	8007cac <HAL_RCCEx_PeriphCLKConfig>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80010b0:	f7ff ff04 	bl	8000ebc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b4:	4b25      	ldr	r3, [pc, #148]	@ (800114c <HAL_I2C_MspInit+0xe4>)
 80010b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b8:	4a24      	ldr	r2, [pc, #144]	@ (800114c <HAL_I2C_MspInit+0xe4>)
 80010ba:	f043 0301 	orr.w	r3, r3, #1
 80010be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010c0:	4b22      	ldr	r3, [pc, #136]	@ (800114c <HAL_I2C_MspInit+0xe4>)
 80010c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	617b      	str	r3, [r7, #20]
 80010ca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010cc:	4b1f      	ldr	r3, [pc, #124]	@ (800114c <HAL_I2C_MspInit+0xe4>)
 80010ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d0:	4a1e      	ldr	r2, [pc, #120]	@ (800114c <HAL_I2C_MspInit+0xe4>)
 80010d2:	f043 0302 	orr.w	r3, r3, #2
 80010d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010d8:	4b1c      	ldr	r3, [pc, #112]	@ (800114c <HAL_I2C_MspInit+0xe4>)
 80010da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010dc:	f003 0302 	and.w	r3, r3, #2
 80010e0:	613b      	str	r3, [r7, #16]
 80010e2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80010e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010ea:	2312      	movs	r3, #18
 80010ec:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f2:	2300      	movs	r3, #0
 80010f4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010f6:	2304      	movs	r3, #4
 80010f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fa:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010fe:	4619      	mov	r1, r3
 8001100:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001104:	f003 fc82 	bl	8004a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001108:	2380      	movs	r3, #128	@ 0x80
 800110a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800110c:	2312      	movs	r3, #18
 800110e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001114:	2300      	movs	r3, #0
 8001116:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001118:	2304      	movs	r3, #4
 800111a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001120:	4619      	mov	r1, r3
 8001122:	480b      	ldr	r0, [pc, #44]	@ (8001150 <HAL_I2C_MspInit+0xe8>)
 8001124:	f003 fc72 	bl	8004a0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001128:	4b08      	ldr	r3, [pc, #32]	@ (800114c <HAL_I2C_MspInit+0xe4>)
 800112a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800112c:	4a07      	ldr	r2, [pc, #28]	@ (800114c <HAL_I2C_MspInit+0xe4>)
 800112e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001132:	6593      	str	r3, [r2, #88]	@ 0x58
 8001134:	4b05      	ldr	r3, [pc, #20]	@ (800114c <HAL_I2C_MspInit+0xe4>)
 8001136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001138:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800113c:	60fb      	str	r3, [r7, #12]
 800113e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001140:	bf00      	nop
 8001142:	3770      	adds	r7, #112	@ 0x70
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40005400 	.word	0x40005400
 800114c:	40021000 	.word	0x40021000
 8001150:	48000400 	.word	0x48000400

08001154 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08a      	sub	sp, #40	@ 0x28
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a25      	ldr	r2, [pc, #148]	@ (8001208 <HAL_SPI_MspInit+0xb4>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d144      	bne.n	8001200 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001176:	4b25      	ldr	r3, [pc, #148]	@ (800120c <HAL_SPI_MspInit+0xb8>)
 8001178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800117a:	4a24      	ldr	r2, [pc, #144]	@ (800120c <HAL_SPI_MspInit+0xb8>)
 800117c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001180:	6613      	str	r3, [r2, #96]	@ 0x60
 8001182:	4b22      	ldr	r3, [pc, #136]	@ (800120c <HAL_SPI_MspInit+0xb8>)
 8001184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001186:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118e:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <HAL_SPI_MspInit+0xb8>)
 8001190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001192:	4a1e      	ldr	r2, [pc, #120]	@ (800120c <HAL_SPI_MspInit+0xb8>)
 8001194:	f043 0301 	orr.w	r3, r3, #1
 8001198:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800119a:	4b1c      	ldr	r3, [pc, #112]	@ (800120c <HAL_SPI_MspInit+0xb8>)
 800119c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a6:	4b19      	ldr	r3, [pc, #100]	@ (800120c <HAL_SPI_MspInit+0xb8>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011aa:	4a18      	ldr	r2, [pc, #96]	@ (800120c <HAL_SPI_MspInit+0xb8>)
 80011ac:	f043 0302 	orr.w	r3, r3, #2
 80011b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b2:	4b16      	ldr	r3, [pc, #88]	@ (800120c <HAL_SPI_MspInit+0xb8>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b6:	f003 0302 	and.w	r3, r3, #2
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011be:	23c0      	movs	r3, #192	@ 0xc0
 80011c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ca:	2300      	movs	r3, #0
 80011cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011ce:	2305      	movs	r3, #5
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	4619      	mov	r1, r3
 80011d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011dc:	f003 fc16 	bl	8004a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011e0:	2308      	movs	r3, #8
 80011e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e4:	2302      	movs	r3, #2
 80011e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ec:	2300      	movs	r3, #0
 80011ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011f0:	2305      	movs	r3, #5
 80011f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4619      	mov	r1, r3
 80011fa:	4805      	ldr	r0, [pc, #20]	@ (8001210 <HAL_SPI_MspInit+0xbc>)
 80011fc:	f003 fc06 	bl	8004a0c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001200:	bf00      	nop
 8001202:	3728      	adds	r7, #40	@ 0x28
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40013000 	.word	0x40013000
 800120c:	40021000 	.word	0x40021000
 8001210:	48000400 	.word	0x48000400

08001214 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b09a      	sub	sp, #104	@ 0x68
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	2244      	movs	r2, #68	@ 0x44
 8001232:	2100      	movs	r1, #0
 8001234:	4618      	mov	r0, r3
 8001236:	f00c fdf1 	bl	800de1c <memset>
  if(huart->Instance==USART1)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a4d      	ldr	r2, [pc, #308]	@ (8001374 <HAL_UART_MspInit+0x160>)
 8001240:	4293      	cmp	r3, r2
 8001242:	f040 8093 	bne.w	800136c <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001246:	2301      	movs	r3, #1
 8001248:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800124e:	f107 0310 	add.w	r3, r7, #16
 8001252:	4618      	mov	r0, r3
 8001254:	f006 fd2a 	bl	8007cac <HAL_RCCEx_PeriphCLKConfig>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800125e:	f7ff fe2d 	bl	8000ebc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001262:	4b45      	ldr	r3, [pc, #276]	@ (8001378 <HAL_UART_MspInit+0x164>)
 8001264:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001266:	4a44      	ldr	r2, [pc, #272]	@ (8001378 <HAL_UART_MspInit+0x164>)
 8001268:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800126c:	6613      	str	r3, [r2, #96]	@ 0x60
 800126e:	4b42      	ldr	r3, [pc, #264]	@ (8001378 <HAL_UART_MspInit+0x164>)
 8001270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001272:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800127a:	4b3f      	ldr	r3, [pc, #252]	@ (8001378 <HAL_UART_MspInit+0x164>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127e:	4a3e      	ldr	r2, [pc, #248]	@ (8001378 <HAL_UART_MspInit+0x164>)
 8001280:	f043 0301 	orr.w	r3, r3, #1
 8001284:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001286:	4b3c      	ldr	r3, [pc, #240]	@ (8001378 <HAL_UART_MspInit+0x164>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	60bb      	str	r3, [r7, #8]
 8001290:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 8001292:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001296:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001298:	2302      	movs	r3, #2
 800129a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129c:	2300      	movs	r3, #0
 800129e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a0:	2300      	movs	r3, #0
 80012a2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012a4:	2307      	movs	r3, #7
 80012a6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012ac:	4619      	mov	r1, r3
 80012ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012b2:	f003 fbab 	bl	8004a0c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 80012b6:	4b31      	ldr	r3, [pc, #196]	@ (800137c <HAL_UART_MspInit+0x168>)
 80012b8:	4a31      	ldr	r2, [pc, #196]	@ (8001380 <HAL_UART_MspInit+0x16c>)
 80012ba:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80012bc:	4b2f      	ldr	r3, [pc, #188]	@ (800137c <HAL_UART_MspInit+0x168>)
 80012be:	2218      	movs	r2, #24
 80012c0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012c2:	4b2e      	ldr	r3, [pc, #184]	@ (800137c <HAL_UART_MspInit+0x168>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012c8:	4b2c      	ldr	r3, [pc, #176]	@ (800137c <HAL_UART_MspInit+0x168>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012ce:	4b2b      	ldr	r3, [pc, #172]	@ (800137c <HAL_UART_MspInit+0x168>)
 80012d0:	2280      	movs	r2, #128	@ 0x80
 80012d2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012d4:	4b29      	ldr	r3, [pc, #164]	@ (800137c <HAL_UART_MspInit+0x168>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012da:	4b28      	ldr	r3, [pc, #160]	@ (800137c <HAL_UART_MspInit+0x168>)
 80012dc:	2200      	movs	r2, #0
 80012de:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80012e0:	4b26      	ldr	r3, [pc, #152]	@ (800137c <HAL_UART_MspInit+0x168>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80012e6:	4b25      	ldr	r3, [pc, #148]	@ (800137c <HAL_UART_MspInit+0x168>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80012ec:	4823      	ldr	r0, [pc, #140]	@ (800137c <HAL_UART_MspInit+0x168>)
 80012ee:	f003 f85b 	bl	80043a8 <HAL_DMA_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 80012f8:	f7ff fde0 	bl	8000ebc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	4a1f      	ldr	r2, [pc, #124]	@ (800137c <HAL_UART_MspInit+0x168>)
 8001300:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001304:	4a1d      	ldr	r2, [pc, #116]	@ (800137c <HAL_UART_MspInit+0x168>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800130a:	4b1e      	ldr	r3, [pc, #120]	@ (8001384 <HAL_UART_MspInit+0x170>)
 800130c:	4a1e      	ldr	r2, [pc, #120]	@ (8001388 <HAL_UART_MspInit+0x174>)
 800130e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001310:	4b1c      	ldr	r3, [pc, #112]	@ (8001384 <HAL_UART_MspInit+0x170>)
 8001312:	2219      	movs	r2, #25
 8001314:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001316:	4b1b      	ldr	r3, [pc, #108]	@ (8001384 <HAL_UART_MspInit+0x170>)
 8001318:	2210      	movs	r2, #16
 800131a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800131c:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <HAL_UART_MspInit+0x170>)
 800131e:	2200      	movs	r2, #0
 8001320:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001322:	4b18      	ldr	r3, [pc, #96]	@ (8001384 <HAL_UART_MspInit+0x170>)
 8001324:	2280      	movs	r2, #128	@ 0x80
 8001326:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001328:	4b16      	ldr	r3, [pc, #88]	@ (8001384 <HAL_UART_MspInit+0x170>)
 800132a:	2200      	movs	r2, #0
 800132c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800132e:	4b15      	ldr	r3, [pc, #84]	@ (8001384 <HAL_UART_MspInit+0x170>)
 8001330:	2200      	movs	r2, #0
 8001332:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001334:	4b13      	ldr	r3, [pc, #76]	@ (8001384 <HAL_UART_MspInit+0x170>)
 8001336:	2200      	movs	r2, #0
 8001338:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800133a:	4b12      	ldr	r3, [pc, #72]	@ (8001384 <HAL_UART_MspInit+0x170>)
 800133c:	2200      	movs	r2, #0
 800133e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001340:	4810      	ldr	r0, [pc, #64]	@ (8001384 <HAL_UART_MspInit+0x170>)
 8001342:	f003 f831 	bl	80043a8 <HAL_DMA_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 800134c:	f7ff fdb6 	bl	8000ebc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a0c      	ldr	r2, [pc, #48]	@ (8001384 <HAL_UART_MspInit+0x170>)
 8001354:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001356:	4a0b      	ldr	r2, [pc, #44]	@ (8001384 <HAL_UART_MspInit+0x170>)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800135c:	2200      	movs	r2, #0
 800135e:	2100      	movs	r1, #0
 8001360:	2025      	movs	r0, #37	@ 0x25
 8001362:	f002 fd76 	bl	8003e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001366:	2025      	movs	r0, #37	@ 0x25
 8001368:	f002 fd8d 	bl	8003e86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800136c:	bf00      	nop
 800136e:	3768      	adds	r7, #104	@ 0x68
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40013800 	.word	0x40013800
 8001378:	40021000 	.word	0x40021000
 800137c:	20000c3c 	.word	0x20000c3c
 8001380:	40020008 	.word	0x40020008
 8001384:	20000c9c 	.word	0x20000c9c
 8001388:	4002001c 	.word	0x4002001c

0800138c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001390:	bf00      	nop
 8001392:	e7fd      	b.n	8001390 <NMI_Handler+0x4>

08001394 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001398:	bf00      	nop
 800139a:	e7fd      	b.n	8001398 <HardFault_Handler+0x4>

0800139c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013a0:	bf00      	nop
 80013a2:	e7fd      	b.n	80013a0 <MemManage_Handler+0x4>

080013a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <BusFault_Handler+0x4>

080013ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <UsageFault_Handler+0x4>

080013b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013b8:	bf00      	nop
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr

080013c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr

080013de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013e2:	f001 f9ab 	bl	800273c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
	...

080013ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80013f0:	4802      	ldr	r0, [pc, #8]	@ (80013fc <DMA1_Channel1_IRQHandler+0x10>)
 80013f2:	f003 f9bc 	bl	800476e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000c3c 	.word	0x20000c3c

08001400 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001404:	4802      	ldr	r0, [pc, #8]	@ (8001410 <DMA1_Channel2_IRQHandler+0x10>)
 8001406:	f003 f9b2 	bl	800476e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000c9c 	.word	0x20000c9c

08001414 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001418:	4802      	ldr	r0, [pc, #8]	@ (8001424 <USB_LP_IRQHandler+0x10>)
 800141a:	f004 fa54 	bl	80058c6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20002c1c 	.word	0x20002c1c

08001428 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */

  HAL_UART_IRQHandler(&huart1);
 800142c:	480c      	ldr	r0, [pc, #48]	@ (8001460 <USART1_IRQHandler+0x38>)
 800142e:	f006 ffa9 	bl	8008384 <HAL_UART_IRQHandler>

  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8001432:	4b0b      	ldr	r3, [pc, #44]	@ (8001460 <USART1_IRQHandler+0x38>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	69db      	ldr	r3, [r3, #28]
 8001438:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800143c:	2b40      	cmp	r3, #64	@ 0x40
 800143e:	d10d      	bne.n	800145c <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 8001440:	4b07      	ldr	r3, [pc, #28]	@ (8001460 <USART1_IRQHandler+0x38>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2240      	movs	r2, #64	@ 0x40
 8001446:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8001448:	4b05      	ldr	r3, [pc, #20]	@ (8001460 <USART1_IRQHandler+0x38>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	4b04      	ldr	r3, [pc, #16]	@ (8001460 <USART1_IRQHandler+0x38>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001456:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 8001458:	f000 ffe6 	bl	8002428 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 800145c:	bf00      	nop
 800145e:	bd80      	pop	{r7, pc}
 8001460:	20000ba8 	.word	0x20000ba8

08001464 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800146c:	4a14      	ldr	r2, [pc, #80]	@ (80014c0 <_sbrk+0x5c>)
 800146e:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <_sbrk+0x60>)
 8001470:	1ad3      	subs	r3, r2, r3
 8001472:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001478:	4b13      	ldr	r3, [pc, #76]	@ (80014c8 <_sbrk+0x64>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d102      	bne.n	8001486 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001480:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <_sbrk+0x64>)
 8001482:	4a12      	ldr	r2, [pc, #72]	@ (80014cc <_sbrk+0x68>)
 8001484:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001486:	4b10      	ldr	r3, [pc, #64]	@ (80014c8 <_sbrk+0x64>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4413      	add	r3, r2
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	429a      	cmp	r2, r3
 8001492:	d207      	bcs.n	80014a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001494:	f00c fcca 	bl	800de2c <__errno>
 8001498:	4603      	mov	r3, r0
 800149a:	220c      	movs	r2, #12
 800149c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	e009      	b.n	80014b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014a4:	4b08      	ldr	r3, [pc, #32]	@ (80014c8 <_sbrk+0x64>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014aa:	4b07      	ldr	r3, [pc, #28]	@ (80014c8 <_sbrk+0x64>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4413      	add	r3, r2
 80014b2:	4a05      	ldr	r2, [pc, #20]	@ (80014c8 <_sbrk+0x64>)
 80014b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014b6:	68fb      	ldr	r3, [r7, #12]
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3718      	adds	r7, #24
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20008000 	.word	0x20008000
 80014c4:	00000400 	.word	0x00000400
 80014c8:	20000cfc 	.word	0x20000cfc
 80014cc:	20003260 	.word	0x20003260

080014d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80014d4:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <SystemInit+0x20>)
 80014d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014da:	4a05      	ldr	r2, [pc, #20]	@ (80014f0 <SystemInit+0x20>)
 80014dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	e000ed00 	.word	0xe000ed00

080014f4 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 80014fe:	4a04      	ldr	r2, [pc, #16]	@ (8001510 <modbus_Setup+0x1c>)
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	7013      	strb	r3, [r2, #0]
}
 8001504:	bf00      	nop
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr
 8001510:	20000d00 	.word	0x20000d00

08001514 <modbus_handle_frame>:

// Handle a full received modbus frame
void modbus_handle_frame(uint8_t* frame, uint16_t len) {
 8001514:	b590      	push	{r4, r7, lr}
 8001516:	b0e5      	sub	sp, #404	@ 0x194
 8001518:	af04      	add	r7, sp, #16
 800151a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800151e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001522:	6018      	str	r0, [r3, #0]
 8001524:	460a      	mov	r2, r1
 8001526:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800152a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 800152e:	801a      	strh	r2, [r3, #0]
	//debug
	static char debug_msg[256];
	snprintf(debug_msg, sizeof(debug_msg), "DEBUG: Frame len = %u, First four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
 8001530:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001534:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001538:	881a      	ldrh	r2, [r3, #0]
 800153a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800153e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	4619      	mov	r1, r3
 8001548:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800154c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	3301      	adds	r3, #1
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	4618      	mov	r0, r3
 8001558:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800155c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	3302      	adds	r3, #2
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	461c      	mov	r4, r3
 8001568:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800156c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	3303      	adds	r3, #3
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	9303      	str	r3, [sp, #12]
 8001578:	9402      	str	r4, [sp, #8]
 800157a:	9001      	str	r0, [sp, #4]
 800157c:	9100      	str	r1, [sp, #0]
 800157e:	4613      	mov	r3, r2
 8001580:	4ab2      	ldr	r2, [pc, #712]	@ (800184c <modbus_handle_frame+0x338>)
 8001582:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001586:	48b2      	ldr	r0, [pc, #712]	@ (8001850 <modbus_handle_frame+0x33c>)
 8001588:	f00c fbf8 	bl	800dd7c <sniprintf>
	CDC_Transmit_FS((uint8_t*)debug_msg, strlen(debug_msg));
 800158c:	48b0      	ldr	r0, [pc, #704]	@ (8001850 <modbus_handle_frame+0x33c>)
 800158e:	f7fe fe47 	bl	8000220 <strlen>
 8001592:	4603      	mov	r3, r0
 8001594:	b29b      	uxth	r3, r3
 8001596:	4619      	mov	r1, r3
 8001598:	48ad      	ldr	r0, [pc, #692]	@ (8001850 <modbus_handle_frame+0x33c>)
 800159a:	f00b ffa3 	bl	800d4e4 <CDC_Transmit_FS>

	if (len < 6) return;
 800159e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80015a2:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80015a6:	881b      	ldrh	r3, [r3, #0]
 80015a8:	2b05      	cmp	r3, #5
 80015aa:	f240 85a1 	bls.w	80020f0 <modbus_handle_frame+0xbdc>

	uint8_t address = frame[0];
 80015ae:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80015b2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 80015be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80015c2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	785b      	ldrb	r3, [r3, #1]
 80015ca:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 80015ce:	4ba1      	ldr	r3, [pc, #644]	@ (8001854 <modbus_handle_frame+0x340>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 80015d6:	429a      	cmp	r2, r3
 80015d8:	f040 858c 	bne.w	80020f4 <modbus_handle_frame+0xbe0>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 80015dc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80015e0:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	3b01      	subs	r3, #1
 80015e8:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80015ec:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	4413      	add	r3, r2
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	b21b      	sxth	r3, r3
 80015f8:	021b      	lsls	r3, r3, #8
 80015fa:	b21a      	sxth	r2, r3
 80015fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001600:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001604:	881b      	ldrh	r3, [r3, #0]
 8001606:	3b02      	subs	r3, #2
 8001608:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 800160c:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8001610:	6809      	ldr	r1, [r1, #0]
 8001612:	440b      	add	r3, r1
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	b21b      	sxth	r3, r3
 8001618:	4313      	orrs	r3, r2
 800161a:	b21b      	sxth	r3, r3
 800161c:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8001620:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001624:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8001628:	881b      	ldrh	r3, [r3, #0]
 800162a:	3b02      	subs	r3, #2
 800162c:	b29a      	uxth	r2, r3
 800162e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001632:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001636:	4611      	mov	r1, r2
 8001638:	6818      	ldr	r0, [r3, #0]
 800163a:	f000 fd65 	bl	8002108 <modbus_crc16>
 800163e:	4603      	mov	r3, r0
 8001640:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
	//static char debug_crc[256];
	//snprintf(debug_crc, sizeof(debug_crc), "DEBUG: Received CRC = 0x%02X, Calculated CRC = 0x%02X\r\n", received_crc, calculated_crc);
	//CDC_Transmit_FS((uint8_t*)debug_crc, strlen(debug_crc));

	if (received_crc != calculated_crc) {
 8001644:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8001648:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 800164c:	429a      	cmp	r2, r3
 800164e:	f040 8553 	bne.w	80020f8 <modbus_handle_frame+0xbe4>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8001652:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001656:	3b01      	subs	r3, #1
 8001658:	2b0f      	cmp	r3, #15
 800165a:	f200 8540 	bhi.w	80020de <modbus_handle_frame+0xbca>
 800165e:	a201      	add	r2, pc, #4	@ (adr r2, 8001664 <modbus_handle_frame+0x150>)
 8001660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001664:	080016a5 	.word	0x080016a5
 8001668:	0800185d 	.word	0x0800185d
 800166c:	08001a01 	.word	0x08001a01
 8001670:	08001b6b 	.word	0x08001b6b
 8001674:	08001ce5 	.word	0x08001ce5
 8001678:	08001d91 	.word	0x08001d91
 800167c:	080020df 	.word	0x080020df
 8001680:	080020df 	.word	0x080020df
 8001684:	080020df 	.word	0x080020df
 8001688:	080020df 	.word	0x080020df
 800168c:	080020df 	.word	0x080020df
 8001690:	080020df 	.word	0x080020df
 8001694:	080020df 	.word	0x080020df
 8001698:	080020df 	.word	0x080020df
 800169c:	08001e29 	.word	0x08001e29
 80016a0:	08001f9d 	.word	0x08001f9d
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80016a4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80016a8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	3302      	adds	r3, #2
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	b21b      	sxth	r3, r3
 80016b4:	021b      	lsls	r3, r3, #8
 80016b6:	b21a      	sxth	r2, r3
 80016b8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80016bc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	3303      	adds	r3, #3
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	b21b      	sxth	r3, r3
 80016c8:	4313      	orrs	r3, r2
 80016ca:	b21b      	sxth	r3, r3
 80016cc:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80016d0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80016d4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	3304      	adds	r3, #4
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	b21b      	sxth	r3, r3
 80016e0:	021b      	lsls	r3, r3, #8
 80016e2:	b21a      	sxth	r2, r3
 80016e4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80016e8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	3305      	adds	r3, #5
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	b21b      	sxth	r3, r3
 80016f4:	4313      	orrs	r3, r2
 80016f6:	b21b      	sxth	r3, r3
 80016f8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 80016fc:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001700:	2b00      	cmp	r3, #0
 8001702:	d003      	beq.n	800170c <modbus_handle_frame+0x1f8>
 8001704:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001708:	2b04      	cmp	r3, #4
 800170a:	d909      	bls.n	8001720 <modbus_handle_frame+0x20c>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800170c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001710:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001714:	2203      	movs	r2, #3
 8001716:	4618      	mov	r0, r3
 8001718:	f000 fd5e 	bl	80021d8 <send_exception>
				return;
 800171c:	f000 bced 	b.w	80020fa <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8001720:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8001724:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001728:	4413      	add	r3, r2
 800172a:	b29b      	uxth	r3, r3
 800172c:	3b01      	subs	r3, #1
 800172e:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8001732:	4b49      	ldr	r3, [pc, #292]	@ (8001858 <modbus_handle_frame+0x344>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 800173a:	429a      	cmp	r2, r3
 800173c:	d309      	bcc.n	8001752 <modbus_handle_frame+0x23e>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800173e:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001742:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001746:	2202      	movs	r2, #2
 8001748:	4618      	mov	r0, r3
 800174a:	f000 fd45 	bl	80021d8 <send_exception>
				return;
 800174e:	f000 bcd4 	b.w	80020fa <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8001752:	4b40      	ldr	r3, [pc, #256]	@ (8001854 <modbus_handle_frame+0x340>)
 8001754:	781a      	ldrb	r2, [r3, #0]
 8001756:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800175a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800175e:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8001760:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001764:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001768:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800176c:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 800176e:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001772:	3307      	adds	r3, #7
 8001774:	2b00      	cmp	r3, #0
 8001776:	da00      	bge.n	800177a <modbus_handle_frame+0x266>
 8001778:	3307      	adds	r3, #7
 800177a:	10db      	asrs	r3, r3, #3
 800177c:	b2da      	uxtb	r2, r3
 800177e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001782:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001786:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001788:	2303      	movs	r3, #3
 800178a:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 800179a:	2300      	movs	r3, #0
 800179c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 80017a0:	e044      	b.n	800182c <modbus_handle_frame+0x318>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 80017a2:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7fe ff58 	bl	800065c <io_coil_read>
 80017ac:	4603      	mov	r3, r0
 80017ae:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 80017b2:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d10b      	bne.n	80017d2 <modbus_handle_frame+0x2be>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 80017ba:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80017be:	2201      	movs	r2, #1
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	b25a      	sxtb	r2, r3
 80017c6:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 80017ca:	4313      	orrs	r3, r2
 80017cc:	b25b      	sxtb	r3, r3
 80017ce:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 80017d2:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80017d6:	3301      	adds	r3, #1
 80017d8:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 80017dc:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 80017e0:	2b08      	cmp	r3, #8
 80017e2:	d006      	beq.n	80017f2 <modbus_handle_frame+0x2de>
 80017e4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80017e8:	3b01      	subs	r3, #1
 80017ea:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d112      	bne.n	8001818 <modbus_handle_frame+0x304>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80017f2:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 80017f6:	1c5a      	adds	r2, r3, #1
 80017f8:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 80017fc:	4619      	mov	r1, r3
 80017fe:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001802:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001806:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 800180a:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8001812:	2300      	movs	r3, #0
 8001814:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8001818:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 800181c:	3301      	adds	r3, #1
 800181e:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8001822:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001826:	3301      	adds	r3, #1
 8001828:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 800182c:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8001830:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001834:	429a      	cmp	r2, r3
 8001836:	dbb4      	blt.n	80017a2 <modbus_handle_frame+0x28e>
			}

			send_response(responseData, responseLen);
 8001838:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 800183c:	f107 030c 	add.w	r3, r7, #12
 8001840:	4611      	mov	r1, r2
 8001842:	4618      	mov	r0, r3
 8001844:	f000 fc9e 	bl	8002184 <send_response>
 8001848:	f000 bc57 	b.w	80020fa <modbus_handle_frame+0xbe6>
 800184c:	0800e6fc 	.word	0x0800e6fc
 8001850:	20000d04 	.word	0x20000d04
 8001854:	20000d00 	.word	0x20000d00
 8001858:	20000228 	.word	0x20000228
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800185c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001860:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	3302      	adds	r3, #2
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	b21b      	sxth	r3, r3
 800186c:	021b      	lsls	r3, r3, #8
 800186e:	b21a      	sxth	r2, r3
 8001870:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001874:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	3303      	adds	r3, #3
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	b21b      	sxth	r3, r3
 8001880:	4313      	orrs	r3, r2
 8001882:	b21b      	sxth	r3, r3
 8001884:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8001888:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800188c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	3304      	adds	r3, #4
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	b21b      	sxth	r3, r3
 8001898:	021b      	lsls	r3, r3, #8
 800189a:	b21a      	sxth	r2, r3
 800189c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80018a0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	3305      	adds	r3, #5
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	b21b      	sxth	r3, r3
 80018ac:	4313      	orrs	r3, r2
 80018ae:	b21b      	sxth	r3, r3
 80018b0:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 80018b4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d003      	beq.n	80018c4 <modbus_handle_frame+0x3b0>
 80018bc:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80018c0:	2b04      	cmp	r3, #4
 80018c2:	d909      	bls.n	80018d8 <modbus_handle_frame+0x3c4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80018c4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80018c8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80018cc:	2203      	movs	r2, #3
 80018ce:	4618      	mov	r0, r3
 80018d0:	f000 fc82 	bl	80021d8 <send_exception>
				return;
 80018d4:	f000 bc11 	b.w	80020fa <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 80018d8:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 80018dc:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80018e0:	4413      	add	r3, r2
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	3b01      	subs	r3, #1
 80018e6:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 80018ea:	4bcb      	ldr	r3, [pc, #812]	@ (8001c18 <modbus_handle_frame+0x704>)
 80018ec:	881b      	ldrh	r3, [r3, #0]
 80018ee:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d308      	bcc.n	8001908 <modbus_handle_frame+0x3f4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80018f6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80018fa:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80018fe:	2202      	movs	r2, #2
 8001900:	4618      	mov	r0, r3
 8001902:	f000 fc69 	bl	80021d8 <send_exception>
				return;
 8001906:	e3f8      	b.n	80020fa <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8001908:	4bc4      	ldr	r3, [pc, #784]	@ (8001c1c <modbus_handle_frame+0x708>)
 800190a:	781a      	ldrb	r2, [r3, #0]
 800190c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001910:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001914:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8001916:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800191a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800191e:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8001922:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8001924:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8001928:	3307      	adds	r3, #7
 800192a:	2b00      	cmp	r3, #0
 800192c:	da00      	bge.n	8001930 <modbus_handle_frame+0x41c>
 800192e:	3307      	adds	r3, #7
 8001930:	10db      	asrs	r3, r3, #3
 8001932:	b2da      	uxtb	r2, r3
 8001934:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001938:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800193c:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 800193e:	2303      	movs	r3, #3
 8001940:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8001944:	2300      	movs	r3, #0
 8001946:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 800194a:	2300      	movs	r3, #0
 800194c:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8001950:	2300      	movs	r3, #0
 8001952:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001956:	e044      	b.n	80019e2 <modbus_handle_frame+0x4ce>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8001958:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 800195c:	4618      	mov	r0, r3
 800195e:	f7fe fec1 	bl	80006e4 <io_discrete_in_read>
 8001962:	4603      	mov	r3, r0
 8001964:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8001968:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 800196c:	2b01      	cmp	r3, #1
 800196e:	d10b      	bne.n	8001988 <modbus_handle_frame+0x474>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8001970:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8001974:	2201      	movs	r2, #1
 8001976:	fa02 f303 	lsl.w	r3, r2, r3
 800197a:	b25a      	sxtb	r2, r3
 800197c:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8001980:	4313      	orrs	r3, r2
 8001982:	b25b      	sxtb	r3, r3
 8001984:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8001988:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800198c:	3301      	adds	r3, #1
 800198e:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8001992:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8001996:	2b08      	cmp	r3, #8
 8001998:	d006      	beq.n	80019a8 <modbus_handle_frame+0x494>
 800199a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800199e:	3b01      	subs	r3, #1
 80019a0:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d112      	bne.n	80019ce <modbus_handle_frame+0x4ba>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 80019a8:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 80019ac:	1c5a      	adds	r2, r3, #1
 80019ae:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 80019b2:	4619      	mov	r1, r3
 80019b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80019b8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80019bc:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 80019c0:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 80019ce:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 80019d2:	3301      	adds	r3, #1
 80019d4:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 80019d8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80019dc:	3301      	adds	r3, #1
 80019de:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80019e2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80019e6:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80019ea:	429a      	cmp	r2, r3
 80019ec:	dbb4      	blt.n	8001958 <modbus_handle_frame+0x444>
			}

			send_response(responseData, responseLen);
 80019ee:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 80019f2:	f107 030c 	add.w	r3, r7, #12
 80019f6:	4611      	mov	r1, r2
 80019f8:	4618      	mov	r0, r3
 80019fa:	f000 fbc3 	bl	8002184 <send_response>
 80019fe:	e37c      	b.n	80020fa <modbus_handle_frame+0xbe6>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8001a00:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001a04:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	3302      	adds	r3, #2
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	b21b      	sxth	r3, r3
 8001a10:	021b      	lsls	r3, r3, #8
 8001a12:	b21a      	sxth	r2, r3
 8001a14:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001a18:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	3303      	adds	r3, #3
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	4313      	orrs	r3, r2
 8001a26:	b21b      	sxth	r3, r3
 8001a28:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 8001a2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001a30:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	3304      	adds	r3, #4
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	b21b      	sxth	r3, r3
 8001a3c:	021b      	lsls	r3, r3, #8
 8001a3e:	b21a      	sxth	r2, r3
 8001a40:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001a44:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	3305      	adds	r3, #5
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	b21b      	sxth	r3, r3
 8001a50:	4313      	orrs	r3, r2
 8001a52:	b21b      	sxth	r3, r3
 8001a54:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 8001a58:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d005      	beq.n	8001a6c <modbus_handle_frame+0x558>
 8001a60:	4b6f      	ldr	r3, [pc, #444]	@ (8001c20 <modbus_handle_frame+0x70c>)
 8001a62:	881b      	ldrh	r3, [r3, #0]
 8001a64:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d908      	bls.n	8001a7e <modbus_handle_frame+0x56a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001a6c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001a70:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001a74:	2203      	movs	r2, #3
 8001a76:	4618      	mov	r0, r3
 8001a78:	f000 fbae 	bl	80021d8 <send_exception>
				return;
 8001a7c:	e33d      	b.n	80020fa <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8001a7e:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 8001a82:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001a86:	4413      	add	r3, r2
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8001a90:	4b63      	ldr	r3, [pc, #396]	@ (8001c20 <modbus_handle_frame+0x70c>)
 8001a92:	881b      	ldrh	r3, [r3, #0]
 8001a94:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d308      	bcc.n	8001aae <modbus_handle_frame+0x59a>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001a9c:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001aa0:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f000 fb96 	bl	80021d8 <send_exception>
				return;
 8001aac:	e325      	b.n	80020fa <modbus_handle_frame+0xbe6>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8001aae:	4b5b      	ldr	r3, [pc, #364]	@ (8001c1c <modbus_handle_frame+0x708>)
 8001ab0:	781a      	ldrb	r2, [r3, #0]
 8001ab2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ab6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001aba:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8001abc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ac0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001ac4:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8001ac8:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 8001aca:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ad8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001adc:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001ade:	2303      	movs	r3, #3
 8001ae0:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001aea:	e02f      	b.n	8001b4c <modbus_handle_frame+0x638>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8001aec:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe fe19 	bl	8000728 <io_holding_reg_read>
 8001af6:	4603      	mov	r3, r0
 8001af8:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8001afc:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8001b00:	0a1b      	lsrs	r3, r3, #8
 8001b02:	b299      	uxth	r1, r3
 8001b04:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8001b0e:	461a      	mov	r2, r3
 8001b10:	b2c9      	uxtb	r1, r1
 8001b12:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b16:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001b1a:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8001b1c:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8001b26:	461a      	mov	r2, r3
 8001b28:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8001b2c:	b2d9      	uxtb	r1, r3
 8001b2e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b32:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001b36:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8001b38:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 8001b42:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001b46:	3301      	adds	r3, #1
 8001b48:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001b4c:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8001b50:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8001b54:	429a      	cmp	r2, r3
 8001b56:	dbc9      	blt.n	8001aec <modbus_handle_frame+0x5d8>
			}

			send_response(responseData, responseLen);
 8001b58:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 8001b5c:	f107 030c 	add.w	r3, r7, #12
 8001b60:	4611      	mov	r1, r2
 8001b62:	4618      	mov	r0, r3
 8001b64:	f000 fb0e 	bl	8002184 <send_response>
 8001b68:	e2c7      	b.n	80020fa <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001b6a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b6e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	3302      	adds	r3, #2
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	021b      	lsls	r3, r3, #8
 8001b7c:	b21a      	sxth	r2, r3
 8001b7e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b82:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	3303      	adds	r3, #3
 8001b8a:	781b      	ldrb	r3, [r3, #0]
 8001b8c:	b21b      	sxth	r3, r3
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	b21b      	sxth	r3, r3
 8001b92:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8001b96:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001b9a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	3304      	adds	r3, #4
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	b21b      	sxth	r3, r3
 8001ba6:	021b      	lsls	r3, r3, #8
 8001ba8:	b21a      	sxth	r2, r3
 8001baa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001bae:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	3305      	adds	r3, #5
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	b21b      	sxth	r3, r3
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	b21b      	sxth	r3, r3
 8001bbe:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8001bc2:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d005      	beq.n	8001bd6 <modbus_handle_frame+0x6c2>
 8001bca:	4b16      	ldr	r3, [pc, #88]	@ (8001c24 <modbus_handle_frame+0x710>)
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d908      	bls.n	8001be8 <modbus_handle_frame+0x6d4>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001bd6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001bda:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001bde:	2203      	movs	r2, #3
 8001be0:	4618      	mov	r0, r3
 8001be2:	f000 faf9 	bl	80021d8 <send_exception>
				return;
 8001be6:	e288      	b.n	80020fa <modbus_handle_frame+0xbe6>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 8001be8:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8001bec:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8001bf0:	4413      	add	r3, r2
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	3b01      	subs	r3, #1
 8001bf6:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 8001bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001c24 <modbus_handle_frame+0x710>)
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d310      	bcc.n	8001c28 <modbus_handle_frame+0x714>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001c06:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001c0a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001c0e:	2202      	movs	r2, #2
 8001c10:	4618      	mov	r0, r3
 8001c12:	f000 fae1 	bl	80021d8 <send_exception>
				return;
 8001c16:	e270      	b.n	80020fa <modbus_handle_frame+0xbe6>
 8001c18:	2000024c 	.word	0x2000024c
 8001c1c:	20000d00 	.word	0x20000d00
 8001c20:	20000268 	.word	0x20000268
 8001c24:	20000a6c 	.word	0x20000a6c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8001c28:	4bb2      	ldr	r3, [pc, #712]	@ (8001ef4 <modbus_handle_frame+0x9e0>)
 8001c2a:	781a      	ldrb	r2, [r3, #0]
 8001c2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c30:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001c34:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8001c36:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c3a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001c3e:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8001c42:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 8001c44:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	b2da      	uxtb	r2, r3
 8001c4e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c52:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001c56:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8001c58:	2303      	movs	r3, #3
 8001c5a:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8001c5e:	2300      	movs	r3, #0
 8001c60:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001c64:	e02f      	b.n	8001cc6 <modbus_handle_frame+0x7b2>
				uint16_t regValue = io_input_reg_read(startAddress);
 8001c66:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7fe fe00 	bl	8000870 <io_input_reg_read>
 8001c70:	4603      	mov	r3, r0
 8001c72:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8001c76:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8001c7a:	0a1b      	lsrs	r3, r3, #8
 8001c7c:	b299      	uxth	r1, r3
 8001c7e:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8001c82:	1c5a      	adds	r2, r3, #1
 8001c84:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8001c88:	461a      	mov	r2, r3
 8001c8a:	b2c9      	uxtb	r1, r1
 8001c8c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001c90:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001c94:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8001c96:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 8001c9a:	1c5a      	adds	r2, r3, #1
 8001c9c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8001ca6:	b2d9      	uxtb	r1, r3
 8001ca8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001cac:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001cb0:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8001cb2:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 8001cbc:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001cc6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8001cca:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	dbc9      	blt.n	8001c66 <modbus_handle_frame+0x752>
			}

			send_response(responseData, responseLen);
 8001cd2:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8001cd6:	f107 030c 	add.w	r3, r7, #12
 8001cda:	4611      	mov	r1, r2
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f000 fa51 	bl	8002184 <send_response>
 8001ce2:	e20a      	b.n	80020fa <modbus_handle_frame+0xbe6>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8001ce4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ce8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	3302      	adds	r3, #2
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	b21b      	sxth	r3, r3
 8001cf4:	021b      	lsls	r3, r3, #8
 8001cf6:	b21a      	sxth	r2, r3
 8001cf8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001cfc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	3303      	adds	r3, #3
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	b21b      	sxth	r3, r3
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	b21b      	sxth	r3, r3
 8001d0c:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8001d10:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d14:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	3304      	adds	r3, #4
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	b21b      	sxth	r3, r3
 8001d20:	021b      	lsls	r3, r3, #8
 8001d22:	b21a      	sxth	r2, r3
 8001d24:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d28:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	3305      	adds	r3, #5
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	b21b      	sxth	r3, r3
 8001d34:	4313      	orrs	r3, r2
 8001d36:	b21b      	sxth	r3, r3
 8001d38:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8001d3c:	4b6e      	ldr	r3, [pc, #440]	@ (8001ef8 <modbus_handle_frame+0x9e4>)
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d308      	bcc.n	8001d5a <modbus_handle_frame+0x846>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001d48:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001d4c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001d50:	2202      	movs	r2, #2
 8001d52:	4618      	mov	r0, r3
 8001d54:	f000 fa40 	bl	80021d8 <send_exception>
				return;
 8001d58:	e1cf      	b.n	80020fa <modbus_handle_frame+0xbe6>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 8001d5a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8001d5e:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 8001d62:	bf0c      	ite	eq
 8001d64:	2301      	moveq	r3, #1
 8001d66:	2300      	movne	r3, #0
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 8001d6e:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8001d72:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 8001d76:	4611      	mov	r1, r2
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7fe fc8b 	bl	8000694 <io_coil_write>

			send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 8001d7e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d82:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d86:	2106      	movs	r1, #6
 8001d88:	6818      	ldr	r0, [r3, #0]
 8001d8a:	f000 f9fb 	bl	8002184 <send_response>
			break;
 8001d8e:	e1b4      	b.n	80020fa <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8001d90:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001d94:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	3302      	adds	r3, #2
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	b21b      	sxth	r3, r3
 8001da0:	021b      	lsls	r3, r3, #8
 8001da2:	b21a      	sxth	r2, r3
 8001da4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001da8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	3303      	adds	r3, #3
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	b21b      	sxth	r3, r3
 8001db4:	4313      	orrs	r3, r2
 8001db6:	b21b      	sxth	r3, r3
 8001db8:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8001dbc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001dc0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	3304      	adds	r3, #4
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	b21b      	sxth	r3, r3
 8001dcc:	021b      	lsls	r3, r3, #8
 8001dce:	b21a      	sxth	r2, r3
 8001dd0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001dd4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	3305      	adds	r3, #5
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	b21b      	sxth	r3, r3
 8001de0:	4313      	orrs	r3, r2
 8001de2:	b21b      	sxth	r3, r3
 8001de4:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8001de8:	4b44      	ldr	r3, [pc, #272]	@ (8001efc <modbus_handle_frame+0x9e8>)
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d308      	bcc.n	8001e06 <modbus_handle_frame+0x8f2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001df4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001df8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f000 f9ea 	bl	80021d8 <send_exception>
				return;
 8001e04:	e179      	b.n	80020fa <modbus_handle_frame+0xbe6>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8001e06:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 8001e0a:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 8001e0e:	4611      	mov	r1, r2
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7fe fca9 	bl	8000768 <io_holding_reg_write>
			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001e16:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e1a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e1e:	2106      	movs	r1, #6
 8001e20:	6818      	ldr	r0, [r3, #0]
 8001e22:	f000 f9af 	bl	8002184 <send_response>
			break;
 8001e26:	e168      	b.n	80020fa <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001e28:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e2c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	3302      	adds	r3, #2
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	b21b      	sxth	r3, r3
 8001e38:	021b      	lsls	r3, r3, #8
 8001e3a:	b21a      	sxth	r2, r3
 8001e3c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e40:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	3303      	adds	r3, #3
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	b21b      	sxth	r3, r3
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	b21b      	sxth	r3, r3
 8001e50:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8001e54:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e58:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	3304      	adds	r3, #4
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	b21b      	sxth	r3, r3
 8001e64:	021b      	lsls	r3, r3, #8
 8001e66:	b21a      	sxth	r2, r3
 8001e68:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e6c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	3305      	adds	r3, #5
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	b21b      	sxth	r3, r3
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	b21b      	sxth	r3, r3
 8001e7c:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 8001e80:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001e84:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	799b      	ldrb	r3, [r3, #6]
 8001e8c:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8001e90:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001e94:	3307      	adds	r3, #7
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	da00      	bge.n	8001e9c <modbus_handle_frame+0x988>
 8001e9a:	3307      	adds	r3, #7
 8001e9c:	10db      	asrs	r3, r3, #3
 8001e9e:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8001ea2:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8001ea6:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001eaa:	4413      	add	r3, r2
 8001eac:	4a12      	ldr	r2, [pc, #72]	@ (8001ef8 <modbus_handle_frame+0x9e4>)
 8001eae:	8812      	ldrh	r2, [r2, #0]
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	dd08      	ble.n	8001ec6 <modbus_handle_frame+0x9b2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8001eb4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001eb8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001ebc:	2202      	movs	r2, #2
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f000 f98a 	bl	80021d8 <send_exception>
				return;
 8001ec4:	e119      	b.n	80020fa <modbus_handle_frame+0xbe6>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8001ec6:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d008      	beq.n	8001ee6 <modbus_handle_frame+0x9d2>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001ed4:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8001ed8:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001edc:	2203      	movs	r2, #3
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f000 f97a 	bl	80021d8 <send_exception>
				return;
 8001ee4:	e109      	b.n	80020fa <modbus_handle_frame+0xbe6>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8001ee6:	2307      	movs	r3, #7
 8001ee8:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 8001eec:	2300      	movs	r3, #0
 8001eee:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8001ef2:	e044      	b.n	8001f7e <modbus_handle_frame+0xa6a>
 8001ef4:	20000d00 	.word	0x20000d00
 8001ef8:	20000228 	.word	0x20000228
 8001efc:	20000268 	.word	0x20000268
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8001f00:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8001f04:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001f08:	4413      	add	r3, r2
 8001f0a:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 8001f0e:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001f12:	08db      	lsrs	r3, r3, #3
 8001f14:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8001f18:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8001f24:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8001f28:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8001f2c:	4413      	add	r3, r2
 8001f2e:	461a      	mov	r2, r3
 8001f30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f34:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	461a      	mov	r2, r3
 8001f40:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 8001f44:	fa42 f303 	asr.w	r3, r2, r3
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 8001f52:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	bf14      	ite	ne
 8001f5a:	2301      	movne	r3, #1
 8001f5c:	2300      	moveq	r3, #0
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 8001f64:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 8001f68:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8001f6c:	4611      	mov	r1, r2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7fe fb90 	bl	8000694 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 8001f74:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001f78:	3301      	adds	r3, #1
 8001f7a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8001f7e:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8001f82:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d3ba      	bcc.n	8001f00 <modbus_handle_frame+0x9ec>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8001f8a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001f8e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001f92:	2106      	movs	r1, #6
 8001f94:	6818      	ldr	r0, [r3, #0]
 8001f96:	f000 f8f5 	bl	8002184 <send_response>
			break;
 8001f9a:	e0ae      	b.n	80020fa <modbus_handle_frame+0xbe6>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8001f9c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001fa0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	3302      	adds	r3, #2
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	b21b      	sxth	r3, r3
 8001fac:	021b      	lsls	r3, r3, #8
 8001fae:	b21a      	sxth	r2, r3
 8001fb0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001fb4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	3303      	adds	r3, #3
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	b21b      	sxth	r3, r3
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	b21b      	sxth	r3, r3
 8001fc4:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8001fc8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001fcc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	3304      	adds	r3, #4
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	b21b      	sxth	r3, r3
 8001fd8:	021b      	lsls	r3, r3, #8
 8001fda:	b21a      	sxth	r2, r3
 8001fdc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001fe0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	3305      	adds	r3, #5
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	b21b      	sxth	r3, r3
 8001fec:	4313      	orrs	r3, r2
 8001fee:	b21b      	sxth	r3, r3
 8001ff0:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8001ff4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8001ff8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	799b      	ldrb	r3, [r3, #6]
 8002000:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8002004:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8002008:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 800200c:	4413      	add	r3, r2
 800200e:	4a3d      	ldr	r2, [pc, #244]	@ (8002104 <modbus_handle_frame+0xbf0>)
 8002010:	8812      	ldrh	r2, [r2, #0]
 8002012:	4293      	cmp	r3, r2
 8002014:	dd08      	ble.n	8002028 <modbus_handle_frame+0xb14>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8002016:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800201a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800201e:	2202      	movs	r2, #2
 8002020:	4618      	mov	r0, r3
 8002022:	f000 f8d9 	bl	80021d8 <send_exception>
				return;
 8002026:	e068      	b.n	80020fa <modbus_handle_frame+0xbe6>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8002028:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 800202c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	429a      	cmp	r2, r3
 8002034:	d008      	beq.n	8002048 <modbus_handle_frame+0xb34>
				send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8002036:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800203a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800203e:	2203      	movs	r2, #3
 8002040:	4618      	mov	r0, r3
 8002042:	f000 f8c9 	bl	80021d8 <send_exception>
				return;
 8002046:	e058      	b.n	80020fa <modbus_handle_frame+0xbe6>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 8002048:	2307      	movs	r3, #7
 800204a:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 800204e:	2300      	movs	r3, #0
 8002050:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002054:	e034      	b.n	80020c0 <modbus_handle_frame+0xbac>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 8002056:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800205a:	b29a      	uxth	r2, r3
 800205c:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8002060:	4413      	add	r3, r2
 8002062:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 8002066:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 800206a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 800206e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002072:	6812      	ldr	r2, [r2, #0]
 8002074:	4413      	add	r3, r2
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	b21b      	sxth	r3, r3
 800207a:	021b      	lsls	r3, r3, #8
 800207c:	b21a      	sxth	r2, r3
 800207e:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8002082:	3301      	adds	r3, #1
 8002084:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8002088:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 800208c:	6809      	ldr	r1, [r1, #0]
 800208e:	440b      	add	r3, r1
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	b21b      	sxth	r3, r3
 8002094:	4313      	orrs	r3, r2
 8002096:	b21b      	sxth	r3, r3
 8002098:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 800209c:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 80020a0:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 80020a4:	4611      	mov	r1, r2
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7fe fb5e 	bl	8000768 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 80020ac:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80020b0:	3302      	adds	r3, #2
 80020b2:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 80020b6:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80020ba:	3301      	adds	r3, #1
 80020bc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80020c0:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80020c4:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 80020c8:	429a      	cmp	r2, r3
 80020ca:	dbc4      	blt.n	8002056 <modbus_handle_frame+0xb42>
			}

			send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80020cc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80020d0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80020d4:	2106      	movs	r1, #6
 80020d6:	6818      	ldr	r0, [r3, #0]
 80020d8:	f000 f854 	bl	8002184 <send_response>
			break;
 80020dc:	e00d      	b.n	80020fa <modbus_handle_frame+0xbe6>
		}

		default:
			send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 80020de:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80020e2:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80020e6:	2201      	movs	r2, #1
 80020e8:	4618      	mov	r0, r3
 80020ea:	f000 f875 	bl	80021d8 <send_exception>
			break;
 80020ee:	e004      	b.n	80020fa <modbus_handle_frame+0xbe6>
	if (len < 6) return;
 80020f0:	bf00      	nop
 80020f2:	e002      	b.n	80020fa <modbus_handle_frame+0xbe6>
	if (address != slave_address) return;
 80020f4:	bf00      	nop
 80020f6:	e000      	b.n	80020fa <modbus_handle_frame+0xbe6>
		return;
 80020f8:	bf00      	nop
	}
}
 80020fa:	f507 77c2 	add.w	r7, r7, #388	@ 0x184
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd90      	pop	{r4, r7, pc}
 8002102:	bf00      	nop
 8002104:	20000268 	.word	0x20000268

08002108 <modbus_crc16>:
}*/


// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
static uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	460b      	mov	r3, r1
 8002112:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8002114:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002118:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 800211a:	2300      	movs	r3, #0
 800211c:	81bb      	strh	r3, [r7, #12]
 800211e:	e026      	b.n	800216e <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 8002120:	89bb      	ldrh	r3, [r7, #12]
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	4413      	add	r3, r2
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	461a      	mov	r2, r3
 800212a:	89fb      	ldrh	r3, [r7, #14]
 800212c:	4053      	eors	r3, r2
 800212e:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 8002130:	2300      	movs	r3, #0
 8002132:	72fb      	strb	r3, [r7, #11]
 8002134:	e015      	b.n	8002162 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 8002136:	89fb      	ldrh	r3, [r7, #14]
 8002138:	f003 0301 	and.w	r3, r3, #1
 800213c:	2b00      	cmp	r3, #0
 800213e:	d00a      	beq.n	8002156 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 8002140:	89fb      	ldrh	r3, [r7, #14]
 8002142:	085b      	lsrs	r3, r3, #1
 8002144:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 8002146:	89fb      	ldrh	r3, [r7, #14]
 8002148:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 800214c:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8002150:	43db      	mvns	r3, r3
 8002152:	81fb      	strh	r3, [r7, #14]
 8002154:	e002      	b.n	800215c <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 8002156:	89fb      	ldrh	r3, [r7, #14]
 8002158:	085b      	lsrs	r3, r3, #1
 800215a:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 800215c:	7afb      	ldrb	r3, [r7, #11]
 800215e:	3301      	adds	r3, #1
 8002160:	72fb      	strb	r3, [r7, #11]
 8002162:	7afb      	ldrb	r3, [r7, #11]
 8002164:	2b07      	cmp	r3, #7
 8002166:	d9e6      	bls.n	8002136 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 8002168:	89bb      	ldrh	r3, [r7, #12]
 800216a:	3301      	adds	r3, #1
 800216c:	81bb      	strh	r3, [r7, #12]
 800216e:	89ba      	ldrh	r2, [r7, #12]
 8002170:	887b      	ldrh	r3, [r7, #2]
 8002172:	429a      	cmp	r2, r3
 8002174:	d3d4      	bcc.n	8002120 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8002176:	89fb      	ldrh	r3, [r7, #14]
}
 8002178:	4618      	mov	r0, r3
 800217a:	3714      	adds	r7, #20
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <send_response>:

// Send the response over RS485
static void send_response(uint8_t* frame, uint16_t len) {
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	460b      	mov	r3, r1
 800218e:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8002190:	887b      	ldrh	r3, [r7, #2]
 8002192:	4619      	mov	r1, r3
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f7ff ffb7 	bl	8002108 <modbus_crc16>
 800219a:	4603      	mov	r3, r0
 800219c:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 800219e:	887b      	ldrh	r3, [r7, #2]
 80021a0:	1c5a      	adds	r2, r3, #1
 80021a2:	807a      	strh	r2, [r7, #2]
 80021a4:	461a      	mov	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4413      	add	r3, r2
 80021aa:	89fa      	ldrh	r2, [r7, #14]
 80021ac:	b2d2      	uxtb	r2, r2
 80021ae:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 80021b0:	89fb      	ldrh	r3, [r7, #14]
 80021b2:	0a1b      	lsrs	r3, r3, #8
 80021b4:	b29a      	uxth	r2, r3
 80021b6:	887b      	ldrh	r3, [r7, #2]
 80021b8:	1c59      	adds	r1, r3, #1
 80021ba:	8079      	strh	r1, [r7, #2]
 80021bc:	4619      	mov	r1, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	440b      	add	r3, r1
 80021c2:	b2d2      	uxtb	r2, r2
 80021c4:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 80021c6:	887b      	ldrh	r3, [r7, #2]
 80021c8:	4619      	mov	r1, r3
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f88a 	bl	80022e4 <RS485_Transmit>
}
 80021d0:	bf00      	nop
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <send_exception>:

// Send the exception over RS485
static void send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
 80021e2:	460b      	mov	r3, r1
 80021e4:	71bb      	strb	r3, [r7, #6]
 80021e6:	4613      	mov	r3, r2
 80021e8:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 80021ea:	79fb      	ldrb	r3, [r7, #7]
 80021ec:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 80021ee:	79bb      	ldrb	r3, [r7, #6]
 80021f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 80021f8:	797b      	ldrb	r3, [r7, #5]
 80021fa:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 80021fc:	f107 0308 	add.w	r3, r7, #8
 8002200:	2103      	movs	r1, #3
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff ff80 	bl	8002108 <modbus_crc16>
 8002208:	4603      	mov	r3, r0
 800220a:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 800220c:	89fb      	ldrh	r3, [r7, #14]
 800220e:	b2db      	uxtb	r3, r3
 8002210:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 8002212:	89fb      	ldrh	r3, [r7, #14]
 8002214:	0a1b      	lsrs	r3, r3, #8
 8002216:	b29b      	uxth	r3, r3
 8002218:	b2db      	uxtb	r3, r3
 800221a:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 800221c:	f107 0308 	add.w	r3, r7, #8
 8002220:	2105      	movs	r1, #5
 8002222:	4618      	mov	r0, r3
 8002224:	f000 f85e 	bl	80022e4 <RS485_Transmit>
}
 8002228:	bf00      	nop
 800222a:	3710      	adds	r7, #16
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_rx_frame_tail = 0; // points to where the oldest unprocessed frame is
static volatile uint8_t rs485_tx_frame_head = 0;
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

void RS485_SetTransmitMode(void) {
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8002234:	4b04      	ldr	r3, [pc, #16]	@ (8002248 <RS485_SetTransmitMode+0x18>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a04      	ldr	r2, [pc, #16]	@ (800224c <RS485_SetTransmitMode+0x1c>)
 800223a:	8811      	ldrh	r1, [r2, #0]
 800223c:	2201      	movs	r2, #1
 800223e:	4618      	mov	r0, r3
 8002240:	f002 fd7e 	bl	8004d40 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
#endif
}
 8002244:	bf00      	nop
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20000e04 	.word	0x20000e04
 800224c:	20000e08 	.word	0x20000e08

08002250 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8002254:	4b04      	ldr	r3, [pc, #16]	@ (8002268 <RS485_SetReceiveMode+0x18>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a04      	ldr	r2, [pc, #16]	@ (800226c <RS485_SetReceiveMode+0x1c>)
 800225a:	8811      	ldrh	r1, [r2, #0]
 800225c:	2200      	movs	r2, #0
 800225e:	4618      	mov	r0, r3
 8002260:	f002 fd6e 	bl	8004d40 <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
#endif
}
 8002264:	bf00      	nop
 8002266:	bd80      	pop	{r7, pc}
 8002268:	20000e04 	.word	0x20000e04
 800226c:	20000e08 	.word	0x20000e08

08002270 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 800227c:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 8002280:	2100      	movs	r1, #0
 8002282:	4810      	ldr	r0, [pc, #64]	@ (80022c4 <RS485_Setup+0x54>)
 8002284:	f00b fdca 	bl	800de1c <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 8002288:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 800228c:	2100      	movs	r1, #0
 800228e:	480e      	ldr	r0, [pc, #56]	@ (80022c8 <RS485_Setup+0x58>)
 8002290:	f00b fdc4 	bl	800de1c <memset>
	rs485_tx_frame_head = 0;
 8002294:	4b0d      	ldr	r3, [pc, #52]	@ (80022cc <RS485_Setup+0x5c>)
 8002296:	2200      	movs	r2, #0
 8002298:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 800229a:	4b0d      	ldr	r3, [pc, #52]	@ (80022d0 <RS485_Setup+0x60>)
 800229c:	2200      	movs	r2, #0
 800229e:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 80022a0:	4a0c      	ldr	r2, [pc, #48]	@ (80022d4 <RS485_Setup+0x64>)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 80022a6:	4a0c      	ldr	r2, [pc, #48]	@ (80022d8 <RS485_Setup+0x68>)
 80022a8:	887b      	ldrh	r3, [r7, #2]
 80022aa:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 80022ac:	f7ff ffd0 	bl	8002250 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80022b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022b4:	4909      	ldr	r1, [pc, #36]	@ (80022dc <RS485_Setup+0x6c>)
 80022b6:	480a      	ldr	r0, [pc, #40]	@ (80022e0 <RS485_Setup+0x70>)
 80022b8:	f007 fc0b 	bl	8009ad2 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80022bc:	bf00      	nop
 80022be:	3708      	adds	r7, #8
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	20000f0c 	.word	0x20000f0c
 80022c8:	2000171c 	.word	0x2000171c
 80022cc:	20001f2e 	.word	0x20001f2e
 80022d0:	20001f2f 	.word	0x20001f2f
 80022d4:	20000e04 	.word	0x20000e04
 80022d8:	20000e08 	.word	0x20000e08
 80022dc:	20000e0c 	.word	0x20000e0c
 80022e0:	20000ba8 	.word	0x20000ba8

080022e4 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	460b      	mov	r3, r1
 80022ee:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80022f0:	887b      	ldrh	r3, [r7, #2]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d036      	beq.n	8002364 <RS485_Transmit+0x80>
 80022f6:	887b      	ldrh	r3, [r7, #2]
 80022f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80022fc:	d832      	bhi.n	8002364 <RS485_Transmit+0x80>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 80022fe:	4b1b      	ldr	r3, [pc, #108]	@ (800236c <RS485_Transmit+0x88>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	b2db      	uxtb	r3, r3
 8002304:	3301      	adds	r3, #1
 8002306:	425a      	negs	r2, r3
 8002308:	f003 0307 	and.w	r3, r3, #7
 800230c:	f002 0207 	and.w	r2, r2, #7
 8002310:	bf58      	it	pl
 8002312:	4253      	negpl	r3, r2
 8002314:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 8002316:	4b16      	ldr	r3, [pc, #88]	@ (8002370 <RS485_Transmit+0x8c>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	b2db      	uxtb	r3, r3
 800231c:	7bfa      	ldrb	r2, [r7, #15]
 800231e:	429a      	cmp	r2, r3
 8002320:	d021      	beq.n	8002366 <RS485_Transmit+0x82>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 8002322:	4b12      	ldr	r3, [pc, #72]	@ (800236c <RS485_Transmit+0x88>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	b2db      	uxtb	r3, r3
 8002328:	461a      	mov	r2, r3
 800232a:	4613      	mov	r3, r2
 800232c:	01db      	lsls	r3, r3, #7
 800232e:	4413      	add	r3, r2
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	4a10      	ldr	r2, [pc, #64]	@ (8002374 <RS485_Transmit+0x90>)
 8002334:	4413      	add	r3, r2
 8002336:	887a      	ldrh	r2, [r7, #2]
 8002338:	6879      	ldr	r1, [r7, #4]
 800233a:	4618      	mov	r0, r3
 800233c:	f00b fda2 	bl	800de84 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 8002340:	4b0a      	ldr	r3, [pc, #40]	@ (800236c <RS485_Transmit+0x88>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	b2db      	uxtb	r3, r3
 8002346:	4619      	mov	r1, r3
 8002348:	4a0a      	ldr	r2, [pc, #40]	@ (8002374 <RS485_Transmit+0x90>)
 800234a:	460b      	mov	r3, r1
 800234c:	01db      	lsls	r3, r3, #7
 800234e:	440b      	add	r3, r1
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	4413      	add	r3, r2
 8002354:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002358:	887a      	ldrh	r2, [r7, #2]
 800235a:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 800235c:	4a03      	ldr	r2, [pc, #12]	@ (800236c <RS485_Transmit+0x88>)
 800235e:	7bfb      	ldrb	r3, [r7, #15]
 8002360:	7013      	strb	r3, [r2, #0]
 8002362:	e000      	b.n	8002366 <RS485_Transmit+0x82>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8002364:	bf00      	nop
    } else {
    	// TODO: Handle overflow...
    }
}
 8002366:	3710      	adds	r7, #16
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	20001f2e 	.word	0x20001f2e
 8002370:	20001f2f 	.word	0x20001f2f
 8002374:	2000171c 	.word	0x2000171c

08002378 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	460b      	mov	r3, r1
 8002382:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a21      	ldr	r2, [pc, #132]	@ (8002410 <HAL_UARTEx_RxEventCallback+0x98>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d13b      	bne.n	8002406 <HAL_UARTEx_RxEventCallback+0x8e>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 800238e:	4b21      	ldr	r3, [pc, #132]	@ (8002414 <HAL_UARTEx_RxEventCallback+0x9c>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	b2db      	uxtb	r3, r3
 8002394:	3301      	adds	r3, #1
 8002396:	425a      	negs	r2, r3
 8002398:	f003 0307 	and.w	r3, r3, #7
 800239c:	f002 0207 	and.w	r2, r2, #7
 80023a0:	bf58      	it	pl
 80023a2:	4253      	negpl	r3, r2
 80023a4:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 80023a6:	4b1c      	ldr	r3, [pc, #112]	@ (8002418 <HAL_UARTEx_RxEventCallback+0xa0>)
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	7bfa      	ldrb	r2, [r7, #15]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d023      	beq.n	80023fa <HAL_UARTEx_RxEventCallback+0x82>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 80023b2:	887b      	ldrh	r3, [r7, #2]
 80023b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023b8:	d81f      	bhi.n	80023fa <HAL_UARTEx_RxEventCallback+0x82>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 80023ba:	4b16      	ldr	r3, [pc, #88]	@ (8002414 <HAL_UARTEx_RxEventCallback+0x9c>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	461a      	mov	r2, r3
 80023c2:	4613      	mov	r3, r2
 80023c4:	01db      	lsls	r3, r3, #7
 80023c6:	4413      	add	r3, r2
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	4a14      	ldr	r2, [pc, #80]	@ (800241c <HAL_UARTEx_RxEventCallback+0xa4>)
 80023cc:	4413      	add	r3, r2
 80023ce:	887a      	ldrh	r2, [r7, #2]
 80023d0:	4913      	ldr	r1, [pc, #76]	@ (8002420 <HAL_UARTEx_RxEventCallback+0xa8>)
 80023d2:	4618      	mov	r0, r3
 80023d4:	f00b fd56 	bl	800de84 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 80023d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002414 <HAL_UARTEx_RxEventCallback+0x9c>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	4619      	mov	r1, r3
 80023e0:	4a0e      	ldr	r2, [pc, #56]	@ (800241c <HAL_UARTEx_RxEventCallback+0xa4>)
 80023e2:	460b      	mov	r3, r1
 80023e4:	01db      	lsls	r3, r3, #7
 80023e6:	440b      	add	r3, r1
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	4413      	add	r3, r2
 80023ec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80023f0:	887a      	ldrh	r2, [r7, #2]
 80023f2:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 80023f4:	4a07      	ldr	r2, [pc, #28]	@ (8002414 <HAL_UARTEx_RxEventCallback+0x9c>)
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
 80023f8:	7013      	strb	r3, [r2, #0]
		} else {
			// TODO: Handle overflow...
		}

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 80023fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023fe:	4908      	ldr	r1, [pc, #32]	@ (8002420 <HAL_UARTEx_RxEventCallback+0xa8>)
 8002400:	4808      	ldr	r0, [pc, #32]	@ (8002424 <HAL_UARTEx_RxEventCallback+0xac>)
 8002402:	f007 fb66 	bl	8009ad2 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8002406:	bf00      	nop
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40013800 	.word	0x40013800
 8002414:	20001f2c 	.word	0x20001f2c
 8002418:	20001f2d 	.word	0x20001f2d
 800241c:	20000f0c 	.word	0x20000f0c
 8002420:	20000e0c 	.word	0x20000e0c
 8002424:	20000ba8 	.word	0x20000ba8

08002428 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 800242c:	4b0a      	ldr	r3, [pc, #40]	@ (8002458 <RS485_TCCallback+0x30>)
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8002432:	f7ff ff0d 	bl	8002250 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002436:	4b09      	ldr	r3, [pc, #36]	@ (800245c <RS485_TCCallback+0x34>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	4b07      	ldr	r3, [pc, #28]	@ (800245c <RS485_TCCallback+0x34>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002444:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8002446:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800244a:	4905      	ldr	r1, [pc, #20]	@ (8002460 <RS485_TCCallback+0x38>)
 800244c:	4803      	ldr	r0, [pc, #12]	@ (800245c <RS485_TCCallback+0x34>)
 800244e:	f007 fb40 	bl	8009ad2 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20001f30 	.word	0x20001f30
 800245c:	20000ba8 	.word	0x20000ba8
 8002460:	20000e0c 	.word	0x20000e0c

08002464 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 800246a:	e02b      	b.n	80024c4 <RS485_ProcessPendingFrames+0x60>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 800246c:	4b1c      	ldr	r3, [pc, #112]	@ (80024e0 <RS485_ProcessPendingFrames+0x7c>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	b2db      	uxtb	r3, r3
 8002472:	461a      	mov	r2, r3
 8002474:	4613      	mov	r3, r2
 8002476:	01db      	lsls	r3, r3, #7
 8002478:	4413      	add	r3, r2
 800247a:	005b      	lsls	r3, r3, #1
 800247c:	4a19      	ldr	r2, [pc, #100]	@ (80024e4 <RS485_ProcessPendingFrames+0x80>)
 800247e:	4413      	add	r3, r2
 8002480:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8002482:	4b17      	ldr	r3, [pc, #92]	@ (80024e0 <RS485_ProcessPendingFrames+0x7c>)
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	b2db      	uxtb	r3, r3
 8002488:	4619      	mov	r1, r3
 800248a:	4a16      	ldr	r2, [pc, #88]	@ (80024e4 <RS485_ProcessPendingFrames+0x80>)
 800248c:	460b      	mov	r3, r1
 800248e:	01db      	lsls	r3, r3, #7
 8002490:	440b      	add	r3, r1
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	4413      	add	r3, r2
 8002496:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800249a:	881b      	ldrh	r3, [r3, #0]
 800249c:	807b      	strh	r3, [r7, #2]

		modbus_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 800249e:	887b      	ldrh	r3, [r7, #2]
 80024a0:	4619      	mov	r1, r3
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff f836 	bl	8001514 <modbus_handle_frame>

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80024a8:	4b0d      	ldr	r3, [pc, #52]	@ (80024e0 <RS485_ProcessPendingFrames+0x7c>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	3301      	adds	r3, #1
 80024b0:	425a      	negs	r2, r3
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	f002 0207 	and.w	r2, r2, #7
 80024ba:	bf58      	it	pl
 80024bc:	4253      	negpl	r3, r2
 80024be:	b2da      	uxtb	r2, r3
 80024c0:	4b07      	ldr	r3, [pc, #28]	@ (80024e0 <RS485_ProcessPendingFrames+0x7c>)
 80024c2:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 80024c4:	4b06      	ldr	r3, [pc, #24]	@ (80024e0 <RS485_ProcessPendingFrames+0x7c>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	b2da      	uxtb	r2, r3
 80024ca:	4b07      	ldr	r3, [pc, #28]	@ (80024e8 <RS485_ProcessPendingFrames+0x84>)
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	b2db      	uxtb	r3, r3
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d1cb      	bne.n	800246c <RS485_ProcessPendingFrames+0x8>
	}
}
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20001f2d 	.word	0x20001f2d
 80024e4:	20000f0c 	.word	0x20000f0c
 80024e8:	20001f2c 	.word	0x20001f2c

080024ec <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 80024f2:	4b36      	ldr	r3, [pc, #216]	@ (80025cc <RS485_TransmitPendingFrames+0xe0>)
 80024f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024f8:	2b20      	cmp	r3, #32
 80024fa:	d163      	bne.n	80025c4 <RS485_TransmitPendingFrames+0xd8>
 80024fc:	4b34      	ldr	r3, [pc, #208]	@ (80025d0 <RS485_TransmitPendingFrames+0xe4>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d05f      	beq.n	80025c4 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8002504:	4b33      	ldr	r3, [pc, #204]	@ (80025d4 <RS485_TransmitPendingFrames+0xe8>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	b2da      	uxtb	r2, r3
 800250a:	4b33      	ldr	r3, [pc, #204]	@ (80025d8 <RS485_TransmitPendingFrames+0xec>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	429a      	cmp	r2, r3
 8002512:	d057      	beq.n	80025c4 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8002514:	4b2e      	ldr	r3, [pc, #184]	@ (80025d0 <RS485_TransmitPendingFrames+0xe4>)
 8002516:	2201      	movs	r2, #1
 8002518:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 800251a:	4b2e      	ldr	r3, [pc, #184]	@ (80025d4 <RS485_TransmitPendingFrames+0xe8>)
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	b2db      	uxtb	r3, r3
 8002520:	461a      	mov	r2, r3
 8002522:	4613      	mov	r3, r2
 8002524:	01db      	lsls	r3, r3, #7
 8002526:	4413      	add	r3, r2
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	4a2c      	ldr	r2, [pc, #176]	@ (80025dc <RS485_TransmitPendingFrames+0xf0>)
 800252c:	4413      	add	r3, r2
 800252e:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8002530:	4b28      	ldr	r3, [pc, #160]	@ (80025d4 <RS485_TransmitPendingFrames+0xe8>)
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	b2db      	uxtb	r3, r3
 8002536:	4619      	mov	r1, r3
 8002538:	4a28      	ldr	r2, [pc, #160]	@ (80025dc <RS485_TransmitPendingFrames+0xf0>)
 800253a:	460b      	mov	r3, r1
 800253c:	01db      	lsls	r3, r3, #7
 800253e:	440b      	add	r3, r1
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	4413      	add	r3, r2
 8002544:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002548:	881b      	ldrh	r3, [r3, #0]
 800254a:	807b      	strh	r3, [r7, #2]

			RS485_SetTransmitMode();
 800254c:	f7ff fe70 	bl	8002230 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8002550:	4b1e      	ldr	r3, [pc, #120]	@ (80025cc <RS485_TransmitPendingFrames+0xe0>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	4b1d      	ldr	r3, [pc, #116]	@ (80025cc <RS485_TransmitPendingFrames+0xe0>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800255e:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8002560:	887b      	ldrh	r3, [r7, #2]
 8002562:	461a      	mov	r2, r3
 8002564:	6879      	ldr	r1, [r7, #4]
 8002566:	4819      	ldr	r0, [pc, #100]	@ (80025cc <RS485_TransmitPendingFrames+0xe0>)
 8002568:	f005 fe8c 	bl	8008284 <HAL_UART_Transmit_DMA>
 800256c:	4603      	mov	r3, r0
 800256e:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8002570:	4b16      	ldr	r3, [pc, #88]	@ (80025cc <RS485_TransmitPendingFrames+0xe0>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	4b15      	ldr	r3, [pc, #84]	@ (80025cc <RS485_TransmitPendingFrames+0xe0>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800257e:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8002580:	787b      	ldrb	r3, [r7, #1]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d010      	beq.n	80025a8 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8002586:	f7ff fe63 	bl	8002250 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 800258a:	4b10      	ldr	r3, [pc, #64]	@ (80025cc <RS485_TransmitPendingFrames+0xe0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4b0e      	ldr	r3, [pc, #56]	@ (80025cc <RS485_TransmitPendingFrames+0xe0>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002598:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 800259a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800259e:	4910      	ldr	r1, [pc, #64]	@ (80025e0 <RS485_TransmitPendingFrames+0xf4>)
 80025a0:	480a      	ldr	r0, [pc, #40]	@ (80025cc <RS485_TransmitPendingFrames+0xe0>)
 80025a2:	f007 fa96 	bl	8009ad2 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 80025a6:	e00d      	b.n	80025c4 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 80025a8:	4b0a      	ldr	r3, [pc, #40]	@ (80025d4 <RS485_TransmitPendingFrames+0xe8>)
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	3301      	adds	r3, #1
 80025b0:	425a      	negs	r2, r3
 80025b2:	f003 0307 	and.w	r3, r3, #7
 80025b6:	f002 0207 	and.w	r2, r2, #7
 80025ba:	bf58      	it	pl
 80025bc:	4253      	negpl	r3, r2
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	4b04      	ldr	r3, [pc, #16]	@ (80025d4 <RS485_TransmitPendingFrames+0xe8>)
 80025c2:	701a      	strb	r2, [r3, #0]
}
 80025c4:	bf00      	nop
 80025c6:	3708      	adds	r7, #8
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20000ba8 	.word	0x20000ba8
 80025d0:	20001f30 	.word	0x20001f30
 80025d4:	20001f2f 	.word	0x20001f2f
 80025d8:	20001f2e 	.word	0x20001f2e
 80025dc:	2000171c 	.word	0x2000171c
 80025e0:	20000e0c 	.word	0x20000e0c

080025e4 <DS3231_ReadTemp>:

	return HAL_OK;
}

uint16_t DS3231_ReadTemp(void* context)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b088      	sub	sp, #32
 80025e8:	af04      	add	r7, sp, #16
 80025ea:	6078      	str	r0, [r7, #4]
	if (context == NULL) return 0xFFFF; // error fallback
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d102      	bne.n	80025f8 <DS3231_ReadTemp+0x14>
 80025f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80025f6:	e020      	b.n	800263a <DS3231_ReadTemp+0x56>
	I2C_HandleTypeDef* hi2c = (I2C_HandleTypeDef*)context;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	60fb      	str	r3, [r7, #12]

	uint8_t temp_reg[2];
	if (HAL_I2C_Mem_Read(hi2c, 0x68 << 1, 0x11, I2C_MEMADD_SIZE_8BIT, temp_reg, 2, HAL_MAX_DELAY) != HAL_OK) {
 80025fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002600:	9302      	str	r3, [sp, #8]
 8002602:	2302      	movs	r3, #2
 8002604:	9301      	str	r3, [sp, #4]
 8002606:	f107 0308 	add.w	r3, r7, #8
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	2301      	movs	r3, #1
 800260e:	2211      	movs	r2, #17
 8002610:	21d0      	movs	r1, #208	@ 0xd0
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f002 fc48 	bl	8004ea8 <HAL_I2C_Mem_Read>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d002      	beq.n	8002624 <DS3231_ReadTemp+0x40>
	        return 0xFFFF; // error fallback
 800261e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002622:	e00a      	b.n	800263a <DS3231_ReadTemp+0x56>
	};

	int8_t temperature_signed = (int8_t)temp_reg[0]; // MSB is signed
 8002624:	7a3b      	ldrb	r3, [r7, #8]
 8002626:	72fb      	strb	r3, [r7, #11]
	if (temperature_signed < 0) {
 8002628:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800262c:	2b00      	cmp	r3, #0
 800262e:	da01      	bge.n	8002634 <DS3231_ReadTemp+0x50>
		return 0; // Clamp to 0 if negative
 8002630:	2300      	movs	r3, #0
 8002632:	e002      	b.n	800263a <DS3231_ReadTemp+0x56>
	}

	return (uint16_t)temperature_signed;
 8002634:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002638:	b29b      	uxth	r3, r3
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002644:	480d      	ldr	r0, [pc, #52]	@ (800267c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002646:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002648:	f7fe ff42 	bl	80014d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800264c:	480c      	ldr	r0, [pc, #48]	@ (8002680 <LoopForever+0x6>)
  ldr r1, =_edata
 800264e:	490d      	ldr	r1, [pc, #52]	@ (8002684 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002650:	4a0d      	ldr	r2, [pc, #52]	@ (8002688 <LoopForever+0xe>)
  movs r3, #0
 8002652:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002654:	e002      	b.n	800265c <LoopCopyDataInit>

08002656 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002656:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002658:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800265a:	3304      	adds	r3, #4

0800265c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800265c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800265e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002660:	d3f9      	bcc.n	8002656 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002662:	4a0a      	ldr	r2, [pc, #40]	@ (800268c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002664:	4c0a      	ldr	r4, [pc, #40]	@ (8002690 <LoopForever+0x16>)
  movs r3, #0
 8002666:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002668:	e001      	b.n	800266e <LoopFillZerobss>

0800266a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800266a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800266c:	3204      	adds	r2, #4

0800266e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800266e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002670:	d3fb      	bcc.n	800266a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002672:	f00b fbe1 	bl	800de38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002676:	f7fe f943 	bl	8000900 <main>

0800267a <LoopForever>:

LoopForever:
    b LoopForever
 800267a:	e7fe      	b.n	800267a <LoopForever>
  ldr   r0, =_estack
 800267c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002680:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002684:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002688:	0800e80c 	.word	0x0800e80c
  ldr r2, =_sbss
 800268c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002690:	20003260 	.word	0x20003260

08002694 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002694:	e7fe      	b.n	8002694 <ADC1_2_IRQHandler>

08002696 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b082      	sub	sp, #8
 800269a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800269c:	2300      	movs	r3, #0
 800269e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026a0:	2003      	movs	r0, #3
 80026a2:	f001 fbcb 	bl	8003e3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026a6:	200f      	movs	r0, #15
 80026a8:	f000 f80e 	bl	80026c8 <HAL_InitTick>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d002      	beq.n	80026b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	71fb      	strb	r3, [r7, #7]
 80026b6:	e001      	b.n	80026bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026b8:	f7fe fc06 	bl	8000ec8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026bc:	79fb      	ldrb	r3, [r7, #7]

}
 80026be:	4618      	mov	r0, r3
 80026c0:	3708      	adds	r7, #8
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
	...

080026c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026d0:	2300      	movs	r3, #0
 80026d2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80026d4:	4b16      	ldr	r3, [pc, #88]	@ (8002730 <HAL_InitTick+0x68>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d022      	beq.n	8002722 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80026dc:	4b15      	ldr	r3, [pc, #84]	@ (8002734 <HAL_InitTick+0x6c>)
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	4b13      	ldr	r3, [pc, #76]	@ (8002730 <HAL_InitTick+0x68>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80026e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80026ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80026f0:	4618      	mov	r0, r3
 80026f2:	f001 fbd6 	bl	8003ea2 <HAL_SYSTICK_Config>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d10f      	bne.n	800271c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b0f      	cmp	r3, #15
 8002700:	d809      	bhi.n	8002716 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002702:	2200      	movs	r2, #0
 8002704:	6879      	ldr	r1, [r7, #4]
 8002706:	f04f 30ff 	mov.w	r0, #4294967295
 800270a:	f001 fba2 	bl	8003e52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800270e:	4a0a      	ldr	r2, [pc, #40]	@ (8002738 <HAL_InitTick+0x70>)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6013      	str	r3, [r2, #0]
 8002714:	e007      	b.n	8002726 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	73fb      	strb	r3, [r7, #15]
 800271a:	e004      	b.n	8002726 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	73fb      	strb	r3, [r7, #15]
 8002720:	e001      	b.n	8002726 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002726:	7bfb      	ldrb	r3, [r7, #15]
}
 8002728:	4618      	mov	r0, r3
 800272a:	3710      	adds	r7, #16
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	20000008 	.word	0x20000008
 8002734:	20000000 	.word	0x20000000
 8002738:	20000004 	.word	0x20000004

0800273c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002740:	4b05      	ldr	r3, [pc, #20]	@ (8002758 <HAL_IncTick+0x1c>)
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	4b05      	ldr	r3, [pc, #20]	@ (800275c <HAL_IncTick+0x20>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4413      	add	r3, r2
 800274a:	4a03      	ldr	r2, [pc, #12]	@ (8002758 <HAL_IncTick+0x1c>)
 800274c:	6013      	str	r3, [r2, #0]
}
 800274e:	bf00      	nop
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	20001f34 	.word	0x20001f34
 800275c:	20000008 	.word	0x20000008

08002760 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  return uwTick;
 8002764:	4b03      	ldr	r3, [pc, #12]	@ (8002774 <HAL_GetTick+0x14>)
 8002766:	681b      	ldr	r3, [r3, #0]
}
 8002768:	4618      	mov	r0, r3
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	20001f34 	.word	0x20001f34

08002778 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	431a      	orrs	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	609a      	str	r2, [r3, #8]
}
 8002792:	bf00      	nop
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr

0800279e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800279e:	b480      	push	{r7}
 80027a0:	b083      	sub	sp, #12
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	6078      	str	r0, [r7, #4]
 80027a6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	431a      	orrs	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	609a      	str	r2, [r3, #8]
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b087      	sub	sp, #28
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	607a      	str	r2, [r7, #4]
 80027ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	3360      	adds	r3, #96	@ 0x60
 80027f2:	461a      	mov	r2, r3
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	4413      	add	r3, r2
 80027fa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	4b08      	ldr	r3, [pc, #32]	@ (8002824 <LL_ADC_SetOffset+0x44>)
 8002802:	4013      	ands	r3, r2
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	430a      	orrs	r2, r1
 800280e:	4313      	orrs	r3, r2
 8002810:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002818:	bf00      	nop
 800281a:	371c      	adds	r7, #28
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr
 8002824:	03fff000 	.word	0x03fff000

08002828 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	3360      	adds	r3, #96	@ 0x60
 8002836:	461a      	mov	r2, r3
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4413      	add	r3, r2
 800283e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002848:	4618      	mov	r0, r3
 800284a:	3714      	adds	r7, #20
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002854:	b480      	push	{r7}
 8002856:	b087      	sub	sp, #28
 8002858:	af00      	add	r7, sp, #0
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	3360      	adds	r3, #96	@ 0x60
 8002864:	461a      	mov	r2, r3
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	4413      	add	r3, r2
 800286c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	431a      	orrs	r2, r3
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800287e:	bf00      	nop
 8002880:	371c      	adds	r7, #28
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800288a:	b480      	push	{r7}
 800288c:	b087      	sub	sp, #28
 800288e:	af00      	add	r7, sp, #0
 8002890:	60f8      	str	r0, [r7, #12]
 8002892:	60b9      	str	r1, [r7, #8]
 8002894:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	3360      	adds	r3, #96	@ 0x60
 800289a:	461a      	mov	r2, r3
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	4413      	add	r3, r2
 80028a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	431a      	orrs	r2, r3
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80028b4:	bf00      	nop
 80028b6:	371c      	adds	r7, #28
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b087      	sub	sp, #28
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	3360      	adds	r3, #96	@ 0x60
 80028d0:	461a      	mov	r2, r3
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	4413      	add	r3, r2
 80028d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	431a      	orrs	r2, r3
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80028ea:	bf00      	nop
 80028ec:	371c      	adds	r7, #28
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
 80028fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	695b      	ldr	r3, [r3, #20]
 8002904:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	615a      	str	r2, [r3, #20]
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002930:	2301      	movs	r3, #1
 8002932:	e000      	b.n	8002936 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002942:	b480      	push	{r7}
 8002944:	b087      	sub	sp, #28
 8002946:	af00      	add	r7, sp, #0
 8002948:	60f8      	str	r0, [r7, #12]
 800294a:	60b9      	str	r1, [r7, #8]
 800294c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	3330      	adds	r3, #48	@ 0x30
 8002952:	461a      	mov	r2, r3
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	0a1b      	lsrs	r3, r3, #8
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	f003 030c 	and.w	r3, r3, #12
 800295e:	4413      	add	r3, r2
 8002960:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	f003 031f 	and.w	r3, r3, #31
 800296c:	211f      	movs	r1, #31
 800296e:	fa01 f303 	lsl.w	r3, r1, r3
 8002972:	43db      	mvns	r3, r3
 8002974:	401a      	ands	r2, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	0e9b      	lsrs	r3, r3, #26
 800297a:	f003 011f 	and.w	r1, r3, #31
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	f003 031f 	and.w	r3, r3, #31
 8002984:	fa01 f303 	lsl.w	r3, r1, r3
 8002988:	431a      	orrs	r2, r3
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800298e:	bf00      	nop
 8002990:	371c      	adds	r7, #28
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr

0800299a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800299a:	b480      	push	{r7}
 800299c:	b087      	sub	sp, #28
 800299e:	af00      	add	r7, sp, #0
 80029a0:	60f8      	str	r0, [r7, #12]
 80029a2:	60b9      	str	r1, [r7, #8]
 80029a4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	3314      	adds	r3, #20
 80029aa:	461a      	mov	r2, r3
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	0e5b      	lsrs	r3, r3, #25
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	f003 0304 	and.w	r3, r3, #4
 80029b6:	4413      	add	r3, r2
 80029b8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	0d1b      	lsrs	r3, r3, #20
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	2107      	movs	r1, #7
 80029c8:	fa01 f303 	lsl.w	r3, r1, r3
 80029cc:	43db      	mvns	r3, r3
 80029ce:	401a      	ands	r2, r3
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	0d1b      	lsrs	r3, r3, #20
 80029d4:	f003 031f 	and.w	r3, r3, #31
 80029d8:	6879      	ldr	r1, [r7, #4]
 80029da:	fa01 f303 	lsl.w	r3, r1, r3
 80029de:	431a      	orrs	r2, r3
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80029e4:	bf00      	nop
 80029e6:	371c      	adds	r7, #28
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	401a      	ands	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f003 0318 	and.w	r3, r3, #24
 8002a12:	4908      	ldr	r1, [pc, #32]	@ (8002a34 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002a14:	40d9      	lsrs	r1, r3
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	400b      	ands	r3, r1
 8002a1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002a26:	bf00      	nop
 8002a28:	3714      	adds	r7, #20
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	0007ffff 	.word	0x0007ffff

08002a38 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f003 031f 	and.w	r3, r3, #31
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr

08002a70 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002a80:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	6093      	str	r3, [r2, #8]
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002aa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002aa8:	d101      	bne.n	8002aae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e000      	b.n	8002ab0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002acc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ad0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ad8:	bf00      	nop
 8002ada:	370c      	adds	r7, #12
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002af4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002af8:	d101      	bne.n	8002afe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e000      	b.n	8002b00 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b20:	f043 0201 	orr.w	r2, r3, #1
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d101      	bne.n	8002b4c <LL_ADC_IsEnabled+0x18>
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e000      	b.n	8002b4e <LL_ADC_IsEnabled+0x1a>
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr

08002b5a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b5a:	b480      	push	{r7}
 8002b5c:	b083      	sub	sp, #12
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002b6a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b6e:	f043 0204 	orr.w	r2, r3, #4
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002b76:	bf00      	nop
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b82:	b480      	push	{r7}
 8002b84:	b083      	sub	sp, #12
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	d101      	bne.n	8002b9a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b96:	2301      	movs	r3, #1
 8002b98:	e000      	b.n	8002b9c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b9a:	2300      	movs	r3, #0
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	370c      	adds	r7, #12
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr

08002ba8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 0308 	and.w	r3, r3, #8
 8002bb8:	2b08      	cmp	r3, #8
 8002bba:	d101      	bne.n	8002bc0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e000      	b.n	8002bc2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
	...

08002bd0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002bd0:	b590      	push	{r4, r7, lr}
 8002bd2:	b089      	sub	sp, #36	@ 0x24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e167      	b.n	8002eba <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d109      	bne.n	8002c0c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f7fe f989 	bl	8000f10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7ff ff3f 	bl	8002a94 <LL_ADC_IsDeepPowerDownEnabled>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d004      	beq.n	8002c26 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff ff25 	bl	8002a70 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7ff ff5a 	bl	8002ae4 <LL_ADC_IsInternalRegulatorEnabled>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d115      	bne.n	8002c62 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff ff3e 	bl	8002abc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c40:	4ba0      	ldr	r3, [pc, #640]	@ (8002ec4 <HAL_ADC_Init+0x2f4>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	099b      	lsrs	r3, r3, #6
 8002c46:	4aa0      	ldr	r2, [pc, #640]	@ (8002ec8 <HAL_ADC_Init+0x2f8>)
 8002c48:	fba2 2303 	umull	r2, r3, r2, r3
 8002c4c:	099b      	lsrs	r3, r3, #6
 8002c4e:	3301      	adds	r3, #1
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002c54:	e002      	b.n	8002c5c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1f9      	bne.n	8002c56 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff ff3c 	bl	8002ae4 <LL_ADC_IsInternalRegulatorEnabled>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d10d      	bne.n	8002c8e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c76:	f043 0210 	orr.w	r2, r3, #16
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c82:	f043 0201 	orr.w	r2, r3, #1
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff ff75 	bl	8002b82 <LL_ADC_REG_IsConversionOngoing>
 8002c98:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c9e:	f003 0310 	and.w	r3, r3, #16
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f040 8100 	bne.w	8002ea8 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f040 80fc 	bne.w	8002ea8 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cb4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002cb8:	f043 0202 	orr.w	r2, r3, #2
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff ff35 	bl	8002b34 <LL_ADC_IsEnabled>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d111      	bne.n	8002cf4 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002cd0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002cd4:	f7ff ff2e 	bl	8002b34 <LL_ADC_IsEnabled>
 8002cd8:	4604      	mov	r4, r0
 8002cda:	487c      	ldr	r0, [pc, #496]	@ (8002ecc <HAL_ADC_Init+0x2fc>)
 8002cdc:	f7ff ff2a 	bl	8002b34 <LL_ADC_IsEnabled>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	4323      	orrs	r3, r4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d105      	bne.n	8002cf4 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	4619      	mov	r1, r3
 8002cee:	4878      	ldr	r0, [pc, #480]	@ (8002ed0 <HAL_ADC_Init+0x300>)
 8002cf0:	f7ff fd42 	bl	8002778 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	7f5b      	ldrb	r3, [r3, #29]
 8002cf8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002cfe:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002d04:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002d0a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d12:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d14:	4313      	orrs	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d106      	bne.n	8002d30 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d26:	3b01      	subs	r3, #1
 8002d28:	045b      	lsls	r3, r3, #17
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d009      	beq.n	8002d4c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d3c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d44:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68da      	ldr	r2, [r3, #12]
 8002d52:	4b60      	ldr	r3, [pc, #384]	@ (8002ed4 <HAL_ADC_Init+0x304>)
 8002d54:	4013      	ands	r3, r2
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6812      	ldr	r2, [r2, #0]
 8002d5a:	69b9      	ldr	r1, [r7, #24]
 8002d5c:	430b      	orrs	r3, r1
 8002d5e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff ff14 	bl	8002ba8 <LL_ADC_INJ_IsConversionOngoing>
 8002d80:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d16d      	bne.n	8002e64 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d16a      	bne.n	8002e64 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d92:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d9a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002daa:	f023 0302 	bic.w	r3, r3, #2
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	6812      	ldr	r2, [r2, #0]
 8002db2:	69b9      	ldr	r1, [r7, #24]
 8002db4:	430b      	orrs	r3, r1
 8002db6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d017      	beq.n	8002df0 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	691a      	ldr	r2, [r3, #16]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002dce:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002dd8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002ddc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6911      	ldr	r1, [r2, #16]
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6812      	ldr	r2, [r2, #0]
 8002de8:	430b      	orrs	r3, r1
 8002dea:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002dee:	e013      	b.n	8002e18 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	691a      	ldr	r2, [r3, #16]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002dfe:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6812      	ldr	r2, [r2, #0]
 8002e0c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002e10:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e14:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d118      	bne.n	8002e54 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002e2c:	f023 0304 	bic.w	r3, r3, #4
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e38:	4311      	orrs	r1, r2
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002e3e:	4311      	orrs	r1, r2
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e44:	430a      	orrs	r2, r1
 8002e46:	431a      	orrs	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f042 0201 	orr.w	r2, r2, #1
 8002e50:	611a      	str	r2, [r3, #16]
 8002e52:	e007      	b.n	8002e64 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	691a      	ldr	r2, [r3, #16]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0201 	bic.w	r2, r2, #1
 8002e62:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d10c      	bne.n	8002e86 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e72:	f023 010f 	bic.w	r1, r3, #15
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a1b      	ldr	r3, [r3, #32]
 8002e7a:	1e5a      	subs	r2, r3, #1
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e84:	e007      	b.n	8002e96 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 020f 	bic.w	r2, r2, #15
 8002e94:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9a:	f023 0303 	bic.w	r3, r3, #3
 8002e9e:	f043 0201 	orr.w	r2, r3, #1
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002ea6:	e007      	b.n	8002eb8 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eac:	f043 0210 	orr.w	r2, r3, #16
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002eb8:	7ffb      	ldrb	r3, [r7, #31]
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3724      	adds	r7, #36	@ 0x24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd90      	pop	{r4, r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000000 	.word	0x20000000
 8002ec8:	053e2d63 	.word	0x053e2d63
 8002ecc:	50000100 	.word	0x50000100
 8002ed0:	50000300 	.word	0x50000300
 8002ed4:	fff04007 	.word	0xfff04007

08002ed8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ee0:	4859      	ldr	r0, [pc, #356]	@ (8003048 <HAL_ADC_Start+0x170>)
 8002ee2:	f7ff fda9 	bl	8002a38 <LL_ADC_GetMultimode>
 8002ee6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff fe48 	bl	8002b82 <LL_ADC_REG_IsConversionOngoing>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	f040 809f 	bne.w	8003038 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d101      	bne.n	8002f08 <HAL_ADC_Start+0x30>
 8002f04:	2302      	movs	r3, #2
 8002f06:	e09a      	b.n	800303e <HAL_ADC_Start+0x166>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	f000 fd73 	bl	80039fc <ADC_Enable>
 8002f16:	4603      	mov	r3, r0
 8002f18:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f1a:	7dfb      	ldrb	r3, [r7, #23]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	f040 8086 	bne.w	800302e <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f26:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f2a:	f023 0301 	bic.w	r3, r3, #1
 8002f2e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a44      	ldr	r2, [pc, #272]	@ (800304c <HAL_ADC_Start+0x174>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d002      	beq.n	8002f46 <HAL_ADC_Start+0x6e>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	e001      	b.n	8002f4a <HAL_ADC_Start+0x72>
 8002f46:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	6812      	ldr	r2, [r2, #0]
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d002      	beq.n	8002f58 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d105      	bne.n	8002f64 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f70:	d106      	bne.n	8002f80 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f76:	f023 0206 	bic.w	r2, r3, #6
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	661a      	str	r2, [r3, #96]	@ 0x60
 8002f7e:	e002      	b.n	8002f86 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	221c      	movs	r2, #28
 8002f8c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a2c      	ldr	r2, [pc, #176]	@ (800304c <HAL_ADC_Start+0x174>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d002      	beq.n	8002fa6 <HAL_ADC_Start+0xce>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	e001      	b.n	8002faa <HAL_ADC_Start+0xd2>
 8002fa6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	6812      	ldr	r2, [r2, #0]
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d008      	beq.n	8002fc4 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d005      	beq.n	8002fc4 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	2b05      	cmp	r3, #5
 8002fbc:	d002      	beq.n	8002fc4 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	2b09      	cmp	r3, #9
 8002fc2:	d114      	bne.n	8002fee <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d007      	beq.n	8002fe2 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002fda:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7ff fdb7 	bl	8002b5a <LL_ADC_REG_StartConversion>
 8002fec:	e026      	b.n	800303c <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a13      	ldr	r2, [pc, #76]	@ (800304c <HAL_ADC_Start+0x174>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d002      	beq.n	800300a <HAL_ADC_Start+0x132>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	e001      	b.n	800300e <HAL_ADC_Start+0x136>
 800300a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800300e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00f      	beq.n	800303c <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003020:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003024:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800302c:	e006      	b.n	800303c <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003036:	e001      	b.n	800303c <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003038:	2302      	movs	r3, #2
 800303a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800303c:	7dfb      	ldrb	r3, [r7, #23]
}
 800303e:	4618      	mov	r0, r3
 8003040:	3718      	adds	r7, #24
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	50000300 	.word	0x50000300
 800304c:	50000100 	.word	0x50000100

08003050 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b088      	sub	sp, #32
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800305a:	4867      	ldr	r0, [pc, #412]	@ (80031f8 <HAL_ADC_PollForConversion+0x1a8>)
 800305c:	f7ff fcec 	bl	8002a38 <LL_ADC_GetMultimode>
 8003060:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	2b08      	cmp	r3, #8
 8003068:	d102      	bne.n	8003070 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800306a:	2308      	movs	r3, #8
 800306c:	61fb      	str	r3, [r7, #28]
 800306e:	e02a      	b.n	80030c6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d005      	beq.n	8003082 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2b05      	cmp	r3, #5
 800307a:	d002      	beq.n	8003082 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	2b09      	cmp	r3, #9
 8003080:	d111      	bne.n	80030a6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	f003 0301 	and.w	r3, r3, #1
 800308c:	2b00      	cmp	r3, #0
 800308e:	d007      	beq.n	80030a0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003094:	f043 0220 	orr.w	r2, r3, #32
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e0a6      	b.n	80031ee <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80030a0:	2304      	movs	r3, #4
 80030a2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80030a4:	e00f      	b.n	80030c6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80030a6:	4854      	ldr	r0, [pc, #336]	@ (80031f8 <HAL_ADC_PollForConversion+0x1a8>)
 80030a8:	f7ff fcd4 	bl	8002a54 <LL_ADC_GetMultiDMATransfer>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d007      	beq.n	80030c2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b6:	f043 0220 	orr.w	r2, r3, #32
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e095      	b.n	80031ee <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80030c2:	2304      	movs	r3, #4
 80030c4:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80030c6:	f7ff fb4b 	bl	8002760 <HAL_GetTick>
 80030ca:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80030cc:	e021      	b.n	8003112 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d4:	d01d      	beq.n	8003112 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80030d6:	f7ff fb43 	bl	8002760 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	683a      	ldr	r2, [r7, #0]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d302      	bcc.n	80030ec <HAL_ADC_PollForConversion+0x9c>
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d112      	bne.n	8003112 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	4013      	ands	r3, r2
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10b      	bne.n	8003112 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fe:	f043 0204 	orr.w	r2, r3, #4
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e06d      	b.n	80031ee <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	69fb      	ldr	r3, [r7, #28]
 800311a:	4013      	ands	r3, r2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d0d6      	beq.n	80030ce <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003124:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff fbf3 	bl	800291c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d01c      	beq.n	8003176 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	7f5b      	ldrb	r3, [r3, #29]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d118      	bne.n	8003176 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0308 	and.w	r3, r3, #8
 800314e:	2b08      	cmp	r3, #8
 8003150:	d111      	bne.n	8003176 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003156:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003162:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d105      	bne.n	8003176 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800316e:	f043 0201 	orr.w	r2, r3, #1
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a20      	ldr	r2, [pc, #128]	@ (80031fc <HAL_ADC_PollForConversion+0x1ac>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d002      	beq.n	8003186 <HAL_ADC_PollForConversion+0x136>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	e001      	b.n	800318a <HAL_ADC_PollForConversion+0x13a>
 8003186:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	6812      	ldr	r2, [r2, #0]
 800318e:	4293      	cmp	r3, r2
 8003190:	d008      	beq.n	80031a4 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d005      	beq.n	80031a4 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	2b05      	cmp	r3, #5
 800319c:	d002      	beq.n	80031a4 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	2b09      	cmp	r3, #9
 80031a2:	d104      	bne.n	80031ae <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	61bb      	str	r3, [r7, #24]
 80031ac:	e00d      	b.n	80031ca <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a12      	ldr	r2, [pc, #72]	@ (80031fc <HAL_ADC_PollForConversion+0x1ac>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d002      	beq.n	80031be <HAL_ADC_PollForConversion+0x16e>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	e001      	b.n	80031c2 <HAL_ADC_PollForConversion+0x172>
 80031be:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80031c2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	2b08      	cmp	r3, #8
 80031ce:	d104      	bne.n	80031da <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2208      	movs	r2, #8
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	e008      	b.n	80031ec <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d103      	bne.n	80031ec <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	220c      	movs	r2, #12
 80031ea:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3720      	adds	r7, #32
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	50000300 	.word	0x50000300
 80031fc:	50000100 	.word	0x50000100

08003200 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800320e:	4618      	mov	r0, r3
 8003210:	370c      	adds	r7, #12
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
	...

0800321c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b0b6      	sub	sp, #216	@ 0xd8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003226:	2300      	movs	r3, #0
 8003228:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800322c:	2300      	movs	r3, #0
 800322e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003236:	2b01      	cmp	r3, #1
 8003238:	d101      	bne.n	800323e <HAL_ADC_ConfigChannel+0x22>
 800323a:	2302      	movs	r3, #2
 800323c:	e3c8      	b.n	80039d0 <HAL_ADC_ConfigChannel+0x7b4>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4618      	mov	r0, r3
 800324c:	f7ff fc99 	bl	8002b82 <LL_ADC_REG_IsConversionOngoing>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	f040 83ad 	bne.w	80039b2 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6818      	ldr	r0, [r3, #0]
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	6859      	ldr	r1, [r3, #4]
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	461a      	mov	r2, r3
 8003266:	f7ff fb6c 	bl	8002942 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff fc87 	bl	8002b82 <LL_ADC_REG_IsConversionOngoing>
 8003274:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4618      	mov	r0, r3
 800327e:	f7ff fc93 	bl	8002ba8 <LL_ADC_INJ_IsConversionOngoing>
 8003282:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003286:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800328a:	2b00      	cmp	r3, #0
 800328c:	f040 81d9 	bne.w	8003642 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003290:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003294:	2b00      	cmp	r3, #0
 8003296:	f040 81d4 	bne.w	8003642 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80032a2:	d10f      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6818      	ldr	r0, [r3, #0]
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	2200      	movs	r2, #0
 80032ae:	4619      	mov	r1, r3
 80032b0:	f7ff fb73 	bl	800299a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80032bc:	4618      	mov	r0, r3
 80032be:	f7ff fb1a 	bl	80028f6 <LL_ADC_SetSamplingTimeCommonConfig>
 80032c2:	e00e      	b.n	80032e2 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6818      	ldr	r0, [r3, #0]
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	6819      	ldr	r1, [r3, #0]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	461a      	mov	r2, r3
 80032d2:	f7ff fb62 	bl	800299a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2100      	movs	r1, #0
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff fb0a 	bl	80028f6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	695a      	ldr	r2, [r3, #20]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	08db      	lsrs	r3, r3, #3
 80032ee:	f003 0303 	and.w	r3, r3, #3
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	fa02 f303 	lsl.w	r3, r2, r3
 80032f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	691b      	ldr	r3, [r3, #16]
 8003300:	2b04      	cmp	r3, #4
 8003302:	d022      	beq.n	800334a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6818      	ldr	r0, [r3, #0]
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	6919      	ldr	r1, [r3, #16]
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003314:	f7ff fa64 	bl	80027e0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6818      	ldr	r0, [r3, #0]
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	6919      	ldr	r1, [r3, #16]
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	699b      	ldr	r3, [r3, #24]
 8003324:	461a      	mov	r2, r3
 8003326:	f7ff fab0 	bl	800288a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6818      	ldr	r0, [r3, #0]
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003336:	2b01      	cmp	r3, #1
 8003338:	d102      	bne.n	8003340 <HAL_ADC_ConfigChannel+0x124>
 800333a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800333e:	e000      	b.n	8003342 <HAL_ADC_ConfigChannel+0x126>
 8003340:	2300      	movs	r3, #0
 8003342:	461a      	mov	r2, r3
 8003344:	f7ff fabc 	bl	80028c0 <LL_ADC_SetOffsetSaturation>
 8003348:	e17b      	b.n	8003642 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	2100      	movs	r1, #0
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff fa69 	bl	8002828 <LL_ADC_GetOffsetChannel>
 8003356:	4603      	mov	r3, r0
 8003358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800335c:	2b00      	cmp	r3, #0
 800335e:	d10a      	bne.n	8003376 <HAL_ADC_ConfigChannel+0x15a>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2100      	movs	r1, #0
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff fa5e 	bl	8002828 <LL_ADC_GetOffsetChannel>
 800336c:	4603      	mov	r3, r0
 800336e:	0e9b      	lsrs	r3, r3, #26
 8003370:	f003 021f 	and.w	r2, r3, #31
 8003374:	e01e      	b.n	80033b4 <HAL_ADC_ConfigChannel+0x198>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2100      	movs	r1, #0
 800337c:	4618      	mov	r0, r3
 800337e:	f7ff fa53 	bl	8002828 <LL_ADC_GetOffsetChannel>
 8003382:	4603      	mov	r3, r0
 8003384:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003388:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800338c:	fa93 f3a3 	rbit	r3, r3
 8003390:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003394:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003398:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800339c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d101      	bne.n	80033a8 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80033a4:	2320      	movs	r3, #32
 80033a6:	e004      	b.n	80033b2 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80033a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80033ac:	fab3 f383 	clz	r3, r3
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d105      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x1b0>
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	0e9b      	lsrs	r3, r3, #26
 80033c6:	f003 031f 	and.w	r3, r3, #31
 80033ca:	e018      	b.n	80033fe <HAL_ADC_ConfigChannel+0x1e2>
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80033d8:	fa93 f3a3 	rbit	r3, r3
 80033dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80033e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80033e8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d101      	bne.n	80033f4 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80033f0:	2320      	movs	r3, #32
 80033f2:	e004      	b.n	80033fe <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80033f4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80033f8:	fab3 f383 	clz	r3, r3
 80033fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80033fe:	429a      	cmp	r2, r3
 8003400:	d106      	bne.n	8003410 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2200      	movs	r2, #0
 8003408:	2100      	movs	r1, #0
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff fa22 	bl	8002854 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2101      	movs	r1, #1
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff fa06 	bl	8002828 <LL_ADC_GetOffsetChannel>
 800341c:	4603      	mov	r3, r0
 800341e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003422:	2b00      	cmp	r3, #0
 8003424:	d10a      	bne.n	800343c <HAL_ADC_ConfigChannel+0x220>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2101      	movs	r1, #1
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff f9fb 	bl	8002828 <LL_ADC_GetOffsetChannel>
 8003432:	4603      	mov	r3, r0
 8003434:	0e9b      	lsrs	r3, r3, #26
 8003436:	f003 021f 	and.w	r2, r3, #31
 800343a:	e01e      	b.n	800347a <HAL_ADC_ConfigChannel+0x25e>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2101      	movs	r1, #1
 8003442:	4618      	mov	r0, r3
 8003444:	f7ff f9f0 	bl	8002828 <LL_ADC_GetOffsetChannel>
 8003448:	4603      	mov	r3, r0
 800344a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003452:	fa93 f3a3 	rbit	r3, r3
 8003456:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800345a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800345e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003462:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 800346a:	2320      	movs	r3, #32
 800346c:	e004      	b.n	8003478 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800346e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003472:	fab3 f383 	clz	r3, r3
 8003476:	b2db      	uxtb	r3, r3
 8003478:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003482:	2b00      	cmp	r3, #0
 8003484:	d105      	bne.n	8003492 <HAL_ADC_ConfigChannel+0x276>
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	0e9b      	lsrs	r3, r3, #26
 800348c:	f003 031f 	and.w	r3, r3, #31
 8003490:	e018      	b.n	80034c4 <HAL_ADC_ConfigChannel+0x2a8>
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800349a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800349e:	fa93 f3a3 	rbit	r3, r3
 80034a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80034a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80034ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80034b6:	2320      	movs	r3, #32
 80034b8:	e004      	b.n	80034c4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 80034ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80034be:	fab3 f383 	clz	r3, r3
 80034c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d106      	bne.n	80034d6 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2200      	movs	r2, #0
 80034ce:	2101      	movs	r1, #1
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7ff f9bf 	bl	8002854 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2102      	movs	r1, #2
 80034dc:	4618      	mov	r0, r3
 80034de:	f7ff f9a3 	bl	8002828 <LL_ADC_GetOffsetChannel>
 80034e2:	4603      	mov	r3, r0
 80034e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d10a      	bne.n	8003502 <HAL_ADC_ConfigChannel+0x2e6>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2102      	movs	r1, #2
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff f998 	bl	8002828 <LL_ADC_GetOffsetChannel>
 80034f8:	4603      	mov	r3, r0
 80034fa:	0e9b      	lsrs	r3, r3, #26
 80034fc:	f003 021f 	and.w	r2, r3, #31
 8003500:	e01e      	b.n	8003540 <HAL_ADC_ConfigChannel+0x324>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2102      	movs	r1, #2
 8003508:	4618      	mov	r0, r3
 800350a:	f7ff f98d 	bl	8002828 <LL_ADC_GetOffsetChannel>
 800350e:	4603      	mov	r3, r0
 8003510:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003514:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003518:	fa93 f3a3 	rbit	r3, r3
 800351c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003520:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003524:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003528:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800352c:	2b00      	cmp	r3, #0
 800352e:	d101      	bne.n	8003534 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003530:	2320      	movs	r3, #32
 8003532:	e004      	b.n	800353e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003534:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003538:	fab3 f383 	clz	r3, r3
 800353c:	b2db      	uxtb	r3, r3
 800353e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003548:	2b00      	cmp	r3, #0
 800354a:	d105      	bne.n	8003558 <HAL_ADC_ConfigChannel+0x33c>
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	0e9b      	lsrs	r3, r3, #26
 8003552:	f003 031f 	and.w	r3, r3, #31
 8003556:	e016      	b.n	8003586 <HAL_ADC_ConfigChannel+0x36a>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003560:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003564:	fa93 f3a3 	rbit	r3, r3
 8003568:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800356a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800356c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003570:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003574:	2b00      	cmp	r3, #0
 8003576:	d101      	bne.n	800357c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003578:	2320      	movs	r3, #32
 800357a:	e004      	b.n	8003586 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800357c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003580:	fab3 f383 	clz	r3, r3
 8003584:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003586:	429a      	cmp	r2, r3
 8003588:	d106      	bne.n	8003598 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2200      	movs	r2, #0
 8003590:	2102      	movs	r1, #2
 8003592:	4618      	mov	r0, r3
 8003594:	f7ff f95e 	bl	8002854 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2103      	movs	r1, #3
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff f942 	bl	8002828 <LL_ADC_GetOffsetChannel>
 80035a4:	4603      	mov	r3, r0
 80035a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d10a      	bne.n	80035c4 <HAL_ADC_ConfigChannel+0x3a8>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2103      	movs	r1, #3
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7ff f937 	bl	8002828 <LL_ADC_GetOffsetChannel>
 80035ba:	4603      	mov	r3, r0
 80035bc:	0e9b      	lsrs	r3, r3, #26
 80035be:	f003 021f 	and.w	r2, r3, #31
 80035c2:	e017      	b.n	80035f4 <HAL_ADC_ConfigChannel+0x3d8>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2103      	movs	r1, #3
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7ff f92c 	bl	8002828 <LL_ADC_GetOffsetChannel>
 80035d0:	4603      	mov	r3, r0
 80035d2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035d6:	fa93 f3a3 	rbit	r3, r3
 80035da:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80035dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035de:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80035e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80035e6:	2320      	movs	r3, #32
 80035e8:	e003      	b.n	80035f2 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80035ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035ec:	fab3 f383 	clz	r3, r3
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d105      	bne.n	800360c <HAL_ADC_ConfigChannel+0x3f0>
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	0e9b      	lsrs	r3, r3, #26
 8003606:	f003 031f 	and.w	r3, r3, #31
 800360a:	e011      	b.n	8003630 <HAL_ADC_ConfigChannel+0x414>
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003612:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003614:	fa93 f3a3 	rbit	r3, r3
 8003618:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800361a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800361c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800361e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003620:	2b00      	cmp	r3, #0
 8003622:	d101      	bne.n	8003628 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003624:	2320      	movs	r3, #32
 8003626:	e003      	b.n	8003630 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003628:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800362a:	fab3 f383 	clz	r3, r3
 800362e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003630:	429a      	cmp	r2, r3
 8003632:	d106      	bne.n	8003642 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2200      	movs	r2, #0
 800363a:	2103      	movs	r1, #3
 800363c:	4618      	mov	r0, r3
 800363e:	f7ff f909 	bl	8002854 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4618      	mov	r0, r3
 8003648:	f7ff fa74 	bl	8002b34 <LL_ADC_IsEnabled>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	f040 8140 	bne.w	80038d4 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6818      	ldr	r0, [r3, #0]
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	6819      	ldr	r1, [r3, #0]
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	461a      	mov	r2, r3
 8003662:	f7ff f9c5 	bl	80029f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	4a8f      	ldr	r2, [pc, #572]	@ (80038a8 <HAL_ADC_ConfigChannel+0x68c>)
 800366c:	4293      	cmp	r3, r2
 800366e:	f040 8131 	bne.w	80038d4 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10b      	bne.n	800369a <HAL_ADC_ConfigChannel+0x47e>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	0e9b      	lsrs	r3, r3, #26
 8003688:	3301      	adds	r3, #1
 800368a:	f003 031f 	and.w	r3, r3, #31
 800368e:	2b09      	cmp	r3, #9
 8003690:	bf94      	ite	ls
 8003692:	2301      	movls	r3, #1
 8003694:	2300      	movhi	r3, #0
 8003696:	b2db      	uxtb	r3, r3
 8003698:	e019      	b.n	80036ce <HAL_ADC_ConfigChannel+0x4b2>
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80036a2:	fa93 f3a3 	rbit	r3, r3
 80036a6:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80036a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80036aa:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80036ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80036b2:	2320      	movs	r3, #32
 80036b4:	e003      	b.n	80036be <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80036b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036b8:	fab3 f383 	clz	r3, r3
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	3301      	adds	r3, #1
 80036c0:	f003 031f 	and.w	r3, r3, #31
 80036c4:	2b09      	cmp	r3, #9
 80036c6:	bf94      	ite	ls
 80036c8:	2301      	movls	r3, #1
 80036ca:	2300      	movhi	r3, #0
 80036cc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d079      	beq.n	80037c6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d107      	bne.n	80036ee <HAL_ADC_ConfigChannel+0x4d2>
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	0e9b      	lsrs	r3, r3, #26
 80036e4:	3301      	adds	r3, #1
 80036e6:	069b      	lsls	r3, r3, #26
 80036e8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036ec:	e015      	b.n	800371a <HAL_ADC_ConfigChannel+0x4fe>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80036f6:	fa93 f3a3 	rbit	r3, r3
 80036fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80036fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036fe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003700:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003706:	2320      	movs	r3, #32
 8003708:	e003      	b.n	8003712 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800370a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800370c:	fab3 f383 	clz	r3, r3
 8003710:	b2db      	uxtb	r3, r3
 8003712:	3301      	adds	r3, #1
 8003714:	069b      	lsls	r3, r3, #26
 8003716:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003722:	2b00      	cmp	r3, #0
 8003724:	d109      	bne.n	800373a <HAL_ADC_ConfigChannel+0x51e>
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	0e9b      	lsrs	r3, r3, #26
 800372c:	3301      	adds	r3, #1
 800372e:	f003 031f 	and.w	r3, r3, #31
 8003732:	2101      	movs	r1, #1
 8003734:	fa01 f303 	lsl.w	r3, r1, r3
 8003738:	e017      	b.n	800376a <HAL_ADC_ConfigChannel+0x54e>
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003740:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003742:	fa93 f3a3 	rbit	r3, r3
 8003746:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003748:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800374a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800374c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800374e:	2b00      	cmp	r3, #0
 8003750:	d101      	bne.n	8003756 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003752:	2320      	movs	r3, #32
 8003754:	e003      	b.n	800375e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003758:	fab3 f383 	clz	r3, r3
 800375c:	b2db      	uxtb	r3, r3
 800375e:	3301      	adds	r3, #1
 8003760:	f003 031f 	and.w	r3, r3, #31
 8003764:	2101      	movs	r1, #1
 8003766:	fa01 f303 	lsl.w	r3, r1, r3
 800376a:	ea42 0103 	orr.w	r1, r2, r3
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10a      	bne.n	8003790 <HAL_ADC_ConfigChannel+0x574>
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	0e9b      	lsrs	r3, r3, #26
 8003780:	3301      	adds	r3, #1
 8003782:	f003 021f 	and.w	r2, r3, #31
 8003786:	4613      	mov	r3, r2
 8003788:	005b      	lsls	r3, r3, #1
 800378a:	4413      	add	r3, r2
 800378c:	051b      	lsls	r3, r3, #20
 800378e:	e018      	b.n	80037c2 <HAL_ADC_ConfigChannel+0x5a6>
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003798:	fa93 f3a3 	rbit	r3, r3
 800379c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800379e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80037a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d101      	bne.n	80037ac <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80037a8:	2320      	movs	r3, #32
 80037aa:	e003      	b.n	80037b4 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80037ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037ae:	fab3 f383 	clz	r3, r3
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	3301      	adds	r3, #1
 80037b6:	f003 021f 	and.w	r2, r3, #31
 80037ba:	4613      	mov	r3, r2
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	4413      	add	r3, r2
 80037c0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037c2:	430b      	orrs	r3, r1
 80037c4:	e081      	b.n	80038ca <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d107      	bne.n	80037e2 <HAL_ADC_ConfigChannel+0x5c6>
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	0e9b      	lsrs	r3, r3, #26
 80037d8:	3301      	adds	r3, #1
 80037da:	069b      	lsls	r3, r3, #26
 80037dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80037e0:	e015      	b.n	800380e <HAL_ADC_ConfigChannel+0x5f2>
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ea:	fa93 f3a3 	rbit	r3, r3
 80037ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80037f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80037f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80037fa:	2320      	movs	r3, #32
 80037fc:	e003      	b.n	8003806 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80037fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003800:	fab3 f383 	clz	r3, r3
 8003804:	b2db      	uxtb	r3, r3
 8003806:	3301      	adds	r3, #1
 8003808:	069b      	lsls	r3, r3, #26
 800380a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003816:	2b00      	cmp	r3, #0
 8003818:	d109      	bne.n	800382e <HAL_ADC_ConfigChannel+0x612>
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	0e9b      	lsrs	r3, r3, #26
 8003820:	3301      	adds	r3, #1
 8003822:	f003 031f 	and.w	r3, r3, #31
 8003826:	2101      	movs	r1, #1
 8003828:	fa01 f303 	lsl.w	r3, r1, r3
 800382c:	e017      	b.n	800385e <HAL_ADC_ConfigChannel+0x642>
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003834:	6a3b      	ldr	r3, [r7, #32]
 8003836:	fa93 f3a3 	rbit	r3, r3
 800383a:	61fb      	str	r3, [r7, #28]
  return result;
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003846:	2320      	movs	r3, #32
 8003848:	e003      	b.n	8003852 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800384a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384c:	fab3 f383 	clz	r3, r3
 8003850:	b2db      	uxtb	r3, r3
 8003852:	3301      	adds	r3, #1
 8003854:	f003 031f 	and.w	r3, r3, #31
 8003858:	2101      	movs	r1, #1
 800385a:	fa01 f303 	lsl.w	r3, r1, r3
 800385e:	ea42 0103 	orr.w	r1, r2, r3
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10d      	bne.n	800388a <HAL_ADC_ConfigChannel+0x66e>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	0e9b      	lsrs	r3, r3, #26
 8003874:	3301      	adds	r3, #1
 8003876:	f003 021f 	and.w	r2, r3, #31
 800387a:	4613      	mov	r3, r2
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	4413      	add	r3, r2
 8003880:	3b1e      	subs	r3, #30
 8003882:	051b      	lsls	r3, r3, #20
 8003884:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003888:	e01e      	b.n	80038c8 <HAL_ADC_ConfigChannel+0x6ac>
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	fa93 f3a3 	rbit	r3, r3
 8003896:	613b      	str	r3, [r7, #16]
  return result;
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d104      	bne.n	80038ac <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80038a2:	2320      	movs	r3, #32
 80038a4:	e006      	b.n	80038b4 <HAL_ADC_ConfigChannel+0x698>
 80038a6:	bf00      	nop
 80038a8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	fab3 f383 	clz	r3, r3
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	3301      	adds	r3, #1
 80038b6:	f003 021f 	and.w	r2, r3, #31
 80038ba:	4613      	mov	r3, r2
 80038bc:	005b      	lsls	r3, r3, #1
 80038be:	4413      	add	r3, r2
 80038c0:	3b1e      	subs	r3, #30
 80038c2:	051b      	lsls	r3, r3, #20
 80038c4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038c8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80038ca:	683a      	ldr	r2, [r7, #0]
 80038cc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038ce:	4619      	mov	r1, r3
 80038d0:	f7ff f863 	bl	800299a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	4b3f      	ldr	r3, [pc, #252]	@ (80039d8 <HAL_ADC_ConfigChannel+0x7bc>)
 80038da:	4013      	ands	r3, r2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d071      	beq.n	80039c4 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038e0:	483e      	ldr	r0, [pc, #248]	@ (80039dc <HAL_ADC_ConfigChannel+0x7c0>)
 80038e2:	f7fe ff6f 	bl	80027c4 <LL_ADC_GetCommonPathInternalCh>
 80038e6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a3c      	ldr	r2, [pc, #240]	@ (80039e0 <HAL_ADC_ConfigChannel+0x7c4>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d004      	beq.n	80038fe <HAL_ADC_ConfigChannel+0x6e2>
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a3a      	ldr	r2, [pc, #232]	@ (80039e4 <HAL_ADC_ConfigChannel+0x7c8>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d127      	bne.n	800394e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80038fe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003902:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d121      	bne.n	800394e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003912:	d157      	bne.n	80039c4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003914:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003918:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800391c:	4619      	mov	r1, r3
 800391e:	482f      	ldr	r0, [pc, #188]	@ (80039dc <HAL_ADC_ConfigChannel+0x7c0>)
 8003920:	f7fe ff3d 	bl	800279e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003924:	4b30      	ldr	r3, [pc, #192]	@ (80039e8 <HAL_ADC_ConfigChannel+0x7cc>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	099b      	lsrs	r3, r3, #6
 800392a:	4a30      	ldr	r2, [pc, #192]	@ (80039ec <HAL_ADC_ConfigChannel+0x7d0>)
 800392c:	fba2 2303 	umull	r2, r3, r2, r3
 8003930:	099b      	lsrs	r3, r3, #6
 8003932:	1c5a      	adds	r2, r3, #1
 8003934:	4613      	mov	r3, r2
 8003936:	005b      	lsls	r3, r3, #1
 8003938:	4413      	add	r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800393e:	e002      	b.n	8003946 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	3b01      	subs	r3, #1
 8003944:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1f9      	bne.n	8003940 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800394c:	e03a      	b.n	80039c4 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a27      	ldr	r2, [pc, #156]	@ (80039f0 <HAL_ADC_ConfigChannel+0x7d4>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d113      	bne.n	8003980 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003958:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800395c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d10d      	bne.n	8003980 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a22      	ldr	r2, [pc, #136]	@ (80039f4 <HAL_ADC_ConfigChannel+0x7d8>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d02a      	beq.n	80039c4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800396e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003972:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003976:	4619      	mov	r1, r3
 8003978:	4818      	ldr	r0, [pc, #96]	@ (80039dc <HAL_ADC_ConfigChannel+0x7c0>)
 800397a:	f7fe ff10 	bl	800279e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800397e:	e021      	b.n	80039c4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a1c      	ldr	r2, [pc, #112]	@ (80039f8 <HAL_ADC_ConfigChannel+0x7dc>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d11c      	bne.n	80039c4 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800398a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800398e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d116      	bne.n	80039c4 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a16      	ldr	r2, [pc, #88]	@ (80039f4 <HAL_ADC_ConfigChannel+0x7d8>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d011      	beq.n	80039c4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80039a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80039a8:	4619      	mov	r1, r3
 80039aa:	480c      	ldr	r0, [pc, #48]	@ (80039dc <HAL_ADC_ConfigChannel+0x7c0>)
 80039ac:	f7fe fef7 	bl	800279e <LL_ADC_SetCommonPathInternalCh>
 80039b0:	e008      	b.n	80039c4 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b6:	f043 0220 	orr.w	r2, r3, #32
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80039cc:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	37d8      	adds	r7, #216	@ 0xd8
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	80080000 	.word	0x80080000
 80039dc:	50000300 	.word	0x50000300
 80039e0:	c3210000 	.word	0xc3210000
 80039e4:	90c00010 	.word	0x90c00010
 80039e8:	20000000 	.word	0x20000000
 80039ec:	053e2d63 	.word	0x053e2d63
 80039f0:	c7520000 	.word	0xc7520000
 80039f4:	50000100 	.word	0x50000100
 80039f8:	cb840000 	.word	0xcb840000

080039fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003a04:	2300      	movs	r3, #0
 8003a06:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7ff f891 	bl	8002b34 <LL_ADC_IsEnabled>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d169      	bne.n	8003aec <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	689a      	ldr	r2, [r3, #8]
 8003a1e:	4b36      	ldr	r3, [pc, #216]	@ (8003af8 <ADC_Enable+0xfc>)
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d00d      	beq.n	8003a42 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2a:	f043 0210 	orr.w	r2, r3, #16
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a36:	f043 0201 	orr.w	r2, r3, #1
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e055      	b.n	8003aee <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f7ff f860 	bl	8002b0c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a4c:	482b      	ldr	r0, [pc, #172]	@ (8003afc <ADC_Enable+0x100>)
 8003a4e:	f7fe feb9 	bl	80027c4 <LL_ADC_GetCommonPathInternalCh>
 8003a52:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003a54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d013      	beq.n	8003a84 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a5c:	4b28      	ldr	r3, [pc, #160]	@ (8003b00 <ADC_Enable+0x104>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	099b      	lsrs	r3, r3, #6
 8003a62:	4a28      	ldr	r2, [pc, #160]	@ (8003b04 <ADC_Enable+0x108>)
 8003a64:	fba2 2303 	umull	r2, r3, r2, r3
 8003a68:	099b      	lsrs	r3, r3, #6
 8003a6a:	1c5a      	adds	r2, r3, #1
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	4413      	add	r3, r2
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a76:	e002      	b.n	8003a7e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1f9      	bne.n	8003a78 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003a84:	f7fe fe6c 	bl	8002760 <HAL_GetTick>
 8003a88:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a8a:	e028      	b.n	8003ade <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7ff f84f 	bl	8002b34 <LL_ADC_IsEnabled>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d104      	bne.n	8003aa6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7ff f833 	bl	8002b0c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003aa6:	f7fe fe5b 	bl	8002760 <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d914      	bls.n	8003ade <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d00d      	beq.n	8003ade <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac6:	f043 0210 	orr.w	r2, r3, #16
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ad2:	f043 0201 	orr.w	r2, r3, #1
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e007      	b.n	8003aee <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0301 	and.w	r3, r3, #1
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d1cf      	bne.n	8003a8c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	8000003f 	.word	0x8000003f
 8003afc:	50000300 	.word	0x50000300
 8003b00:	20000000 	.word	0x20000000
 8003b04:	053e2d63 	.word	0x053e2d63

08003b08 <LL_ADC_IsEnabled>:
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	f003 0301 	and.w	r3, r3, #1
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d101      	bne.n	8003b20 <LL_ADC_IsEnabled+0x18>
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e000      	b.n	8003b22 <LL_ADC_IsEnabled+0x1a>
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	370c      	adds	r7, #12
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr

08003b2e <LL_ADC_REG_IsConversionOngoing>:
{
 8003b2e:	b480      	push	{r7}
 8003b30:	b083      	sub	sp, #12
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f003 0304 	and.w	r3, r3, #4
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	d101      	bne.n	8003b46 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b42:	2301      	movs	r3, #1
 8003b44:	e000      	b.n	8003b48 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003b54:	b590      	push	{r4, r7, lr}
 8003b56:	b0a1      	sub	sp, #132	@ 0x84
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d101      	bne.n	8003b72 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003b6e:	2302      	movs	r3, #2
 8003b70:	e08b      	b.n	8003c8a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003b7e:	2300      	movs	r3, #0
 8003b80:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b8a:	d102      	bne.n	8003b92 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003b8c:	4b41      	ldr	r3, [pc, #260]	@ (8003c94 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003b8e:	60bb      	str	r3, [r7, #8]
 8003b90:	e001      	b.n	8003b96 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003b92:	2300      	movs	r3, #0
 8003b94:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d10b      	bne.n	8003bb4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ba0:	f043 0220 	orr.w	r2, r3, #32
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e06a      	b.n	8003c8a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7ff ffb9 	bl	8003b2e <LL_ADC_REG_IsConversionOngoing>
 8003bbc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7ff ffb3 	bl	8003b2e <LL_ADC_REG_IsConversionOngoing>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d14c      	bne.n	8003c68 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003bce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d149      	bne.n	8003c68 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003bd4:	4b30      	ldr	r3, [pc, #192]	@ (8003c98 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003bd6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d028      	beq.n	8003c32 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003be0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	6859      	ldr	r1, [r3, #4]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003bf2:	035b      	lsls	r3, r3, #13
 8003bf4:	430b      	orrs	r3, r1
 8003bf6:	431a      	orrs	r2, r3
 8003bf8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003bfa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003bfc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003c00:	f7ff ff82 	bl	8003b08 <LL_ADC_IsEnabled>
 8003c04:	4604      	mov	r4, r0
 8003c06:	4823      	ldr	r0, [pc, #140]	@ (8003c94 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003c08:	f7ff ff7e 	bl	8003b08 <LL_ADC_IsEnabled>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	4323      	orrs	r3, r4
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d133      	bne.n	8003c7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003c14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003c1c:	f023 030f 	bic.w	r3, r3, #15
 8003c20:	683a      	ldr	r2, [r7, #0]
 8003c22:	6811      	ldr	r1, [r2, #0]
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	6892      	ldr	r2, [r2, #8]
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c2e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c30:	e024      	b.n	8003c7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003c32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003c3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c3c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c3e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003c42:	f7ff ff61 	bl	8003b08 <LL_ADC_IsEnabled>
 8003c46:	4604      	mov	r4, r0
 8003c48:	4812      	ldr	r0, [pc, #72]	@ (8003c94 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003c4a:	f7ff ff5d 	bl	8003b08 <LL_ADC_IsEnabled>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	4323      	orrs	r3, r4
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d112      	bne.n	8003c7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003c56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003c5e:	f023 030f 	bic.w	r3, r3, #15
 8003c62:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003c64:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c66:	e009      	b.n	8003c7c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c6c:	f043 0220 	orr.w	r2, r3, #32
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003c7a:	e000      	b.n	8003c7e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003c7c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003c86:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3784      	adds	r7, #132	@ 0x84
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd90      	pop	{r4, r7, pc}
 8003c92:	bf00      	nop
 8003c94:	50000100 	.word	0x50000100
 8003c98:	50000300 	.word	0x50000300

08003c9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f003 0307 	and.w	r3, r3, #7
 8003caa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cac:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cb2:	68ba      	ldr	r2, [r7, #8]
 8003cb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003cb8:	4013      	ands	r3, r2
 8003cba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cce:	4a04      	ldr	r2, [pc, #16]	@ (8003ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	60d3      	str	r3, [r2, #12]
}
 8003cd4:	bf00      	nop
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr
 8003ce0:	e000ed00 	.word	0xe000ed00

08003ce4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ce8:	4b04      	ldr	r3, [pc, #16]	@ (8003cfc <__NVIC_GetPriorityGrouping+0x18>)
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	0a1b      	lsrs	r3, r3, #8
 8003cee:	f003 0307 	and.w	r3, r3, #7
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	e000ed00 	.word	0xe000ed00

08003d00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	4603      	mov	r3, r0
 8003d08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	db0b      	blt.n	8003d2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d12:	79fb      	ldrb	r3, [r7, #7]
 8003d14:	f003 021f 	and.w	r2, r3, #31
 8003d18:	4907      	ldr	r1, [pc, #28]	@ (8003d38 <__NVIC_EnableIRQ+0x38>)
 8003d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d1e:	095b      	lsrs	r3, r3, #5
 8003d20:	2001      	movs	r0, #1
 8003d22:	fa00 f202 	lsl.w	r2, r0, r2
 8003d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr
 8003d36:	bf00      	nop
 8003d38:	e000e100 	.word	0xe000e100

08003d3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	4603      	mov	r3, r0
 8003d44:	6039      	str	r1, [r7, #0]
 8003d46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	db0a      	blt.n	8003d66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	b2da      	uxtb	r2, r3
 8003d54:	490c      	ldr	r1, [pc, #48]	@ (8003d88 <__NVIC_SetPriority+0x4c>)
 8003d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d5a:	0112      	lsls	r2, r2, #4
 8003d5c:	b2d2      	uxtb	r2, r2
 8003d5e:	440b      	add	r3, r1
 8003d60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d64:	e00a      	b.n	8003d7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	b2da      	uxtb	r2, r3
 8003d6a:	4908      	ldr	r1, [pc, #32]	@ (8003d8c <__NVIC_SetPriority+0x50>)
 8003d6c:	79fb      	ldrb	r3, [r7, #7]
 8003d6e:	f003 030f 	and.w	r3, r3, #15
 8003d72:	3b04      	subs	r3, #4
 8003d74:	0112      	lsls	r2, r2, #4
 8003d76:	b2d2      	uxtb	r2, r2
 8003d78:	440b      	add	r3, r1
 8003d7a:	761a      	strb	r2, [r3, #24]
}
 8003d7c:	bf00      	nop
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	e000e100 	.word	0xe000e100
 8003d8c:	e000ed00 	.word	0xe000ed00

08003d90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b089      	sub	sp, #36	@ 0x24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f003 0307 	and.w	r3, r3, #7
 8003da2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	f1c3 0307 	rsb	r3, r3, #7
 8003daa:	2b04      	cmp	r3, #4
 8003dac:	bf28      	it	cs
 8003dae:	2304      	movcs	r3, #4
 8003db0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	3304      	adds	r3, #4
 8003db6:	2b06      	cmp	r3, #6
 8003db8:	d902      	bls.n	8003dc0 <NVIC_EncodePriority+0x30>
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	3b03      	subs	r3, #3
 8003dbe:	e000      	b.n	8003dc2 <NVIC_EncodePriority+0x32>
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	fa02 f303 	lsl.w	r3, r2, r3
 8003dce:	43da      	mvns	r2, r3
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	401a      	ands	r2, r3
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	fa01 f303 	lsl.w	r3, r1, r3
 8003de2:	43d9      	mvns	r1, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003de8:	4313      	orrs	r3, r2
         );
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3724      	adds	r7, #36	@ 0x24
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
	...

08003df8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	3b01      	subs	r3, #1
 8003e04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e08:	d301      	bcc.n	8003e0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e00f      	b.n	8003e2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e0e:	4a0a      	ldr	r2, [pc, #40]	@ (8003e38 <SysTick_Config+0x40>)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	3b01      	subs	r3, #1
 8003e14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e16:	210f      	movs	r1, #15
 8003e18:	f04f 30ff 	mov.w	r0, #4294967295
 8003e1c:	f7ff ff8e 	bl	8003d3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e20:	4b05      	ldr	r3, [pc, #20]	@ (8003e38 <SysTick_Config+0x40>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e26:	4b04      	ldr	r3, [pc, #16]	@ (8003e38 <SysTick_Config+0x40>)
 8003e28:	2207      	movs	r2, #7
 8003e2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e2c:	2300      	movs	r3, #0
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3708      	adds	r7, #8
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	e000e010 	.word	0xe000e010

08003e3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f7ff ff29 	bl	8003c9c <__NVIC_SetPriorityGrouping>
}
 8003e4a:	bf00      	nop
 8003e4c:	3708      	adds	r7, #8
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b086      	sub	sp, #24
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	4603      	mov	r3, r0
 8003e5a:	60b9      	str	r1, [r7, #8]
 8003e5c:	607a      	str	r2, [r7, #4]
 8003e5e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e60:	f7ff ff40 	bl	8003ce4 <__NVIC_GetPriorityGrouping>
 8003e64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	68b9      	ldr	r1, [r7, #8]
 8003e6a:	6978      	ldr	r0, [r7, #20]
 8003e6c:	f7ff ff90 	bl	8003d90 <NVIC_EncodePriority>
 8003e70:	4602      	mov	r2, r0
 8003e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e76:	4611      	mov	r1, r2
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7ff ff5f 	bl	8003d3c <__NVIC_SetPriority>
}
 8003e7e:	bf00      	nop
 8003e80:	3718      	adds	r7, #24
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}

08003e86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b082      	sub	sp, #8
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7ff ff33 	bl	8003d00 <__NVIC_EnableIRQ>
}
 8003e9a:	bf00      	nop
 8003e9c:	3708      	adds	r7, #8
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	b082      	sub	sp, #8
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f7ff ffa4 	bl	8003df8 <SysTick_Config>
 8003eb0:	4603      	mov	r3, r0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b082      	sub	sp, #8
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d101      	bne.n	8003ecc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e014      	b.n	8003ef6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	791b      	ldrb	r3, [r3, #4]
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d105      	bne.n	8003ee2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f7fd f885 	bl	8000fec <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2200      	movs	r2, #0
 8003eec:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3708      	adds	r7, #8
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
	...

08003f00 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b085      	sub	sp, #20
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e056      	b.n	8003fc2 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	795b      	ldrb	r3, [r3, #5]
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d101      	bne.n	8003f20 <HAL_DAC_Start+0x20>
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	e050      	b.n	8003fc2 <HAL_DAC_Start+0xc2>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2202      	movs	r2, #2
 8003f2a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6819      	ldr	r1, [r3, #0]
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	f003 0310 	and.w	r3, r3, #16
 8003f38:	2201      	movs	r2, #1
 8003f3a:	409a      	lsls	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003f44:	4b22      	ldr	r3, [pc, #136]	@ (8003fd0 <HAL_DAC_Start+0xd0>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	099b      	lsrs	r3, r3, #6
 8003f4a:	4a22      	ldr	r2, [pc, #136]	@ (8003fd4 <HAL_DAC_Start+0xd4>)
 8003f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f50:	099b      	lsrs	r3, r3, #6
 8003f52:	3301      	adds	r3, #1
 8003f54:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8003f56:	e002      	b.n	8003f5e <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d1f9      	bne.n	8003f58 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10f      	bne.n	8003f8a <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d11d      	bne.n	8003fb4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	685a      	ldr	r2, [r3, #4]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f042 0201 	orr.w	r2, r2, #1
 8003f86:	605a      	str	r2, [r3, #4]
 8003f88:	e014      	b.n	8003fb4 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	f003 0310 	and.w	r3, r3, #16
 8003f9a:	2102      	movs	r1, #2
 8003f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d107      	bne.n	8003fb4 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	685a      	ldr	r2, [r3, #4]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f042 0202 	orr.w	r2, r2, #2
 8003fb2:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	20000000 	.word	0x20000000
 8003fd4:	053e2d63 	.word	0x053e2d63

08003fd8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b087      	sub	sp, #28
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
 8003fe4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d101      	bne.n	8003ff4 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e018      	b.n	8004026 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d105      	bne.n	8004012 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4413      	add	r3, r2
 800400c:	3308      	adds	r3, #8
 800400e:	617b      	str	r3, [r7, #20]
 8004010:	e004      	b.n	800401c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4413      	add	r3, r2
 8004018:	3314      	adds	r3, #20
 800401a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	461a      	mov	r2, r3
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	371c      	adds	r7, #28
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
	...

08004034 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b08a      	sub	sp, #40	@ 0x28
 8004038:	af00      	add	r7, sp, #0
 800403a:	60f8      	str	r0, [r7, #12]
 800403c:	60b9      	str	r1, [r7, #8]
 800403e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004040:	2300      	movs	r3, #0
 8004042:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d002      	beq.n	8004050 <HAL_DAC_ConfigChannel+0x1c>
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e1a1      	b.n	8004398 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	795b      	ldrb	r3, [r3, #5]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d101      	bne.n	8004066 <HAL_DAC_ConfigChannel+0x32>
 8004062:	2302      	movs	r3, #2
 8004064:	e198      	b.n	8004398 <HAL_DAC_ConfigChannel+0x364>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2201      	movs	r2, #1
 800406a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2202      	movs	r2, #2
 8004070:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	2b04      	cmp	r3, #4
 8004078:	d17a      	bne.n	8004170 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800407a:	f7fe fb71 	bl	8002760 <HAL_GetTick>
 800407e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d13d      	bne.n	8004102 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004086:	e018      	b.n	80040ba <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004088:	f7fe fb6a 	bl	8002760 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b01      	cmp	r3, #1
 8004094:	d911      	bls.n	80040ba <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800409c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00a      	beq.n	80040ba <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	f043 0208 	orr.w	r2, r3, #8
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2203      	movs	r2, #3
 80040b4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e16e      	b.n	8004398 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1df      	bne.n	8004088 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68ba      	ldr	r2, [r7, #8]
 80040ce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80040d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80040d2:	e020      	b.n	8004116 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80040d4:	f7fe fb44 	bl	8002760 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	69bb      	ldr	r3, [r7, #24]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d90f      	bls.n	8004102 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	da0a      	bge.n	8004102 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	f043 0208 	orr.w	r2, r3, #8
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2203      	movs	r2, #3
 80040fc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e14a      	b.n	8004398 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004108:	2b00      	cmp	r3, #0
 800410a:	dbe3      	blt.n	80040d4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68ba      	ldr	r2, [r7, #8]
 8004112:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004114:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f003 0310 	and.w	r3, r3, #16
 8004122:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004126:	fa01 f303 	lsl.w	r3, r1, r3
 800412a:	43db      	mvns	r3, r3
 800412c:	ea02 0103 	and.w	r1, r2, r3
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f003 0310 	and.w	r3, r3, #16
 800413a:	409a      	lsls	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f003 0310 	and.w	r3, r3, #16
 8004150:	21ff      	movs	r1, #255	@ 0xff
 8004152:	fa01 f303 	lsl.w	r3, r1, r3
 8004156:	43db      	mvns	r3, r3
 8004158:	ea02 0103 	and.w	r1, r2, r3
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f003 0310 	and.w	r3, r3, #16
 8004166:	409a      	lsls	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	430a      	orrs	r2, r1
 800416e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d11d      	bne.n	80041b4 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800417e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f003 0310 	and.w	r3, r3, #16
 8004186:	221f      	movs	r2, #31
 8004188:	fa02 f303 	lsl.w	r3, r2, r3
 800418c:	43db      	mvns	r3, r3
 800418e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004190:	4013      	ands	r3, r2
 8004192:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	6a1b      	ldr	r3, [r3, #32]
 8004198:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f003 0310 	and.w	r3, r3, #16
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	fa02 f303 	lsl.w	r3, r2, r3
 80041a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041a8:	4313      	orrs	r3, r2
 80041aa:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041b2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ba:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f003 0310 	and.w	r3, r3, #16
 80041c2:	2207      	movs	r2, #7
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	43db      	mvns	r3, r3
 80041ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041cc:	4013      	ands	r3, r2
 80041ce:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d102      	bne.n	80041de <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 80041d8:	2300      	movs	r3, #0
 80041da:	623b      	str	r3, [r7, #32]
 80041dc:	e00f      	b.n	80041fe <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	2b02      	cmp	r3, #2
 80041e4:	d102      	bne.n	80041ec <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80041e6:	2301      	movs	r3, #1
 80041e8:	623b      	str	r3, [r7, #32]
 80041ea:	e008      	b.n	80041fe <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d102      	bne.n	80041fa <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80041f4:	2301      	movs	r3, #1
 80041f6:	623b      	str	r3, [r7, #32]
 80041f8:	e001      	b.n	80041fe <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80041fa:	2300      	movs	r3, #0
 80041fc:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	4313      	orrs	r3, r2
 8004208:	6a3a      	ldr	r2, [r7, #32]
 800420a:	4313      	orrs	r3, r2
 800420c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f003 0310 	and.w	r3, r3, #16
 8004214:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004218:	fa02 f303 	lsl.w	r3, r2, r3
 800421c:	43db      	mvns	r3, r3
 800421e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004220:	4013      	ands	r3, r2
 8004222:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	791b      	ldrb	r3, [r3, #4]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d102      	bne.n	8004232 <HAL_DAC_ConfigChannel+0x1fe>
 800422c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004230:	e000      	b.n	8004234 <HAL_DAC_ConfigChannel+0x200>
 8004232:	2300      	movs	r3, #0
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	4313      	orrs	r3, r2
 8004238:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f003 0310 	and.w	r3, r3, #16
 8004240:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	43db      	mvns	r3, r3
 800424a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800424c:	4013      	ands	r3, r2
 800424e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	795b      	ldrb	r3, [r3, #5]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d102      	bne.n	800425e <HAL_DAC_ConfigChannel+0x22a>
 8004258:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800425c:	e000      	b.n	8004260 <HAL_DAC_ConfigChannel+0x22c>
 800425e:	2300      	movs	r3, #0
 8004260:	697a      	ldr	r2, [r7, #20]
 8004262:	4313      	orrs	r3, r2
 8004264:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004268:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800426c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2b02      	cmp	r3, #2
 8004274:	d114      	bne.n	80042a0 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004276:	f003 fc9b 	bl	8007bb0 <HAL_RCC_GetHCLKFreq>
 800427a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	4a48      	ldr	r2, [pc, #288]	@ (80043a0 <HAL_DAC_ConfigChannel+0x36c>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d904      	bls.n	800428e <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004286:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800428a:	627b      	str	r3, [r7, #36]	@ 0x24
 800428c:	e00f      	b.n	80042ae <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	4a44      	ldr	r2, [pc, #272]	@ (80043a4 <HAL_DAC_ConfigChannel+0x370>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d90a      	bls.n	80042ac <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004298:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800429c:	627b      	str	r3, [r7, #36]	@ 0x24
 800429e:	e006      	b.n	80042ae <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042a6:	4313      	orrs	r3, r2
 80042a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80042aa:	e000      	b.n	80042ae <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80042ac:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f003 0310 	and.w	r3, r3, #16
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042bc:	4313      	orrs	r3, r2
 80042be:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	6819      	ldr	r1, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f003 0310 	and.w	r3, r3, #16
 80042d4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80042d8:	fa02 f303 	lsl.w	r3, r2, r3
 80042dc:	43da      	mvns	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	400a      	ands	r2, r1
 80042e4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f003 0310 	and.w	r3, r3, #16
 80042f4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80042f8:	fa02 f303 	lsl.w	r3, r2, r3
 80042fc:	43db      	mvns	r3, r3
 80042fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004300:	4013      	ands	r3, r2
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f003 0310 	and.w	r3, r3, #16
 8004310:	697a      	ldr	r2, [r7, #20]
 8004312:	fa02 f303 	lsl.w	r3, r2, r3
 8004316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004318:	4313      	orrs	r3, r2
 800431a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004322:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6819      	ldr	r1, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f003 0310 	and.w	r3, r3, #16
 8004330:	22c0      	movs	r2, #192	@ 0xc0
 8004332:	fa02 f303 	lsl.w	r3, r2, r3
 8004336:	43da      	mvns	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	400a      	ands	r2, r1
 800433e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	089b      	lsrs	r3, r3, #2
 8004346:	f003 030f 	and.w	r3, r3, #15
 800434a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	089b      	lsrs	r3, r3, #2
 8004352:	021b      	lsls	r3, r3, #8
 8004354:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	4313      	orrs	r3, r2
 800435c:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f003 0310 	and.w	r3, r3, #16
 800436a:	f640 710f 	movw	r1, #3855	@ 0xf0f
 800436e:	fa01 f303 	lsl.w	r3, r1, r3
 8004372:	43db      	mvns	r3, r3
 8004374:	ea02 0103 	and.w	r1, r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f003 0310 	and.w	r3, r3, #16
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	409a      	lsls	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	430a      	orrs	r2, r1
 8004388:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2201      	movs	r2, #1
 800438e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2200      	movs	r2, #0
 8004394:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004396:	7ffb      	ldrb	r3, [r7, #31]
}
 8004398:	4618      	mov	r0, r3
 800439a:	3728      	adds	r7, #40	@ 0x28
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	09896800 	.word	0x09896800
 80043a4:	04c4b400 	.word	0x04c4b400

080043a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d101      	bne.n	80043ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e08d      	b.n	80044d6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	461a      	mov	r2, r3
 80043c0:	4b47      	ldr	r3, [pc, #284]	@ (80044e0 <HAL_DMA_Init+0x138>)
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d80f      	bhi.n	80043e6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	461a      	mov	r2, r3
 80043cc:	4b45      	ldr	r3, [pc, #276]	@ (80044e4 <HAL_DMA_Init+0x13c>)
 80043ce:	4413      	add	r3, r2
 80043d0:	4a45      	ldr	r2, [pc, #276]	@ (80044e8 <HAL_DMA_Init+0x140>)
 80043d2:	fba2 2303 	umull	r2, r3, r2, r3
 80043d6:	091b      	lsrs	r3, r3, #4
 80043d8:	009a      	lsls	r2, r3, #2
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a42      	ldr	r2, [pc, #264]	@ (80044ec <HAL_DMA_Init+0x144>)
 80043e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80043e4:	e00e      	b.n	8004404 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	461a      	mov	r2, r3
 80043ec:	4b40      	ldr	r3, [pc, #256]	@ (80044f0 <HAL_DMA_Init+0x148>)
 80043ee:	4413      	add	r3, r2
 80043f0:	4a3d      	ldr	r2, [pc, #244]	@ (80044e8 <HAL_DMA_Init+0x140>)
 80043f2:	fba2 2303 	umull	r2, r3, r2, r3
 80043f6:	091b      	lsrs	r3, r3, #4
 80043f8:	009a      	lsls	r2, r3, #2
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a3c      	ldr	r2, [pc, #240]	@ (80044f4 <HAL_DMA_Init+0x14c>)
 8004402:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2202      	movs	r2, #2
 8004408:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800441a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800441e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004428:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004434:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	699b      	ldr	r3, [r3, #24]
 800443a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004440:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004448:	68fa      	ldr	r2, [r7, #12]
 800444a:	4313      	orrs	r3, r2
 800444c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 fa76 	bl	8004948 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004464:	d102      	bne.n	800446c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685a      	ldr	r2, [r3, #4]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004480:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d010      	beq.n	80044ac <HAL_DMA_Init+0x104>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	2b04      	cmp	r3, #4
 8004490:	d80c      	bhi.n	80044ac <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 fa96 	bl	80049c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800449c:	2200      	movs	r2, #0
 800449e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a4:	687a      	ldr	r2, [r7, #4]
 80044a6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80044a8:	605a      	str	r2, [r3, #4]
 80044aa:	e008      	b.n	80044be <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3710      	adds	r7, #16
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	40020407 	.word	0x40020407
 80044e4:	bffdfff8 	.word	0xbffdfff8
 80044e8:	cccccccd 	.word	0xcccccccd
 80044ec:	40020000 	.word	0x40020000
 80044f0:	bffdfbf8 	.word	0xbffdfbf8
 80044f4:	40020400 	.word	0x40020400

080044f8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b086      	sub	sp, #24
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
 8004504:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004506:	2300      	movs	r3, #0
 8004508:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004510:	2b01      	cmp	r3, #1
 8004512:	d101      	bne.n	8004518 <HAL_DMA_Start_IT+0x20>
 8004514:	2302      	movs	r3, #2
 8004516:	e066      	b.n	80045e6 <HAL_DMA_Start_IT+0xee>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b01      	cmp	r3, #1
 800452a:	d155      	bne.n	80045d8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f022 0201 	bic.w	r2, r2, #1
 8004548:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	68b9      	ldr	r1, [r7, #8]
 8004550:	68f8      	ldr	r0, [r7, #12]
 8004552:	f000 f9bb 	bl	80048cc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800455a:	2b00      	cmp	r3, #0
 800455c:	d008      	beq.n	8004570 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f042 020e 	orr.w	r2, r2, #14
 800456c:	601a      	str	r2, [r3, #0]
 800456e:	e00f      	b.n	8004590 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f022 0204 	bic.w	r2, r2, #4
 800457e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 020a 	orr.w	r2, r2, #10
 800458e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d007      	beq.n	80045ae <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045ac:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d007      	beq.n	80045c6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045c4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f042 0201 	orr.w	r2, r2, #1
 80045d4:	601a      	str	r2, [r3, #0]
 80045d6:	e005      	b.n	80045e4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80045e0:	2302      	movs	r3, #2
 80045e2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80045e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3718      	adds	r7, #24
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80045ee:	b480      	push	{r7}
 80045f0:	b085      	sub	sp, #20
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045f6:	2300      	movs	r3, #0
 80045f8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d005      	beq.n	8004612 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2204      	movs	r2, #4
 800460a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	73fb      	strb	r3, [r7, #15]
 8004610:	e037      	b.n	8004682 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f022 020e 	bic.w	r2, r2, #14
 8004620:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800462c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004630:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0201 	bic.w	r2, r2, #1
 8004640:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004646:	f003 021f 	and.w	r2, r3, #31
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464e:	2101      	movs	r1, #1
 8004650:	fa01 f202 	lsl.w	r2, r1, r2
 8004654:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800465e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00c      	beq.n	8004682 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004672:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004676:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004680:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004692:	7bfb      	ldrb	r3, [r7, #15]
}
 8004694:	4618      	mov	r0, r3
 8004696:	3714      	adds	r7, #20
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b084      	sub	sp, #16
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046a8:	2300      	movs	r3, #0
 80046aa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	2b02      	cmp	r3, #2
 80046b6:	d00d      	beq.n	80046d4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2204      	movs	r2, #4
 80046bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2201      	movs	r2, #1
 80046c2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	73fb      	strb	r3, [r7, #15]
 80046d2:	e047      	b.n	8004764 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 020e 	bic.w	r2, r2, #14
 80046e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f022 0201 	bic.w	r2, r2, #1
 80046f2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004702:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004708:	f003 021f 	and.w	r2, r3, #31
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004710:	2101      	movs	r1, #1
 8004712:	fa01 f202 	lsl.w	r2, r1, r2
 8004716:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004720:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00c      	beq.n	8004744 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004734:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004738:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004742:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004758:	2b00      	cmp	r3, #0
 800475a:	d003      	beq.n	8004764 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	4798      	blx	r3
    }
  }
  return status;
 8004764:	7bfb      	ldrb	r3, [r7, #15]
}
 8004766:	4618      	mov	r0, r3
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b084      	sub	sp, #16
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800478a:	f003 031f 	and.w	r3, r3, #31
 800478e:	2204      	movs	r2, #4
 8004790:	409a      	lsls	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	4013      	ands	r3, r2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d026      	beq.n	80047e8 <HAL_DMA_IRQHandler+0x7a>
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f003 0304 	and.w	r3, r3, #4
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d021      	beq.n	80047e8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0320 	and.w	r3, r3, #32
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d107      	bne.n	80047c2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f022 0204 	bic.w	r2, r2, #4
 80047c0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c6:	f003 021f 	and.w	r2, r3, #31
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ce:	2104      	movs	r1, #4
 80047d0:	fa01 f202 	lsl.w	r2, r1, r2
 80047d4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d071      	beq.n	80048c2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80047e6:	e06c      	b.n	80048c2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ec:	f003 031f 	and.w	r3, r3, #31
 80047f0:	2202      	movs	r2, #2
 80047f2:	409a      	lsls	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4013      	ands	r3, r2
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d02e      	beq.n	800485a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	f003 0302 	and.w	r3, r3, #2
 8004802:	2b00      	cmp	r3, #0
 8004804:	d029      	beq.n	800485a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0320 	and.w	r3, r3, #32
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10b      	bne.n	800482c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 020a 	bic.w	r2, r2, #10
 8004822:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004830:	f003 021f 	and.w	r2, r3, #31
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004838:	2102      	movs	r1, #2
 800483a:	fa01 f202 	lsl.w	r2, r1, r2
 800483e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484c:	2b00      	cmp	r3, #0
 800484e:	d038      	beq.n	80048c2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004858:	e033      	b.n	80048c2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800485e:	f003 031f 	and.w	r3, r3, #31
 8004862:	2208      	movs	r2, #8
 8004864:	409a      	lsls	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	4013      	ands	r3, r2
 800486a:	2b00      	cmp	r3, #0
 800486c:	d02a      	beq.n	80048c4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	f003 0308 	and.w	r3, r3, #8
 8004874:	2b00      	cmp	r3, #0
 8004876:	d025      	beq.n	80048c4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 020e 	bic.w	r2, r2, #14
 8004886:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800488c:	f003 021f 	and.w	r2, r3, #31
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004894:	2101      	movs	r1, #1
 8004896:	fa01 f202 	lsl.w	r2, r1, r2
 800489a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d004      	beq.n	80048c4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80048c2:	bf00      	nop
 80048c4:	bf00      	nop
}
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
 80048d8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048e2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d004      	beq.n	80048f6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80048f4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048fa:	f003 021f 	and.w	r2, r3, #31
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004902:	2101      	movs	r1, #1
 8004904:	fa01 f202 	lsl.w	r2, r1, r2
 8004908:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	683a      	ldr	r2, [r7, #0]
 8004910:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	2b10      	cmp	r3, #16
 8004918:	d108      	bne.n	800492c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800492a:	e007      	b.n	800493c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68ba      	ldr	r2, [r7, #8]
 8004932:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	60da      	str	r2, [r3, #12]
}
 800493c:	bf00      	nop
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004948:	b480      	push	{r7}
 800494a:	b087      	sub	sp, #28
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	461a      	mov	r2, r3
 8004956:	4b16      	ldr	r3, [pc, #88]	@ (80049b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004958:	429a      	cmp	r2, r3
 800495a:	d802      	bhi.n	8004962 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800495c:	4b15      	ldr	r3, [pc, #84]	@ (80049b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800495e:	617b      	str	r3, [r7, #20]
 8004960:	e001      	b.n	8004966 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004962:	4b15      	ldr	r3, [pc, #84]	@ (80049b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004964:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	b2db      	uxtb	r3, r3
 8004970:	3b08      	subs	r3, #8
 8004972:	4a12      	ldr	r2, [pc, #72]	@ (80049bc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004974:	fba2 2303 	umull	r2, r3, r2, r3
 8004978:	091b      	lsrs	r3, r3, #4
 800497a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004980:	089b      	lsrs	r3, r3, #2
 8004982:	009a      	lsls	r2, r3, #2
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	4413      	add	r3, r2
 8004988:	461a      	mov	r2, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a0b      	ldr	r2, [pc, #44]	@ (80049c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004992:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f003 031f 	and.w	r3, r3, #31
 800499a:	2201      	movs	r2, #1
 800499c:	409a      	lsls	r2, r3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80049a2:	bf00      	nop
 80049a4:	371c      	adds	r7, #28
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	40020407 	.word	0x40020407
 80049b4:	40020800 	.word	0x40020800
 80049b8:	40020820 	.word	0x40020820
 80049bc:	cccccccd 	.word	0xcccccccd
 80049c0:	40020880 	.word	0x40020880

080049c4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004a04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80049d8:	4413      	add	r3, r2
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	461a      	mov	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a08      	ldr	r2, [pc, #32]	@ (8004a08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80049e6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	3b01      	subs	r3, #1
 80049ec:	f003 031f 	and.w	r3, r3, #31
 80049f0:	2201      	movs	r2, #1
 80049f2:	409a      	lsls	r2, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80049f8:	bf00      	nop
 80049fa:	3714      	adds	r7, #20
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr
 8004a04:	1000823f 	.word	0x1000823f
 8004a08:	40020940 	.word	0x40020940

08004a0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b087      	sub	sp, #28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004a16:	2300      	movs	r3, #0
 8004a18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004a1a:	e15a      	b.n	8004cd2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	2101      	movs	r1, #1
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	fa01 f303 	lsl.w	r3, r1, r3
 8004a28:	4013      	ands	r3, r2
 8004a2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 814c 	beq.w	8004ccc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f003 0303 	and.w	r3, r3, #3
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d005      	beq.n	8004a4c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d130      	bne.n	8004aae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	005b      	lsls	r3, r3, #1
 8004a56:	2203      	movs	r2, #3
 8004a58:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5c:	43db      	mvns	r3, r3
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	4013      	ands	r3, r2
 8004a62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	68da      	ldr	r2, [r3, #12]
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	005b      	lsls	r3, r3, #1
 8004a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004a82:	2201      	movs	r2, #1
 8004a84:	697b      	ldr	r3, [r7, #20]
 8004a86:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8a:	43db      	mvns	r3, r3
 8004a8c:	693a      	ldr	r2, [r7, #16]
 8004a8e:	4013      	ands	r3, r2
 8004a90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	091b      	lsrs	r3, r3, #4
 8004a98:	f003 0201 	and.w	r2, r3, #1
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa2:	693a      	ldr	r2, [r7, #16]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	693a      	ldr	r2, [r7, #16]
 8004aac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f003 0303 	and.w	r3, r3, #3
 8004ab6:	2b03      	cmp	r3, #3
 8004ab8:	d017      	beq.n	8004aea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	005b      	lsls	r3, r3, #1
 8004ac4:	2203      	movs	r2, #3
 8004ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aca:	43db      	mvns	r3, r3
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4013      	ands	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	689a      	ldr	r2, [r3, #8]
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	005b      	lsls	r3, r3, #1
 8004ada:	fa02 f303 	lsl.w	r3, r2, r3
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	f003 0303 	and.w	r3, r3, #3
 8004af2:	2b02      	cmp	r3, #2
 8004af4:	d123      	bne.n	8004b3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	08da      	lsrs	r2, r3, #3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	3208      	adds	r2, #8
 8004afe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	f003 0307 	and.w	r3, r3, #7
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	220f      	movs	r2, #15
 8004b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b12:	43db      	mvns	r3, r3
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	4013      	ands	r3, r2
 8004b18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	691a      	ldr	r2, [r3, #16]
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	f003 0307 	and.w	r3, r3, #7
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	08da      	lsrs	r2, r3, #3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3208      	adds	r2, #8
 8004b38:	6939      	ldr	r1, [r7, #16]
 8004b3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	005b      	lsls	r3, r3, #1
 8004b48:	2203      	movs	r2, #3
 8004b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4e:	43db      	mvns	r3, r3
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	4013      	ands	r3, r2
 8004b54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f003 0203 	and.w	r2, r3, #3
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	005b      	lsls	r3, r3, #1
 8004b62:	fa02 f303 	lsl.w	r3, r2, r3
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	f000 80a6 	beq.w	8004ccc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b80:	4b5b      	ldr	r3, [pc, #364]	@ (8004cf0 <HAL_GPIO_Init+0x2e4>)
 8004b82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b84:	4a5a      	ldr	r2, [pc, #360]	@ (8004cf0 <HAL_GPIO_Init+0x2e4>)
 8004b86:	f043 0301 	orr.w	r3, r3, #1
 8004b8a:	6613      	str	r3, [r2, #96]	@ 0x60
 8004b8c:	4b58      	ldr	r3, [pc, #352]	@ (8004cf0 <HAL_GPIO_Init+0x2e4>)
 8004b8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b90:	f003 0301 	and.w	r3, r3, #1
 8004b94:	60bb      	str	r3, [r7, #8]
 8004b96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b98:	4a56      	ldr	r2, [pc, #344]	@ (8004cf4 <HAL_GPIO_Init+0x2e8>)
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	089b      	lsrs	r3, r3, #2
 8004b9e:	3302      	adds	r3, #2
 8004ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	f003 0303 	and.w	r3, r3, #3
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	220f      	movs	r2, #15
 8004bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb4:	43db      	mvns	r3, r3
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	4013      	ands	r3, r2
 8004bba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004bc2:	d01f      	beq.n	8004c04 <HAL_GPIO_Init+0x1f8>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	4a4c      	ldr	r2, [pc, #304]	@ (8004cf8 <HAL_GPIO_Init+0x2ec>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d019      	beq.n	8004c00 <HAL_GPIO_Init+0x1f4>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	4a4b      	ldr	r2, [pc, #300]	@ (8004cfc <HAL_GPIO_Init+0x2f0>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d013      	beq.n	8004bfc <HAL_GPIO_Init+0x1f0>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a4a      	ldr	r2, [pc, #296]	@ (8004d00 <HAL_GPIO_Init+0x2f4>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d00d      	beq.n	8004bf8 <HAL_GPIO_Init+0x1ec>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a49      	ldr	r2, [pc, #292]	@ (8004d04 <HAL_GPIO_Init+0x2f8>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d007      	beq.n	8004bf4 <HAL_GPIO_Init+0x1e8>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a48      	ldr	r2, [pc, #288]	@ (8004d08 <HAL_GPIO_Init+0x2fc>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d101      	bne.n	8004bf0 <HAL_GPIO_Init+0x1e4>
 8004bec:	2305      	movs	r3, #5
 8004bee:	e00a      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004bf0:	2306      	movs	r3, #6
 8004bf2:	e008      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004bf4:	2304      	movs	r3, #4
 8004bf6:	e006      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e004      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	e002      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004c00:	2301      	movs	r3, #1
 8004c02:	e000      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004c04:	2300      	movs	r3, #0
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	f002 0203 	and.w	r2, r2, #3
 8004c0c:	0092      	lsls	r2, r2, #2
 8004c0e:	4093      	lsls	r3, r2
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c16:	4937      	ldr	r1, [pc, #220]	@ (8004cf4 <HAL_GPIO_Init+0x2e8>)
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	089b      	lsrs	r3, r3, #2
 8004c1c:	3302      	adds	r3, #2
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004c24:	4b39      	ldr	r3, [pc, #228]	@ (8004d0c <HAL_GPIO_Init+0x300>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	43db      	mvns	r3, r3
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	4013      	ands	r3, r2
 8004c32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d003      	beq.n	8004c48 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004c48:	4a30      	ldr	r2, [pc, #192]	@ (8004d0c <HAL_GPIO_Init+0x300>)
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004c4e:	4b2f      	ldr	r3, [pc, #188]	@ (8004d0c <HAL_GPIO_Init+0x300>)
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	43db      	mvns	r3, r3
 8004c58:	693a      	ldr	r2, [r7, #16]
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d003      	beq.n	8004c72 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004c72:	4a26      	ldr	r2, [pc, #152]	@ (8004d0c <HAL_GPIO_Init+0x300>)
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004c78:	4b24      	ldr	r3, [pc, #144]	@ (8004d0c <HAL_GPIO_Init+0x300>)
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	43db      	mvns	r3, r3
 8004c82:	693a      	ldr	r2, [r7, #16]
 8004c84:	4013      	ands	r3, r2
 8004c86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d003      	beq.n	8004c9c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004c9c:	4a1b      	ldr	r2, [pc, #108]	@ (8004d0c <HAL_GPIO_Init+0x300>)
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8004d0c <HAL_GPIO_Init+0x300>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	43db      	mvns	r3, r3
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	4013      	ands	r3, r2
 8004cb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d003      	beq.n	8004cc6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004cc6:	4a11      	ldr	r2, [pc, #68]	@ (8004d0c <HAL_GPIO_Init+0x300>)
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	3301      	adds	r3, #1
 8004cd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f47f ae9d 	bne.w	8004a1c <HAL_GPIO_Init+0x10>
  }
}
 8004ce2:	bf00      	nop
 8004ce4:	bf00      	nop
 8004ce6:	371c      	adds	r7, #28
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr
 8004cf0:	40021000 	.word	0x40021000
 8004cf4:	40010000 	.word	0x40010000
 8004cf8:	48000400 	.word	0x48000400
 8004cfc:	48000800 	.word	0x48000800
 8004d00:	48000c00 	.word	0x48000c00
 8004d04:	48001000 	.word	0x48001000
 8004d08:	48001400 	.word	0x48001400
 8004d0c:	40010400 	.word	0x40010400

08004d10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	460b      	mov	r3, r1
 8004d1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	691a      	ldr	r2, [r3, #16]
 8004d20:	887b      	ldrh	r3, [r7, #2]
 8004d22:	4013      	ands	r3, r2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d002      	beq.n	8004d2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	73fb      	strb	r3, [r7, #15]
 8004d2c:	e001      	b.n	8004d32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3714      	adds	r7, #20
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	460b      	mov	r3, r1
 8004d4a:	807b      	strh	r3, [r7, #2]
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d50:	787b      	ldrb	r3, [r7, #1]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d003      	beq.n	8004d5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d56:	887a      	ldrh	r2, [r7, #2]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d5c:	e002      	b.n	8004d64 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d5e:	887a      	ldrh	r2, [r7, #2]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e08d      	b.n	8004e9e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d106      	bne.n	8004d9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7fc f966 	bl	8001068 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2224      	movs	r2, #36	@ 0x24
 8004da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f022 0201 	bic.w	r2, r2, #1
 8004db2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004dc0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	689a      	ldr	r2, [r3, #8]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004dd0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d107      	bne.n	8004dea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004de6:	609a      	str	r2, [r3, #8]
 8004de8:	e006      	b.n	8004df8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689a      	ldr	r2, [r3, #8]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004df6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d108      	bne.n	8004e12 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	685a      	ldr	r2, [r3, #4]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e0e:	605a      	str	r2, [r3, #4]
 8004e10:	e007      	b.n	8004e22 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	685a      	ldr	r2, [r3, #4]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	6812      	ldr	r2, [r2, #0]
 8004e2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004e30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	68da      	ldr	r2, [r3, #12]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	691a      	ldr	r2, [r3, #16]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	69d9      	ldr	r1, [r3, #28]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a1a      	ldr	r2, [r3, #32]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0201 	orr.w	r2, r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2220      	movs	r2, #32
 8004e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004e9c:	2300      	movs	r3, #0
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3708      	adds	r7, #8
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
	...

08004ea8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b088      	sub	sp, #32
 8004eac:	af02      	add	r7, sp, #8
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	4608      	mov	r0, r1
 8004eb2:	4611      	mov	r1, r2
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	817b      	strh	r3, [r7, #10]
 8004eba:	460b      	mov	r3, r1
 8004ebc:	813b      	strh	r3, [r7, #8]
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	2b20      	cmp	r3, #32
 8004ecc:	f040 80fd 	bne.w	80050ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ed0:	6a3b      	ldr	r3, [r7, #32]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d002      	beq.n	8004edc <HAL_I2C_Mem_Read+0x34>
 8004ed6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d105      	bne.n	8004ee8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ee2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e0f1      	b.n	80050cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d101      	bne.n	8004ef6 <HAL_I2C_Mem_Read+0x4e>
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	e0ea      	b.n	80050cc <HAL_I2C_Mem_Read+0x224>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004efe:	f7fd fc2f 	bl	8002760 <HAL_GetTick>
 8004f02:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	2319      	movs	r3, #25
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 f95b 	bl	80051cc <I2C_WaitOnFlagUntilTimeout>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d001      	beq.n	8004f20 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e0d5      	b.n	80050cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2222      	movs	r2, #34	@ 0x22
 8004f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2240      	movs	r2, #64	@ 0x40
 8004f2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6a3a      	ldr	r2, [r7, #32]
 8004f3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004f40:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f48:	88f8      	ldrh	r0, [r7, #6]
 8004f4a:	893a      	ldrh	r2, [r7, #8]
 8004f4c:	8979      	ldrh	r1, [r7, #10]
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	9301      	str	r3, [sp, #4]
 8004f52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f54:	9300      	str	r3, [sp, #0]
 8004f56:	4603      	mov	r3, r0
 8004f58:	68f8      	ldr	r0, [r7, #12]
 8004f5a:	f000 f8bf 	bl	80050dc <I2C_RequestMemoryRead>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d005      	beq.n	8004f70 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e0ad      	b.n	80050cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	2bff      	cmp	r3, #255	@ 0xff
 8004f78:	d90e      	bls.n	8004f98 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	22ff      	movs	r2, #255	@ 0xff
 8004f7e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f84:	b2da      	uxtb	r2, r3
 8004f86:	8979      	ldrh	r1, [r7, #10]
 8004f88:	4b52      	ldr	r3, [pc, #328]	@ (80050d4 <HAL_I2C_Mem_Read+0x22c>)
 8004f8a:	9300      	str	r3, [sp, #0]
 8004f8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f90:	68f8      	ldr	r0, [r7, #12]
 8004f92:	f000 fadf 	bl	8005554 <I2C_TransferConfig>
 8004f96:	e00f      	b.n	8004fb8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f9c:	b29a      	uxth	r2, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fa6:	b2da      	uxtb	r2, r3
 8004fa8:	8979      	ldrh	r1, [r7, #10]
 8004faa:	4b4a      	ldr	r3, [pc, #296]	@ (80050d4 <HAL_I2C_Mem_Read+0x22c>)
 8004fac:	9300      	str	r3, [sp, #0]
 8004fae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004fb2:	68f8      	ldr	r0, [r7, #12]
 8004fb4:	f000 face 	bl	8005554 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	9300      	str	r3, [sp, #0]
 8004fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	2104      	movs	r1, #4
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f000 f902 	bl	80051cc <I2C_WaitOnFlagUntilTimeout>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e07c      	b.n	80050cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fdc:	b2d2      	uxtb	r2, r2
 8004fde:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe4:	1c5a      	adds	r2, r3, #1
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005008:	b29b      	uxth	r3, r3
 800500a:	2b00      	cmp	r3, #0
 800500c:	d034      	beq.n	8005078 <HAL_I2C_Mem_Read+0x1d0>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005012:	2b00      	cmp	r3, #0
 8005014:	d130      	bne.n	8005078 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	9300      	str	r3, [sp, #0]
 800501a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800501c:	2200      	movs	r2, #0
 800501e:	2180      	movs	r1, #128	@ 0x80
 8005020:	68f8      	ldr	r0, [r7, #12]
 8005022:	f000 f8d3 	bl	80051cc <I2C_WaitOnFlagUntilTimeout>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d001      	beq.n	8005030 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e04d      	b.n	80050cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005034:	b29b      	uxth	r3, r3
 8005036:	2bff      	cmp	r3, #255	@ 0xff
 8005038:	d90e      	bls.n	8005058 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	22ff      	movs	r2, #255	@ 0xff
 800503e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005044:	b2da      	uxtb	r2, r3
 8005046:	8979      	ldrh	r1, [r7, #10]
 8005048:	2300      	movs	r3, #0
 800504a:	9300      	str	r3, [sp, #0]
 800504c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f000 fa7f 	bl	8005554 <I2C_TransferConfig>
 8005056:	e00f      	b.n	8005078 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800505c:	b29a      	uxth	r2, r3
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005066:	b2da      	uxtb	r2, r3
 8005068:	8979      	ldrh	r1, [r7, #10]
 800506a:	2300      	movs	r3, #0
 800506c:	9300      	str	r3, [sp, #0]
 800506e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005072:	68f8      	ldr	r0, [r7, #12]
 8005074:	f000 fa6e 	bl	8005554 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800507c:	b29b      	uxth	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d19a      	bne.n	8004fb8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 f940 	bl	800530c <I2C_WaitOnSTOPFlagUntilTimeout>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e01a      	b.n	80050cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2220      	movs	r2, #32
 800509c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	6859      	ldr	r1, [r3, #4]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	4b0b      	ldr	r3, [pc, #44]	@ (80050d8 <HAL_I2C_Mem_Read+0x230>)
 80050aa:	400b      	ands	r3, r1
 80050ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2220      	movs	r2, #32
 80050b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80050c6:	2300      	movs	r3, #0
 80050c8:	e000      	b.n	80050cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80050ca:	2302      	movs	r3, #2
  }
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3718      	adds	r7, #24
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	80002400 	.word	0x80002400
 80050d8:	fe00e800 	.word	0xfe00e800

080050dc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b086      	sub	sp, #24
 80050e0:	af02      	add	r7, sp, #8
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	4608      	mov	r0, r1
 80050e6:	4611      	mov	r1, r2
 80050e8:	461a      	mov	r2, r3
 80050ea:	4603      	mov	r3, r0
 80050ec:	817b      	strh	r3, [r7, #10]
 80050ee:	460b      	mov	r3, r1
 80050f0:	813b      	strh	r3, [r7, #8]
 80050f2:	4613      	mov	r3, r2
 80050f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80050f6:	88fb      	ldrh	r3, [r7, #6]
 80050f8:	b2da      	uxtb	r2, r3
 80050fa:	8979      	ldrh	r1, [r7, #10]
 80050fc:	4b20      	ldr	r3, [pc, #128]	@ (8005180 <I2C_RequestMemoryRead+0xa4>)
 80050fe:	9300      	str	r3, [sp, #0]
 8005100:	2300      	movs	r3, #0
 8005102:	68f8      	ldr	r0, [r7, #12]
 8005104:	f000 fa26 	bl	8005554 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005108:	69fa      	ldr	r2, [r7, #28]
 800510a:	69b9      	ldr	r1, [r7, #24]
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 f8b6 	bl	800527e <I2C_WaitOnTXISFlagUntilTimeout>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e02c      	b.n	8005176 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800511c:	88fb      	ldrh	r3, [r7, #6]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d105      	bne.n	800512e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005122:	893b      	ldrh	r3, [r7, #8]
 8005124:	b2da      	uxtb	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	629a      	str	r2, [r3, #40]	@ 0x28
 800512c:	e015      	b.n	800515a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800512e:	893b      	ldrh	r3, [r7, #8]
 8005130:	0a1b      	lsrs	r3, r3, #8
 8005132:	b29b      	uxth	r3, r3
 8005134:	b2da      	uxtb	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800513c:	69fa      	ldr	r2, [r7, #28]
 800513e:	69b9      	ldr	r1, [r7, #24]
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 f89c 	bl	800527e <I2C_WaitOnTXISFlagUntilTimeout>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e012      	b.n	8005176 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005150:	893b      	ldrh	r3, [r7, #8]
 8005152:	b2da      	uxtb	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	9300      	str	r3, [sp, #0]
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	2200      	movs	r2, #0
 8005162:	2140      	movs	r1, #64	@ 0x40
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f000 f831 	bl	80051cc <I2C_WaitOnFlagUntilTimeout>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d001      	beq.n	8005174 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e000      	b.n	8005176 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	80002000 	.word	0x80002000

08005184 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	f003 0302 	and.w	r3, r3, #2
 8005196:	2b02      	cmp	r3, #2
 8005198:	d103      	bne.n	80051a2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2200      	movs	r2, #0
 80051a0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	699b      	ldr	r3, [r3, #24]
 80051a8:	f003 0301 	and.w	r3, r3, #1
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d007      	beq.n	80051c0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	699a      	ldr	r2, [r3, #24]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f042 0201 	orr.w	r2, r2, #1
 80051be:	619a      	str	r2, [r3, #24]
  }
}
 80051c0:	bf00      	nop
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b084      	sub	sp, #16
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	603b      	str	r3, [r7, #0]
 80051d8:	4613      	mov	r3, r2
 80051da:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051dc:	e03b      	b.n	8005256 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80051de:	69ba      	ldr	r2, [r7, #24]
 80051e0:	6839      	ldr	r1, [r7, #0]
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f000 f8d6 	bl	8005394 <I2C_IsErrorOccurred>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e041      	b.n	8005276 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f8:	d02d      	beq.n	8005256 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051fa:	f7fd fab1 	bl	8002760 <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	683a      	ldr	r2, [r7, #0]
 8005206:	429a      	cmp	r2, r3
 8005208:	d302      	bcc.n	8005210 <I2C_WaitOnFlagUntilTimeout+0x44>
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d122      	bne.n	8005256 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	699a      	ldr	r2, [r3, #24]
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	4013      	ands	r3, r2
 800521a:	68ba      	ldr	r2, [r7, #8]
 800521c:	429a      	cmp	r2, r3
 800521e:	bf0c      	ite	eq
 8005220:	2301      	moveq	r3, #1
 8005222:	2300      	movne	r3, #0
 8005224:	b2db      	uxtb	r3, r3
 8005226:	461a      	mov	r2, r3
 8005228:	79fb      	ldrb	r3, [r7, #7]
 800522a:	429a      	cmp	r2, r3
 800522c:	d113      	bne.n	8005256 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005232:	f043 0220 	orr.w	r2, r3, #32
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2220      	movs	r2, #32
 800523e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2200      	movs	r2, #0
 800524e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e00f      	b.n	8005276 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	699a      	ldr	r2, [r3, #24]
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	4013      	ands	r3, r2
 8005260:	68ba      	ldr	r2, [r7, #8]
 8005262:	429a      	cmp	r2, r3
 8005264:	bf0c      	ite	eq
 8005266:	2301      	moveq	r3, #1
 8005268:	2300      	movne	r3, #0
 800526a:	b2db      	uxtb	r3, r3
 800526c:	461a      	mov	r2, r3
 800526e:	79fb      	ldrb	r3, [r7, #7]
 8005270:	429a      	cmp	r2, r3
 8005272:	d0b4      	beq.n	80051de <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3710      	adds	r7, #16
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800527e:	b580      	push	{r7, lr}
 8005280:	b084      	sub	sp, #16
 8005282:	af00      	add	r7, sp, #0
 8005284:	60f8      	str	r0, [r7, #12]
 8005286:	60b9      	str	r1, [r7, #8]
 8005288:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800528a:	e033      	b.n	80052f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	68b9      	ldr	r1, [r7, #8]
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f000 f87f 	bl	8005394 <I2C_IsErrorOccurred>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d001      	beq.n	80052a0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e031      	b.n	8005304 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a6:	d025      	beq.n	80052f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052a8:	f7fd fa5a 	bl	8002760 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	68ba      	ldr	r2, [r7, #8]
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d302      	bcc.n	80052be <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d11a      	bne.n	80052f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	f003 0302 	and.w	r3, r3, #2
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d013      	beq.n	80052f4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052d0:	f043 0220 	orr.w	r2, r3, #32
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2220      	movs	r2, #32
 80052dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e007      	b.n	8005304 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	699b      	ldr	r3, [r3, #24]
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	2b02      	cmp	r3, #2
 8005300:	d1c4      	bne.n	800528c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3710      	adds	r7, #16
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005318:	e02f      	b.n	800537a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	68b9      	ldr	r1, [r7, #8]
 800531e:	68f8      	ldr	r0, [r7, #12]
 8005320:	f000 f838 	bl	8005394 <I2C_IsErrorOccurred>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e02d      	b.n	800538a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800532e:	f7fd fa17 	bl	8002760 <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	68ba      	ldr	r2, [r7, #8]
 800533a:	429a      	cmp	r2, r3
 800533c:	d302      	bcc.n	8005344 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d11a      	bne.n	800537a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	699b      	ldr	r3, [r3, #24]
 800534a:	f003 0320 	and.w	r3, r3, #32
 800534e:	2b20      	cmp	r3, #32
 8005350:	d013      	beq.n	800537a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005356:	f043 0220 	orr.w	r2, r3, #32
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2220      	movs	r2, #32
 8005362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2200      	movs	r2, #0
 8005372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e007      	b.n	800538a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	699b      	ldr	r3, [r3, #24]
 8005380:	f003 0320 	and.w	r3, r3, #32
 8005384:	2b20      	cmp	r3, #32
 8005386:	d1c8      	bne.n	800531a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3710      	adds	r7, #16
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
	...

08005394 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b08a      	sub	sp, #40	@ 0x28
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053a0:	2300      	movs	r3, #0
 80053a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	699b      	ldr	r3, [r3, #24]
 80053ac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80053ae:	2300      	movs	r3, #0
 80053b0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	f003 0310 	and.w	r3, r3, #16
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d068      	beq.n	8005492 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2210      	movs	r2, #16
 80053c6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80053c8:	e049      	b.n	800545e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053d0:	d045      	beq.n	800545e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80053d2:	f7fd f9c5 	bl	8002760 <HAL_GetTick>
 80053d6:	4602      	mov	r2, r0
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	429a      	cmp	r2, r3
 80053e0:	d302      	bcc.n	80053e8 <I2C_IsErrorOccurred+0x54>
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d13a      	bne.n	800545e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053f2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053fa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005406:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800540a:	d121      	bne.n	8005450 <I2C_IsErrorOccurred+0xbc>
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005412:	d01d      	beq.n	8005450 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005414:	7cfb      	ldrb	r3, [r7, #19]
 8005416:	2b20      	cmp	r3, #32
 8005418:	d01a      	beq.n	8005450 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685a      	ldr	r2, [r3, #4]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005428:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800542a:	f7fd f999 	bl	8002760 <HAL_GetTick>
 800542e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005430:	e00e      	b.n	8005450 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005432:	f7fd f995 	bl	8002760 <HAL_GetTick>
 8005436:	4602      	mov	r2, r0
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	2b19      	cmp	r3, #25
 800543e:	d907      	bls.n	8005450 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005440:	6a3b      	ldr	r3, [r7, #32]
 8005442:	f043 0320 	orr.w	r3, r3, #32
 8005446:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800544e:	e006      	b.n	800545e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	f003 0320 	and.w	r3, r3, #32
 800545a:	2b20      	cmp	r3, #32
 800545c:	d1e9      	bne.n	8005432 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	699b      	ldr	r3, [r3, #24]
 8005464:	f003 0320 	and.w	r3, r3, #32
 8005468:	2b20      	cmp	r3, #32
 800546a:	d003      	beq.n	8005474 <I2C_IsErrorOccurred+0xe0>
 800546c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005470:	2b00      	cmp	r3, #0
 8005472:	d0aa      	beq.n	80053ca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005474:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005478:	2b00      	cmp	r3, #0
 800547a:	d103      	bne.n	8005484 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2220      	movs	r2, #32
 8005482:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005484:	6a3b      	ldr	r3, [r7, #32]
 8005486:	f043 0304 	orr.w	r3, r3, #4
 800548a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	699b      	ldr	r3, [r3, #24]
 8005498:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800549a:	69bb      	ldr	r3, [r7, #24]
 800549c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d00b      	beq.n	80054bc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	f043 0301 	orr.w	r3, r3, #1
 80054aa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80054b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00b      	beq.n	80054de <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80054c6:	6a3b      	ldr	r3, [r7, #32]
 80054c8:	f043 0308 	orr.w	r3, r3, #8
 80054cc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80054d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d00b      	beq.n	8005500 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	f043 0302 	orr.w	r3, r3, #2
 80054ee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005500:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005504:	2b00      	cmp	r3, #0
 8005506:	d01c      	beq.n	8005542 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005508:	68f8      	ldr	r0, [r7, #12]
 800550a:	f7ff fe3b 	bl	8005184 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	6859      	ldr	r1, [r3, #4]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	4b0d      	ldr	r3, [pc, #52]	@ (8005550 <I2C_IsErrorOccurred+0x1bc>)
 800551a:	400b      	ands	r3, r1
 800551c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005522:	6a3b      	ldr	r3, [r7, #32]
 8005524:	431a      	orrs	r2, r3
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2220      	movs	r2, #32
 800552e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005542:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005546:	4618      	mov	r0, r3
 8005548:	3728      	adds	r7, #40	@ 0x28
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	fe00e800 	.word	0xfe00e800

08005554 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005554:	b480      	push	{r7}
 8005556:	b087      	sub	sp, #28
 8005558:	af00      	add	r7, sp, #0
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	607b      	str	r3, [r7, #4]
 800555e:	460b      	mov	r3, r1
 8005560:	817b      	strh	r3, [r7, #10]
 8005562:	4613      	mov	r3, r2
 8005564:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005566:	897b      	ldrh	r3, [r7, #10]
 8005568:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800556c:	7a7b      	ldrb	r3, [r7, #9]
 800556e:	041b      	lsls	r3, r3, #16
 8005570:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005574:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800557a:	6a3b      	ldr	r3, [r7, #32]
 800557c:	4313      	orrs	r3, r2
 800557e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005582:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	6a3b      	ldr	r3, [r7, #32]
 800558c:	0d5b      	lsrs	r3, r3, #21
 800558e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005592:	4b08      	ldr	r3, [pc, #32]	@ (80055b4 <I2C_TransferConfig+0x60>)
 8005594:	430b      	orrs	r3, r1
 8005596:	43db      	mvns	r3, r3
 8005598:	ea02 0103 	and.w	r1, r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	697a      	ldr	r2, [r7, #20]
 80055a2:	430a      	orrs	r2, r1
 80055a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80055a6:	bf00      	nop
 80055a8:	371c      	adds	r7, #28
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	03ff63ff 	.word	0x03ff63ff

080055b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b20      	cmp	r3, #32
 80055cc:	d138      	bne.n	8005640 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d101      	bne.n	80055dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80055d8:	2302      	movs	r3, #2
 80055da:	e032      	b.n	8005642 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2224      	movs	r2, #36	@ 0x24
 80055e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681a      	ldr	r2, [r3, #0]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f022 0201 	bic.w	r2, r2, #1
 80055fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800560a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6819      	ldr	r1, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	683a      	ldr	r2, [r7, #0]
 8005618:	430a      	orrs	r2, r1
 800561a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f042 0201 	orr.w	r2, r2, #1
 800562a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2220      	movs	r2, #32
 8005630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800563c:	2300      	movs	r3, #0
 800563e:	e000      	b.n	8005642 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005640:	2302      	movs	r3, #2
  }
}
 8005642:	4618      	mov	r0, r3
 8005644:	370c      	adds	r7, #12
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800564e:	b480      	push	{r7}
 8005650:	b085      	sub	sp, #20
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
 8005656:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b20      	cmp	r3, #32
 8005662:	d139      	bne.n	80056d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800566a:	2b01      	cmp	r3, #1
 800566c:	d101      	bne.n	8005672 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800566e:	2302      	movs	r3, #2
 8005670:	e033      	b.n	80056da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2201      	movs	r2, #1
 8005676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2224      	movs	r2, #36	@ 0x24
 800567e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f022 0201 	bic.w	r2, r2, #1
 8005690:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80056a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	021b      	lsls	r3, r3, #8
 80056a6:	68fa      	ldr	r2, [r7, #12]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f042 0201 	orr.w	r2, r2, #1
 80056c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2220      	movs	r2, #32
 80056c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80056d4:	2300      	movs	r3, #0
 80056d6:	e000      	b.n	80056da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80056d8:	2302      	movs	r3, #2
  }
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3714      	adds	r7, #20
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr

080056e6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80056e6:	b580      	push	{r7, lr}
 80056e8:	b084      	sub	sp, #16
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d101      	bne.n	80056f8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	e0c0      	b.n	800587a <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	2b00      	cmp	r3, #0
 8005702:	d106      	bne.n	8005712 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f008 f831 	bl	800d774 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2203      	movs	r2, #3
 8005716:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4618      	mov	r0, r3
 8005720:	f004 fa91 	bl	8009c46 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005724:	2300      	movs	r3, #0
 8005726:	73fb      	strb	r3, [r7, #15]
 8005728:	e03e      	b.n	80057a8 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800572a:	7bfa      	ldrb	r2, [r7, #15]
 800572c:	6879      	ldr	r1, [r7, #4]
 800572e:	4613      	mov	r3, r2
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	4413      	add	r3, r2
 8005734:	00db      	lsls	r3, r3, #3
 8005736:	440b      	add	r3, r1
 8005738:	3311      	adds	r3, #17
 800573a:	2201      	movs	r2, #1
 800573c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800573e:	7bfa      	ldrb	r2, [r7, #15]
 8005740:	6879      	ldr	r1, [r7, #4]
 8005742:	4613      	mov	r3, r2
 8005744:	009b      	lsls	r3, r3, #2
 8005746:	4413      	add	r3, r2
 8005748:	00db      	lsls	r3, r3, #3
 800574a:	440b      	add	r3, r1
 800574c:	3310      	adds	r3, #16
 800574e:	7bfa      	ldrb	r2, [r7, #15]
 8005750:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005752:	7bfa      	ldrb	r2, [r7, #15]
 8005754:	6879      	ldr	r1, [r7, #4]
 8005756:	4613      	mov	r3, r2
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	4413      	add	r3, r2
 800575c:	00db      	lsls	r3, r3, #3
 800575e:	440b      	add	r3, r1
 8005760:	3313      	adds	r3, #19
 8005762:	2200      	movs	r2, #0
 8005764:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005766:	7bfa      	ldrb	r2, [r7, #15]
 8005768:	6879      	ldr	r1, [r7, #4]
 800576a:	4613      	mov	r3, r2
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	4413      	add	r3, r2
 8005770:	00db      	lsls	r3, r3, #3
 8005772:	440b      	add	r3, r1
 8005774:	3320      	adds	r3, #32
 8005776:	2200      	movs	r2, #0
 8005778:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800577a:	7bfa      	ldrb	r2, [r7, #15]
 800577c:	6879      	ldr	r1, [r7, #4]
 800577e:	4613      	mov	r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4413      	add	r3, r2
 8005784:	00db      	lsls	r3, r3, #3
 8005786:	440b      	add	r3, r1
 8005788:	3324      	adds	r3, #36	@ 0x24
 800578a:	2200      	movs	r2, #0
 800578c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800578e:	7bfb      	ldrb	r3, [r7, #15]
 8005790:	6879      	ldr	r1, [r7, #4]
 8005792:	1c5a      	adds	r2, r3, #1
 8005794:	4613      	mov	r3, r2
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	4413      	add	r3, r2
 800579a:	00db      	lsls	r3, r3, #3
 800579c:	440b      	add	r3, r1
 800579e:	2200      	movs	r2, #0
 80057a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057a2:	7bfb      	ldrb	r3, [r7, #15]
 80057a4:	3301      	adds	r3, #1
 80057a6:	73fb      	strb	r3, [r7, #15]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	791b      	ldrb	r3, [r3, #4]
 80057ac:	7bfa      	ldrb	r2, [r7, #15]
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d3bb      	bcc.n	800572a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057b2:	2300      	movs	r3, #0
 80057b4:	73fb      	strb	r3, [r7, #15]
 80057b6:	e044      	b.n	8005842 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80057b8:	7bfa      	ldrb	r2, [r7, #15]
 80057ba:	6879      	ldr	r1, [r7, #4]
 80057bc:	4613      	mov	r3, r2
 80057be:	009b      	lsls	r3, r3, #2
 80057c0:	4413      	add	r3, r2
 80057c2:	00db      	lsls	r3, r3, #3
 80057c4:	440b      	add	r3, r1
 80057c6:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80057ca:	2200      	movs	r2, #0
 80057cc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80057ce:	7bfa      	ldrb	r2, [r7, #15]
 80057d0:	6879      	ldr	r1, [r7, #4]
 80057d2:	4613      	mov	r3, r2
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	4413      	add	r3, r2
 80057d8:	00db      	lsls	r3, r3, #3
 80057da:	440b      	add	r3, r1
 80057dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80057e0:	7bfa      	ldrb	r2, [r7, #15]
 80057e2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80057e4:	7bfa      	ldrb	r2, [r7, #15]
 80057e6:	6879      	ldr	r1, [r7, #4]
 80057e8:	4613      	mov	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4413      	add	r3, r2
 80057ee:	00db      	lsls	r3, r3, #3
 80057f0:	440b      	add	r3, r1
 80057f2:	f203 1353 	addw	r3, r3, #339	@ 0x153
 80057f6:	2200      	movs	r2, #0
 80057f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80057fa:	7bfa      	ldrb	r2, [r7, #15]
 80057fc:	6879      	ldr	r1, [r7, #4]
 80057fe:	4613      	mov	r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	4413      	add	r3, r2
 8005804:	00db      	lsls	r3, r3, #3
 8005806:	440b      	add	r3, r1
 8005808:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800580c:	2200      	movs	r2, #0
 800580e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005810:	7bfa      	ldrb	r2, [r7, #15]
 8005812:	6879      	ldr	r1, [r7, #4]
 8005814:	4613      	mov	r3, r2
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	4413      	add	r3, r2
 800581a:	00db      	lsls	r3, r3, #3
 800581c:	440b      	add	r3, r1
 800581e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005822:	2200      	movs	r2, #0
 8005824:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005826:	7bfa      	ldrb	r2, [r7, #15]
 8005828:	6879      	ldr	r1, [r7, #4]
 800582a:	4613      	mov	r3, r2
 800582c:	009b      	lsls	r3, r3, #2
 800582e:	4413      	add	r3, r2
 8005830:	00db      	lsls	r3, r3, #3
 8005832:	440b      	add	r3, r1
 8005834:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8005838:	2200      	movs	r2, #0
 800583a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800583c:	7bfb      	ldrb	r3, [r7, #15]
 800583e:	3301      	adds	r3, #1
 8005840:	73fb      	strb	r3, [r7, #15]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	791b      	ldrb	r3, [r3, #4]
 8005846:	7bfa      	ldrb	r2, [r7, #15]
 8005848:	429a      	cmp	r2, r3
 800584a:	d3b5      	bcc.n	80057b8 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6818      	ldr	r0, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	3304      	adds	r3, #4
 8005854:	e893 0006 	ldmia.w	r3, {r1, r2}
 8005858:	f004 fa10 	bl	8009c7c <USB_DevInit>

  hpcd->USB_Address = 0U;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2201      	movs	r2, #1
 8005866:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	7a9b      	ldrb	r3, [r3, #10]
 800586e:	2b01      	cmp	r3, #1
 8005870:	d102      	bne.n	8005878 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f001 fc0e 	bl	8007094 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}

08005882 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005882:	b580      	push	{r7, lr}
 8005884:	b082      	sub	sp, #8
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005890:	2b01      	cmp	r3, #1
 8005892:	d101      	bne.n	8005898 <HAL_PCD_Start+0x16>
 8005894:	2302      	movs	r3, #2
 8005896:	e012      	b.n	80058be <HAL_PCD_Start+0x3c>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4618      	mov	r0, r3
 80058a6:	f004 f9b7 	bl	8009c18 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4618      	mov	r0, r3
 80058b0:	f005 ff94 	bl	800b7dc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3708      	adds	r7, #8
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80058c6:	b580      	push	{r7, lr}
 80058c8:	b084      	sub	sp, #16
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4618      	mov	r0, r3
 80058d4:	f005 ff99 	bl	800b80a <USB_ReadInterrupts>
 80058d8:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d003      	beq.n	80058ec <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 fb06 	bl	8005ef6 <PCD_EP_ISR_Handler>

    return;
 80058ea:	e110      	b.n	8005b0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d013      	beq.n	800591e <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80058fe:	b29a      	uxth	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005908:	b292      	uxth	r2, r2
 800590a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f007 ffc1 	bl	800d896 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005914:	2100      	movs	r1, #0
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f8fc 	bl	8005b14 <HAL_PCD_SetAddress>

    return;
 800591c:	e0f7      	b.n	8005b0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00c      	beq.n	8005942 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005930:	b29a      	uxth	r2, r3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800593a:	b292      	uxth	r2, r2
 800593c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005940:	e0e5      	b.n	8005b0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00c      	beq.n	8005966 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005954:	b29a      	uxth	r2, r3
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800595e:	b292      	uxth	r2, r2
 8005960:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005964:	e0d3      	b.n	8005b0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800596c:	2b00      	cmp	r3, #0
 800596e:	d034      	beq.n	80059da <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005978:	b29a      	uxth	r2, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f022 0204 	bic.w	r2, r2, #4
 8005982:	b292      	uxth	r2, r2
 8005984:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005990:	b29a      	uxth	r2, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f022 0208 	bic.w	r2, r2, #8
 800599a:	b292      	uxth	r2, r2
 800599c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d107      	bne.n	80059ba <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80059b2:	2100      	movs	r1, #0
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f008 f961 	bl	800dc7c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f007 ffa4 	bl	800d908 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80059c8:	b29a      	uxth	r2, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80059d2:	b292      	uxth	r2, r2
 80059d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80059d8:	e099      	b.n	8005b0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d027      	beq.n	8005a34 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f042 0208 	orr.w	r2, r2, #8
 80059f6:	b292      	uxth	r2, r2
 80059f8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a0e:	b292      	uxth	r2, r2
 8005a10:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005a1c:	b29a      	uxth	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f042 0204 	orr.w	r2, r2, #4
 8005a26:	b292      	uxth	r2, r2
 8005a28:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f007 ff51 	bl	800d8d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005a32:	e06c      	b.n	8005b0e <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d040      	beq.n	8005ac0 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a50:	b292      	uxth	r2, r2
 8005a52:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d12b      	bne.n	8005ab8 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005a68:	b29a      	uxth	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f042 0204 	orr.w	r2, r2, #4
 8005a72:	b292      	uxth	r2, r2
 8005a74:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005a80:	b29a      	uxth	r2, r3
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f042 0208 	orr.w	r2, r2, #8
 8005a8a:	b292      	uxth	r2, r2
 8005a8c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8005aa0:	b29b      	uxth	r3, r3
 8005aa2:	089b      	lsrs	r3, r3, #2
 8005aa4:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005aae:	2101      	movs	r1, #1
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f008 f8e3 	bl	800dc7c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8005ab6:	e02a      	b.n	8005b0e <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f007 ff0b 	bl	800d8d4 <HAL_PCD_SuspendCallback>
    return;
 8005abe:	e026      	b.n	8005b0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00f      	beq.n	8005aea <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005ad2:	b29a      	uxth	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005adc:	b292      	uxth	r2, r2
 8005ade:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f007 fec9 	bl	800d87a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005ae8:	e011      	b.n	8005b0e <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d00c      	beq.n	8005b0e <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005afc:	b29a      	uxth	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b06:	b292      	uxth	r2, r2
 8005b08:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005b0c:	bf00      	nop
  }
}
 8005b0e:	3710      	adds	r7, #16
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d101      	bne.n	8005b2e <HAL_PCD_SetAddress+0x1a>
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	e012      	b.n	8005b54 <HAL_PCD_SetAddress+0x40>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2201      	movs	r2, #1
 8005b32:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	78fa      	ldrb	r2, [r7, #3]
 8005b3a:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	78fa      	ldrb	r2, [r7, #3]
 8005b42:	4611      	mov	r1, r2
 8005b44:	4618      	mov	r0, r3
 8005b46:	f005 fe35 	bl	800b7b4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3708      	adds	r7, #8
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	4608      	mov	r0, r1
 8005b66:	4611      	mov	r1, r2
 8005b68:	461a      	mov	r2, r3
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	70fb      	strb	r3, [r7, #3]
 8005b6e:	460b      	mov	r3, r1
 8005b70:	803b      	strh	r3, [r7, #0]
 8005b72:	4613      	mov	r3, r2
 8005b74:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005b76:	2300      	movs	r3, #0
 8005b78:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005b7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	da0e      	bge.n	8005ba0 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b82:	78fb      	ldrb	r3, [r7, #3]
 8005b84:	f003 0207 	and.w	r2, r3, #7
 8005b88:	4613      	mov	r3, r2
 8005b8a:	009b      	lsls	r3, r3, #2
 8005b8c:	4413      	add	r3, r2
 8005b8e:	00db      	lsls	r3, r3, #3
 8005b90:	3310      	adds	r3, #16
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	4413      	add	r3, r2
 8005b96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	705a      	strb	r2, [r3, #1]
 8005b9e:	e00e      	b.n	8005bbe <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ba0:	78fb      	ldrb	r3, [r7, #3]
 8005ba2:	f003 0207 	and.w	r2, r3, #7
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	4413      	add	r3, r2
 8005bac:	00db      	lsls	r3, r3, #3
 8005bae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005bbe:	78fb      	ldrb	r3, [r7, #3]
 8005bc0:	f003 0307 	and.w	r3, r3, #7
 8005bc4:	b2da      	uxtb	r2, r3
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005bca:	883b      	ldrh	r3, [r7, #0]
 8005bcc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	78ba      	ldrb	r2, [r7, #2]
 8005bd8:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005bda:	78bb      	ldrb	r3, [r7, #2]
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	d102      	bne.n	8005be6 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d101      	bne.n	8005bf4 <HAL_PCD_EP_Open+0x98>
 8005bf0:	2302      	movs	r3, #2
 8005bf2:	e00e      	b.n	8005c12 <HAL_PCD_EP_Open+0xb6>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68f9      	ldr	r1, [r7, #12]
 8005c02:	4618      	mov	r0, r3
 8005c04:	f004 f858 	bl	8009cb8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8005c10:	7afb      	ldrb	r3, [r7, #11]
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b084      	sub	sp, #16
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
 8005c22:	460b      	mov	r3, r1
 8005c24:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005c26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	da0e      	bge.n	8005c4c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c2e:	78fb      	ldrb	r3, [r7, #3]
 8005c30:	f003 0207 	and.w	r2, r3, #7
 8005c34:	4613      	mov	r3, r2
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	4413      	add	r3, r2
 8005c3a:	00db      	lsls	r3, r3, #3
 8005c3c:	3310      	adds	r3, #16
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	4413      	add	r3, r2
 8005c42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2201      	movs	r2, #1
 8005c48:	705a      	strb	r2, [r3, #1]
 8005c4a:	e00e      	b.n	8005c6a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c4c:	78fb      	ldrb	r3, [r7, #3]
 8005c4e:	f003 0207 	and.w	r2, r3, #7
 8005c52:	4613      	mov	r3, r2
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	4413      	add	r3, r2
 8005c58:	00db      	lsls	r3, r3, #3
 8005c5a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	4413      	add	r3, r2
 8005c62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c6a:	78fb      	ldrb	r3, [r7, #3]
 8005c6c:	f003 0307 	and.w	r3, r3, #7
 8005c70:	b2da      	uxtb	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d101      	bne.n	8005c84 <HAL_PCD_EP_Close+0x6a>
 8005c80:	2302      	movs	r3, #2
 8005c82:	e00e      	b.n	8005ca2 <HAL_PCD_EP_Close+0x88>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68f9      	ldr	r1, [r7, #12]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f004 fcf8 	bl	800a688 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}

08005caa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b086      	sub	sp, #24
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	60f8      	str	r0, [r7, #12]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	603b      	str	r3, [r7, #0]
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cba:	7afb      	ldrb	r3, [r7, #11]
 8005cbc:	f003 0207 	and.w	r2, r3, #7
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	009b      	lsls	r3, r3, #2
 8005cc4:	4413      	add	r3, r2
 8005cc6:	00db      	lsls	r3, r3, #3
 8005cc8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	4413      	add	r3, r2
 8005cd0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005cea:	7afb      	ldrb	r3, [r7, #11]
 8005cec:	f003 0307 	and.w	r3, r3, #7
 8005cf0:	b2da      	uxtb	r2, r3
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6979      	ldr	r1, [r7, #20]
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f004 feb0 	bl	800aa62 <USB_EPStartXfer>

  return HAL_OK;
 8005d02:	2300      	movs	r3, #0
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3718      	adds	r7, #24
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}

08005d0c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	460b      	mov	r3, r1
 8005d16:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005d18:	78fb      	ldrb	r3, [r7, #3]
 8005d1a:	f003 0207 	and.w	r2, r3, #7
 8005d1e:	6879      	ldr	r1, [r7, #4]
 8005d20:	4613      	mov	r3, r2
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	4413      	add	r3, r2
 8005d26:	00db      	lsls	r3, r3, #3
 8005d28:	440b      	add	r3, r1
 8005d2a:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8005d2e:	681b      	ldr	r3, [r3, #0]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b086      	sub	sp, #24
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	607a      	str	r2, [r7, #4]
 8005d46:	603b      	str	r3, [r7, #0]
 8005d48:	460b      	mov	r3, r1
 8005d4a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d4c:	7afb      	ldrb	r3, [r7, #11]
 8005d4e:	f003 0207 	and.w	r2, r3, #7
 8005d52:	4613      	mov	r3, r2
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	4413      	add	r3, r2
 8005d58:	00db      	lsls	r3, r3, #3
 8005d5a:	3310      	adds	r3, #16
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	4413      	add	r3, r2
 8005d60:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	683a      	ldr	r2, [r7, #0]
 8005d6c:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	683a      	ldr	r2, [r7, #0]
 8005d7a:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	2201      	movs	r2, #1
 8005d86:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d88:	7afb      	ldrb	r3, [r7, #11]
 8005d8a:	f003 0307 	and.w	r3, r3, #7
 8005d8e:	b2da      	uxtb	r2, r3
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6979      	ldr	r1, [r7, #20]
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f004 fe61 	bl	800aa62 <USB_EPStartXfer>

  return HAL_OK;
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3718      	adds	r7, #24
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}

08005daa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005daa:	b580      	push	{r7, lr}
 8005dac:	b084      	sub	sp, #16
 8005dae:	af00      	add	r7, sp, #0
 8005db0:	6078      	str	r0, [r7, #4]
 8005db2:	460b      	mov	r3, r1
 8005db4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005db6:	78fb      	ldrb	r3, [r7, #3]
 8005db8:	f003 0307 	and.w	r3, r3, #7
 8005dbc:	687a      	ldr	r2, [r7, #4]
 8005dbe:	7912      	ldrb	r2, [r2, #4]
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d901      	bls.n	8005dc8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e03e      	b.n	8005e46 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005dc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	da0e      	bge.n	8005dee <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005dd0:	78fb      	ldrb	r3, [r7, #3]
 8005dd2:	f003 0207 	and.w	r2, r3, #7
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	4413      	add	r3, r2
 8005ddc:	00db      	lsls	r3, r3, #3
 8005dde:	3310      	adds	r3, #16
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	4413      	add	r3, r2
 8005de4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2201      	movs	r2, #1
 8005dea:	705a      	strb	r2, [r3, #1]
 8005dec:	e00c      	b.n	8005e08 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005dee:	78fa      	ldrb	r2, [r7, #3]
 8005df0:	4613      	mov	r3, r2
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	4413      	add	r3, r2
 8005df6:	00db      	lsls	r3, r3, #3
 8005df8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	4413      	add	r3, r2
 8005e00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e0e:	78fb      	ldrb	r3, [r7, #3]
 8005e10:	f003 0307 	and.w	r3, r3, #7
 8005e14:	b2da      	uxtb	r2, r3
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d101      	bne.n	8005e28 <HAL_PCD_EP_SetStall+0x7e>
 8005e24:	2302      	movs	r3, #2
 8005e26:	e00e      	b.n	8005e46 <HAL_PCD_EP_SetStall+0x9c>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	68f9      	ldr	r1, [r7, #12]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f005 fbc2 	bl	800b5c0 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}

08005e4e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e4e:	b580      	push	{r7, lr}
 8005e50:	b084      	sub	sp, #16
 8005e52:	af00      	add	r7, sp, #0
 8005e54:	6078      	str	r0, [r7, #4]
 8005e56:	460b      	mov	r3, r1
 8005e58:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005e5a:	78fb      	ldrb	r3, [r7, #3]
 8005e5c:	f003 030f 	and.w	r3, r3, #15
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	7912      	ldrb	r2, [r2, #4]
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d901      	bls.n	8005e6c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e040      	b.n	8005eee <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005e6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	da0e      	bge.n	8005e92 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e74:	78fb      	ldrb	r3, [r7, #3]
 8005e76:	f003 0207 	and.w	r2, r3, #7
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	4413      	add	r3, r2
 8005e80:	00db      	lsls	r3, r3, #3
 8005e82:	3310      	adds	r3, #16
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	4413      	add	r3, r2
 8005e88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	705a      	strb	r2, [r3, #1]
 8005e90:	e00e      	b.n	8005eb0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e92:	78fb      	ldrb	r3, [r7, #3]
 8005e94:	f003 0207 	and.w	r2, r3, #7
 8005e98:	4613      	mov	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	4413      	add	r3, r2
 8005e9e:	00db      	lsls	r3, r3, #3
 8005ea0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	4413      	add	r3, r2
 8005ea8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	2200      	movs	r2, #0
 8005eae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005eb6:	78fb      	ldrb	r3, [r7, #3]
 8005eb8:	f003 0307 	and.w	r3, r3, #7
 8005ebc:	b2da      	uxtb	r2, r3
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d101      	bne.n	8005ed0 <HAL_PCD_EP_ClrStall+0x82>
 8005ecc:	2302      	movs	r3, #2
 8005ece:	e00e      	b.n	8005eee <HAL_PCD_EP_ClrStall+0xa0>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68f9      	ldr	r1, [r7, #12]
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f005 fbbf 	bl	800b662 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3710      	adds	r7, #16
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}

08005ef6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005ef6:	b580      	push	{r7, lr}
 8005ef8:	b092      	sub	sp, #72	@ 0x48
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005efe:	e333      	b.n	8006568 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005f08:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005f0a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	f003 030f 	and.w	r3, r3, #15
 8005f12:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8005f16:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	f040 8108 	bne.w	8006130 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005f20:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005f22:	f003 0310 	and.w	r3, r3, #16
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d14c      	bne.n	8005fc4 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	881b      	ldrh	r3, [r3, #0]
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005f36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f3a:	813b      	strh	r3, [r7, #8]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	893b      	ldrh	r3, [r7, #8]
 8005f42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	3310      	adds	r3, #16
 8005f52:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	461a      	mov	r2, r3
 8005f60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f62:	781b      	ldrb	r3, [r3, #0]
 8005f64:	00db      	lsls	r3, r3, #3
 8005f66:	4413      	add	r3, r2
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	6812      	ldr	r2, [r2, #0]
 8005f6c:	4413      	add	r3, r2
 8005f6e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8005f72:	881b      	ldrh	r3, [r3, #0]
 8005f74:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005f78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f7a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005f7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f7e:	695a      	ldr	r2, [r3, #20]
 8005f80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f82:	69db      	ldr	r3, [r3, #28]
 8005f84:	441a      	add	r2, r3
 8005f86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f88:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005f8a:	2100      	movs	r1, #0
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f007 fc5a 	bl	800d846 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	7b1b      	ldrb	r3, [r3, #12]
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	f000 82e5 	beq.w	8006568 <PCD_EP_ISR_Handler+0x672>
 8005f9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fa0:	699b      	ldr	r3, [r3, #24]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	f040 82e0 	bne.w	8006568 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	7b1b      	ldrb	r3, [r3, #12]
 8005fac:	b2db      	uxtb	r3, r3
 8005fae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005fb2:	b2da      	uxtb	r2, r3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	731a      	strb	r2, [r3, #12]
 8005fc2:	e2d1      	b.n	8006568 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005fca:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	881b      	ldrh	r3, [r3, #0]
 8005fd2:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005fd4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005fd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d032      	beq.n	8006044 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	461a      	mov	r2, r3
 8005fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	00db      	lsls	r3, r3, #3
 8005ff0:	4413      	add	r3, r2
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	6812      	ldr	r2, [r2, #0]
 8005ff6:	4413      	add	r3, r2
 8005ff8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005ffc:	881b      	ldrh	r3, [r3, #0]
 8005ffe:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006002:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006004:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6818      	ldr	r0, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8006010:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006012:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006014:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006016:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006018:	b29b      	uxth	r3, r3
 800601a:	f005 fc49 	bl	800b8b0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	881b      	ldrh	r3, [r3, #0]
 8006024:	b29a      	uxth	r2, r3
 8006026:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800602a:	4013      	ands	r3, r2
 800602c:	817b      	strh	r3, [r7, #10]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	897a      	ldrh	r2, [r7, #10]
 8006034:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006038:	b292      	uxth	r2, r2
 800603a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f007 fbd5 	bl	800d7ec <HAL_PCD_SetupStageCallback>
 8006042:	e291      	b.n	8006568 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006044:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006048:	2b00      	cmp	r3, #0
 800604a:	f280 828d 	bge.w	8006568 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	881b      	ldrh	r3, [r3, #0]
 8006054:	b29a      	uxth	r2, r3
 8006056:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800605a:	4013      	ands	r3, r2
 800605c:	81fb      	strh	r3, [r7, #14]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	89fa      	ldrh	r2, [r7, #14]
 8006064:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006068:	b292      	uxth	r2, r2
 800606a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006074:	b29b      	uxth	r3, r3
 8006076:	461a      	mov	r2, r3
 8006078:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800607a:	781b      	ldrb	r3, [r3, #0]
 800607c:	00db      	lsls	r3, r3, #3
 800607e:	4413      	add	r3, r2
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	6812      	ldr	r2, [r2, #0]
 8006084:	4413      	add	r3, r2
 8006086:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800608a:	881b      	ldrh	r3, [r3, #0]
 800608c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006090:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006092:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006094:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006096:	69db      	ldr	r3, [r3, #28]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d019      	beq.n	80060d0 <PCD_EP_ISR_Handler+0x1da>
 800609c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800609e:	695b      	ldr	r3, [r3, #20]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d015      	beq.n	80060d0 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6818      	ldr	r0, [r3, #0]
 80060a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060aa:	6959      	ldr	r1, [r3, #20]
 80060ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060ae:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80060b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060b2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	f005 fbfb 	bl	800b8b0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80060ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060bc:	695a      	ldr	r2, [r3, #20]
 80060be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060c0:	69db      	ldr	r3, [r3, #28]
 80060c2:	441a      	add	r2, r3
 80060c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060c6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80060c8:	2100      	movs	r1, #0
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f007 fba0 	bl	800d810 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	881b      	ldrh	r3, [r3, #0]
 80060d6:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80060d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80060da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f040 8242 	bne.w	8006568 <PCD_EP_ISR_Handler+0x672>
 80060e4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80060e6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80060ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80060ee:	f000 823b 	beq.w	8006568 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	881b      	ldrh	r3, [r3, #0]
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80060fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006102:	81bb      	strh	r3, [r7, #12]
 8006104:	89bb      	ldrh	r3, [r7, #12]
 8006106:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800610a:	81bb      	strh	r3, [r7, #12]
 800610c:	89bb      	ldrh	r3, [r7, #12]
 800610e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006112:	81bb      	strh	r3, [r7, #12]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	89bb      	ldrh	r3, [r7, #12]
 800611a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800611e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006122:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800612a:	b29b      	uxth	r3, r3
 800612c:	8013      	strh	r3, [r2, #0]
 800612e:	e21b      	b.n	8006568 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	461a      	mov	r2, r3
 8006136:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	4413      	add	r3, r2
 800613e:	881b      	ldrh	r3, [r3, #0]
 8006140:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006142:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006146:	2b00      	cmp	r3, #0
 8006148:	f280 80f1 	bge.w	800632e <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	461a      	mov	r2, r3
 8006152:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006156:	009b      	lsls	r3, r3, #2
 8006158:	4413      	add	r3, r2
 800615a:	881b      	ldrh	r3, [r3, #0]
 800615c:	b29a      	uxth	r2, r3
 800615e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006162:	4013      	ands	r3, r2
 8006164:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	461a      	mov	r2, r3
 800616c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	4413      	add	r3, r2
 8006174:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006176:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800617a:	b292      	uxth	r2, r2
 800617c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800617e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006182:	4613      	mov	r3, r2
 8006184:	009b      	lsls	r3, r3, #2
 8006186:	4413      	add	r3, r2
 8006188:	00db      	lsls	r3, r3, #3
 800618a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	4413      	add	r3, r2
 8006192:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006194:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006196:	7b1b      	ldrb	r3, [r3, #12]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d123      	bne.n	80061e4 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	461a      	mov	r2, r3
 80061a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061aa:	781b      	ldrb	r3, [r3, #0]
 80061ac:	00db      	lsls	r3, r3, #3
 80061ae:	4413      	add	r3, r2
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	6812      	ldr	r2, [r2, #0]
 80061b4:	4413      	add	r3, r2
 80061b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80061ba:	881b      	ldrh	r3, [r3, #0]
 80061bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061c0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 80061c4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f000 808b 	beq.w	80062e4 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6818      	ldr	r0, [r3, #0]
 80061d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061d4:	6959      	ldr	r1, [r3, #20]
 80061d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061d8:	88da      	ldrh	r2, [r3, #6]
 80061da:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80061de:	f005 fb67 	bl	800b8b0 <USB_ReadPMA>
 80061e2:	e07f      	b.n	80062e4 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80061e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061e6:	78db      	ldrb	r3, [r3, #3]
 80061e8:	2b02      	cmp	r3, #2
 80061ea:	d109      	bne.n	8006200 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80061ec:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80061ee:	461a      	mov	r2, r3
 80061f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f9c6 	bl	8006584 <HAL_PCD_EP_DB_Receive>
 80061f8:	4603      	mov	r3, r0
 80061fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80061fe:	e071      	b.n	80062e4 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	461a      	mov	r2, r3
 8006206:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006208:	781b      	ldrb	r3, [r3, #0]
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	4413      	add	r3, r2
 800620e:	881b      	ldrh	r3, [r3, #0]
 8006210:	b29b      	uxth	r3, r3
 8006212:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800621a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	461a      	mov	r2, r3
 8006222:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	441a      	add	r2, r3
 800622a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800622c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006230:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006234:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006238:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800623c:	b29b      	uxth	r3, r3
 800623e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	461a      	mov	r2, r3
 8006246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	4413      	add	r3, r2
 800624e:	881b      	ldrh	r3, [r3, #0]
 8006250:	b29b      	uxth	r3, r3
 8006252:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006256:	2b00      	cmp	r3, #0
 8006258:	d022      	beq.n	80062a0 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006262:	b29b      	uxth	r3, r3
 8006264:	461a      	mov	r2, r3
 8006266:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006268:	781b      	ldrb	r3, [r3, #0]
 800626a:	00db      	lsls	r3, r3, #3
 800626c:	4413      	add	r3, r2
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	6812      	ldr	r2, [r2, #0]
 8006272:	4413      	add	r3, r2
 8006274:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006278:	881b      	ldrh	r3, [r3, #0]
 800627a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800627e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006282:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006286:	2b00      	cmp	r3, #0
 8006288:	d02c      	beq.n	80062e4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6818      	ldr	r0, [r3, #0]
 800628e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006290:	6959      	ldr	r1, [r3, #20]
 8006292:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006294:	891a      	ldrh	r2, [r3, #8]
 8006296:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800629a:	f005 fb09 	bl	800b8b0 <USB_ReadPMA>
 800629e:	e021      	b.n	80062e4 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	461a      	mov	r2, r3
 80062ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ae:	781b      	ldrb	r3, [r3, #0]
 80062b0:	00db      	lsls	r3, r3, #3
 80062b2:	4413      	add	r3, r2
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	6812      	ldr	r2, [r2, #0]
 80062b8:	4413      	add	r3, r2
 80062ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80062be:	881b      	ldrh	r3, [r3, #0]
 80062c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062c4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80062c8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d009      	beq.n	80062e4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6818      	ldr	r0, [r3, #0]
 80062d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062d6:	6959      	ldr	r1, [r3, #20]
 80062d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062da:	895a      	ldrh	r2, [r3, #10]
 80062dc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80062e0:	f005 fae6 	bl	800b8b0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80062e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062e6:	69da      	ldr	r2, [r3, #28]
 80062e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80062ec:	441a      	add	r2, r3
 80062ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062f0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80062f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062f4:	695a      	ldr	r2, [r3, #20]
 80062f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80062fa:	441a      	add	r2, r3
 80062fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062fe:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006302:	699b      	ldr	r3, [r3, #24]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d005      	beq.n	8006314 <PCD_EP_ISR_Handler+0x41e>
 8006308:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800630c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800630e:	691b      	ldr	r3, [r3, #16]
 8006310:	429a      	cmp	r2, r3
 8006312:	d206      	bcs.n	8006322 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006314:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	4619      	mov	r1, r3
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f007 fa78 	bl	800d810 <HAL_PCD_DataOutStageCallback>
 8006320:	e005      	b.n	800632e <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006328:	4618      	mov	r0, r3
 800632a:	f004 fb9a 	bl	800aa62 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800632e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006334:	2b00      	cmp	r3, #0
 8006336:	f000 8117 	beq.w	8006568 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800633a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800633e:	4613      	mov	r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	4413      	add	r3, r2
 8006344:	00db      	lsls	r3, r3, #3
 8006346:	3310      	adds	r3, #16
 8006348:	687a      	ldr	r2, [r7, #4]
 800634a:	4413      	add	r3, r2
 800634c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	461a      	mov	r2, r3
 8006354:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	4413      	add	r3, r2
 800635c:	881b      	ldrh	r3, [r3, #0]
 800635e:	b29b      	uxth	r3, r3
 8006360:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006364:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006368:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	461a      	mov	r2, r3
 8006370:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	441a      	add	r2, r3
 8006378:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800637a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800637e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006382:	b29b      	uxth	r3, r3
 8006384:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006386:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006388:	78db      	ldrb	r3, [r3, #3]
 800638a:	2b01      	cmp	r3, #1
 800638c:	f040 80a1 	bne.w	80064d2 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006390:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006392:	2200      	movs	r2, #0
 8006394:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006398:	7b1b      	ldrb	r3, [r3, #12]
 800639a:	2b00      	cmp	r3, #0
 800639c:	f000 8092 	beq.w	80064c4 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80063a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80063a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d046      	beq.n	8006438 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80063aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063ac:	785b      	ldrb	r3, [r3, #1]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d126      	bne.n	8006400 <PCD_EP_ISR_Handler+0x50a>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	617b      	str	r3, [r7, #20]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	461a      	mov	r2, r3
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	4413      	add	r3, r2
 80063c8:	617b      	str	r3, [r7, #20]
 80063ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063cc:	781b      	ldrb	r3, [r3, #0]
 80063ce:	00da      	lsls	r2, r3, #3
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	4413      	add	r3, r2
 80063d4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80063d8:	613b      	str	r3, [r7, #16]
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	881b      	ldrh	r3, [r3, #0]
 80063de:	b29b      	uxth	r3, r3
 80063e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	801a      	strh	r2, [r3, #0]
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	881b      	ldrh	r3, [r3, #0]
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063f8:	b29a      	uxth	r2, r3
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	801a      	strh	r2, [r3, #0]
 80063fe:	e061      	b.n	80064c4 <PCD_EP_ISR_Handler+0x5ce>
 8006400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006402:	785b      	ldrb	r3, [r3, #1]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d15d      	bne.n	80064c4 <PCD_EP_ISR_Handler+0x5ce>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	61fb      	str	r3, [r7, #28]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006416:	b29b      	uxth	r3, r3
 8006418:	461a      	mov	r2, r3
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	4413      	add	r3, r2
 800641e:	61fb      	str	r3, [r7, #28]
 8006420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	00da      	lsls	r2, r3, #3
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	4413      	add	r3, r2
 800642a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800642e:	61bb      	str	r3, [r7, #24]
 8006430:	69bb      	ldr	r3, [r7, #24]
 8006432:	2200      	movs	r2, #0
 8006434:	801a      	strh	r2, [r3, #0]
 8006436:	e045      	b.n	80064c4 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800643e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006440:	785b      	ldrb	r3, [r3, #1]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d126      	bne.n	8006494 <PCD_EP_ISR_Handler+0x59e>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	627b      	str	r3, [r7, #36]	@ 0x24
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006454:	b29b      	uxth	r3, r3
 8006456:	461a      	mov	r2, r3
 8006458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800645a:	4413      	add	r3, r2
 800645c:	627b      	str	r3, [r7, #36]	@ 0x24
 800645e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006460:	781b      	ldrb	r3, [r3, #0]
 8006462:	00da      	lsls	r2, r3, #3
 8006464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006466:	4413      	add	r3, r2
 8006468:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800646c:	623b      	str	r3, [r7, #32]
 800646e:	6a3b      	ldr	r3, [r7, #32]
 8006470:	881b      	ldrh	r3, [r3, #0]
 8006472:	b29b      	uxth	r3, r3
 8006474:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006478:	b29a      	uxth	r2, r3
 800647a:	6a3b      	ldr	r3, [r7, #32]
 800647c:	801a      	strh	r2, [r3, #0]
 800647e:	6a3b      	ldr	r3, [r7, #32]
 8006480:	881b      	ldrh	r3, [r3, #0]
 8006482:	b29b      	uxth	r3, r3
 8006484:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006488:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800648c:	b29a      	uxth	r2, r3
 800648e:	6a3b      	ldr	r3, [r7, #32]
 8006490:	801a      	strh	r2, [r3, #0]
 8006492:	e017      	b.n	80064c4 <PCD_EP_ISR_Handler+0x5ce>
 8006494:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006496:	785b      	ldrb	r3, [r3, #1]
 8006498:	2b01      	cmp	r3, #1
 800649a:	d113      	bne.n	80064c4 <PCD_EP_ISR_Handler+0x5ce>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	461a      	mov	r2, r3
 80064a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064aa:	4413      	add	r3, r2
 80064ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	00da      	lsls	r2, r3, #3
 80064b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064b6:	4413      	add	r3, r2
 80064b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80064bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064c0:	2200      	movs	r2, #0
 80064c2:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80064c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	4619      	mov	r1, r3
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f007 f9bb 	bl	800d846 <HAL_PCD_DataInStageCallback>
 80064d0:	e04a      	b.n	8006568 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80064d2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80064d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d13f      	bne.n	800655c <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	461a      	mov	r2, r3
 80064e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064ea:	781b      	ldrb	r3, [r3, #0]
 80064ec:	00db      	lsls	r3, r3, #3
 80064ee:	4413      	add	r3, r2
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	6812      	ldr	r2, [r2, #0]
 80064f4:	4413      	add	r3, r2
 80064f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80064fa:	881b      	ldrh	r3, [r3, #0]
 80064fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006500:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8006502:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006504:	699a      	ldr	r2, [r3, #24]
 8006506:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006508:	429a      	cmp	r2, r3
 800650a:	d906      	bls.n	800651a <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800650c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800650e:	699a      	ldr	r2, [r3, #24]
 8006510:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006512:	1ad2      	subs	r2, r2, r3
 8006514:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006516:	619a      	str	r2, [r3, #24]
 8006518:	e002      	b.n	8006520 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800651a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800651c:	2200      	movs	r2, #0
 800651e:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006522:	699b      	ldr	r3, [r3, #24]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d106      	bne.n	8006536 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006528:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	4619      	mov	r1, r3
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f007 f989 	bl	800d846 <HAL_PCD_DataInStageCallback>
 8006534:	e018      	b.n	8006568 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006536:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006538:	695a      	ldr	r2, [r3, #20]
 800653a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800653c:	441a      	add	r2, r3
 800653e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006540:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006542:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006544:	69da      	ldr	r2, [r3, #28]
 8006546:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006548:	441a      	add	r2, r3
 800654a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800654c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006554:	4618      	mov	r0, r3
 8006556:	f004 fa84 	bl	800aa62 <USB_EPStartXfer>
 800655a:	e005      	b.n	8006568 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800655c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800655e:	461a      	mov	r2, r3
 8006560:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f917 	bl	8006796 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006570:	b29b      	uxth	r3, r3
 8006572:	b21b      	sxth	r3, r3
 8006574:	2b00      	cmp	r3, #0
 8006576:	f6ff acc3 	blt.w	8005f00 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	3748      	adds	r7, #72	@ 0x48
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b088      	sub	sp, #32
 8006588:	af00      	add	r7, sp, #0
 800658a:	60f8      	str	r0, [r7, #12]
 800658c:	60b9      	str	r1, [r7, #8]
 800658e:	4613      	mov	r3, r2
 8006590:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006592:	88fb      	ldrh	r3, [r7, #6]
 8006594:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006598:	2b00      	cmp	r3, #0
 800659a:	d07c      	beq.n	8006696 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	461a      	mov	r2, r3
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	781b      	ldrb	r3, [r3, #0]
 80065ac:	00db      	lsls	r3, r3, #3
 80065ae:	4413      	add	r3, r2
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	6812      	ldr	r2, [r2, #0]
 80065b4:	4413      	add	r3, r2
 80065b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80065ba:	881b      	ldrh	r3, [r3, #0]
 80065bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80065c0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	699a      	ldr	r2, [r3, #24]
 80065c6:	8b7b      	ldrh	r3, [r7, #26]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d306      	bcc.n	80065da <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	699a      	ldr	r2, [r3, #24]
 80065d0:	8b7b      	ldrh	r3, [r7, #26]
 80065d2:	1ad2      	subs	r2, r2, r3
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	619a      	str	r2, [r3, #24]
 80065d8:	e002      	b.n	80065e0 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	2200      	movs	r2, #0
 80065de:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	699b      	ldr	r3, [r3, #24]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d123      	bne.n	8006630 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	461a      	mov	r2, r3
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	009b      	lsls	r3, r3, #2
 80065f4:	4413      	add	r3, r2
 80065f6:	881b      	ldrh	r3, [r3, #0]
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80065fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006602:	833b      	strh	r3, [r7, #24]
 8006604:	8b3b      	ldrh	r3, [r7, #24]
 8006606:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800660a:	833b      	strh	r3, [r7, #24]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	461a      	mov	r2, r3
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	441a      	add	r2, r3
 800661a:	8b3b      	ldrh	r3, [r7, #24]
 800661c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006620:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006624:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006628:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800662c:	b29b      	uxth	r3, r3
 800662e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006630:	88fb      	ldrh	r3, [r7, #6]
 8006632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006636:	2b00      	cmp	r3, #0
 8006638:	d01f      	beq.n	800667a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	461a      	mov	r2, r3
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	009b      	lsls	r3, r3, #2
 8006646:	4413      	add	r3, r2
 8006648:	881b      	ldrh	r3, [r3, #0]
 800664a:	b29b      	uxth	r3, r3
 800664c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006650:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006654:	82fb      	strh	r3, [r7, #22]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	461a      	mov	r2, r3
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	441a      	add	r2, r3
 8006664:	8afb      	ldrh	r3, [r7, #22]
 8006666:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800666a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800666e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006672:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006676:	b29b      	uxth	r3, r3
 8006678:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800667a:	8b7b      	ldrh	r3, [r7, #26]
 800667c:	2b00      	cmp	r3, #0
 800667e:	f000 8085 	beq.w	800678c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6818      	ldr	r0, [r3, #0]
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	6959      	ldr	r1, [r3, #20]
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	891a      	ldrh	r2, [r3, #8]
 800668e:	8b7b      	ldrh	r3, [r7, #26]
 8006690:	f005 f90e 	bl	800b8b0 <USB_ReadPMA>
 8006694:	e07a      	b.n	800678c <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800669e:	b29b      	uxth	r3, r3
 80066a0:	461a      	mov	r2, r3
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	781b      	ldrb	r3, [r3, #0]
 80066a6:	00db      	lsls	r3, r3, #3
 80066a8:	4413      	add	r3, r2
 80066aa:	68fa      	ldr	r2, [r7, #12]
 80066ac:	6812      	ldr	r2, [r2, #0]
 80066ae:	4413      	add	r3, r2
 80066b0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80066b4:	881b      	ldrh	r3, [r3, #0]
 80066b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066ba:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	699a      	ldr	r2, [r3, #24]
 80066c0:	8b7b      	ldrh	r3, [r7, #26]
 80066c2:	429a      	cmp	r2, r3
 80066c4:	d306      	bcc.n	80066d4 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	699a      	ldr	r2, [r3, #24]
 80066ca:	8b7b      	ldrh	r3, [r7, #26]
 80066cc:	1ad2      	subs	r2, r2, r3
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	619a      	str	r2, [r3, #24]
 80066d2:	e002      	b.n	80066da <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	2200      	movs	r2, #0
 80066d8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d123      	bne.n	800672a <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	461a      	mov	r2, r3
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	781b      	ldrb	r3, [r3, #0]
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	4413      	add	r3, r2
 80066f0:	881b      	ldrh	r3, [r3, #0]
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066fc:	83fb      	strh	r3, [r7, #30]
 80066fe:	8bfb      	ldrh	r3, [r7, #30]
 8006700:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006704:	83fb      	strh	r3, [r7, #30]
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	461a      	mov	r2, r3
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	781b      	ldrb	r3, [r3, #0]
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	441a      	add	r2, r3
 8006714:	8bfb      	ldrh	r3, [r7, #30]
 8006716:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800671a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800671e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006726:	b29b      	uxth	r3, r3
 8006728:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800672a:	88fb      	ldrh	r3, [r7, #6]
 800672c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006730:	2b00      	cmp	r3, #0
 8006732:	d11f      	bne.n	8006774 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	461a      	mov	r2, r3
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	4413      	add	r3, r2
 8006742:	881b      	ldrh	r3, [r3, #0]
 8006744:	b29b      	uxth	r3, r3
 8006746:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800674a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800674e:	83bb      	strh	r3, [r7, #28]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	461a      	mov	r2, r3
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	781b      	ldrb	r3, [r3, #0]
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	441a      	add	r2, r3
 800675e:	8bbb      	ldrh	r3, [r7, #28]
 8006760:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006764:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006768:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800676c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006770:	b29b      	uxth	r3, r3
 8006772:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006774:	8b7b      	ldrh	r3, [r7, #26]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d008      	beq.n	800678c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	6818      	ldr	r0, [r3, #0]
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	6959      	ldr	r1, [r3, #20]
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	895a      	ldrh	r2, [r3, #10]
 8006786:	8b7b      	ldrh	r3, [r7, #26]
 8006788:	f005 f892 	bl	800b8b0 <USB_ReadPMA>
    }
  }

  return count;
 800678c:	8b7b      	ldrh	r3, [r7, #26]
}
 800678e:	4618      	mov	r0, r3
 8006790:	3720      	adds	r7, #32
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}

08006796 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006796:	b580      	push	{r7, lr}
 8006798:	b0a6      	sub	sp, #152	@ 0x98
 800679a:	af00      	add	r7, sp, #0
 800679c:	60f8      	str	r0, [r7, #12]
 800679e:	60b9      	str	r1, [r7, #8]
 80067a0:	4613      	mov	r3, r2
 80067a2:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80067a4:	88fb      	ldrh	r3, [r7, #6]
 80067a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	f000 81f7 	beq.w	8006b9e <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	461a      	mov	r2, r3
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	00db      	lsls	r3, r3, #3
 80067c2:	4413      	add	r3, r2
 80067c4:	68fa      	ldr	r2, [r7, #12]
 80067c6:	6812      	ldr	r2, [r2, #0]
 80067c8:	4413      	add	r3, r2
 80067ca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80067ce:	881b      	ldrh	r3, [r3, #0]
 80067d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067d4:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	699a      	ldr	r2, [r3, #24]
 80067dc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80067e0:	429a      	cmp	r2, r3
 80067e2:	d907      	bls.n	80067f4 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	699a      	ldr	r2, [r3, #24]
 80067e8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80067ec:	1ad2      	subs	r2, r2, r3
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	619a      	str	r2, [r3, #24]
 80067f2:	e002      	b.n	80067fa <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	2200      	movs	r2, #0
 80067f8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f040 80e1 	bne.w	80069c6 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	785b      	ldrb	r3, [r3, #1]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d126      	bne.n	800685a <HAL_PCD_EP_DB_Transmit+0xc4>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	633b      	str	r3, [r7, #48]	@ 0x30
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800681a:	b29b      	uxth	r3, r3
 800681c:	461a      	mov	r2, r3
 800681e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006820:	4413      	add	r3, r2
 8006822:	633b      	str	r3, [r7, #48]	@ 0x30
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	00da      	lsls	r2, r3, #3
 800682a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682c:	4413      	add	r3, r2
 800682e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006832:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006836:	881b      	ldrh	r3, [r3, #0]
 8006838:	b29b      	uxth	r3, r3
 800683a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800683e:	b29a      	uxth	r2, r3
 8006840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006842:	801a      	strh	r2, [r3, #0]
 8006844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006846:	881b      	ldrh	r3, [r3, #0]
 8006848:	b29b      	uxth	r3, r3
 800684a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800684e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006852:	b29a      	uxth	r2, r3
 8006854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006856:	801a      	strh	r2, [r3, #0]
 8006858:	e01a      	b.n	8006890 <HAL_PCD_EP_DB_Transmit+0xfa>
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	785b      	ldrb	r3, [r3, #1]
 800685e:	2b01      	cmp	r3, #1
 8006860:	d116      	bne.n	8006890 <HAL_PCD_EP_DB_Transmit+0xfa>
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006870:	b29b      	uxth	r3, r3
 8006872:	461a      	mov	r2, r3
 8006874:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006876:	4413      	add	r3, r2
 8006878:	63bb      	str	r3, [r7, #56]	@ 0x38
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	781b      	ldrb	r3, [r3, #0]
 800687e:	00da      	lsls	r2, r3, #3
 8006880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006882:	4413      	add	r3, r2
 8006884:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006888:	637b      	str	r3, [r7, #52]	@ 0x34
 800688a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800688c:	2200      	movs	r2, #0
 800688e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	785b      	ldrb	r3, [r3, #1]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d126      	bne.n	80068ec <HAL_PCD_EP_DB_Transmit+0x156>
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	623b      	str	r3, [r7, #32]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	461a      	mov	r2, r3
 80068b0:	6a3b      	ldr	r3, [r7, #32]
 80068b2:	4413      	add	r3, r2
 80068b4:	623b      	str	r3, [r7, #32]
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	00da      	lsls	r2, r3, #3
 80068bc:	6a3b      	ldr	r3, [r7, #32]
 80068be:	4413      	add	r3, r2
 80068c0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80068c4:	61fb      	str	r3, [r7, #28]
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	881b      	ldrh	r3, [r3, #0]
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068d0:	b29a      	uxth	r2, r3
 80068d2:	69fb      	ldr	r3, [r7, #28]
 80068d4:	801a      	strh	r2, [r3, #0]
 80068d6:	69fb      	ldr	r3, [r7, #28]
 80068d8:	881b      	ldrh	r3, [r3, #0]
 80068da:	b29b      	uxth	r3, r3
 80068dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	801a      	strh	r2, [r3, #0]
 80068ea:	e017      	b.n	800691c <HAL_PCD_EP_DB_Transmit+0x186>
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	785b      	ldrb	r3, [r3, #1]
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d113      	bne.n	800691c <HAL_PCD_EP_DB_Transmit+0x186>
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	461a      	mov	r2, r3
 8006900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006902:	4413      	add	r3, r2
 8006904:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	781b      	ldrb	r3, [r3, #0]
 800690a:	00da      	lsls	r2, r3, #3
 800690c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800690e:	4413      	add	r3, r2
 8006910:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006914:	627b      	str	r3, [r7, #36]	@ 0x24
 8006916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006918:	2200      	movs	r2, #0
 800691a:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	78db      	ldrb	r3, [r3, #3]
 8006920:	2b02      	cmp	r3, #2
 8006922:	d123      	bne.n	800696c <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	461a      	mov	r2, r3
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	781b      	ldrb	r3, [r3, #0]
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	4413      	add	r3, r2
 8006932:	881b      	ldrh	r3, [r3, #0]
 8006934:	b29b      	uxth	r3, r3
 8006936:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800693a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800693e:	837b      	strh	r3, [r7, #26]
 8006940:	8b7b      	ldrh	r3, [r7, #26]
 8006942:	f083 0320 	eor.w	r3, r3, #32
 8006946:	837b      	strh	r3, [r7, #26]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	461a      	mov	r2, r3
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	009b      	lsls	r3, r3, #2
 8006954:	441a      	add	r2, r3
 8006956:	8b7b      	ldrh	r3, [r7, #26]
 8006958:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800695c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006960:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006964:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006968:	b29b      	uxth	r3, r3
 800696a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	4619      	mov	r1, r3
 8006972:	68f8      	ldr	r0, [r7, #12]
 8006974:	f006 ff67 	bl	800d846 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006978:	88fb      	ldrh	r3, [r7, #6]
 800697a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800697e:	2b00      	cmp	r3, #0
 8006980:	d01f      	beq.n	80069c2 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	461a      	mov	r2, r3
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	009b      	lsls	r3, r3, #2
 800698e:	4413      	add	r3, r2
 8006990:	881b      	ldrh	r3, [r3, #0]
 8006992:	b29b      	uxth	r3, r3
 8006994:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006998:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800699c:	833b      	strh	r3, [r7, #24]
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	461a      	mov	r2, r3
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	441a      	add	r2, r3
 80069ac:	8b3b      	ldrh	r3, [r7, #24]
 80069ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80069ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069be:	b29b      	uxth	r3, r3
 80069c0:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 80069c2:	2300      	movs	r3, #0
 80069c4:	e31f      	b.n	8007006 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80069c6:	88fb      	ldrh	r3, [r7, #6]
 80069c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d021      	beq.n	8006a14 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	461a      	mov	r2, r3
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	009b      	lsls	r3, r3, #2
 80069dc:	4413      	add	r3, r2
 80069de:	881b      	ldrh	r3, [r3, #0]
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069ea:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	461a      	mov	r2, r3
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	441a      	add	r2, r3
 80069fc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006a00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006a0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	f040 82ca 	bne.w	8006fb4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	695a      	ldr	r2, [r3, #20]
 8006a24:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a28:	441a      	add	r2, r3
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	69da      	ldr	r2, [r3, #28]
 8006a32:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a36:	441a      	add	r2, r3
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	6a1a      	ldr	r2, [r3, #32]
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d309      	bcc.n	8006a5c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	691b      	ldr	r3, [r3, #16]
 8006a4c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	6a1a      	ldr	r2, [r3, #32]
 8006a52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a54:	1ad2      	subs	r2, r2, r3
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	621a      	str	r2, [r3, #32]
 8006a5a:	e015      	b.n	8006a88 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	6a1b      	ldr	r3, [r3, #32]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d107      	bne.n	8006a74 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8006a64:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a68:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006a72:	e009      	b.n	8006a88 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	2200      	movs	r2, #0
 8006a78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	6a1b      	ldr	r3, [r3, #32]
 8006a80:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	2200      	movs	r2, #0
 8006a86:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	785b      	ldrb	r3, [r3, #1]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d15f      	bne.n	8006b50 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006aa4:	4413      	add	r3, r2
 8006aa6:	643b      	str	r3, [r7, #64]	@ 0x40
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	00da      	lsls	r2, r3, #3
 8006aae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ab0:	4413      	add	r3, r2
 8006ab2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006aba:	881b      	ldrh	r3, [r3, #0]
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ac2:	b29a      	uxth	r2, r3
 8006ac4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ac6:	801a      	strh	r2, [r3, #0]
 8006ac8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d10a      	bne.n	8006ae4 <HAL_PCD_EP_DB_Transmit+0x34e>
 8006ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ad0:	881b      	ldrh	r3, [r3, #0]
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ad8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006adc:	b29a      	uxth	r2, r3
 8006ade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ae0:	801a      	strh	r2, [r3, #0]
 8006ae2:	e051      	b.n	8006b88 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006ae4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ae6:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ae8:	d816      	bhi.n	8006b18 <HAL_PCD_EP_DB_Transmit+0x382>
 8006aea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006aec:	085b      	lsrs	r3, r3, #1
 8006aee:	653b      	str	r3, [r7, #80]	@ 0x50
 8006af0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006af2:	f003 0301 	and.w	r3, r3, #1
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d002      	beq.n	8006b00 <HAL_PCD_EP_DB_Transmit+0x36a>
 8006afa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006afc:	3301      	adds	r3, #1
 8006afe:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b02:	881b      	ldrh	r3, [r3, #0]
 8006b04:	b29a      	uxth	r2, r3
 8006b06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	029b      	lsls	r3, r3, #10
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	b29a      	uxth	r2, r3
 8006b12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b14:	801a      	strh	r2, [r3, #0]
 8006b16:	e037      	b.n	8006b88 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006b18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b1a:	095b      	lsrs	r3, r3, #5
 8006b1c:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b20:	f003 031f 	and.w	r3, r3, #31
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d102      	bne.n	8006b2e <HAL_PCD_EP_DB_Transmit+0x398>
 8006b28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b2a:	3b01      	subs	r3, #1
 8006b2c:	653b      	str	r3, [r7, #80]	@ 0x50
 8006b2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b30:	881b      	ldrh	r3, [r3, #0]
 8006b32:	b29a      	uxth	r2, r3
 8006b34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	029b      	lsls	r3, r3, #10
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	b29b      	uxth	r3, r3
 8006b40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b48:	b29a      	uxth	r2, r3
 8006b4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b4c:	801a      	strh	r2, [r3, #0]
 8006b4e:	e01b      	b.n	8006b88 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	785b      	ldrb	r3, [r3, #1]
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d117      	bne.n	8006b88 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	461a      	mov	r2, r3
 8006b6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b6c:	4413      	add	r3, r2
 8006b6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	00da      	lsls	r2, r3, #3
 8006b76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b78:	4413      	add	r3, r2
 8006b7a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006b7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b86:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6818      	ldr	r0, [r3, #0]
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	6959      	ldr	r1, [r3, #20]
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	891a      	ldrh	r2, [r3, #8]
 8006b94:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	f004 fe47 	bl	800b82a <USB_WritePMA>
 8006b9c:	e20a      	b.n	8006fb4 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	461a      	mov	r2, r3
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	00db      	lsls	r3, r3, #3
 8006bb0:	4413      	add	r3, r2
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	6812      	ldr	r2, [r2, #0]
 8006bb6:	4413      	add	r3, r2
 8006bb8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006bbc:	881b      	ldrh	r3, [r3, #0]
 8006bbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006bc2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	699a      	ldr	r2, [r3, #24]
 8006bca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	d307      	bcc.n	8006be2 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	699a      	ldr	r2, [r3, #24]
 8006bd6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006bda:	1ad2      	subs	r2, r2, r3
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	619a      	str	r2, [r3, #24]
 8006be0:	e002      	b.n	8006be8 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	2200      	movs	r2, #0
 8006be6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	f040 80f6 	bne.w	8006dde <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	785b      	ldrb	r3, [r3, #1]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d126      	bne.n	8006c48 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	677b      	str	r3, [r7, #116]	@ 0x74
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c0e:	4413      	add	r3, r2
 8006c10:	677b      	str	r3, [r7, #116]	@ 0x74
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	00da      	lsls	r2, r3, #3
 8006c18:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c1a:	4413      	add	r3, r2
 8006c1c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006c20:	673b      	str	r3, [r7, #112]	@ 0x70
 8006c22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c24:	881b      	ldrh	r3, [r3, #0]
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c2c:	b29a      	uxth	r2, r3
 8006c2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c30:	801a      	strh	r2, [r3, #0]
 8006c32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c34:	881b      	ldrh	r3, [r3, #0]
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c40:	b29a      	uxth	r2, r3
 8006c42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c44:	801a      	strh	r2, [r3, #0]
 8006c46:	e01a      	b.n	8006c7e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	785b      	ldrb	r3, [r3, #1]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d116      	bne.n	8006c7e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	461a      	mov	r2, r3
 8006c62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c64:	4413      	add	r3, r2
 8006c66:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	781b      	ldrb	r3, [r3, #0]
 8006c6c:	00da      	lsls	r2, r3, #3
 8006c6e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c70:	4413      	add	r3, r2
 8006c72:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006c76:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	785b      	ldrb	r3, [r3, #1]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d12f      	bne.n	8006cee <HAL_PCD_EP_DB_Transmit+0x558>
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c9e:	b29b      	uxth	r3, r3
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ca6:	4413      	add	r3, r2
 8006ca8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	00da      	lsls	r2, r3, #3
 8006cb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006cb6:	4413      	add	r3, r2
 8006cb8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006cbc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006cc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cc4:	881b      	ldrh	r3, [r3, #0]
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ccc:	b29a      	uxth	r2, r3
 8006cce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cd2:	801a      	strh	r2, [r3, #0]
 8006cd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cd8:	881b      	ldrh	r3, [r3, #0]
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ce0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ce4:	b29a      	uxth	r2, r3
 8006ce6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006cea:	801a      	strh	r2, [r3, #0]
 8006cec:	e01c      	b.n	8006d28 <HAL_PCD_EP_DB_Transmit+0x592>
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	785b      	ldrb	r3, [r3, #1]
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d118      	bne.n	8006d28 <HAL_PCD_EP_DB_Transmit+0x592>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	461a      	mov	r2, r3
 8006d02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d06:	4413      	add	r3, r2
 8006d08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	781b      	ldrb	r3, [r3, #0]
 8006d10:	00da      	lsls	r2, r3, #3
 8006d12:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d16:	4413      	add	r3, r2
 8006d18:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006d1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006d20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006d24:	2200      	movs	r2, #0
 8006d26:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	78db      	ldrb	r3, [r3, #3]
 8006d2c:	2b02      	cmp	r3, #2
 8006d2e:	d127      	bne.n	8006d80 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	461a      	mov	r2, r3
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	781b      	ldrb	r3, [r3, #0]
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	4413      	add	r3, r2
 8006d3e:	881b      	ldrh	r3, [r3, #0]
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d4a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006d4e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006d52:	f083 0320 	eor.w	r3, r3, #32
 8006d56:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	461a      	mov	r2, r3
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	441a      	add	r2, r3
 8006d68:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006d6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	4619      	mov	r1, r3
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	f006 fd5d 	bl	800d846 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006d8c:	88fb      	ldrh	r3, [r7, #6]
 8006d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d121      	bne.n	8006dda <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	781b      	ldrb	r3, [r3, #0]
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	4413      	add	r3, r2
 8006da4:	881b      	ldrh	r3, [r3, #0]
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006db0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	461a      	mov	r2, r3
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	441a      	add	r2, r3
 8006dc2:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8006dc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006dd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	e113      	b.n	8007006 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006dde:	88fb      	ldrh	r3, [r7, #6]
 8006de0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d121      	bne.n	8006e2c <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	461a      	mov	r2, r3
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	781b      	ldrb	r3, [r3, #0]
 8006df2:	009b      	lsls	r3, r3, #2
 8006df4:	4413      	add	r3, r2
 8006df6:	881b      	ldrh	r3, [r3, #0]
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e02:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	461a      	mov	r2, r3
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	009b      	lsls	r3, r3, #2
 8006e12:	441a      	add	r2, r3
 8006e14:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006e18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006e24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	f040 80be 	bne.w	8006fb4 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	695a      	ldr	r2, [r3, #20]
 8006e3c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006e40:	441a      	add	r2, r3
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	69da      	ldr	r2, [r3, #28]
 8006e4a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006e4e:	441a      	add	r2, r3
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	6a1a      	ldr	r2, [r3, #32]
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	691b      	ldr	r3, [r3, #16]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d309      	bcc.n	8006e74 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	6a1a      	ldr	r2, [r3, #32]
 8006e6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e6c:	1ad2      	subs	r2, r2, r3
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	621a      	str	r2, [r3, #32]
 8006e72:	e015      	b.n	8006ea0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	6a1b      	ldr	r3, [r3, #32]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d107      	bne.n	8006e8c <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8006e7c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006e80:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	2200      	movs	r2, #0
 8006e86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006e8a:	e009      	b.n	8006ea0 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	6a1b      	ldr	r3, [r3, #32]
 8006e90:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	2200      	movs	r2, #0
 8006e96:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	785b      	ldrb	r3, [r3, #1]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d15f      	bne.n	8006f6e <HAL_PCD_EP_DB_Transmit+0x7d8>
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ec2:	4413      	add	r3, r2
 8006ec4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	781b      	ldrb	r3, [r3, #0]
 8006eca:	00da      	lsls	r2, r3, #3
 8006ecc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ece:	4413      	add	r3, r2
 8006ed0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006ed4:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ed6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ed8:	881b      	ldrh	r3, [r3, #0]
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ee0:	b29a      	uxth	r2, r3
 8006ee2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ee4:	801a      	strh	r2, [r3, #0]
 8006ee6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d10a      	bne.n	8006f02 <HAL_PCD_EP_DB_Transmit+0x76c>
 8006eec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006eee:	881b      	ldrh	r3, [r3, #0]
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ef6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006efa:	b29a      	uxth	r2, r3
 8006efc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006efe:	801a      	strh	r2, [r3, #0]
 8006f00:	e04e      	b.n	8006fa0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006f02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f04:	2b3e      	cmp	r3, #62	@ 0x3e
 8006f06:	d816      	bhi.n	8006f36 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8006f08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f0a:	085b      	lsrs	r3, r3, #1
 8006f0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f10:	f003 0301 	and.w	r3, r3, #1
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d002      	beq.n	8006f1e <HAL_PCD_EP_DB_Transmit+0x788>
 8006f18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f1a:	3301      	adds	r3, #1
 8006f1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f1e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f20:	881b      	ldrh	r3, [r3, #0]
 8006f22:	b29a      	uxth	r2, r3
 8006f24:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f26:	b29b      	uxth	r3, r3
 8006f28:	029b      	lsls	r3, r3, #10
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	b29a      	uxth	r2, r3
 8006f30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f32:	801a      	strh	r2, [r3, #0]
 8006f34:	e034      	b.n	8006fa0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006f36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f38:	095b      	lsrs	r3, r3, #5
 8006f3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f3c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f3e:	f003 031f 	and.w	r3, r3, #31
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d102      	bne.n	8006f4c <HAL_PCD_EP_DB_Transmit+0x7b6>
 8006f46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f48:	3b01      	subs	r3, #1
 8006f4a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f4e:	881b      	ldrh	r3, [r3, #0]
 8006f50:	b29a      	uxth	r2, r3
 8006f52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	029b      	lsls	r3, r3, #10
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f66:	b29a      	uxth	r2, r3
 8006f68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f6a:	801a      	strh	r2, [r3, #0]
 8006f6c:	e018      	b.n	8006fa0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	785b      	ldrb	r3, [r3, #1]
 8006f72:	2b01      	cmp	r3, #1
 8006f74:	d114      	bne.n	8006fa0 <HAL_PCD_EP_DB_Transmit+0x80a>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	461a      	mov	r2, r3
 8006f82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f84:	4413      	add	r3, r2
 8006f86:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	00da      	lsls	r2, r3, #3
 8006f8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f90:	4413      	add	r3, r2
 8006f92:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006f98:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f9a:	b29a      	uxth	r2, r3
 8006f9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f9e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6818      	ldr	r0, [r3, #0]
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	6959      	ldr	r1, [r3, #20]
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	895a      	ldrh	r2, [r3, #10]
 8006fac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006fae:	b29b      	uxth	r3, r3
 8006fb0:	f004 fc3b 	bl	800b82a <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	461a      	mov	r2, r3
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	881b      	ldrh	r3, [r3, #0]
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fce:	82fb      	strh	r3, [r7, #22]
 8006fd0:	8afb      	ldrh	r3, [r7, #22]
 8006fd2:	f083 0310 	eor.w	r3, r3, #16
 8006fd6:	82fb      	strh	r3, [r7, #22]
 8006fd8:	8afb      	ldrh	r3, [r7, #22]
 8006fda:	f083 0320 	eor.w	r3, r3, #32
 8006fde:	82fb      	strh	r3, [r7, #22]
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	781b      	ldrb	r3, [r3, #0]
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	441a      	add	r2, r3
 8006fee:	8afb      	ldrh	r3, [r7, #22]
 8006ff0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ff4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ff8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ffc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007000:	b29b      	uxth	r3, r3
 8007002:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007004:	2300      	movs	r3, #0
}
 8007006:	4618      	mov	r0, r3
 8007008:	3798      	adds	r7, #152	@ 0x98
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}

0800700e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800700e:	b480      	push	{r7}
 8007010:	b087      	sub	sp, #28
 8007012:	af00      	add	r7, sp, #0
 8007014:	60f8      	str	r0, [r7, #12]
 8007016:	607b      	str	r3, [r7, #4]
 8007018:	460b      	mov	r3, r1
 800701a:	817b      	strh	r3, [r7, #10]
 800701c:	4613      	mov	r3, r2
 800701e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007020:	897b      	ldrh	r3, [r7, #10]
 8007022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007026:	b29b      	uxth	r3, r3
 8007028:	2b00      	cmp	r3, #0
 800702a:	d00b      	beq.n	8007044 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800702c:	897b      	ldrh	r3, [r7, #10]
 800702e:	f003 0207 	and.w	r2, r3, #7
 8007032:	4613      	mov	r3, r2
 8007034:	009b      	lsls	r3, r3, #2
 8007036:	4413      	add	r3, r2
 8007038:	00db      	lsls	r3, r3, #3
 800703a:	3310      	adds	r3, #16
 800703c:	68fa      	ldr	r2, [r7, #12]
 800703e:	4413      	add	r3, r2
 8007040:	617b      	str	r3, [r7, #20]
 8007042:	e009      	b.n	8007058 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007044:	897a      	ldrh	r2, [r7, #10]
 8007046:	4613      	mov	r3, r2
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	4413      	add	r3, r2
 800704c:	00db      	lsls	r3, r3, #3
 800704e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007052:	68fa      	ldr	r2, [r7, #12]
 8007054:	4413      	add	r3, r2
 8007056:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8007058:	893b      	ldrh	r3, [r7, #8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d107      	bne.n	800706e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	2200      	movs	r2, #0
 8007062:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	b29a      	uxth	r2, r3
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	80da      	strh	r2, [r3, #6]
 800706c:	e00b      	b.n	8007086 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	2201      	movs	r2, #1
 8007072:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	b29a      	uxth	r2, r3
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	0c1b      	lsrs	r3, r3, #16
 8007080:	b29a      	uxth	r2, r3
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007086:	2300      	movs	r3, #0
}
 8007088:	4618      	mov	r0, r3
 800708a:	371c      	adds	r7, #28
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007094:	b480      	push	{r7}
 8007096:	b085      	sub	sp, #20
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2201      	movs	r2, #1
 80070a6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2200      	movs	r2, #0
 80070ae:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	f043 0301 	orr.w	r3, r3, #1
 80070be:	b29a      	uxth	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	f043 0302 	orr.w	r3, r3, #2
 80070d2:	b29a      	uxth	r2, r3
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80070da:	2300      	movs	r3, #0
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3714      	adds	r7, #20
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr

080070e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b085      	sub	sp, #20
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d141      	bne.n	800717a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80070f6:	4b4b      	ldr	r3, [pc, #300]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80070fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007102:	d131      	bne.n	8007168 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007104:	4b47      	ldr	r3, [pc, #284]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007106:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800710a:	4a46      	ldr	r2, [pc, #280]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800710c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007110:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007114:	4b43      	ldr	r3, [pc, #268]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800711c:	4a41      	ldr	r2, [pc, #260]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800711e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007122:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007124:	4b40      	ldr	r3, [pc, #256]	@ (8007228 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	2232      	movs	r2, #50	@ 0x32
 800712a:	fb02 f303 	mul.w	r3, r2, r3
 800712e:	4a3f      	ldr	r2, [pc, #252]	@ (800722c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007130:	fba2 2303 	umull	r2, r3, r2, r3
 8007134:	0c9b      	lsrs	r3, r3, #18
 8007136:	3301      	adds	r3, #1
 8007138:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800713a:	e002      	b.n	8007142 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	3b01      	subs	r3, #1
 8007140:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007142:	4b38      	ldr	r3, [pc, #224]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007144:	695b      	ldr	r3, [r3, #20]
 8007146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800714a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800714e:	d102      	bne.n	8007156 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1f2      	bne.n	800713c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007156:	4b33      	ldr	r3, [pc, #204]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007158:	695b      	ldr	r3, [r3, #20]
 800715a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800715e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007162:	d158      	bne.n	8007216 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007164:	2303      	movs	r3, #3
 8007166:	e057      	b.n	8007218 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007168:	4b2e      	ldr	r3, [pc, #184]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800716a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800716e:	4a2d      	ldr	r2, [pc, #180]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007170:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007174:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007178:	e04d      	b.n	8007216 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007180:	d141      	bne.n	8007206 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007182:	4b28      	ldr	r3, [pc, #160]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800718a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800718e:	d131      	bne.n	80071f4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007190:	4b24      	ldr	r3, [pc, #144]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007192:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007196:	4a23      	ldr	r2, [pc, #140]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007198:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800719c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80071a0:	4b20      	ldr	r3, [pc, #128]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80071a8:	4a1e      	ldr	r2, [pc, #120]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80071ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80071b0:	4b1d      	ldr	r3, [pc, #116]	@ (8007228 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	2232      	movs	r2, #50	@ 0x32
 80071b6:	fb02 f303 	mul.w	r3, r2, r3
 80071ba:	4a1c      	ldr	r2, [pc, #112]	@ (800722c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80071bc:	fba2 2303 	umull	r2, r3, r2, r3
 80071c0:	0c9b      	lsrs	r3, r3, #18
 80071c2:	3301      	adds	r3, #1
 80071c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80071c6:	e002      	b.n	80071ce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	3b01      	subs	r3, #1
 80071cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80071ce:	4b15      	ldr	r3, [pc, #84]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071d0:	695b      	ldr	r3, [r3, #20]
 80071d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071da:	d102      	bne.n	80071e2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d1f2      	bne.n	80071c8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80071e2:	4b10      	ldr	r3, [pc, #64]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071e4:	695b      	ldr	r3, [r3, #20]
 80071e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071ee:	d112      	bne.n	8007216 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80071f0:	2303      	movs	r3, #3
 80071f2:	e011      	b.n	8007218 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80071f4:	4b0b      	ldr	r3, [pc, #44]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071fa:	4a0a      	ldr	r2, [pc, #40]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80071fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007200:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007204:	e007      	b.n	8007216 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007206:	4b07      	ldr	r3, [pc, #28]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800720e:	4a05      	ldr	r2, [pc, #20]	@ (8007224 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007210:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007214:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007216:	2300      	movs	r3, #0
}
 8007218:	4618      	mov	r0, r3
 800721a:	3714      	adds	r7, #20
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr
 8007224:	40007000 	.word	0x40007000
 8007228:	20000000 	.word	0x20000000
 800722c:	431bde83 	.word	0x431bde83

08007230 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007230:	b480      	push	{r7}
 8007232:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007234:	4b05      	ldr	r3, [pc, #20]	@ (800724c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	4a04      	ldr	r2, [pc, #16]	@ (800724c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800723a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800723e:	6093      	str	r3, [r2, #8]
}
 8007240:	bf00      	nop
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	40007000 	.word	0x40007000

08007250 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b088      	sub	sp, #32
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d101      	bne.n	8007262 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e2fe      	b.n	8007860 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 0301 	and.w	r3, r3, #1
 800726a:	2b00      	cmp	r3, #0
 800726c:	d075      	beq.n	800735a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800726e:	4b97      	ldr	r3, [pc, #604]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 8007270:	689b      	ldr	r3, [r3, #8]
 8007272:	f003 030c 	and.w	r3, r3, #12
 8007276:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007278:	4b94      	ldr	r3, [pc, #592]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	f003 0303 	and.w	r3, r3, #3
 8007280:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	2b0c      	cmp	r3, #12
 8007286:	d102      	bne.n	800728e <HAL_RCC_OscConfig+0x3e>
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	2b03      	cmp	r3, #3
 800728c:	d002      	beq.n	8007294 <HAL_RCC_OscConfig+0x44>
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	2b08      	cmp	r3, #8
 8007292:	d10b      	bne.n	80072ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007294:	4b8d      	ldr	r3, [pc, #564]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800729c:	2b00      	cmp	r3, #0
 800729e:	d05b      	beq.n	8007358 <HAL_RCC_OscConfig+0x108>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d157      	bne.n	8007358 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e2d9      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80072b4:	d106      	bne.n	80072c4 <HAL_RCC_OscConfig+0x74>
 80072b6:	4b85      	ldr	r3, [pc, #532]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a84      	ldr	r2, [pc, #528]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80072bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072c0:	6013      	str	r3, [r2, #0]
 80072c2:	e01d      	b.n	8007300 <HAL_RCC_OscConfig+0xb0>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	685b      	ldr	r3, [r3, #4]
 80072c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80072cc:	d10c      	bne.n	80072e8 <HAL_RCC_OscConfig+0x98>
 80072ce:	4b7f      	ldr	r3, [pc, #508]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a7e      	ldr	r2, [pc, #504]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80072d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072d8:	6013      	str	r3, [r2, #0]
 80072da:	4b7c      	ldr	r3, [pc, #496]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a7b      	ldr	r2, [pc, #492]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80072e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072e4:	6013      	str	r3, [r2, #0]
 80072e6:	e00b      	b.n	8007300 <HAL_RCC_OscConfig+0xb0>
 80072e8:	4b78      	ldr	r3, [pc, #480]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a77      	ldr	r2, [pc, #476]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80072ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80072f2:	6013      	str	r3, [r2, #0]
 80072f4:	4b75      	ldr	r3, [pc, #468]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a74      	ldr	r2, [pc, #464]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80072fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80072fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d013      	beq.n	8007330 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007308:	f7fb fa2a 	bl	8002760 <HAL_GetTick>
 800730c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800730e:	e008      	b.n	8007322 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007310:	f7fb fa26 	bl	8002760 <HAL_GetTick>
 8007314:	4602      	mov	r2, r0
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	2b64      	cmp	r3, #100	@ 0x64
 800731c:	d901      	bls.n	8007322 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800731e:	2303      	movs	r3, #3
 8007320:	e29e      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007322:	4b6a      	ldr	r3, [pc, #424]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800732a:	2b00      	cmp	r3, #0
 800732c:	d0f0      	beq.n	8007310 <HAL_RCC_OscConfig+0xc0>
 800732e:	e014      	b.n	800735a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007330:	f7fb fa16 	bl	8002760 <HAL_GetTick>
 8007334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007336:	e008      	b.n	800734a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007338:	f7fb fa12 	bl	8002760 <HAL_GetTick>
 800733c:	4602      	mov	r2, r0
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	1ad3      	subs	r3, r2, r3
 8007342:	2b64      	cmp	r3, #100	@ 0x64
 8007344:	d901      	bls.n	800734a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007346:	2303      	movs	r3, #3
 8007348:	e28a      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800734a:	4b60      	ldr	r3, [pc, #384]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007352:	2b00      	cmp	r3, #0
 8007354:	d1f0      	bne.n	8007338 <HAL_RCC_OscConfig+0xe8>
 8007356:	e000      	b.n	800735a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007358:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f003 0302 	and.w	r3, r3, #2
 8007362:	2b00      	cmp	r3, #0
 8007364:	d075      	beq.n	8007452 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007366:	4b59      	ldr	r3, [pc, #356]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	f003 030c 	and.w	r3, r3, #12
 800736e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007370:	4b56      	ldr	r3, [pc, #344]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	f003 0303 	and.w	r3, r3, #3
 8007378:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	2b0c      	cmp	r3, #12
 800737e:	d102      	bne.n	8007386 <HAL_RCC_OscConfig+0x136>
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	2b02      	cmp	r3, #2
 8007384:	d002      	beq.n	800738c <HAL_RCC_OscConfig+0x13c>
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	2b04      	cmp	r3, #4
 800738a:	d11f      	bne.n	80073cc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800738c:	4b4f      	ldr	r3, [pc, #316]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007394:	2b00      	cmp	r3, #0
 8007396:	d005      	beq.n	80073a4 <HAL_RCC_OscConfig+0x154>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d101      	bne.n	80073a4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
 80073a2:	e25d      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073a4:	4b49      	ldr	r3, [pc, #292]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	691b      	ldr	r3, [r3, #16]
 80073b0:	061b      	lsls	r3, r3, #24
 80073b2:	4946      	ldr	r1, [pc, #280]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80073b4:	4313      	orrs	r3, r2
 80073b6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80073b8:	4b45      	ldr	r3, [pc, #276]	@ (80074d0 <HAL_RCC_OscConfig+0x280>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4618      	mov	r0, r3
 80073be:	f7fb f983 	bl	80026c8 <HAL_InitTick>
 80073c2:	4603      	mov	r3, r0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d043      	beq.n	8007450 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	e249      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d023      	beq.n	800741c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80073d4:	4b3d      	ldr	r3, [pc, #244]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a3c      	ldr	r2, [pc, #240]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80073da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073e0:	f7fb f9be 	bl	8002760 <HAL_GetTick>
 80073e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073e6:	e008      	b.n	80073fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80073e8:	f7fb f9ba 	bl	8002760 <HAL_GetTick>
 80073ec:	4602      	mov	r2, r0
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	1ad3      	subs	r3, r2, r3
 80073f2:	2b02      	cmp	r3, #2
 80073f4:	d901      	bls.n	80073fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80073f6:	2303      	movs	r3, #3
 80073f8:	e232      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80073fa:	4b34      	ldr	r3, [pc, #208]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007402:	2b00      	cmp	r3, #0
 8007404:	d0f0      	beq.n	80073e8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007406:	4b31      	ldr	r3, [pc, #196]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	691b      	ldr	r3, [r3, #16]
 8007412:	061b      	lsls	r3, r3, #24
 8007414:	492d      	ldr	r1, [pc, #180]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 8007416:	4313      	orrs	r3, r2
 8007418:	604b      	str	r3, [r1, #4]
 800741a:	e01a      	b.n	8007452 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800741c:	4b2b      	ldr	r3, [pc, #172]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a2a      	ldr	r2, [pc, #168]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 8007422:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007426:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007428:	f7fb f99a 	bl	8002760 <HAL_GetTick>
 800742c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800742e:	e008      	b.n	8007442 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007430:	f7fb f996 	bl	8002760 <HAL_GetTick>
 8007434:	4602      	mov	r2, r0
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	1ad3      	subs	r3, r2, r3
 800743a:	2b02      	cmp	r3, #2
 800743c:	d901      	bls.n	8007442 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800743e:	2303      	movs	r3, #3
 8007440:	e20e      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007442:	4b22      	ldr	r3, [pc, #136]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800744a:	2b00      	cmp	r3, #0
 800744c:	d1f0      	bne.n	8007430 <HAL_RCC_OscConfig+0x1e0>
 800744e:	e000      	b.n	8007452 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007450:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f003 0308 	and.w	r3, r3, #8
 800745a:	2b00      	cmp	r3, #0
 800745c:	d041      	beq.n	80074e2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d01c      	beq.n	80074a0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007466:	4b19      	ldr	r3, [pc, #100]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 8007468:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800746c:	4a17      	ldr	r2, [pc, #92]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 800746e:	f043 0301 	orr.w	r3, r3, #1
 8007472:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007476:	f7fb f973 	bl	8002760 <HAL_GetTick>
 800747a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800747c:	e008      	b.n	8007490 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800747e:	f7fb f96f 	bl	8002760 <HAL_GetTick>
 8007482:	4602      	mov	r2, r0
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	1ad3      	subs	r3, r2, r3
 8007488:	2b02      	cmp	r3, #2
 800748a:	d901      	bls.n	8007490 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800748c:	2303      	movs	r3, #3
 800748e:	e1e7      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007490:	4b0e      	ldr	r3, [pc, #56]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 8007492:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007496:	f003 0302 	and.w	r3, r3, #2
 800749a:	2b00      	cmp	r3, #0
 800749c:	d0ef      	beq.n	800747e <HAL_RCC_OscConfig+0x22e>
 800749e:	e020      	b.n	80074e2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074a0:	4b0a      	ldr	r3, [pc, #40]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80074a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80074a6:	4a09      	ldr	r2, [pc, #36]	@ (80074cc <HAL_RCC_OscConfig+0x27c>)
 80074a8:	f023 0301 	bic.w	r3, r3, #1
 80074ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074b0:	f7fb f956 	bl	8002760 <HAL_GetTick>
 80074b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80074b6:	e00d      	b.n	80074d4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074b8:	f7fb f952 	bl	8002760 <HAL_GetTick>
 80074bc:	4602      	mov	r2, r0
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	1ad3      	subs	r3, r2, r3
 80074c2:	2b02      	cmp	r3, #2
 80074c4:	d906      	bls.n	80074d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80074c6:	2303      	movs	r3, #3
 80074c8:	e1ca      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
 80074ca:	bf00      	nop
 80074cc:	40021000 	.word	0x40021000
 80074d0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80074d4:	4b8c      	ldr	r3, [pc, #560]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 80074d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80074da:	f003 0302 	and.w	r3, r3, #2
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d1ea      	bne.n	80074b8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 0304 	and.w	r3, r3, #4
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	f000 80a6 	beq.w	800763c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074f0:	2300      	movs	r3, #0
 80074f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80074f4:	4b84      	ldr	r3, [pc, #528]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 80074f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d101      	bne.n	8007504 <HAL_RCC_OscConfig+0x2b4>
 8007500:	2301      	movs	r3, #1
 8007502:	e000      	b.n	8007506 <HAL_RCC_OscConfig+0x2b6>
 8007504:	2300      	movs	r3, #0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00d      	beq.n	8007526 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800750a:	4b7f      	ldr	r3, [pc, #508]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 800750c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800750e:	4a7e      	ldr	r2, [pc, #504]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 8007510:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007514:	6593      	str	r3, [r2, #88]	@ 0x58
 8007516:	4b7c      	ldr	r3, [pc, #496]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 8007518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800751a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800751e:	60fb      	str	r3, [r7, #12]
 8007520:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007522:	2301      	movs	r3, #1
 8007524:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007526:	4b79      	ldr	r3, [pc, #484]	@ (800770c <HAL_RCC_OscConfig+0x4bc>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800752e:	2b00      	cmp	r3, #0
 8007530:	d118      	bne.n	8007564 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007532:	4b76      	ldr	r3, [pc, #472]	@ (800770c <HAL_RCC_OscConfig+0x4bc>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a75      	ldr	r2, [pc, #468]	@ (800770c <HAL_RCC_OscConfig+0x4bc>)
 8007538:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800753c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800753e:	f7fb f90f 	bl	8002760 <HAL_GetTick>
 8007542:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007544:	e008      	b.n	8007558 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007546:	f7fb f90b 	bl	8002760 <HAL_GetTick>
 800754a:	4602      	mov	r2, r0
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	1ad3      	subs	r3, r2, r3
 8007550:	2b02      	cmp	r3, #2
 8007552:	d901      	bls.n	8007558 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007554:	2303      	movs	r3, #3
 8007556:	e183      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007558:	4b6c      	ldr	r3, [pc, #432]	@ (800770c <HAL_RCC_OscConfig+0x4bc>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007560:	2b00      	cmp	r3, #0
 8007562:	d0f0      	beq.n	8007546 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	689b      	ldr	r3, [r3, #8]
 8007568:	2b01      	cmp	r3, #1
 800756a:	d108      	bne.n	800757e <HAL_RCC_OscConfig+0x32e>
 800756c:	4b66      	ldr	r3, [pc, #408]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 800756e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007572:	4a65      	ldr	r2, [pc, #404]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 8007574:	f043 0301 	orr.w	r3, r3, #1
 8007578:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800757c:	e024      	b.n	80075c8 <HAL_RCC_OscConfig+0x378>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	2b05      	cmp	r3, #5
 8007584:	d110      	bne.n	80075a8 <HAL_RCC_OscConfig+0x358>
 8007586:	4b60      	ldr	r3, [pc, #384]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 8007588:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800758c:	4a5e      	ldr	r2, [pc, #376]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 800758e:	f043 0304 	orr.w	r3, r3, #4
 8007592:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007596:	4b5c      	ldr	r3, [pc, #368]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 8007598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800759c:	4a5a      	ldr	r2, [pc, #360]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 800759e:	f043 0301 	orr.w	r3, r3, #1
 80075a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80075a6:	e00f      	b.n	80075c8 <HAL_RCC_OscConfig+0x378>
 80075a8:	4b57      	ldr	r3, [pc, #348]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 80075aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075ae:	4a56      	ldr	r2, [pc, #344]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 80075b0:	f023 0301 	bic.w	r3, r3, #1
 80075b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80075b8:	4b53      	ldr	r3, [pc, #332]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 80075ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075be:	4a52      	ldr	r2, [pc, #328]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 80075c0:	f023 0304 	bic.w	r3, r3, #4
 80075c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d016      	beq.n	80075fe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075d0:	f7fb f8c6 	bl	8002760 <HAL_GetTick>
 80075d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075d6:	e00a      	b.n	80075ee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075d8:	f7fb f8c2 	bl	8002760 <HAL_GetTick>
 80075dc:	4602      	mov	r2, r0
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d901      	bls.n	80075ee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80075ea:	2303      	movs	r3, #3
 80075ec:	e138      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075ee:	4b46      	ldr	r3, [pc, #280]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 80075f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075f4:	f003 0302 	and.w	r3, r3, #2
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d0ed      	beq.n	80075d8 <HAL_RCC_OscConfig+0x388>
 80075fc:	e015      	b.n	800762a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075fe:	f7fb f8af 	bl	8002760 <HAL_GetTick>
 8007602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007604:	e00a      	b.n	800761c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007606:	f7fb f8ab 	bl	8002760 <HAL_GetTick>
 800760a:	4602      	mov	r2, r0
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007614:	4293      	cmp	r3, r2
 8007616:	d901      	bls.n	800761c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	e121      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800761c:	4b3a      	ldr	r3, [pc, #232]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 800761e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007622:	f003 0302 	and.w	r3, r3, #2
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1ed      	bne.n	8007606 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800762a:	7ffb      	ldrb	r3, [r7, #31]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d105      	bne.n	800763c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007630:	4b35      	ldr	r3, [pc, #212]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 8007632:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007634:	4a34      	ldr	r2, [pc, #208]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 8007636:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800763a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0320 	and.w	r3, r3, #32
 8007644:	2b00      	cmp	r3, #0
 8007646:	d03c      	beq.n	80076c2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d01c      	beq.n	800768a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007650:	4b2d      	ldr	r3, [pc, #180]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 8007652:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007656:	4a2c      	ldr	r2, [pc, #176]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 8007658:	f043 0301 	orr.w	r3, r3, #1
 800765c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007660:	f7fb f87e 	bl	8002760 <HAL_GetTick>
 8007664:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007666:	e008      	b.n	800767a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007668:	f7fb f87a 	bl	8002760 <HAL_GetTick>
 800766c:	4602      	mov	r2, r0
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	1ad3      	subs	r3, r2, r3
 8007672:	2b02      	cmp	r3, #2
 8007674:	d901      	bls.n	800767a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007676:	2303      	movs	r3, #3
 8007678:	e0f2      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800767a:	4b23      	ldr	r3, [pc, #140]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 800767c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007680:	f003 0302 	and.w	r3, r3, #2
 8007684:	2b00      	cmp	r3, #0
 8007686:	d0ef      	beq.n	8007668 <HAL_RCC_OscConfig+0x418>
 8007688:	e01b      	b.n	80076c2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800768a:	4b1f      	ldr	r3, [pc, #124]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 800768c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007690:	4a1d      	ldr	r2, [pc, #116]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 8007692:	f023 0301 	bic.w	r3, r3, #1
 8007696:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800769a:	f7fb f861 	bl	8002760 <HAL_GetTick>
 800769e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80076a0:	e008      	b.n	80076b4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80076a2:	f7fb f85d 	bl	8002760 <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d901      	bls.n	80076b4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80076b0:	2303      	movs	r3, #3
 80076b2:	e0d5      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80076b4:	4b14      	ldr	r3, [pc, #80]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 80076b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80076ba:	f003 0302 	and.w	r3, r3, #2
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d1ef      	bne.n	80076a2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	69db      	ldr	r3, [r3, #28]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	f000 80c9 	beq.w	800785e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80076cc:	4b0e      	ldr	r3, [pc, #56]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	f003 030c 	and.w	r3, r3, #12
 80076d4:	2b0c      	cmp	r3, #12
 80076d6:	f000 8083 	beq.w	80077e0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	69db      	ldr	r3, [r3, #28]
 80076de:	2b02      	cmp	r3, #2
 80076e0:	d15e      	bne.n	80077a0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076e2:	4b09      	ldr	r3, [pc, #36]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a08      	ldr	r2, [pc, #32]	@ (8007708 <HAL_RCC_OscConfig+0x4b8>)
 80076e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80076ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076ee:	f7fb f837 	bl	8002760 <HAL_GetTick>
 80076f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80076f4:	e00c      	b.n	8007710 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076f6:	f7fb f833 	bl	8002760 <HAL_GetTick>
 80076fa:	4602      	mov	r2, r0
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	1ad3      	subs	r3, r2, r3
 8007700:	2b02      	cmp	r3, #2
 8007702:	d905      	bls.n	8007710 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007704:	2303      	movs	r3, #3
 8007706:	e0ab      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
 8007708:	40021000 	.word	0x40021000
 800770c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007710:	4b55      	ldr	r3, [pc, #340]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007718:	2b00      	cmp	r3, #0
 800771a:	d1ec      	bne.n	80076f6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800771c:	4b52      	ldr	r3, [pc, #328]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 800771e:	68da      	ldr	r2, [r3, #12]
 8007720:	4b52      	ldr	r3, [pc, #328]	@ (800786c <HAL_RCC_OscConfig+0x61c>)
 8007722:	4013      	ands	r3, r2
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	6a11      	ldr	r1, [r2, #32]
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800772c:	3a01      	subs	r2, #1
 800772e:	0112      	lsls	r2, r2, #4
 8007730:	4311      	orrs	r1, r2
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007736:	0212      	lsls	r2, r2, #8
 8007738:	4311      	orrs	r1, r2
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800773e:	0852      	lsrs	r2, r2, #1
 8007740:	3a01      	subs	r2, #1
 8007742:	0552      	lsls	r2, r2, #21
 8007744:	4311      	orrs	r1, r2
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800774a:	0852      	lsrs	r2, r2, #1
 800774c:	3a01      	subs	r2, #1
 800774e:	0652      	lsls	r2, r2, #25
 8007750:	4311      	orrs	r1, r2
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007756:	06d2      	lsls	r2, r2, #27
 8007758:	430a      	orrs	r2, r1
 800775a:	4943      	ldr	r1, [pc, #268]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 800775c:	4313      	orrs	r3, r2
 800775e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007760:	4b41      	ldr	r3, [pc, #260]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a40      	ldr	r2, [pc, #256]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 8007766:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800776a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800776c:	4b3e      	ldr	r3, [pc, #248]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 800776e:	68db      	ldr	r3, [r3, #12]
 8007770:	4a3d      	ldr	r2, [pc, #244]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 8007772:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007776:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007778:	f7fa fff2 	bl	8002760 <HAL_GetTick>
 800777c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800777e:	e008      	b.n	8007792 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007780:	f7fa ffee 	bl	8002760 <HAL_GetTick>
 8007784:	4602      	mov	r2, r0
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	1ad3      	subs	r3, r2, r3
 800778a:	2b02      	cmp	r3, #2
 800778c:	d901      	bls.n	8007792 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800778e:	2303      	movs	r3, #3
 8007790:	e066      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007792:	4b35      	ldr	r3, [pc, #212]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800779a:	2b00      	cmp	r3, #0
 800779c:	d0f0      	beq.n	8007780 <HAL_RCC_OscConfig+0x530>
 800779e:	e05e      	b.n	800785e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077a0:	4b31      	ldr	r3, [pc, #196]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a30      	ldr	r2, [pc, #192]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 80077a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80077aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077ac:	f7fa ffd8 	bl	8002760 <HAL_GetTick>
 80077b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077b2:	e008      	b.n	80077c6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077b4:	f7fa ffd4 	bl	8002760 <HAL_GetTick>
 80077b8:	4602      	mov	r2, r0
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	1ad3      	subs	r3, r2, r3
 80077be:	2b02      	cmp	r3, #2
 80077c0:	d901      	bls.n	80077c6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80077c2:	2303      	movs	r3, #3
 80077c4:	e04c      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80077c6:	4b28      	ldr	r3, [pc, #160]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d1f0      	bne.n	80077b4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80077d2:	4b25      	ldr	r3, [pc, #148]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 80077d4:	68da      	ldr	r2, [r3, #12]
 80077d6:	4924      	ldr	r1, [pc, #144]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 80077d8:	4b25      	ldr	r3, [pc, #148]	@ (8007870 <HAL_RCC_OscConfig+0x620>)
 80077da:	4013      	ands	r3, r2
 80077dc:	60cb      	str	r3, [r1, #12]
 80077de:	e03e      	b.n	800785e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	69db      	ldr	r3, [r3, #28]
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d101      	bne.n	80077ec <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80077e8:	2301      	movs	r3, #1
 80077ea:	e039      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80077ec:	4b1e      	ldr	r3, [pc, #120]	@ (8007868 <HAL_RCC_OscConfig+0x618>)
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	f003 0203 	and.w	r2, r3, #3
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6a1b      	ldr	r3, [r3, #32]
 80077fc:	429a      	cmp	r2, r3
 80077fe:	d12c      	bne.n	800785a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800780a:	3b01      	subs	r3, #1
 800780c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800780e:	429a      	cmp	r2, r3
 8007810:	d123      	bne.n	800785a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800781c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800781e:	429a      	cmp	r2, r3
 8007820:	d11b      	bne.n	800785a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800782c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800782e:	429a      	cmp	r2, r3
 8007830:	d113      	bne.n	800785a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800783c:	085b      	lsrs	r3, r3, #1
 800783e:	3b01      	subs	r3, #1
 8007840:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007842:	429a      	cmp	r2, r3
 8007844:	d109      	bne.n	800785a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007850:	085b      	lsrs	r3, r3, #1
 8007852:	3b01      	subs	r3, #1
 8007854:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007856:	429a      	cmp	r2, r3
 8007858:	d001      	beq.n	800785e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e000      	b.n	8007860 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800785e:	2300      	movs	r3, #0
}
 8007860:	4618      	mov	r0, r3
 8007862:	3720      	adds	r7, #32
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}
 8007868:	40021000 	.word	0x40021000
 800786c:	019f800c 	.word	0x019f800c
 8007870:	feeefffc 	.word	0xfeeefffc

08007874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b086      	sub	sp, #24
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800787e:	2300      	movs	r3, #0
 8007880:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d101      	bne.n	800788c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007888:	2301      	movs	r3, #1
 800788a:	e11e      	b.n	8007aca <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800788c:	4b91      	ldr	r3, [pc, #580]	@ (8007ad4 <HAL_RCC_ClockConfig+0x260>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f003 030f 	and.w	r3, r3, #15
 8007894:	683a      	ldr	r2, [r7, #0]
 8007896:	429a      	cmp	r2, r3
 8007898:	d910      	bls.n	80078bc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800789a:	4b8e      	ldr	r3, [pc, #568]	@ (8007ad4 <HAL_RCC_ClockConfig+0x260>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f023 020f 	bic.w	r2, r3, #15
 80078a2:	498c      	ldr	r1, [pc, #560]	@ (8007ad4 <HAL_RCC_ClockConfig+0x260>)
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	4313      	orrs	r3, r2
 80078a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078aa:	4b8a      	ldr	r3, [pc, #552]	@ (8007ad4 <HAL_RCC_ClockConfig+0x260>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f003 030f 	and.w	r3, r3, #15
 80078b2:	683a      	ldr	r2, [r7, #0]
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d001      	beq.n	80078bc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	e106      	b.n	8007aca <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f003 0301 	and.w	r3, r3, #1
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d073      	beq.n	80079b0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	2b03      	cmp	r3, #3
 80078ce:	d129      	bne.n	8007924 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078d0:	4b81      	ldr	r3, [pc, #516]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d101      	bne.n	80078e0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e0f4      	b.n	8007aca <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80078e0:	f000 f99e 	bl	8007c20 <RCC_GetSysClockFreqFromPLLSource>
 80078e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	4a7c      	ldr	r2, [pc, #496]	@ (8007adc <HAL_RCC_ClockConfig+0x268>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d93f      	bls.n	800796e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80078ee:	4b7a      	ldr	r3, [pc, #488]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d009      	beq.n	800790e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007902:	2b00      	cmp	r3, #0
 8007904:	d033      	beq.n	800796e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800790a:	2b00      	cmp	r3, #0
 800790c:	d12f      	bne.n	800796e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800790e:	4b72      	ldr	r3, [pc, #456]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007916:	4a70      	ldr	r2, [pc, #448]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 8007918:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800791c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800791e:	2380      	movs	r3, #128	@ 0x80
 8007920:	617b      	str	r3, [r7, #20]
 8007922:	e024      	b.n	800796e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	2b02      	cmp	r3, #2
 800792a:	d107      	bne.n	800793c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800792c:	4b6a      	ldr	r3, [pc, #424]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007934:	2b00      	cmp	r3, #0
 8007936:	d109      	bne.n	800794c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007938:	2301      	movs	r3, #1
 800793a:	e0c6      	b.n	8007aca <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800793c:	4b66      	ldr	r3, [pc, #408]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007944:	2b00      	cmp	r3, #0
 8007946:	d101      	bne.n	800794c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e0be      	b.n	8007aca <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800794c:	f000 f8ce 	bl	8007aec <HAL_RCC_GetSysClockFreq>
 8007950:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	4a61      	ldr	r2, [pc, #388]	@ (8007adc <HAL_RCC_ClockConfig+0x268>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d909      	bls.n	800796e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800795a:	4b5f      	ldr	r3, [pc, #380]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007962:	4a5d      	ldr	r2, [pc, #372]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 8007964:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007968:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800796a:	2380      	movs	r3, #128	@ 0x80
 800796c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800796e:	4b5a      	ldr	r3, [pc, #360]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	f023 0203 	bic.w	r2, r3, #3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	4957      	ldr	r1, [pc, #348]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 800797c:	4313      	orrs	r3, r2
 800797e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007980:	f7fa feee 	bl	8002760 <HAL_GetTick>
 8007984:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007986:	e00a      	b.n	800799e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007988:	f7fa feea 	bl	8002760 <HAL_GetTick>
 800798c:	4602      	mov	r2, r0
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	1ad3      	subs	r3, r2, r3
 8007992:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007996:	4293      	cmp	r3, r2
 8007998:	d901      	bls.n	800799e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800799a:	2303      	movs	r3, #3
 800799c:	e095      	b.n	8007aca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800799e:	4b4e      	ldr	r3, [pc, #312]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	f003 020c 	and.w	r2, r3, #12
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	009b      	lsls	r3, r3, #2
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d1eb      	bne.n	8007988 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 0302 	and.w	r3, r3, #2
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d023      	beq.n	8007a04 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f003 0304 	and.w	r3, r3, #4
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d005      	beq.n	80079d4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80079c8:	4b43      	ldr	r3, [pc, #268]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 80079ca:	689b      	ldr	r3, [r3, #8]
 80079cc:	4a42      	ldr	r2, [pc, #264]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 80079ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80079d2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f003 0308 	and.w	r3, r3, #8
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d007      	beq.n	80079f0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80079e0:	4b3d      	ldr	r3, [pc, #244]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80079e8:	4a3b      	ldr	r2, [pc, #236]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 80079ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80079ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079f0:	4b39      	ldr	r3, [pc, #228]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	4936      	ldr	r1, [pc, #216]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 80079fe:	4313      	orrs	r3, r2
 8007a00:	608b      	str	r3, [r1, #8]
 8007a02:	e008      	b.n	8007a16 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	2b80      	cmp	r3, #128	@ 0x80
 8007a08:	d105      	bne.n	8007a16 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007a0a:	4b33      	ldr	r3, [pc, #204]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 8007a0c:	689b      	ldr	r3, [r3, #8]
 8007a0e:	4a32      	ldr	r2, [pc, #200]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 8007a10:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a14:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a16:	4b2f      	ldr	r3, [pc, #188]	@ (8007ad4 <HAL_RCC_ClockConfig+0x260>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f003 030f 	and.w	r3, r3, #15
 8007a1e:	683a      	ldr	r2, [r7, #0]
 8007a20:	429a      	cmp	r2, r3
 8007a22:	d21d      	bcs.n	8007a60 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a24:	4b2b      	ldr	r3, [pc, #172]	@ (8007ad4 <HAL_RCC_ClockConfig+0x260>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f023 020f 	bic.w	r2, r3, #15
 8007a2c:	4929      	ldr	r1, [pc, #164]	@ (8007ad4 <HAL_RCC_ClockConfig+0x260>)
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	4313      	orrs	r3, r2
 8007a32:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007a34:	f7fa fe94 	bl	8002760 <HAL_GetTick>
 8007a38:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a3a:	e00a      	b.n	8007a52 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a3c:	f7fa fe90 	bl	8002760 <HAL_GetTick>
 8007a40:	4602      	mov	r2, r0
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d901      	bls.n	8007a52 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e03b      	b.n	8007aca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a52:	4b20      	ldr	r3, [pc, #128]	@ (8007ad4 <HAL_RCC_ClockConfig+0x260>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f003 030f 	and.w	r3, r3, #15
 8007a5a:	683a      	ldr	r2, [r7, #0]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d1ed      	bne.n	8007a3c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0304 	and.w	r3, r3, #4
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d008      	beq.n	8007a7e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	4917      	ldr	r1, [pc, #92]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0308 	and.w	r3, r3, #8
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d009      	beq.n	8007a9e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a8a:	4b13      	ldr	r3, [pc, #76]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 8007a8c:	689b      	ldr	r3, [r3, #8]
 8007a8e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	00db      	lsls	r3, r3, #3
 8007a98:	490f      	ldr	r1, [pc, #60]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a9e:	f000 f825 	bl	8007aec <HAL_RCC_GetSysClockFreq>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8007ad8 <HAL_RCC_ClockConfig+0x264>)
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	091b      	lsrs	r3, r3, #4
 8007aaa:	f003 030f 	and.w	r3, r3, #15
 8007aae:	490c      	ldr	r1, [pc, #48]	@ (8007ae0 <HAL_RCC_ClockConfig+0x26c>)
 8007ab0:	5ccb      	ldrb	r3, [r1, r3]
 8007ab2:	f003 031f 	and.w	r3, r3, #31
 8007ab6:	fa22 f303 	lsr.w	r3, r2, r3
 8007aba:	4a0a      	ldr	r2, [pc, #40]	@ (8007ae4 <HAL_RCC_ClockConfig+0x270>)
 8007abc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007abe:	4b0a      	ldr	r3, [pc, #40]	@ (8007ae8 <HAL_RCC_ClockConfig+0x274>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f7fa fe00 	bl	80026c8 <HAL_InitTick>
 8007ac8:	4603      	mov	r3, r0
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3718      	adds	r7, #24
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
 8007ad2:	bf00      	nop
 8007ad4:	40022000 	.word	0x40022000
 8007ad8:	40021000 	.word	0x40021000
 8007adc:	04c4b400 	.word	0x04c4b400
 8007ae0:	0800e788 	.word	0x0800e788
 8007ae4:	20000000 	.word	0x20000000
 8007ae8:	20000004 	.word	0x20000004

08007aec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b087      	sub	sp, #28
 8007af0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007af2:	4b2c      	ldr	r3, [pc, #176]	@ (8007ba4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007af4:	689b      	ldr	r3, [r3, #8]
 8007af6:	f003 030c 	and.w	r3, r3, #12
 8007afa:	2b04      	cmp	r3, #4
 8007afc:	d102      	bne.n	8007b04 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007afe:	4b2a      	ldr	r3, [pc, #168]	@ (8007ba8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007b00:	613b      	str	r3, [r7, #16]
 8007b02:	e047      	b.n	8007b94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007b04:	4b27      	ldr	r3, [pc, #156]	@ (8007ba4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	f003 030c 	and.w	r3, r3, #12
 8007b0c:	2b08      	cmp	r3, #8
 8007b0e:	d102      	bne.n	8007b16 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007b10:	4b26      	ldr	r3, [pc, #152]	@ (8007bac <HAL_RCC_GetSysClockFreq+0xc0>)
 8007b12:	613b      	str	r3, [r7, #16]
 8007b14:	e03e      	b.n	8007b94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007b16:	4b23      	ldr	r3, [pc, #140]	@ (8007ba4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b18:	689b      	ldr	r3, [r3, #8]
 8007b1a:	f003 030c 	and.w	r3, r3, #12
 8007b1e:	2b0c      	cmp	r3, #12
 8007b20:	d136      	bne.n	8007b90 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007b22:	4b20      	ldr	r3, [pc, #128]	@ (8007ba4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	f003 0303 	and.w	r3, r3, #3
 8007b2a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ba4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b2e:	68db      	ldr	r3, [r3, #12]
 8007b30:	091b      	lsrs	r3, r3, #4
 8007b32:	f003 030f 	and.w	r3, r3, #15
 8007b36:	3301      	adds	r3, #1
 8007b38:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	2b03      	cmp	r3, #3
 8007b3e:	d10c      	bne.n	8007b5a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007b40:	4a1a      	ldr	r2, [pc, #104]	@ (8007bac <HAL_RCC_GetSysClockFreq+0xc0>)
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b48:	4a16      	ldr	r2, [pc, #88]	@ (8007ba4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b4a:	68d2      	ldr	r2, [r2, #12]
 8007b4c:	0a12      	lsrs	r2, r2, #8
 8007b4e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007b52:	fb02 f303 	mul.w	r3, r2, r3
 8007b56:	617b      	str	r3, [r7, #20]
      break;
 8007b58:	e00c      	b.n	8007b74 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007b5a:	4a13      	ldr	r2, [pc, #76]	@ (8007ba8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b62:	4a10      	ldr	r2, [pc, #64]	@ (8007ba4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b64:	68d2      	ldr	r2, [r2, #12]
 8007b66:	0a12      	lsrs	r2, r2, #8
 8007b68:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007b6c:	fb02 f303 	mul.w	r3, r2, r3
 8007b70:	617b      	str	r3, [r7, #20]
      break;
 8007b72:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007b74:	4b0b      	ldr	r3, [pc, #44]	@ (8007ba4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	0e5b      	lsrs	r3, r3, #25
 8007b7a:	f003 0303 	and.w	r3, r3, #3
 8007b7e:	3301      	adds	r3, #1
 8007b80:	005b      	lsls	r3, r3, #1
 8007b82:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007b84:	697a      	ldr	r2, [r7, #20]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b8c:	613b      	str	r3, [r7, #16]
 8007b8e:	e001      	b.n	8007b94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007b90:	2300      	movs	r3, #0
 8007b92:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007b94:	693b      	ldr	r3, [r7, #16]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	371c      	adds	r7, #28
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	40021000 	.word	0x40021000
 8007ba8:	00f42400 	.word	0x00f42400
 8007bac:	007a1200 	.word	0x007a1200

08007bb0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bb4:	4b03      	ldr	r3, [pc, #12]	@ (8007bc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr
 8007bc2:	bf00      	nop
 8007bc4:	20000000 	.word	0x20000000

08007bc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007bcc:	f7ff fff0 	bl	8007bb0 <HAL_RCC_GetHCLKFreq>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	4b06      	ldr	r3, [pc, #24]	@ (8007bec <HAL_RCC_GetPCLK1Freq+0x24>)
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	0a1b      	lsrs	r3, r3, #8
 8007bd8:	f003 0307 	and.w	r3, r3, #7
 8007bdc:	4904      	ldr	r1, [pc, #16]	@ (8007bf0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007bde:	5ccb      	ldrb	r3, [r1, r3]
 8007be0:	f003 031f 	and.w	r3, r3, #31
 8007be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007be8:	4618      	mov	r0, r3
 8007bea:	bd80      	pop	{r7, pc}
 8007bec:	40021000 	.word	0x40021000
 8007bf0:	0800e798 	.word	0x0800e798

08007bf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007bf8:	f7ff ffda 	bl	8007bb0 <HAL_RCC_GetHCLKFreq>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	4b06      	ldr	r3, [pc, #24]	@ (8007c18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c00:	689b      	ldr	r3, [r3, #8]
 8007c02:	0adb      	lsrs	r3, r3, #11
 8007c04:	f003 0307 	and.w	r3, r3, #7
 8007c08:	4904      	ldr	r1, [pc, #16]	@ (8007c1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8007c0a:	5ccb      	ldrb	r3, [r1, r3]
 8007c0c:	f003 031f 	and.w	r3, r3, #31
 8007c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	bd80      	pop	{r7, pc}
 8007c18:	40021000 	.word	0x40021000
 8007c1c:	0800e798 	.word	0x0800e798

08007c20 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b087      	sub	sp, #28
 8007c24:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007c26:	4b1e      	ldr	r3, [pc, #120]	@ (8007ca0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	f003 0303 	and.w	r3, r3, #3
 8007c2e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007c30:	4b1b      	ldr	r3, [pc, #108]	@ (8007ca0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007c32:	68db      	ldr	r3, [r3, #12]
 8007c34:	091b      	lsrs	r3, r3, #4
 8007c36:	f003 030f 	and.w	r3, r3, #15
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	2b03      	cmp	r3, #3
 8007c42:	d10c      	bne.n	8007c5e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007c44:	4a17      	ldr	r2, [pc, #92]	@ (8007ca4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c4c:	4a14      	ldr	r2, [pc, #80]	@ (8007ca0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007c4e:	68d2      	ldr	r2, [r2, #12]
 8007c50:	0a12      	lsrs	r2, r2, #8
 8007c52:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007c56:	fb02 f303 	mul.w	r3, r2, r3
 8007c5a:	617b      	str	r3, [r7, #20]
    break;
 8007c5c:	e00c      	b.n	8007c78 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007c5e:	4a12      	ldr	r2, [pc, #72]	@ (8007ca8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c66:	4a0e      	ldr	r2, [pc, #56]	@ (8007ca0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007c68:	68d2      	ldr	r2, [r2, #12]
 8007c6a:	0a12      	lsrs	r2, r2, #8
 8007c6c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007c70:	fb02 f303 	mul.w	r3, r2, r3
 8007c74:	617b      	str	r3, [r7, #20]
    break;
 8007c76:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007c78:	4b09      	ldr	r3, [pc, #36]	@ (8007ca0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007c7a:	68db      	ldr	r3, [r3, #12]
 8007c7c:	0e5b      	lsrs	r3, r3, #25
 8007c7e:	f003 0303 	and.w	r3, r3, #3
 8007c82:	3301      	adds	r3, #1
 8007c84:	005b      	lsls	r3, r3, #1
 8007c86:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007c88:	697a      	ldr	r2, [r7, #20]
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c90:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007c92:	687b      	ldr	r3, [r7, #4]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	371c      	adds	r7, #28
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr
 8007ca0:	40021000 	.word	0x40021000
 8007ca4:	007a1200 	.word	0x007a1200
 8007ca8:	00f42400 	.word	0x00f42400

08007cac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b086      	sub	sp, #24
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007cb8:	2300      	movs	r3, #0
 8007cba:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	f000 8098 	beq.w	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007cce:	4b43      	ldr	r3, [pc, #268]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d10d      	bne.n	8007cf6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007cda:	4b40      	ldr	r3, [pc, #256]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cde:	4a3f      	ldr	r2, [pc, #252]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ce0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ce4:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ce6:	4b3d      	ldr	r3, [pc, #244]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007cea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007cee:	60bb      	str	r3, [r7, #8]
 8007cf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007cf6:	4b3a      	ldr	r3, [pc, #232]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a39      	ldr	r2, [pc, #228]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007cfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d00:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007d02:	f7fa fd2d 	bl	8002760 <HAL_GetTick>
 8007d06:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007d08:	e009      	b.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d0a:	f7fa fd29 	bl	8002760 <HAL_GetTick>
 8007d0e:	4602      	mov	r2, r0
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	1ad3      	subs	r3, r2, r3
 8007d14:	2b02      	cmp	r3, #2
 8007d16:	d902      	bls.n	8007d1e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007d18:	2303      	movs	r3, #3
 8007d1a:	74fb      	strb	r3, [r7, #19]
        break;
 8007d1c:	e005      	b.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007d1e:	4b30      	ldr	r3, [pc, #192]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d0ef      	beq.n	8007d0a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007d2a:	7cfb      	ldrb	r3, [r7, #19]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d159      	bne.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007d30:	4b2a      	ldr	r3, [pc, #168]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d3a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d01e      	beq.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d46:	697a      	ldr	r2, [r7, #20]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d019      	beq.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007d4c:	4b23      	ldr	r3, [pc, #140]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d56:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007d58:	4b20      	ldr	r3, [pc, #128]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d5e:	4a1f      	ldr	r2, [pc, #124]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007d64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007d68:	4b1c      	ldr	r3, [pc, #112]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d6e:	4a1b      	ldr	r2, [pc, #108]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007d74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007d78:	4a18      	ldr	r2, [pc, #96]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	f003 0301 	and.w	r3, r3, #1
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d016      	beq.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d8a:	f7fa fce9 	bl	8002760 <HAL_GetTick>
 8007d8e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d90:	e00b      	b.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d92:	f7fa fce5 	bl	8002760 <HAL_GetTick>
 8007d96:	4602      	mov	r2, r0
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	1ad3      	subs	r3, r2, r3
 8007d9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d902      	bls.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007da4:	2303      	movs	r3, #3
 8007da6:	74fb      	strb	r3, [r7, #19]
            break;
 8007da8:	e006      	b.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007daa:	4b0c      	ldr	r3, [pc, #48]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007db0:	f003 0302 	and.w	r3, r3, #2
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d0ec      	beq.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007db8:	7cfb      	ldrb	r3, [r7, #19]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d10b      	bne.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007dbe:	4b07      	ldr	r3, [pc, #28]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dc4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dcc:	4903      	ldr	r1, [pc, #12]	@ (8007ddc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007dd4:	e008      	b.n	8007de8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007dd6:	7cfb      	ldrb	r3, [r7, #19]
 8007dd8:	74bb      	strb	r3, [r7, #18]
 8007dda:	e005      	b.n	8007de8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007ddc:	40021000 	.word	0x40021000
 8007de0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007de4:	7cfb      	ldrb	r3, [r7, #19]
 8007de6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007de8:	7c7b      	ldrb	r3, [r7, #17]
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d105      	bne.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007dee:	4ba6      	ldr	r3, [pc, #664]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007df2:	4aa5      	ldr	r2, [pc, #660]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007df4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007df8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0301 	and.w	r3, r3, #1
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00a      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007e06:	4ba0      	ldr	r3, [pc, #640]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e0c:	f023 0203 	bic.w	r2, r3, #3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	685b      	ldr	r3, [r3, #4]
 8007e14:	499c      	ldr	r1, [pc, #624]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e16:	4313      	orrs	r3, r2
 8007e18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f003 0302 	and.w	r3, r3, #2
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d00a      	beq.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007e28:	4b97      	ldr	r3, [pc, #604]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e2e:	f023 020c 	bic.w	r2, r3, #12
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	689b      	ldr	r3, [r3, #8]
 8007e36:	4994      	ldr	r1, [pc, #592]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 0304 	and.w	r3, r3, #4
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d00a      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007e4a:	4b8f      	ldr	r3, [pc, #572]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e50:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	68db      	ldr	r3, [r3, #12]
 8007e58:	498b      	ldr	r1, [pc, #556]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f003 0308 	and.w	r3, r3, #8
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d00a      	beq.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007e6c:	4b86      	ldr	r3, [pc, #536]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e72:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	691b      	ldr	r3, [r3, #16]
 8007e7a:	4983      	ldr	r1, [pc, #524]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f003 0320 	and.w	r3, r3, #32
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d00a      	beq.n	8007ea4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007e8e:	4b7e      	ldr	r3, [pc, #504]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e94:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	695b      	ldr	r3, [r3, #20]
 8007e9c:	497a      	ldr	r1, [pc, #488]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d00a      	beq.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007eb0:	4b75      	ldr	r3, [pc, #468]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eb6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	699b      	ldr	r3, [r3, #24]
 8007ebe:	4972      	ldr	r1, [pc, #456]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d00a      	beq.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007ed2:	4b6d      	ldr	r3, [pc, #436]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ed8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	69db      	ldr	r3, [r3, #28]
 8007ee0:	4969      	ldr	r1, [pc, #420]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d00a      	beq.n	8007f0a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007ef4:	4b64      	ldr	r3, [pc, #400]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007efa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6a1b      	ldr	r3, [r3, #32]
 8007f02:	4961      	ldr	r1, [pc, #388]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f04:	4313      	orrs	r3, r2
 8007f06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00a      	beq.n	8007f2c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007f16:	4b5c      	ldr	r3, [pc, #368]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f24:	4958      	ldr	r1, [pc, #352]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f26:	4313      	orrs	r3, r2
 8007f28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d015      	beq.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007f38:	4b53      	ldr	r3, [pc, #332]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f46:	4950      	ldr	r1, [pc, #320]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f48:	4313      	orrs	r3, r2
 8007f4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f56:	d105      	bne.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f58:	4b4b      	ldr	r3, [pc, #300]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f5a:	68db      	ldr	r3, [r3, #12]
 8007f5c:	4a4a      	ldr	r2, [pc, #296]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f62:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d015      	beq.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007f70:	4b45      	ldr	r3, [pc, #276]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f76:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f7e:	4942      	ldr	r1, [pc, #264]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f80:	4313      	orrs	r3, r2
 8007f82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f8e:	d105      	bne.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007f90:	4b3d      	ldr	r3, [pc, #244]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f92:	68db      	ldr	r3, [r3, #12]
 8007f94:	4a3c      	ldr	r2, [pc, #240]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007f96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f9a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d015      	beq.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007fa8:	4b37      	ldr	r3, [pc, #220]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fb6:	4934      	ldr	r1, [pc, #208]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007fc6:	d105      	bne.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007fc8:	4b2f      	ldr	r3, [pc, #188]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fca:	68db      	ldr	r3, [r3, #12]
 8007fcc:	4a2e      	ldr	r2, [pc, #184]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007fd2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d015      	beq.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007fe0:	4b29      	ldr	r3, [pc, #164]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fe6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fee:	4926      	ldr	r1, [pc, #152]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ffa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ffe:	d105      	bne.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008000:	4b21      	ldr	r3, [pc, #132]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008002:	68db      	ldr	r3, [r3, #12]
 8008004:	4a20      	ldr	r2, [pc, #128]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008006:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800800a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008014:	2b00      	cmp	r3, #0
 8008016:	d015      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008018:	4b1b      	ldr	r3, [pc, #108]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800801a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800801e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008026:	4918      	ldr	r1, [pc, #96]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008028:	4313      	orrs	r3, r2
 800802a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008032:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008036:	d105      	bne.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008038:	4b13      	ldr	r3, [pc, #76]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	4a12      	ldr	r2, [pc, #72]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800803e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008042:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800804c:	2b00      	cmp	r3, #0
 800804e:	d015      	beq.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008050:	4b0d      	ldr	r3, [pc, #52]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008056:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800805e:	490a      	ldr	r1, [pc, #40]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008060:	4313      	orrs	r3, r2
 8008062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800806a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800806e:	d105      	bne.n	800807c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008070:	4b05      	ldr	r3, [pc, #20]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008072:	68db      	ldr	r3, [r3, #12]
 8008074:	4a04      	ldr	r2, [pc, #16]	@ (8008088 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008076:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800807a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800807c:	7cbb      	ldrb	r3, [r7, #18]
}
 800807e:	4618      	mov	r0, r3
 8008080:	3718      	adds	r7, #24
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	40021000 	.word	0x40021000

0800808c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b084      	sub	sp, #16
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d101      	bne.n	800809e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e09d      	b.n	80081da <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d108      	bne.n	80080b8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080ae:	d009      	beq.n	80080c4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2200      	movs	r2, #0
 80080b4:	61da      	str	r2, [r3, #28]
 80080b6:	e005      	b.n	80080c4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2200      	movs	r2, #0
 80080bc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2200      	movs	r2, #0
 80080c2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	2200      	movs	r2, #0
 80080c8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d106      	bne.n	80080e4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f7f9 f838 	bl	8001154 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2202      	movs	r2, #2
 80080e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681a      	ldr	r2, [r3, #0]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80080fa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	68db      	ldr	r3, [r3, #12]
 8008100:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008104:	d902      	bls.n	800810c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008106:	2300      	movs	r3, #0
 8008108:	60fb      	str	r3, [r7, #12]
 800810a:	e002      	b.n	8008112 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800810c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008110:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	68db      	ldr	r3, [r3, #12]
 8008116:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800811a:	d007      	beq.n	800812c <HAL_SPI_Init+0xa0>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008124:	d002      	beq.n	800812c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2200      	movs	r2, #0
 800812a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	689b      	ldr	r3, [r3, #8]
 8008138:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800813c:	431a      	orrs	r2, r3
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	691b      	ldr	r3, [r3, #16]
 8008142:	f003 0302 	and.w	r3, r3, #2
 8008146:	431a      	orrs	r2, r3
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	695b      	ldr	r3, [r3, #20]
 800814c:	f003 0301 	and.w	r3, r3, #1
 8008150:	431a      	orrs	r2, r3
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	699b      	ldr	r3, [r3, #24]
 8008156:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800815a:	431a      	orrs	r2, r3
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	69db      	ldr	r3, [r3, #28]
 8008160:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008164:	431a      	orrs	r2, r3
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6a1b      	ldr	r3, [r3, #32]
 800816a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800816e:	ea42 0103 	orr.w	r1, r2, r3
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008176:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	430a      	orrs	r2, r1
 8008180:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	699b      	ldr	r3, [r3, #24]
 8008186:	0c1b      	lsrs	r3, r3, #16
 8008188:	f003 0204 	and.w	r2, r3, #4
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008190:	f003 0310 	and.w	r3, r3, #16
 8008194:	431a      	orrs	r2, r3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800819a:	f003 0308 	and.w	r3, r3, #8
 800819e:	431a      	orrs	r2, r3
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	68db      	ldr	r3, [r3, #12]
 80081a4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80081a8:	ea42 0103 	orr.w	r1, r2, r3
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	430a      	orrs	r2, r1
 80081b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	69da      	ldr	r2, [r3, #28]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80081c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80081d8:	2300      	movs	r3, #0
}
 80081da:	4618      	mov	r0, r3
 80081dc:	3710      	adds	r7, #16
 80081de:	46bd      	mov	sp, r7
 80081e0:	bd80      	pop	{r7, pc}

080081e2 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80081e2:	b580      	push	{r7, lr}
 80081e4:	b082      	sub	sp, #8
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d101      	bne.n	80081f4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e042      	b.n	800827a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d106      	bne.n	800820c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2200      	movs	r2, #0
 8008202:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f7f9 f804 	bl	8001214 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2224      	movs	r2, #36	@ 0x24
 8008210:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	f022 0201 	bic.w	r2, r2, #1
 8008222:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008228:	2b00      	cmp	r3, #0
 800822a:	d002      	beq.n	8008232 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 fee9 	bl	8009004 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 fc1a 	bl	8008a6c <UART_SetConfig>
 8008238:	4603      	mov	r3, r0
 800823a:	2b01      	cmp	r3, #1
 800823c:	d101      	bne.n	8008242 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	e01b      	b.n	800827a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008250:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	689a      	ldr	r2, [r3, #8]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008260:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f042 0201 	orr.w	r2, r2, #1
 8008270:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f000 ff68 	bl	8009148 <UART_CheckIdleState>
 8008278:	4603      	mov	r3, r0
}
 800827a:	4618      	mov	r0, r3
 800827c:	3708      	adds	r7, #8
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}
	...

08008284 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b08a      	sub	sp, #40	@ 0x28
 8008288:	af00      	add	r7, sp, #0
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	60b9      	str	r1, [r7, #8]
 800828e:	4613      	mov	r3, r2
 8008290:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008298:	2b20      	cmp	r3, #32
 800829a:	d167      	bne.n	800836c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d002      	beq.n	80082a8 <HAL_UART_Transmit_DMA+0x24>
 80082a2:	88fb      	ldrh	r3, [r7, #6]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d101      	bne.n	80082ac <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80082a8:	2301      	movs	r3, #1
 80082aa:	e060      	b.n	800836e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	68ba      	ldr	r2, [r7, #8]
 80082b0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	88fa      	ldrh	r2, [r7, #6]
 80082b6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	88fa      	ldrh	r2, [r7, #6]
 80082be:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2200      	movs	r2, #0
 80082c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	2221      	movs	r2, #33	@ 0x21
 80082ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d028      	beq.n	800832c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082de:	4a26      	ldr	r2, [pc, #152]	@ (8008378 <HAL_UART_Transmit_DMA+0xf4>)
 80082e0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082e6:	4a25      	ldr	r2, [pc, #148]	@ (800837c <HAL_UART_Transmit_DMA+0xf8>)
 80082e8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082ee:	4a24      	ldr	r2, [pc, #144]	@ (8008380 <HAL_UART_Transmit_DMA+0xfc>)
 80082f0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80082f6:	2200      	movs	r2, #0
 80082f8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008302:	4619      	mov	r1, r3
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	3328      	adds	r3, #40	@ 0x28
 800830a:	461a      	mov	r2, r3
 800830c:	88fb      	ldrh	r3, [r7, #6]
 800830e:	f7fc f8f3 	bl	80044f8 <HAL_DMA_Start_IT>
 8008312:	4603      	mov	r3, r0
 8008314:	2b00      	cmp	r3, #0
 8008316:	d009      	beq.n	800832c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2210      	movs	r2, #16
 800831c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	2220      	movs	r2, #32
 8008324:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	e020      	b.n	800836e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2240      	movs	r2, #64	@ 0x40
 8008332:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	3308      	adds	r3, #8
 800833a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	e853 3f00 	ldrex	r3, [r3]
 8008342:	613b      	str	r3, [r7, #16]
   return(result);
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800834a:	627b      	str	r3, [r7, #36]	@ 0x24
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	3308      	adds	r3, #8
 8008352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008354:	623a      	str	r2, [r7, #32]
 8008356:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008358:	69f9      	ldr	r1, [r7, #28]
 800835a:	6a3a      	ldr	r2, [r7, #32]
 800835c:	e841 2300 	strex	r3, r2, [r1]
 8008360:	61bb      	str	r3, [r7, #24]
   return(result);
 8008362:	69bb      	ldr	r3, [r7, #24]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d1e5      	bne.n	8008334 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008368:	2300      	movs	r3, #0
 800836a:	e000      	b.n	800836e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800836c:	2302      	movs	r3, #2
  }
}
 800836e:	4618      	mov	r0, r3
 8008370:	3728      	adds	r7, #40	@ 0x28
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
 8008376:	bf00      	nop
 8008378:	08009613 	.word	0x08009613
 800837c:	080096ad 	.word	0x080096ad
 8008380:	08009833 	.word	0x08009833

08008384 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b0ba      	sub	sp, #232	@ 0xe8
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	69db      	ldr	r3, [r3, #28]
 8008392:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80083aa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80083ae:	f640 030f 	movw	r3, #2063	@ 0x80f
 80083b2:	4013      	ands	r3, r2
 80083b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80083b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d11b      	bne.n	80083f8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80083c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083c4:	f003 0320 	and.w	r3, r3, #32
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d015      	beq.n	80083f8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80083cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083d0:	f003 0320 	and.w	r3, r3, #32
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d105      	bne.n	80083e4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80083d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d009      	beq.n	80083f8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	f000 8300 	beq.w	80089ee <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	4798      	blx	r3
      }
      return;
 80083f6:	e2fa      	b.n	80089ee <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80083f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f000 8123 	beq.w	8008648 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008402:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008406:	4b8d      	ldr	r3, [pc, #564]	@ (800863c <HAL_UART_IRQHandler+0x2b8>)
 8008408:	4013      	ands	r3, r2
 800840a:	2b00      	cmp	r3, #0
 800840c:	d106      	bne.n	800841c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800840e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008412:	4b8b      	ldr	r3, [pc, #556]	@ (8008640 <HAL_UART_IRQHandler+0x2bc>)
 8008414:	4013      	ands	r3, r2
 8008416:	2b00      	cmp	r3, #0
 8008418:	f000 8116 	beq.w	8008648 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800841c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008420:	f003 0301 	and.w	r3, r3, #1
 8008424:	2b00      	cmp	r3, #0
 8008426:	d011      	beq.n	800844c <HAL_UART_IRQHandler+0xc8>
 8008428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800842c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00b      	beq.n	800844c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	2201      	movs	r2, #1
 800843a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008442:	f043 0201 	orr.w	r2, r3, #1
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800844c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008450:	f003 0302 	and.w	r3, r3, #2
 8008454:	2b00      	cmp	r3, #0
 8008456:	d011      	beq.n	800847c <HAL_UART_IRQHandler+0xf8>
 8008458:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800845c:	f003 0301 	and.w	r3, r3, #1
 8008460:	2b00      	cmp	r3, #0
 8008462:	d00b      	beq.n	800847c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	2202      	movs	r2, #2
 800846a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008472:	f043 0204 	orr.w	r2, r3, #4
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800847c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008480:	f003 0304 	and.w	r3, r3, #4
 8008484:	2b00      	cmp	r3, #0
 8008486:	d011      	beq.n	80084ac <HAL_UART_IRQHandler+0x128>
 8008488:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800848c:	f003 0301 	and.w	r3, r3, #1
 8008490:	2b00      	cmp	r3, #0
 8008492:	d00b      	beq.n	80084ac <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	2204      	movs	r2, #4
 800849a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084a2:	f043 0202 	orr.w	r2, r3, #2
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80084ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084b0:	f003 0308 	and.w	r3, r3, #8
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d017      	beq.n	80084e8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80084b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084bc:	f003 0320 	and.w	r3, r3, #32
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d105      	bne.n	80084d0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80084c4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80084c8:	4b5c      	ldr	r3, [pc, #368]	@ (800863c <HAL_UART_IRQHandler+0x2b8>)
 80084ca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d00b      	beq.n	80084e8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	2208      	movs	r2, #8
 80084d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084de:	f043 0208 	orr.w	r2, r3, #8
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80084e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d012      	beq.n	800851a <HAL_UART_IRQHandler+0x196>
 80084f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d00c      	beq.n	800851a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008508:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008510:	f043 0220 	orr.w	r2, r3, #32
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008520:	2b00      	cmp	r3, #0
 8008522:	f000 8266 	beq.w	80089f2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800852a:	f003 0320 	and.w	r3, r3, #32
 800852e:	2b00      	cmp	r3, #0
 8008530:	d013      	beq.n	800855a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008532:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008536:	f003 0320 	and.w	r3, r3, #32
 800853a:	2b00      	cmp	r3, #0
 800853c:	d105      	bne.n	800854a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800853e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008546:	2b00      	cmp	r3, #0
 8008548:	d007      	beq.n	800855a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800854e:	2b00      	cmp	r3, #0
 8008550:	d003      	beq.n	800855a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008560:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	689b      	ldr	r3, [r3, #8]
 800856a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800856e:	2b40      	cmp	r3, #64	@ 0x40
 8008570:	d005      	beq.n	800857e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008572:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008576:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800857a:	2b00      	cmp	r3, #0
 800857c:	d054      	beq.n	8008628 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 ffe1 	bl	8009546 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800858e:	2b40      	cmp	r3, #64	@ 0x40
 8008590:	d146      	bne.n	8008620 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	3308      	adds	r3, #8
 8008598:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80085a0:	e853 3f00 	ldrex	r3, [r3]
 80085a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80085a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80085ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	3308      	adds	r3, #8
 80085ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80085be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80085c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80085ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80085ce:	e841 2300 	strex	r3, r2, [r1]
 80085d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80085d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d1d9      	bne.n	8008592 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d017      	beq.n	8008618 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085ee:	4a15      	ldr	r2, [pc, #84]	@ (8008644 <HAL_UART_IRQHandler+0x2c0>)
 80085f0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7fc f851 	bl	80046a0 <HAL_DMA_Abort_IT>
 80085fe:	4603      	mov	r3, r0
 8008600:	2b00      	cmp	r3, #0
 8008602:	d019      	beq.n	8008638 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800860a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008612:	4610      	mov	r0, r2
 8008614:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008616:	e00f      	b.n	8008638 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f000 fa1d 	bl	8008a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800861e:	e00b      	b.n	8008638 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fa19 	bl	8008a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008626:	e007      	b.n	8008638 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f000 fa15 	bl	8008a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008636:	e1dc      	b.n	80089f2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008638:	bf00      	nop
    return;
 800863a:	e1da      	b.n	80089f2 <HAL_UART_IRQHandler+0x66e>
 800863c:	10000001 	.word	0x10000001
 8008640:	04000120 	.word	0x04000120
 8008644:	080098b3 	.word	0x080098b3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800864c:	2b01      	cmp	r3, #1
 800864e:	f040 8170 	bne.w	8008932 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008656:	f003 0310 	and.w	r3, r3, #16
 800865a:	2b00      	cmp	r3, #0
 800865c:	f000 8169 	beq.w	8008932 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008664:	f003 0310 	and.w	r3, r3, #16
 8008668:	2b00      	cmp	r3, #0
 800866a:	f000 8162 	beq.w	8008932 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	2210      	movs	r2, #16
 8008674:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	689b      	ldr	r3, [r3, #8]
 800867c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008680:	2b40      	cmp	r3, #64	@ 0x40
 8008682:	f040 80d8 	bne.w	8008836 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008694:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008698:	2b00      	cmp	r3, #0
 800869a:	f000 80af 	beq.w	80087fc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80086a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80086a8:	429a      	cmp	r2, r3
 80086aa:	f080 80a7 	bcs.w	80087fc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80086b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f003 0320 	and.w	r3, r3, #32
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	f040 8087 	bne.w	80087da <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80086d8:	e853 3f00 	ldrex	r3, [r3]
 80086dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80086e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80086e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	461a      	mov	r2, r3
 80086f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80086fa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008702:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008706:	e841 2300 	strex	r3, r2, [r1]
 800870a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800870e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008712:	2b00      	cmp	r3, #0
 8008714:	d1da      	bne.n	80086cc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	3308      	adds	r3, #8
 800871c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008720:	e853 3f00 	ldrex	r3, [r3]
 8008724:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008726:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008728:	f023 0301 	bic.w	r3, r3, #1
 800872c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	3308      	adds	r3, #8
 8008736:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800873a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800873e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008740:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008742:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008746:	e841 2300 	strex	r3, r2, [r1]
 800874a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800874c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800874e:	2b00      	cmp	r3, #0
 8008750:	d1e1      	bne.n	8008716 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	3308      	adds	r3, #8
 8008758:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800875c:	e853 3f00 	ldrex	r3, [r3]
 8008760:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008762:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008764:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008768:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	3308      	adds	r3, #8
 8008772:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008776:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008778:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800877c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800877e:	e841 2300 	strex	r3, r2, [r1]
 8008782:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008784:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008786:	2b00      	cmp	r3, #0
 8008788:	d1e3      	bne.n	8008752 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2220      	movs	r2, #32
 800878e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2200      	movs	r2, #0
 8008796:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800879e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087a0:	e853 3f00 	ldrex	r3, [r3]
 80087a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80087a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087a8:	f023 0310 	bic.w	r3, r3, #16
 80087ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	461a      	mov	r2, r3
 80087b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80087ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80087bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80087c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80087c2:	e841 2300 	strex	r3, r2, [r1]
 80087c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80087c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d1e4      	bne.n	8008798 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087d4:	4618      	mov	r0, r3
 80087d6:	f7fb ff0a 	bl	80045ee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2202      	movs	r2, #2
 80087de:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087ec:	b29b      	uxth	r3, r3
 80087ee:	1ad3      	subs	r3, r2, r3
 80087f0:	b29b      	uxth	r3, r3
 80087f2:	4619      	mov	r1, r3
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f7f9 fdbf 	bl	8002378 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80087fa:	e0fc      	b.n	80089f6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008802:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008806:	429a      	cmp	r2, r3
 8008808:	f040 80f5 	bne.w	80089f6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f003 0320 	and.w	r3, r3, #32
 800881a:	2b20      	cmp	r3, #32
 800881c:	f040 80eb 	bne.w	80089f6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2202      	movs	r2, #2
 8008824:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800882c:	4619      	mov	r1, r3
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f7f9 fda2 	bl	8002378 <HAL_UARTEx_RxEventCallback>
      return;
 8008834:	e0df      	b.n	80089f6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008842:	b29b      	uxth	r3, r3
 8008844:	1ad3      	subs	r3, r2, r3
 8008846:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008850:	b29b      	uxth	r3, r3
 8008852:	2b00      	cmp	r3, #0
 8008854:	f000 80d1 	beq.w	80089fa <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008858:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800885c:	2b00      	cmp	r3, #0
 800885e:	f000 80cc 	beq.w	80089fa <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800886a:	e853 3f00 	ldrex	r3, [r3]
 800886e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008872:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008876:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	461a      	mov	r2, r3
 8008880:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008884:	647b      	str	r3, [r7, #68]	@ 0x44
 8008886:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008888:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800888a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800888c:	e841 2300 	strex	r3, r2, [r1]
 8008890:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008894:	2b00      	cmp	r3, #0
 8008896:	d1e4      	bne.n	8008862 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	3308      	adds	r3, #8
 800889e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a2:	e853 3f00 	ldrex	r3, [r3]
 80088a6:	623b      	str	r3, [r7, #32]
   return(result);
 80088a8:	6a3b      	ldr	r3, [r7, #32]
 80088aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80088ae:	f023 0301 	bic.w	r3, r3, #1
 80088b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	3308      	adds	r3, #8
 80088bc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80088c0:	633a      	str	r2, [r7, #48]	@ 0x30
 80088c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088c8:	e841 2300 	strex	r3, r2, [r1]
 80088cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80088ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d1e1      	bne.n	8008898 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2220      	movs	r2, #32
 80088d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	e853 3f00 	ldrex	r3, [r3]
 80088f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f023 0310 	bic.w	r3, r3, #16
 80088fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	461a      	mov	r2, r3
 8008906:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800890a:	61fb      	str	r3, [r7, #28]
 800890c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800890e:	69b9      	ldr	r1, [r7, #24]
 8008910:	69fa      	ldr	r2, [r7, #28]
 8008912:	e841 2300 	strex	r3, r2, [r1]
 8008916:	617b      	str	r3, [r7, #20]
   return(result);
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1e4      	bne.n	80088e8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2202      	movs	r2, #2
 8008922:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008924:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008928:	4619      	mov	r1, r3
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f7f9 fd24 	bl	8002378 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008930:	e063      	b.n	80089fa <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008936:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800893a:	2b00      	cmp	r3, #0
 800893c:	d00e      	beq.n	800895c <HAL_UART_IRQHandler+0x5d8>
 800893e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008942:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008946:	2b00      	cmp	r3, #0
 8008948:	d008      	beq.n	800895c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008952:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 ffe9 	bl	800992c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800895a:	e051      	b.n	8008a00 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800895c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008960:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008964:	2b00      	cmp	r3, #0
 8008966:	d014      	beq.n	8008992 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800896c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008970:	2b00      	cmp	r3, #0
 8008972:	d105      	bne.n	8008980 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008974:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008978:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800897c:	2b00      	cmp	r3, #0
 800897e:	d008      	beq.n	8008992 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008984:	2b00      	cmp	r3, #0
 8008986:	d03a      	beq.n	80089fe <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	4798      	blx	r3
    }
    return;
 8008990:	e035      	b.n	80089fe <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008992:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800899a:	2b00      	cmp	r3, #0
 800899c:	d009      	beq.n	80089b2 <HAL_UART_IRQHandler+0x62e>
 800899e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d003      	beq.n	80089b2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 ff93 	bl	80098d6 <UART_EndTransmit_IT>
    return;
 80089b0:	e026      	b.n	8008a00 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80089b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d009      	beq.n	80089d2 <HAL_UART_IRQHandler+0x64e>
 80089be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089c2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d003      	beq.n	80089d2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 ffc2 	bl	8009954 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089d0:	e016      	b.n	8008a00 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80089d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d010      	beq.n	8008a00 <HAL_UART_IRQHandler+0x67c>
 80089de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	da0c      	bge.n	8008a00 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 ffaa 	bl	8009940 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089ec:	e008      	b.n	8008a00 <HAL_UART_IRQHandler+0x67c>
      return;
 80089ee:	bf00      	nop
 80089f0:	e006      	b.n	8008a00 <HAL_UART_IRQHandler+0x67c>
    return;
 80089f2:	bf00      	nop
 80089f4:	e004      	b.n	8008a00 <HAL_UART_IRQHandler+0x67c>
      return;
 80089f6:	bf00      	nop
 80089f8:	e002      	b.n	8008a00 <HAL_UART_IRQHandler+0x67c>
      return;
 80089fa:	bf00      	nop
 80089fc:	e000      	b.n	8008a00 <HAL_UART_IRQHandler+0x67c>
    return;
 80089fe:	bf00      	nop
  }
}
 8008a00:	37e8      	adds	r7, #232	@ 0xe8
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}
 8008a06:	bf00      	nop

08008a08 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b083      	sub	sp, #12
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008a10:	bf00      	nop
 8008a12:	370c      	adds	r7, #12
 8008a14:	46bd      	mov	sp, r7
 8008a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1a:	4770      	bx	lr

08008a1c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b083      	sub	sp, #12
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008a24:	bf00      	nop
 8008a26:	370c      	adds	r7, #12
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr

08008a30 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b083      	sub	sp, #12
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008a38:	bf00      	nop
 8008a3a:	370c      	adds	r7, #12
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b083      	sub	sp, #12
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008a4c:	bf00      	nop
 8008a4e:	370c      	adds	r7, #12
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008a60:	bf00      	nop
 8008a62:	370c      	adds	r7, #12
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a70:	b08c      	sub	sp, #48	@ 0x30
 8008a72:	af00      	add	r7, sp, #0
 8008a74:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a76:	2300      	movs	r3, #0
 8008a78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	689a      	ldr	r2, [r3, #8]
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	691b      	ldr	r3, [r3, #16]
 8008a84:	431a      	orrs	r2, r3
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	695b      	ldr	r3, [r3, #20]
 8008a8a:	431a      	orrs	r2, r3
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	69db      	ldr	r3, [r3, #28]
 8008a90:	4313      	orrs	r3, r2
 8008a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	4bab      	ldr	r3, [pc, #684]	@ (8008d48 <UART_SetConfig+0x2dc>)
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	697a      	ldr	r2, [r7, #20]
 8008aa0:	6812      	ldr	r2, [r2, #0]
 8008aa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008aa4:	430b      	orrs	r3, r1
 8008aa6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	68da      	ldr	r2, [r3, #12]
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	430a      	orrs	r2, r1
 8008abc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	699b      	ldr	r3, [r3, #24]
 8008ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ac4:	697b      	ldr	r3, [r7, #20]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4aa0      	ldr	r2, [pc, #640]	@ (8008d4c <UART_SetConfig+0x2e0>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d004      	beq.n	8008ad8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	6a1b      	ldr	r3, [r3, #32]
 8008ad2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008ae2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008ae6:	697a      	ldr	r2, [r7, #20]
 8008ae8:	6812      	ldr	r2, [r2, #0]
 8008aea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008aec:	430b      	orrs	r3, r1
 8008aee:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008af6:	f023 010f 	bic.w	r1, r3, #15
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	430a      	orrs	r2, r1
 8008b04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a91      	ldr	r2, [pc, #580]	@ (8008d50 <UART_SetConfig+0x2e4>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d125      	bne.n	8008b5c <UART_SetConfig+0xf0>
 8008b10:	4b90      	ldr	r3, [pc, #576]	@ (8008d54 <UART_SetConfig+0x2e8>)
 8008b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b16:	f003 0303 	and.w	r3, r3, #3
 8008b1a:	2b03      	cmp	r3, #3
 8008b1c:	d81a      	bhi.n	8008b54 <UART_SetConfig+0xe8>
 8008b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8008b24 <UART_SetConfig+0xb8>)
 8008b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b24:	08008b35 	.word	0x08008b35
 8008b28:	08008b45 	.word	0x08008b45
 8008b2c:	08008b3d 	.word	0x08008b3d
 8008b30:	08008b4d 	.word	0x08008b4d
 8008b34:	2301      	movs	r3, #1
 8008b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b3a:	e0d6      	b.n	8008cea <UART_SetConfig+0x27e>
 8008b3c:	2302      	movs	r3, #2
 8008b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b42:	e0d2      	b.n	8008cea <UART_SetConfig+0x27e>
 8008b44:	2304      	movs	r3, #4
 8008b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b4a:	e0ce      	b.n	8008cea <UART_SetConfig+0x27e>
 8008b4c:	2308      	movs	r3, #8
 8008b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b52:	e0ca      	b.n	8008cea <UART_SetConfig+0x27e>
 8008b54:	2310      	movs	r3, #16
 8008b56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b5a:	e0c6      	b.n	8008cea <UART_SetConfig+0x27e>
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	4a7d      	ldr	r2, [pc, #500]	@ (8008d58 <UART_SetConfig+0x2ec>)
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d138      	bne.n	8008bd8 <UART_SetConfig+0x16c>
 8008b66:	4b7b      	ldr	r3, [pc, #492]	@ (8008d54 <UART_SetConfig+0x2e8>)
 8008b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b6c:	f003 030c 	and.w	r3, r3, #12
 8008b70:	2b0c      	cmp	r3, #12
 8008b72:	d82d      	bhi.n	8008bd0 <UART_SetConfig+0x164>
 8008b74:	a201      	add	r2, pc, #4	@ (adr r2, 8008b7c <UART_SetConfig+0x110>)
 8008b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b7a:	bf00      	nop
 8008b7c:	08008bb1 	.word	0x08008bb1
 8008b80:	08008bd1 	.word	0x08008bd1
 8008b84:	08008bd1 	.word	0x08008bd1
 8008b88:	08008bd1 	.word	0x08008bd1
 8008b8c:	08008bc1 	.word	0x08008bc1
 8008b90:	08008bd1 	.word	0x08008bd1
 8008b94:	08008bd1 	.word	0x08008bd1
 8008b98:	08008bd1 	.word	0x08008bd1
 8008b9c:	08008bb9 	.word	0x08008bb9
 8008ba0:	08008bd1 	.word	0x08008bd1
 8008ba4:	08008bd1 	.word	0x08008bd1
 8008ba8:	08008bd1 	.word	0x08008bd1
 8008bac:	08008bc9 	.word	0x08008bc9
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bb6:	e098      	b.n	8008cea <UART_SetConfig+0x27e>
 8008bb8:	2302      	movs	r3, #2
 8008bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bbe:	e094      	b.n	8008cea <UART_SetConfig+0x27e>
 8008bc0:	2304      	movs	r3, #4
 8008bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bc6:	e090      	b.n	8008cea <UART_SetConfig+0x27e>
 8008bc8:	2308      	movs	r3, #8
 8008bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bce:	e08c      	b.n	8008cea <UART_SetConfig+0x27e>
 8008bd0:	2310      	movs	r3, #16
 8008bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bd6:	e088      	b.n	8008cea <UART_SetConfig+0x27e>
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	4a5f      	ldr	r2, [pc, #380]	@ (8008d5c <UART_SetConfig+0x2f0>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d125      	bne.n	8008c2e <UART_SetConfig+0x1c2>
 8008be2:	4b5c      	ldr	r3, [pc, #368]	@ (8008d54 <UART_SetConfig+0x2e8>)
 8008be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008be8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008bec:	2b30      	cmp	r3, #48	@ 0x30
 8008bee:	d016      	beq.n	8008c1e <UART_SetConfig+0x1b2>
 8008bf0:	2b30      	cmp	r3, #48	@ 0x30
 8008bf2:	d818      	bhi.n	8008c26 <UART_SetConfig+0x1ba>
 8008bf4:	2b20      	cmp	r3, #32
 8008bf6:	d00a      	beq.n	8008c0e <UART_SetConfig+0x1a2>
 8008bf8:	2b20      	cmp	r3, #32
 8008bfa:	d814      	bhi.n	8008c26 <UART_SetConfig+0x1ba>
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d002      	beq.n	8008c06 <UART_SetConfig+0x19a>
 8008c00:	2b10      	cmp	r3, #16
 8008c02:	d008      	beq.n	8008c16 <UART_SetConfig+0x1aa>
 8008c04:	e00f      	b.n	8008c26 <UART_SetConfig+0x1ba>
 8008c06:	2300      	movs	r3, #0
 8008c08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c0c:	e06d      	b.n	8008cea <UART_SetConfig+0x27e>
 8008c0e:	2302      	movs	r3, #2
 8008c10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c14:	e069      	b.n	8008cea <UART_SetConfig+0x27e>
 8008c16:	2304      	movs	r3, #4
 8008c18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c1c:	e065      	b.n	8008cea <UART_SetConfig+0x27e>
 8008c1e:	2308      	movs	r3, #8
 8008c20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c24:	e061      	b.n	8008cea <UART_SetConfig+0x27e>
 8008c26:	2310      	movs	r3, #16
 8008c28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c2c:	e05d      	b.n	8008cea <UART_SetConfig+0x27e>
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	4a4b      	ldr	r2, [pc, #300]	@ (8008d60 <UART_SetConfig+0x2f4>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d125      	bne.n	8008c84 <UART_SetConfig+0x218>
 8008c38:	4b46      	ldr	r3, [pc, #280]	@ (8008d54 <UART_SetConfig+0x2e8>)
 8008c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c3e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008c42:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c44:	d016      	beq.n	8008c74 <UART_SetConfig+0x208>
 8008c46:	2bc0      	cmp	r3, #192	@ 0xc0
 8008c48:	d818      	bhi.n	8008c7c <UART_SetConfig+0x210>
 8008c4a:	2b80      	cmp	r3, #128	@ 0x80
 8008c4c:	d00a      	beq.n	8008c64 <UART_SetConfig+0x1f8>
 8008c4e:	2b80      	cmp	r3, #128	@ 0x80
 8008c50:	d814      	bhi.n	8008c7c <UART_SetConfig+0x210>
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d002      	beq.n	8008c5c <UART_SetConfig+0x1f0>
 8008c56:	2b40      	cmp	r3, #64	@ 0x40
 8008c58:	d008      	beq.n	8008c6c <UART_SetConfig+0x200>
 8008c5a:	e00f      	b.n	8008c7c <UART_SetConfig+0x210>
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c62:	e042      	b.n	8008cea <UART_SetConfig+0x27e>
 8008c64:	2302      	movs	r3, #2
 8008c66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c6a:	e03e      	b.n	8008cea <UART_SetConfig+0x27e>
 8008c6c:	2304      	movs	r3, #4
 8008c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c72:	e03a      	b.n	8008cea <UART_SetConfig+0x27e>
 8008c74:	2308      	movs	r3, #8
 8008c76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c7a:	e036      	b.n	8008cea <UART_SetConfig+0x27e>
 8008c7c:	2310      	movs	r3, #16
 8008c7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c82:	e032      	b.n	8008cea <UART_SetConfig+0x27e>
 8008c84:	697b      	ldr	r3, [r7, #20]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a30      	ldr	r2, [pc, #192]	@ (8008d4c <UART_SetConfig+0x2e0>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d12a      	bne.n	8008ce4 <UART_SetConfig+0x278>
 8008c8e:	4b31      	ldr	r3, [pc, #196]	@ (8008d54 <UART_SetConfig+0x2e8>)
 8008c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c94:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008c98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008c9c:	d01a      	beq.n	8008cd4 <UART_SetConfig+0x268>
 8008c9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008ca2:	d81b      	bhi.n	8008cdc <UART_SetConfig+0x270>
 8008ca4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ca8:	d00c      	beq.n	8008cc4 <UART_SetConfig+0x258>
 8008caa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008cae:	d815      	bhi.n	8008cdc <UART_SetConfig+0x270>
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d003      	beq.n	8008cbc <UART_SetConfig+0x250>
 8008cb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cb8:	d008      	beq.n	8008ccc <UART_SetConfig+0x260>
 8008cba:	e00f      	b.n	8008cdc <UART_SetConfig+0x270>
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cc2:	e012      	b.n	8008cea <UART_SetConfig+0x27e>
 8008cc4:	2302      	movs	r3, #2
 8008cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cca:	e00e      	b.n	8008cea <UART_SetConfig+0x27e>
 8008ccc:	2304      	movs	r3, #4
 8008cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cd2:	e00a      	b.n	8008cea <UART_SetConfig+0x27e>
 8008cd4:	2308      	movs	r3, #8
 8008cd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cda:	e006      	b.n	8008cea <UART_SetConfig+0x27e>
 8008cdc:	2310      	movs	r3, #16
 8008cde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ce2:	e002      	b.n	8008cea <UART_SetConfig+0x27e>
 8008ce4:	2310      	movs	r3, #16
 8008ce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a17      	ldr	r2, [pc, #92]	@ (8008d4c <UART_SetConfig+0x2e0>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	f040 80a8 	bne.w	8008e46 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008cf6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008cfa:	2b08      	cmp	r3, #8
 8008cfc:	d834      	bhi.n	8008d68 <UART_SetConfig+0x2fc>
 8008cfe:	a201      	add	r2, pc, #4	@ (adr r2, 8008d04 <UART_SetConfig+0x298>)
 8008d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d04:	08008d29 	.word	0x08008d29
 8008d08:	08008d69 	.word	0x08008d69
 8008d0c:	08008d31 	.word	0x08008d31
 8008d10:	08008d69 	.word	0x08008d69
 8008d14:	08008d37 	.word	0x08008d37
 8008d18:	08008d69 	.word	0x08008d69
 8008d1c:	08008d69 	.word	0x08008d69
 8008d20:	08008d69 	.word	0x08008d69
 8008d24:	08008d3f 	.word	0x08008d3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d28:	f7fe ff4e 	bl	8007bc8 <HAL_RCC_GetPCLK1Freq>
 8008d2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d2e:	e021      	b.n	8008d74 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d30:	4b0c      	ldr	r3, [pc, #48]	@ (8008d64 <UART_SetConfig+0x2f8>)
 8008d32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d34:	e01e      	b.n	8008d74 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d36:	f7fe fed9 	bl	8007aec <HAL_RCC_GetSysClockFreq>
 8008d3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d3c:	e01a      	b.n	8008d74 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d44:	e016      	b.n	8008d74 <UART_SetConfig+0x308>
 8008d46:	bf00      	nop
 8008d48:	cfff69f3 	.word	0xcfff69f3
 8008d4c:	40008000 	.word	0x40008000
 8008d50:	40013800 	.word	0x40013800
 8008d54:	40021000 	.word	0x40021000
 8008d58:	40004400 	.word	0x40004400
 8008d5c:	40004800 	.word	0x40004800
 8008d60:	40004c00 	.word	0x40004c00
 8008d64:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008d72:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	f000 812a 	beq.w	8008fd0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d80:	4a9e      	ldr	r2, [pc, #632]	@ (8008ffc <UART_SetConfig+0x590>)
 8008d82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d86:	461a      	mov	r2, r3
 8008d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d8a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d8e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	685a      	ldr	r2, [r3, #4]
 8008d94:	4613      	mov	r3, r2
 8008d96:	005b      	lsls	r3, r3, #1
 8008d98:	4413      	add	r3, r2
 8008d9a:	69ba      	ldr	r2, [r7, #24]
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	d305      	bcc.n	8008dac <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008da6:	69ba      	ldr	r2, [r7, #24]
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d903      	bls.n	8008db4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008dac:	2301      	movs	r3, #1
 8008dae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008db2:	e10d      	b.n	8008fd0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db6:	2200      	movs	r2, #0
 8008db8:	60bb      	str	r3, [r7, #8]
 8008dba:	60fa      	str	r2, [r7, #12]
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dc0:	4a8e      	ldr	r2, [pc, #568]	@ (8008ffc <UART_SetConfig+0x590>)
 8008dc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008dc6:	b29b      	uxth	r3, r3
 8008dc8:	2200      	movs	r2, #0
 8008dca:	603b      	str	r3, [r7, #0]
 8008dcc:	607a      	str	r2, [r7, #4]
 8008dce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dd2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008dd6:	f7f7 fa7b 	bl	80002d0 <__aeabi_uldivmod>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	460b      	mov	r3, r1
 8008dde:	4610      	mov	r0, r2
 8008de0:	4619      	mov	r1, r3
 8008de2:	f04f 0200 	mov.w	r2, #0
 8008de6:	f04f 0300 	mov.w	r3, #0
 8008dea:	020b      	lsls	r3, r1, #8
 8008dec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008df0:	0202      	lsls	r2, r0, #8
 8008df2:	6979      	ldr	r1, [r7, #20]
 8008df4:	6849      	ldr	r1, [r1, #4]
 8008df6:	0849      	lsrs	r1, r1, #1
 8008df8:	2000      	movs	r0, #0
 8008dfa:	460c      	mov	r4, r1
 8008dfc:	4605      	mov	r5, r0
 8008dfe:	eb12 0804 	adds.w	r8, r2, r4
 8008e02:	eb43 0905 	adc.w	r9, r3, r5
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	469a      	mov	sl, r3
 8008e0e:	4693      	mov	fp, r2
 8008e10:	4652      	mov	r2, sl
 8008e12:	465b      	mov	r3, fp
 8008e14:	4640      	mov	r0, r8
 8008e16:	4649      	mov	r1, r9
 8008e18:	f7f7 fa5a 	bl	80002d0 <__aeabi_uldivmod>
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	460b      	mov	r3, r1
 8008e20:	4613      	mov	r3, r2
 8008e22:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008e24:	6a3b      	ldr	r3, [r7, #32]
 8008e26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e2a:	d308      	bcc.n	8008e3e <UART_SetConfig+0x3d2>
 8008e2c:	6a3b      	ldr	r3, [r7, #32]
 8008e2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e32:	d204      	bcs.n	8008e3e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	6a3a      	ldr	r2, [r7, #32]
 8008e3a:	60da      	str	r2, [r3, #12]
 8008e3c:	e0c8      	b.n	8008fd0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008e44:	e0c4      	b.n	8008fd0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	69db      	ldr	r3, [r3, #28]
 8008e4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e4e:	d167      	bne.n	8008f20 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8008e50:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e54:	2b08      	cmp	r3, #8
 8008e56:	d828      	bhi.n	8008eaa <UART_SetConfig+0x43e>
 8008e58:	a201      	add	r2, pc, #4	@ (adr r2, 8008e60 <UART_SetConfig+0x3f4>)
 8008e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e5e:	bf00      	nop
 8008e60:	08008e85 	.word	0x08008e85
 8008e64:	08008e8d 	.word	0x08008e8d
 8008e68:	08008e95 	.word	0x08008e95
 8008e6c:	08008eab 	.word	0x08008eab
 8008e70:	08008e9b 	.word	0x08008e9b
 8008e74:	08008eab 	.word	0x08008eab
 8008e78:	08008eab 	.word	0x08008eab
 8008e7c:	08008eab 	.word	0x08008eab
 8008e80:	08008ea3 	.word	0x08008ea3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e84:	f7fe fea0 	bl	8007bc8 <HAL_RCC_GetPCLK1Freq>
 8008e88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e8a:	e014      	b.n	8008eb6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e8c:	f7fe feb2 	bl	8007bf4 <HAL_RCC_GetPCLK2Freq>
 8008e90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e92:	e010      	b.n	8008eb6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e94:	4b5a      	ldr	r3, [pc, #360]	@ (8009000 <UART_SetConfig+0x594>)
 8008e96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008e98:	e00d      	b.n	8008eb6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e9a:	f7fe fe27 	bl	8007aec <HAL_RCC_GetSysClockFreq>
 8008e9e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008ea0:	e009      	b.n	8008eb6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ea2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ea6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008ea8:	e005      	b.n	8008eb6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008eb4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	f000 8089 	beq.w	8008fd0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ec2:	4a4e      	ldr	r2, [pc, #312]	@ (8008ffc <UART_SetConfig+0x590>)
 8008ec4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ec8:	461a      	mov	r2, r3
 8008eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ecc:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ed0:	005a      	lsls	r2, r3, #1
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	085b      	lsrs	r3, r3, #1
 8008ed8:	441a      	add	r2, r3
 8008eda:	697b      	ldr	r3, [r7, #20]
 8008edc:	685b      	ldr	r3, [r3, #4]
 8008ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ee2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ee4:	6a3b      	ldr	r3, [r7, #32]
 8008ee6:	2b0f      	cmp	r3, #15
 8008ee8:	d916      	bls.n	8008f18 <UART_SetConfig+0x4ac>
 8008eea:	6a3b      	ldr	r3, [r7, #32]
 8008eec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ef0:	d212      	bcs.n	8008f18 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008ef2:	6a3b      	ldr	r3, [r7, #32]
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	f023 030f 	bic.w	r3, r3, #15
 8008efa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008efc:	6a3b      	ldr	r3, [r7, #32]
 8008efe:	085b      	lsrs	r3, r3, #1
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	f003 0307 	and.w	r3, r3, #7
 8008f06:	b29a      	uxth	r2, r3
 8008f08:	8bfb      	ldrh	r3, [r7, #30]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008f0e:	697b      	ldr	r3, [r7, #20]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	8bfa      	ldrh	r2, [r7, #30]
 8008f14:	60da      	str	r2, [r3, #12]
 8008f16:	e05b      	b.n	8008fd0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008f18:	2301      	movs	r3, #1
 8008f1a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008f1e:	e057      	b.n	8008fd0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008f20:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008f24:	2b08      	cmp	r3, #8
 8008f26:	d828      	bhi.n	8008f7a <UART_SetConfig+0x50e>
 8008f28:	a201      	add	r2, pc, #4	@ (adr r2, 8008f30 <UART_SetConfig+0x4c4>)
 8008f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f2e:	bf00      	nop
 8008f30:	08008f55 	.word	0x08008f55
 8008f34:	08008f5d 	.word	0x08008f5d
 8008f38:	08008f65 	.word	0x08008f65
 8008f3c:	08008f7b 	.word	0x08008f7b
 8008f40:	08008f6b 	.word	0x08008f6b
 8008f44:	08008f7b 	.word	0x08008f7b
 8008f48:	08008f7b 	.word	0x08008f7b
 8008f4c:	08008f7b 	.word	0x08008f7b
 8008f50:	08008f73 	.word	0x08008f73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f54:	f7fe fe38 	bl	8007bc8 <HAL_RCC_GetPCLK1Freq>
 8008f58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f5a:	e014      	b.n	8008f86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f5c:	f7fe fe4a 	bl	8007bf4 <HAL_RCC_GetPCLK2Freq>
 8008f60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f62:	e010      	b.n	8008f86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f64:	4b26      	ldr	r3, [pc, #152]	@ (8009000 <UART_SetConfig+0x594>)
 8008f66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f68:	e00d      	b.n	8008f86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f6a:	f7fe fdbf 	bl	8007aec <HAL_RCC_GetSysClockFreq>
 8008f6e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f70:	e009      	b.n	8008f86 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f76:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f78:	e005      	b.n	8008f86 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008f84:	bf00      	nop
    }

    if (pclk != 0U)
 8008f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d021      	beq.n	8008fd0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f90:	4a1a      	ldr	r2, [pc, #104]	@ (8008ffc <UART_SetConfig+0x590>)
 8008f92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f96:	461a      	mov	r2, r3
 8008f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9a:	fbb3 f2f2 	udiv	r2, r3, r2
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	685b      	ldr	r3, [r3, #4]
 8008fa2:	085b      	lsrs	r3, r3, #1
 8008fa4:	441a      	add	r2, r3
 8008fa6:	697b      	ldr	r3, [r7, #20]
 8008fa8:	685b      	ldr	r3, [r3, #4]
 8008faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008fb0:	6a3b      	ldr	r3, [r7, #32]
 8008fb2:	2b0f      	cmp	r3, #15
 8008fb4:	d909      	bls.n	8008fca <UART_SetConfig+0x55e>
 8008fb6:	6a3b      	ldr	r3, [r7, #32]
 8008fb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fbc:	d205      	bcs.n	8008fca <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008fbe:	6a3b      	ldr	r3, [r7, #32]
 8008fc0:	b29a      	uxth	r2, r3
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	60da      	str	r2, [r3, #12]
 8008fc8:	e002      	b.n	8008fd0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	2201      	movs	r2, #1
 8008fdc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	2200      	movs	r2, #0
 8008fea:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008fec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3730      	adds	r7, #48	@ 0x30
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ffa:	bf00      	nop
 8008ffc:	0800e7a0 	.word	0x0800e7a0
 8009000:	00f42400 	.word	0x00f42400

08009004 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009004:	b480      	push	{r7}
 8009006:	b083      	sub	sp, #12
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009010:	f003 0308 	and.w	r3, r3, #8
 8009014:	2b00      	cmp	r3, #0
 8009016:	d00a      	beq.n	800902e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	430a      	orrs	r2, r1
 800902c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009032:	f003 0301 	and.w	r3, r3, #1
 8009036:	2b00      	cmp	r3, #0
 8009038:	d00a      	beq.n	8009050 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	430a      	orrs	r2, r1
 800904e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009054:	f003 0302 	and.w	r3, r3, #2
 8009058:	2b00      	cmp	r3, #0
 800905a:	d00a      	beq.n	8009072 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	685b      	ldr	r3, [r3, #4]
 8009062:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	430a      	orrs	r2, r1
 8009070:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009076:	f003 0304 	and.w	r3, r3, #4
 800907a:	2b00      	cmp	r3, #0
 800907c:	d00a      	beq.n	8009094 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	430a      	orrs	r2, r1
 8009092:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009098:	f003 0310 	and.w	r3, r3, #16
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00a      	beq.n	80090b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	689b      	ldr	r3, [r3, #8]
 80090a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	430a      	orrs	r2, r1
 80090b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090ba:	f003 0320 	and.w	r3, r3, #32
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d00a      	beq.n	80090d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	689b      	ldr	r3, [r3, #8]
 80090c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	430a      	orrs	r2, r1
 80090d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d01a      	beq.n	800911a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	430a      	orrs	r2, r1
 80090f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009102:	d10a      	bne.n	800911a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	430a      	orrs	r2, r1
 8009118:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800911e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009122:	2b00      	cmp	r3, #0
 8009124:	d00a      	beq.n	800913c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	685b      	ldr	r3, [r3, #4]
 800912c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	430a      	orrs	r2, r1
 800913a:	605a      	str	r2, [r3, #4]
  }
}
 800913c:	bf00      	nop
 800913e:	370c      	adds	r7, #12
 8009140:	46bd      	mov	sp, r7
 8009142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009146:	4770      	bx	lr

08009148 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b098      	sub	sp, #96	@ 0x60
 800914c:	af02      	add	r7, sp, #8
 800914e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2200      	movs	r2, #0
 8009154:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009158:	f7f9 fb02 	bl	8002760 <HAL_GetTick>
 800915c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f003 0308 	and.w	r3, r3, #8
 8009168:	2b08      	cmp	r3, #8
 800916a:	d12f      	bne.n	80091cc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800916c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009170:	9300      	str	r3, [sp, #0]
 8009172:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009174:	2200      	movs	r2, #0
 8009176:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	f000 f88e 	bl	800929c <UART_WaitOnFlagUntilTimeout>
 8009180:	4603      	mov	r3, r0
 8009182:	2b00      	cmp	r3, #0
 8009184:	d022      	beq.n	80091cc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800918c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800918e:	e853 3f00 	ldrex	r3, [r3]
 8009192:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009194:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009196:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800919a:	653b      	str	r3, [r7, #80]	@ 0x50
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	461a      	mov	r2, r3
 80091a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80091a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80091aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091ac:	e841 2300 	strex	r3, r2, [r1]
 80091b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d1e6      	bne.n	8009186 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2220      	movs	r2, #32
 80091bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2200      	movs	r2, #0
 80091c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80091c8:	2303      	movs	r3, #3
 80091ca:	e063      	b.n	8009294 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f003 0304 	and.w	r3, r3, #4
 80091d6:	2b04      	cmp	r3, #4
 80091d8:	d149      	bne.n	800926e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80091da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80091de:	9300      	str	r3, [sp, #0]
 80091e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091e2:	2200      	movs	r2, #0
 80091e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80091e8:	6878      	ldr	r0, [r7, #4]
 80091ea:	f000 f857 	bl	800929c <UART_WaitOnFlagUntilTimeout>
 80091ee:	4603      	mov	r3, r0
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d03c      	beq.n	800926e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fc:	e853 3f00 	ldrex	r3, [r3]
 8009200:	623b      	str	r3, [r7, #32]
   return(result);
 8009202:	6a3b      	ldr	r3, [r7, #32]
 8009204:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009208:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	461a      	mov	r2, r3
 8009210:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009212:	633b      	str	r3, [r7, #48]	@ 0x30
 8009214:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009216:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009218:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800921a:	e841 2300 	strex	r3, r2, [r1]
 800921e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009222:	2b00      	cmp	r3, #0
 8009224:	d1e6      	bne.n	80091f4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	3308      	adds	r3, #8
 800922c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800922e:	693b      	ldr	r3, [r7, #16]
 8009230:	e853 3f00 	ldrex	r3, [r3]
 8009234:	60fb      	str	r3, [r7, #12]
   return(result);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	f023 0301 	bic.w	r3, r3, #1
 800923c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	3308      	adds	r3, #8
 8009244:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009246:	61fa      	str	r2, [r7, #28]
 8009248:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800924a:	69b9      	ldr	r1, [r7, #24]
 800924c:	69fa      	ldr	r2, [r7, #28]
 800924e:	e841 2300 	strex	r3, r2, [r1]
 8009252:	617b      	str	r3, [r7, #20]
   return(result);
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d1e5      	bne.n	8009226 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2220      	movs	r2, #32
 800925e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800926a:	2303      	movs	r3, #3
 800926c:	e012      	b.n	8009294 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2220      	movs	r2, #32
 8009272:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2220      	movs	r2, #32
 800927a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2200      	movs	r2, #0
 8009282:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2200      	movs	r2, #0
 8009288:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009292:	2300      	movs	r3, #0
}
 8009294:	4618      	mov	r0, r3
 8009296:	3758      	adds	r7, #88	@ 0x58
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b084      	sub	sp, #16
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	60b9      	str	r1, [r7, #8]
 80092a6:	603b      	str	r3, [r7, #0]
 80092a8:	4613      	mov	r3, r2
 80092aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092ac:	e04f      	b.n	800934e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092ae:	69bb      	ldr	r3, [r7, #24]
 80092b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092b4:	d04b      	beq.n	800934e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80092b6:	f7f9 fa53 	bl	8002760 <HAL_GetTick>
 80092ba:	4602      	mov	r2, r0
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	1ad3      	subs	r3, r2, r3
 80092c0:	69ba      	ldr	r2, [r7, #24]
 80092c2:	429a      	cmp	r2, r3
 80092c4:	d302      	bcc.n	80092cc <UART_WaitOnFlagUntilTimeout+0x30>
 80092c6:	69bb      	ldr	r3, [r7, #24]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d101      	bne.n	80092d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80092cc:	2303      	movs	r3, #3
 80092ce:	e04e      	b.n	800936e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f003 0304 	and.w	r3, r3, #4
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d037      	beq.n	800934e <UART_WaitOnFlagUntilTimeout+0xb2>
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	2b80      	cmp	r3, #128	@ 0x80
 80092e2:	d034      	beq.n	800934e <UART_WaitOnFlagUntilTimeout+0xb2>
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	2b40      	cmp	r3, #64	@ 0x40
 80092e8:	d031      	beq.n	800934e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	69db      	ldr	r3, [r3, #28]
 80092f0:	f003 0308 	and.w	r3, r3, #8
 80092f4:	2b08      	cmp	r3, #8
 80092f6:	d110      	bne.n	800931a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	2208      	movs	r2, #8
 80092fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009300:	68f8      	ldr	r0, [r7, #12]
 8009302:	f000 f920 	bl	8009546 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	2208      	movs	r2, #8
 800930a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2200      	movs	r2, #0
 8009312:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009316:	2301      	movs	r3, #1
 8009318:	e029      	b.n	800936e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	69db      	ldr	r3, [r3, #28]
 8009320:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009324:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009328:	d111      	bne.n	800934e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009332:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009334:	68f8      	ldr	r0, [r7, #12]
 8009336:	f000 f906 	bl	8009546 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	2220      	movs	r2, #32
 800933e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	2200      	movs	r2, #0
 8009346:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800934a:	2303      	movs	r3, #3
 800934c:	e00f      	b.n	800936e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	69da      	ldr	r2, [r3, #28]
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	4013      	ands	r3, r2
 8009358:	68ba      	ldr	r2, [r7, #8]
 800935a:	429a      	cmp	r2, r3
 800935c:	bf0c      	ite	eq
 800935e:	2301      	moveq	r3, #1
 8009360:	2300      	movne	r3, #0
 8009362:	b2db      	uxtb	r3, r3
 8009364:	461a      	mov	r2, r3
 8009366:	79fb      	ldrb	r3, [r7, #7]
 8009368:	429a      	cmp	r2, r3
 800936a:	d0a0      	beq.n	80092ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800936c:	2300      	movs	r3, #0
}
 800936e:	4618      	mov	r0, r3
 8009370:	3710      	adds	r7, #16
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}
	...

08009378 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b096      	sub	sp, #88	@ 0x58
 800937c:	af00      	add	r7, sp, #0
 800937e:	60f8      	str	r0, [r7, #12]
 8009380:	60b9      	str	r1, [r7, #8]
 8009382:	4613      	mov	r3, r2
 8009384:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	68ba      	ldr	r2, [r7, #8]
 800938a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	88fa      	ldrh	r2, [r7, #6]
 8009390:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	2200      	movs	r2, #0
 8009398:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	2222      	movs	r2, #34	@ 0x22
 80093a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d02d      	beq.n	800940a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093b4:	4a40      	ldr	r2, [pc, #256]	@ (80094b8 <UART_Start_Receive_DMA+0x140>)
 80093b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093be:	4a3f      	ldr	r2, [pc, #252]	@ (80094bc <UART_Start_Receive_DMA+0x144>)
 80093c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093c8:	4a3d      	ldr	r2, [pc, #244]	@ (80094c0 <UART_Start_Receive_DMA+0x148>)
 80093ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80093d2:	2200      	movs	r2, #0
 80093d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	3324      	adds	r3, #36	@ 0x24
 80093e2:	4619      	mov	r1, r3
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093e8:	461a      	mov	r2, r3
 80093ea:	88fb      	ldrh	r3, [r7, #6]
 80093ec:	f7fb f884 	bl	80044f8 <HAL_DMA_Start_IT>
 80093f0:	4603      	mov	r3, r0
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d009      	beq.n	800940a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2210      	movs	r2, #16
 80093fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2220      	movs	r2, #32
 8009402:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009406:	2301      	movs	r3, #1
 8009408:	e051      	b.n	80094ae <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	691b      	ldr	r3, [r3, #16]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d018      	beq.n	8009444 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800941a:	e853 3f00 	ldrex	r3, [r3]
 800941e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009422:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009426:	657b      	str	r3, [r7, #84]	@ 0x54
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	461a      	mov	r2, r3
 800942e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009430:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009432:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009434:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009436:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009438:	e841 2300 	strex	r3, r2, [r1]
 800943c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800943e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009440:	2b00      	cmp	r3, #0
 8009442:	d1e6      	bne.n	8009412 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	3308      	adds	r3, #8
 800944a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800944e:	e853 3f00 	ldrex	r3, [r3]
 8009452:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009456:	f043 0301 	orr.w	r3, r3, #1
 800945a:	653b      	str	r3, [r7, #80]	@ 0x50
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	3308      	adds	r3, #8
 8009462:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009464:	637a      	str	r2, [r7, #52]	@ 0x34
 8009466:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009468:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800946a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800946c:	e841 2300 	strex	r3, r2, [r1]
 8009470:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009474:	2b00      	cmp	r3, #0
 8009476:	d1e5      	bne.n	8009444 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	3308      	adds	r3, #8
 800947e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009480:	697b      	ldr	r3, [r7, #20]
 8009482:	e853 3f00 	ldrex	r3, [r3]
 8009486:	613b      	str	r3, [r7, #16]
   return(result);
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800948e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	3308      	adds	r3, #8
 8009496:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009498:	623a      	str	r2, [r7, #32]
 800949a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800949c:	69f9      	ldr	r1, [r7, #28]
 800949e:	6a3a      	ldr	r2, [r7, #32]
 80094a0:	e841 2300 	strex	r3, r2, [r1]
 80094a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80094a6:	69bb      	ldr	r3, [r7, #24]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d1e5      	bne.n	8009478 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80094ac:	2300      	movs	r3, #0
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3758      	adds	r7, #88	@ 0x58
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}
 80094b6:	bf00      	nop
 80094b8:	080096c9 	.word	0x080096c9
 80094bc:	080097f5 	.word	0x080097f5
 80094c0:	08009833 	.word	0x08009833

080094c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80094c4:	b480      	push	{r7}
 80094c6:	b08f      	sub	sp, #60	@ 0x3c
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d2:	6a3b      	ldr	r3, [r7, #32]
 80094d4:	e853 3f00 	ldrex	r3, [r3]
 80094d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80094da:	69fb      	ldr	r3, [r7, #28]
 80094dc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80094e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	461a      	mov	r2, r3
 80094e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094ec:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80094f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094f2:	e841 2300 	strex	r3, r2, [r1]
 80094f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80094f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d1e6      	bne.n	80094cc <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	3308      	adds	r3, #8
 8009504:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	e853 3f00 	ldrex	r3, [r3]
 800950c:	60bb      	str	r3, [r7, #8]
   return(result);
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009514:	633b      	str	r3, [r7, #48]	@ 0x30
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	3308      	adds	r3, #8
 800951c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800951e:	61ba      	str	r2, [r7, #24]
 8009520:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009522:	6979      	ldr	r1, [r7, #20]
 8009524:	69ba      	ldr	r2, [r7, #24]
 8009526:	e841 2300 	strex	r3, r2, [r1]
 800952a:	613b      	str	r3, [r7, #16]
   return(result);
 800952c:	693b      	ldr	r3, [r7, #16]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d1e5      	bne.n	80094fe <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2220      	movs	r2, #32
 8009536:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800953a:	bf00      	nop
 800953c:	373c      	adds	r7, #60	@ 0x3c
 800953e:	46bd      	mov	sp, r7
 8009540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009544:	4770      	bx	lr

08009546 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009546:	b480      	push	{r7}
 8009548:	b095      	sub	sp, #84	@ 0x54
 800954a:	af00      	add	r7, sp, #0
 800954c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009556:	e853 3f00 	ldrex	r3, [r3]
 800955a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800955c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009562:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	461a      	mov	r2, r3
 800956a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800956c:	643b      	str	r3, [r7, #64]	@ 0x40
 800956e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009570:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009572:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009574:	e841 2300 	strex	r3, r2, [r1]
 8009578:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800957a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800957c:	2b00      	cmp	r3, #0
 800957e:	d1e6      	bne.n	800954e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	3308      	adds	r3, #8
 8009586:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009588:	6a3b      	ldr	r3, [r7, #32]
 800958a:	e853 3f00 	ldrex	r3, [r3]
 800958e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009590:	69fb      	ldr	r3, [r7, #28]
 8009592:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009596:	f023 0301 	bic.w	r3, r3, #1
 800959a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	3308      	adds	r3, #8
 80095a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80095a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80095aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095ac:	e841 2300 	strex	r3, r2, [r1]
 80095b0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80095b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d1e3      	bne.n	8009580 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80095bc:	2b01      	cmp	r3, #1
 80095be:	d118      	bne.n	80095f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	e853 3f00 	ldrex	r3, [r3]
 80095cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	f023 0310 	bic.w	r3, r3, #16
 80095d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	461a      	mov	r2, r3
 80095dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80095de:	61bb      	str	r3, [r7, #24]
 80095e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e2:	6979      	ldr	r1, [r7, #20]
 80095e4:	69ba      	ldr	r2, [r7, #24]
 80095e6:	e841 2300 	strex	r3, r2, [r1]
 80095ea:	613b      	str	r3, [r7, #16]
   return(result);
 80095ec:	693b      	ldr	r3, [r7, #16]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d1e6      	bne.n	80095c0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2220      	movs	r2, #32
 80095f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2200      	movs	r2, #0
 80095fe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2200      	movs	r2, #0
 8009604:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009606:	bf00      	nop
 8009608:	3754      	adds	r7, #84	@ 0x54
 800960a:	46bd      	mov	sp, r7
 800960c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009610:	4770      	bx	lr

08009612 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009612:	b580      	push	{r7, lr}
 8009614:	b090      	sub	sp, #64	@ 0x40
 8009616:	af00      	add	r7, sp, #0
 8009618:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800961e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f003 0320 	and.w	r3, r3, #32
 800962a:	2b00      	cmp	r3, #0
 800962c:	d137      	bne.n	800969e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800962e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009630:	2200      	movs	r2, #0
 8009632:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	3308      	adds	r3, #8
 800963c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800963e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009640:	e853 3f00 	ldrex	r3, [r3]
 8009644:	623b      	str	r3, [r7, #32]
   return(result);
 8009646:	6a3b      	ldr	r3, [r7, #32]
 8009648:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800964c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800964e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3308      	adds	r3, #8
 8009654:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009656:	633a      	str	r2, [r7, #48]	@ 0x30
 8009658:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800965c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800965e:	e841 2300 	strex	r3, r2, [r1]
 8009662:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009666:	2b00      	cmp	r3, #0
 8009668:	d1e5      	bne.n	8009636 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800966a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	e853 3f00 	ldrex	r3, [r3]
 8009676:	60fb      	str	r3, [r7, #12]
   return(result);
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800967e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	461a      	mov	r2, r3
 8009686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009688:	61fb      	str	r3, [r7, #28]
 800968a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968c:	69b9      	ldr	r1, [r7, #24]
 800968e:	69fa      	ldr	r2, [r7, #28]
 8009690:	e841 2300 	strex	r3, r2, [r1]
 8009694:	617b      	str	r3, [r7, #20]
   return(result);
 8009696:	697b      	ldr	r3, [r7, #20]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d1e6      	bne.n	800966a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800969c:	e002      	b.n	80096a4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800969e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80096a0:	f7ff f9b2 	bl	8008a08 <HAL_UART_TxCpltCallback>
}
 80096a4:	bf00      	nop
 80096a6:	3740      	adds	r7, #64	@ 0x40
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b084      	sub	sp, #16
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096b8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80096ba:	68f8      	ldr	r0, [r7, #12]
 80096bc:	f7ff f9ae 	bl	8008a1c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096c0:	bf00      	nop
 80096c2:	3710      	adds	r7, #16
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b09c      	sub	sp, #112	@ 0x70
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096d4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f003 0320 	and.w	r3, r3, #32
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d171      	bne.n	80097c8 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80096e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096e6:	2200      	movs	r2, #0
 80096e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80096ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096f4:	e853 3f00 	ldrex	r3, [r3]
 80096f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80096fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009700:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009702:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	461a      	mov	r2, r3
 8009708:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800970a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800970c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800970e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009710:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009712:	e841 2300 	strex	r3, r2, [r1]
 8009716:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009718:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800971a:	2b00      	cmp	r3, #0
 800971c:	d1e6      	bne.n	80096ec <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800971e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	3308      	adds	r3, #8
 8009724:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009728:	e853 3f00 	ldrex	r3, [r3]
 800972c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800972e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009730:	f023 0301 	bic.w	r3, r3, #1
 8009734:	667b      	str	r3, [r7, #100]	@ 0x64
 8009736:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	3308      	adds	r3, #8
 800973c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800973e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009740:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009742:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009744:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009746:	e841 2300 	strex	r3, r2, [r1]
 800974a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800974c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800974e:	2b00      	cmp	r3, #0
 8009750:	d1e5      	bne.n	800971e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009752:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	3308      	adds	r3, #8
 8009758:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800975a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800975c:	e853 3f00 	ldrex	r3, [r3]
 8009760:	623b      	str	r3, [r7, #32]
   return(result);
 8009762:	6a3b      	ldr	r3, [r7, #32]
 8009764:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009768:	663b      	str	r3, [r7, #96]	@ 0x60
 800976a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	3308      	adds	r3, #8
 8009770:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009772:	633a      	str	r2, [r7, #48]	@ 0x30
 8009774:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009776:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009778:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800977a:	e841 2300 	strex	r3, r2, [r1]
 800977e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009782:	2b00      	cmp	r3, #0
 8009784:	d1e5      	bne.n	8009752 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009786:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009788:	2220      	movs	r2, #32
 800978a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800978e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009790:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009792:	2b01      	cmp	r3, #1
 8009794:	d118      	bne.n	80097c8 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009796:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	e853 3f00 	ldrex	r3, [r3]
 80097a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	f023 0310 	bic.w	r3, r3, #16
 80097aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80097ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	461a      	mov	r2, r3
 80097b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80097b4:	61fb      	str	r3, [r7, #28]
 80097b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b8:	69b9      	ldr	r1, [r7, #24]
 80097ba:	69fa      	ldr	r2, [r7, #28]
 80097bc:	e841 2300 	strex	r3, r2, [r1]
 80097c0:	617b      	str	r3, [r7, #20]
   return(result);
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d1e6      	bne.n	8009796 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097ca:	2200      	movs	r2, #0
 80097cc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80097d2:	2b01      	cmp	r3, #1
 80097d4:	d107      	bne.n	80097e6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80097dc:	4619      	mov	r1, r3
 80097de:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80097e0:	f7f8 fdca 	bl	8002378 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80097e4:	e002      	b.n	80097ec <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80097e6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80097e8:	f7ff f922 	bl	8008a30 <HAL_UART_RxCpltCallback>
}
 80097ec:	bf00      	nop
 80097ee:	3770      	adds	r7, #112	@ 0x70
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009800:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	2201      	movs	r2, #1
 8009806:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800980c:	2b01      	cmp	r3, #1
 800980e:	d109      	bne.n	8009824 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009816:	085b      	lsrs	r3, r3, #1
 8009818:	b29b      	uxth	r3, r3
 800981a:	4619      	mov	r1, r3
 800981c:	68f8      	ldr	r0, [r7, #12]
 800981e:	f7f8 fdab 	bl	8002378 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009822:	e002      	b.n	800982a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009824:	68f8      	ldr	r0, [r7, #12]
 8009826:	f7ff f90d 	bl	8008a44 <HAL_UART_RxHalfCpltCallback>
}
 800982a:	bf00      	nop
 800982c:	3710      	adds	r7, #16
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}

08009832 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009832:	b580      	push	{r7, lr}
 8009834:	b086      	sub	sp, #24
 8009836:	af00      	add	r7, sp, #0
 8009838:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800983e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009846:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800984e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009850:	697b      	ldr	r3, [r7, #20]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800985a:	2b80      	cmp	r3, #128	@ 0x80
 800985c:	d109      	bne.n	8009872 <UART_DMAError+0x40>
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	2b21      	cmp	r3, #33	@ 0x21
 8009862:	d106      	bne.n	8009872 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009864:	697b      	ldr	r3, [r7, #20]
 8009866:	2200      	movs	r2, #0
 8009868:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800986c:	6978      	ldr	r0, [r7, #20]
 800986e:	f7ff fe29 	bl	80094c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	689b      	ldr	r3, [r3, #8]
 8009878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800987c:	2b40      	cmp	r3, #64	@ 0x40
 800987e:	d109      	bne.n	8009894 <UART_DMAError+0x62>
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2b22      	cmp	r3, #34	@ 0x22
 8009884:	d106      	bne.n	8009894 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	2200      	movs	r2, #0
 800988a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800988e:	6978      	ldr	r0, [r7, #20]
 8009890:	f7ff fe59 	bl	8009546 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800989a:	f043 0210 	orr.w	r2, r3, #16
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80098a4:	6978      	ldr	r0, [r7, #20]
 80098a6:	f7ff f8d7 	bl	8008a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098aa:	bf00      	nop
 80098ac:	3718      	adds	r7, #24
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}

080098b2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098b2:	b580      	push	{r7, lr}
 80098b4:	b084      	sub	sp, #16
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2200      	movs	r2, #0
 80098c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80098c8:	68f8      	ldr	r0, [r7, #12]
 80098ca:	f7ff f8c5 	bl	8008a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098ce:	bf00      	nop
 80098d0:	3710      	adds	r7, #16
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}

080098d6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80098d6:	b580      	push	{r7, lr}
 80098d8:	b088      	sub	sp, #32
 80098da:	af00      	add	r7, sp, #0
 80098dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	e853 3f00 	ldrex	r3, [r3]
 80098ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098f2:	61fb      	str	r3, [r7, #28]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	461a      	mov	r2, r3
 80098fa:	69fb      	ldr	r3, [r7, #28]
 80098fc:	61bb      	str	r3, [r7, #24]
 80098fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009900:	6979      	ldr	r1, [r7, #20]
 8009902:	69ba      	ldr	r2, [r7, #24]
 8009904:	e841 2300 	strex	r3, r2, [r1]
 8009908:	613b      	str	r3, [r7, #16]
   return(result);
 800990a:	693b      	ldr	r3, [r7, #16]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d1e6      	bne.n	80098de <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2220      	movs	r2, #32
 8009914:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800991e:	6878      	ldr	r0, [r7, #4]
 8009920:	f7ff f872 	bl	8008a08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009924:	bf00      	nop
 8009926:	3720      	adds	r7, #32
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}

0800992c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800992c:	b480      	push	{r7}
 800992e:	b083      	sub	sp, #12
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009934:	bf00      	nop
 8009936:	370c      	adds	r7, #12
 8009938:	46bd      	mov	sp, r7
 800993a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993e:	4770      	bx	lr

08009940 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009940:	b480      	push	{r7}
 8009942:	b083      	sub	sp, #12
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009948:	bf00      	nop
 800994a:	370c      	adds	r7, #12
 800994c:	46bd      	mov	sp, r7
 800994e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009952:	4770      	bx	lr

08009954 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009954:	b480      	push	{r7}
 8009956:	b083      	sub	sp, #12
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800995c:	bf00      	nop
 800995e:	370c      	adds	r7, #12
 8009960:	46bd      	mov	sp, r7
 8009962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009966:	4770      	bx	lr

08009968 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009968:	b480      	push	{r7}
 800996a:	b085      	sub	sp, #20
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009976:	2b01      	cmp	r3, #1
 8009978:	d101      	bne.n	800997e <HAL_UARTEx_DisableFifoMode+0x16>
 800997a:	2302      	movs	r3, #2
 800997c:	e027      	b.n	80099ce <HAL_UARTEx_DisableFifoMode+0x66>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2201      	movs	r2, #1
 8009982:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2224      	movs	r2, #36	@ 0x24
 800998a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	681a      	ldr	r2, [r3, #0]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f022 0201 	bic.w	r2, r2, #1
 80099a4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80099ac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2200      	movs	r2, #0
 80099b2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	68fa      	ldr	r2, [r7, #12]
 80099ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2220      	movs	r2, #32
 80099c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2200      	movs	r2, #0
 80099c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099cc:	2300      	movs	r3, #0
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3714      	adds	r7, #20
 80099d2:	46bd      	mov	sp, r7
 80099d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d8:	4770      	bx	lr

080099da <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80099da:	b580      	push	{r7, lr}
 80099dc:	b084      	sub	sp, #16
 80099de:	af00      	add	r7, sp, #0
 80099e0:	6078      	str	r0, [r7, #4]
 80099e2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80099ea:	2b01      	cmp	r3, #1
 80099ec:	d101      	bne.n	80099f2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80099ee:	2302      	movs	r3, #2
 80099f0:	e02d      	b.n	8009a4e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	2201      	movs	r2, #1
 80099f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2224      	movs	r2, #36	@ 0x24
 80099fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f022 0201 	bic.w	r2, r2, #1
 8009a18:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	683a      	ldr	r2, [r7, #0]
 8009a2a:	430a      	orrs	r2, r1
 8009a2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a2e:	6878      	ldr	r0, [r7, #4]
 8009a30:	f000 f8a4 	bl	8009b7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	68fa      	ldr	r2, [r7, #12]
 8009a3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2220      	movs	r2, #32
 8009a40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2200      	movs	r2, #0
 8009a48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a4c:	2300      	movs	r3, #0
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3710      	adds	r7, #16
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}

08009a56 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a56:	b580      	push	{r7, lr}
 8009a58:	b084      	sub	sp, #16
 8009a5a:	af00      	add	r7, sp, #0
 8009a5c:	6078      	str	r0, [r7, #4]
 8009a5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	d101      	bne.n	8009a6e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009a6a:	2302      	movs	r3, #2
 8009a6c:	e02d      	b.n	8009aca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2201      	movs	r2, #1
 8009a72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2224      	movs	r2, #36	@ 0x24
 8009a7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681a      	ldr	r2, [r3, #0]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f022 0201 	bic.w	r2, r2, #1
 8009a94:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	683a      	ldr	r2, [r7, #0]
 8009aa6:	430a      	orrs	r2, r1
 8009aa8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f000 f866 	bl	8009b7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	68fa      	ldr	r2, [r7, #12]
 8009ab6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	2220      	movs	r2, #32
 8009abc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009ac8:	2300      	movs	r3, #0
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3710      	adds	r7, #16
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}

08009ad2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009ad2:	b580      	push	{r7, lr}
 8009ad4:	b08c      	sub	sp, #48	@ 0x30
 8009ad6:	af00      	add	r7, sp, #0
 8009ad8:	60f8      	str	r0, [r7, #12]
 8009ada:	60b9      	str	r1, [r7, #8]
 8009adc:	4613      	mov	r3, r2
 8009ade:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ae6:	2b20      	cmp	r3, #32
 8009ae8:	d142      	bne.n	8009b70 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d002      	beq.n	8009af6 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8009af0:	88fb      	ldrh	r3, [r7, #6]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d101      	bne.n	8009afa <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8009af6:	2301      	movs	r3, #1
 8009af8:	e03b      	b.n	8009b72 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2201      	movs	r2, #1
 8009afe:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2200      	movs	r2, #0
 8009b04:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009b06:	88fb      	ldrh	r3, [r7, #6]
 8009b08:	461a      	mov	r2, r3
 8009b0a:	68b9      	ldr	r1, [r7, #8]
 8009b0c:	68f8      	ldr	r0, [r7, #12]
 8009b0e:	f7ff fc33 	bl	8009378 <UART_Start_Receive_DMA>
 8009b12:	4603      	mov	r3, r0
 8009b14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009b18:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d124      	bne.n	8009b6a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b24:	2b01      	cmp	r3, #1
 8009b26:	d11d      	bne.n	8009b64 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	2210      	movs	r2, #16
 8009b2e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	e853 3f00 	ldrex	r3, [r3]
 8009b3c:	617b      	str	r3, [r7, #20]
   return(result);
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	f043 0310 	orr.w	r3, r3, #16
 8009b44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b50:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b52:	6a39      	ldr	r1, [r7, #32]
 8009b54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b56:	e841 2300 	strex	r3, r2, [r1]
 8009b5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d1e6      	bne.n	8009b30 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8009b62:	e002      	b.n	8009b6a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009b64:	2301      	movs	r3, #1
 8009b66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8009b6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009b6e:	e000      	b.n	8009b72 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009b70:	2302      	movs	r3, #2
  }
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3730      	adds	r7, #48	@ 0x30
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}
	...

08009b7c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b085      	sub	sp, #20
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d108      	bne.n	8009b9e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2201      	movs	r2, #1
 8009b90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2201      	movs	r2, #1
 8009b98:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009b9c:	e031      	b.n	8009c02 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009b9e:	2308      	movs	r3, #8
 8009ba0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009ba2:	2308      	movs	r3, #8
 8009ba4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	689b      	ldr	r3, [r3, #8]
 8009bac:	0e5b      	lsrs	r3, r3, #25
 8009bae:	b2db      	uxtb	r3, r3
 8009bb0:	f003 0307 	and.w	r3, r3, #7
 8009bb4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	689b      	ldr	r3, [r3, #8]
 8009bbc:	0f5b      	lsrs	r3, r3, #29
 8009bbe:	b2db      	uxtb	r3, r3
 8009bc0:	f003 0307 	and.w	r3, r3, #7
 8009bc4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009bc6:	7bbb      	ldrb	r3, [r7, #14]
 8009bc8:	7b3a      	ldrb	r2, [r7, #12]
 8009bca:	4911      	ldr	r1, [pc, #68]	@ (8009c10 <UARTEx_SetNbDataToProcess+0x94>)
 8009bcc:	5c8a      	ldrb	r2, [r1, r2]
 8009bce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009bd2:	7b3a      	ldrb	r2, [r7, #12]
 8009bd4:	490f      	ldr	r1, [pc, #60]	@ (8009c14 <UARTEx_SetNbDataToProcess+0x98>)
 8009bd6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009bd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8009bdc:	b29a      	uxth	r2, r3
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009be4:	7bfb      	ldrb	r3, [r7, #15]
 8009be6:	7b7a      	ldrb	r2, [r7, #13]
 8009be8:	4909      	ldr	r1, [pc, #36]	@ (8009c10 <UARTEx_SetNbDataToProcess+0x94>)
 8009bea:	5c8a      	ldrb	r2, [r1, r2]
 8009bec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009bf0:	7b7a      	ldrb	r2, [r7, #13]
 8009bf2:	4908      	ldr	r1, [pc, #32]	@ (8009c14 <UARTEx_SetNbDataToProcess+0x98>)
 8009bf4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009bf6:	fb93 f3f2 	sdiv	r3, r3, r2
 8009bfa:	b29a      	uxth	r2, r3
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009c02:	bf00      	nop
 8009c04:	3714      	adds	r7, #20
 8009c06:	46bd      	mov	sp, r7
 8009c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0c:	4770      	bx	lr
 8009c0e:	bf00      	nop
 8009c10:	0800e7b8 	.word	0x0800e7b8
 8009c14:	0800e7c0 	.word	0x0800e7c0

08009c18 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b085      	sub	sp, #20
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2200      	movs	r2, #0
 8009c24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009c28:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009c2c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	b29a      	uxth	r2, r3
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009c38:	2300      	movs	r3, #0
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3714      	adds	r7, #20
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c44:	4770      	bx	lr

08009c46 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009c46:	b480      	push	{r7}
 8009c48:	b085      	sub	sp, #20
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009c4e:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8009c52:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8009c5a:	b29a      	uxth	r2, r3
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	b29b      	uxth	r3, r3
 8009c60:	43db      	mvns	r3, r3
 8009c62:	b29b      	uxth	r3, r3
 8009c64:	4013      	ands	r3, r2
 8009c66:	b29a      	uxth	r2, r3
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009c6e:	2300      	movs	r3, #0
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3714      	adds	r7, #20
 8009c74:	46bd      	mov	sp, r7
 8009c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7a:	4770      	bx	lr

08009c7c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b085      	sub	sp, #20
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	1d3b      	adds	r3, r7, #4
 8009c86:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	2200      	movs	r2, #0
 8009c96:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3714      	adds	r7, #20
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb6:	4770      	bx	lr

08009cb8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b0a7      	sub	sp, #156	@ 0x9c
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8009cc8:	687a      	ldr	r2, [r7, #4]
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	781b      	ldrb	r3, [r3, #0]
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	4413      	add	r3, r2
 8009cd2:	881b      	ldrh	r3, [r3, #0]
 8009cd4:	b29b      	uxth	r3, r3
 8009cd6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8009cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009cde:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	78db      	ldrb	r3, [r3, #3]
 8009ce6:	2b03      	cmp	r3, #3
 8009ce8:	d81f      	bhi.n	8009d2a <USB_ActivateEndpoint+0x72>
 8009cea:	a201      	add	r2, pc, #4	@ (adr r2, 8009cf0 <USB_ActivateEndpoint+0x38>)
 8009cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cf0:	08009d01 	.word	0x08009d01
 8009cf4:	08009d1d 	.word	0x08009d1d
 8009cf8:	08009d33 	.word	0x08009d33
 8009cfc:	08009d0f 	.word	0x08009d0f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8009d00:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009d04:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009d08:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009d0c:	e012      	b.n	8009d34 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8009d0e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009d12:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8009d16:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009d1a:	e00b      	b.n	8009d34 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009d1c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009d20:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009d24:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8009d28:	e004      	b.n	8009d34 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8009d30:	e000      	b.n	8009d34 <USB_ActivateEndpoint+0x7c>
      break;
 8009d32:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8009d34:	687a      	ldr	r2, [r7, #4]
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	781b      	ldrb	r3, [r3, #0]
 8009d3a:	009b      	lsls	r3, r3, #2
 8009d3c:	441a      	add	r2, r3
 8009d3e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009d42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d52:	b29b      	uxth	r3, r3
 8009d54:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8009d56:	687a      	ldr	r2, [r7, #4]
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	4413      	add	r3, r2
 8009d60:	881b      	ldrh	r3, [r3, #0]
 8009d62:	b29b      	uxth	r3, r3
 8009d64:	b21b      	sxth	r3, r3
 8009d66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d6e:	b21a      	sxth	r2, r3
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	781b      	ldrb	r3, [r3, #0]
 8009d74:	b21b      	sxth	r3, r3
 8009d76:	4313      	orrs	r3, r2
 8009d78:	b21b      	sxth	r3, r3
 8009d7a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	009b      	lsls	r3, r3, #2
 8009d86:	441a      	add	r2, r3
 8009d88:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8009d8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d9c:	b29b      	uxth	r3, r3
 8009d9e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	7b1b      	ldrb	r3, [r3, #12]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	f040 8180 	bne.w	800a0aa <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	785b      	ldrb	r3, [r3, #1]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	f000 8084 	beq.w	8009ebc <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	61bb      	str	r3, [r7, #24]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009dbe:	b29b      	uxth	r3, r3
 8009dc0:	461a      	mov	r2, r3
 8009dc2:	69bb      	ldr	r3, [r7, #24]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	61bb      	str	r3, [r7, #24]
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	00da      	lsls	r2, r3, #3
 8009dce:	69bb      	ldr	r3, [r7, #24]
 8009dd0:	4413      	add	r3, r2
 8009dd2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009dd6:	617b      	str	r3, [r7, #20]
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	88db      	ldrh	r3, [r3, #6]
 8009ddc:	085b      	lsrs	r3, r3, #1
 8009dde:	b29b      	uxth	r3, r3
 8009de0:	005b      	lsls	r3, r3, #1
 8009de2:	b29a      	uxth	r2, r3
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009de8:	687a      	ldr	r2, [r7, #4]
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	009b      	lsls	r3, r3, #2
 8009df0:	4413      	add	r3, r2
 8009df2:	881b      	ldrh	r3, [r3, #0]
 8009df4:	827b      	strh	r3, [r7, #18]
 8009df6:	8a7b      	ldrh	r3, [r7, #18]
 8009df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d01b      	beq.n	8009e38 <USB_ActivateEndpoint+0x180>
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	781b      	ldrb	r3, [r3, #0]
 8009e06:	009b      	lsls	r3, r3, #2
 8009e08:	4413      	add	r3, r2
 8009e0a:	881b      	ldrh	r3, [r3, #0]
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e16:	823b      	strh	r3, [r7, #16]
 8009e18:	687a      	ldr	r2, [r7, #4]
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	781b      	ldrb	r3, [r3, #0]
 8009e1e:	009b      	lsls	r3, r3, #2
 8009e20:	441a      	add	r2, r3
 8009e22:	8a3b      	ldrh	r3, [r7, #16]
 8009e24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e30:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009e34:	b29b      	uxth	r3, r3
 8009e36:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	78db      	ldrb	r3, [r3, #3]
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d020      	beq.n	8009e82 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009e40:	687a      	ldr	r2, [r7, #4]
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	4413      	add	r3, r2
 8009e4a:	881b      	ldrh	r3, [r3, #0]
 8009e4c:	b29b      	uxth	r3, r3
 8009e4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e56:	81bb      	strh	r3, [r7, #12]
 8009e58:	89bb      	ldrh	r3, [r7, #12]
 8009e5a:	f083 0320 	eor.w	r3, r3, #32
 8009e5e:	81bb      	strh	r3, [r7, #12]
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	781b      	ldrb	r3, [r3, #0]
 8009e66:	009b      	lsls	r3, r3, #2
 8009e68:	441a      	add	r2, r3
 8009e6a:	89bb      	ldrh	r3, [r7, #12]
 8009e6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e7c:	b29b      	uxth	r3, r3
 8009e7e:	8013      	strh	r3, [r2, #0]
 8009e80:	e3f9      	b.n	800a676 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009e82:	687a      	ldr	r2, [r7, #4]
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	781b      	ldrb	r3, [r3, #0]
 8009e88:	009b      	lsls	r3, r3, #2
 8009e8a:	4413      	add	r3, r2
 8009e8c:	881b      	ldrh	r3, [r3, #0]
 8009e8e:	b29b      	uxth	r3, r3
 8009e90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e98:	81fb      	strh	r3, [r7, #14]
 8009e9a:	687a      	ldr	r2, [r7, #4]
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	781b      	ldrb	r3, [r3, #0]
 8009ea0:	009b      	lsls	r3, r3, #2
 8009ea2:	441a      	add	r2, r3
 8009ea4:	89fb      	ldrh	r3, [r7, #14]
 8009ea6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009eaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009eae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009eb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009eb6:	b29b      	uxth	r3, r3
 8009eb8:	8013      	strh	r3, [r2, #0]
 8009eba:	e3dc      	b.n	800a676 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009ec6:	b29b      	uxth	r3, r3
 8009ec8:	461a      	mov	r2, r3
 8009eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ecc:	4413      	add	r3, r2
 8009ece:	633b      	str	r3, [r7, #48]	@ 0x30
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	781b      	ldrb	r3, [r3, #0]
 8009ed4:	00da      	lsls	r2, r3, #3
 8009ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed8:	4413      	add	r3, r2
 8009eda:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	88db      	ldrh	r3, [r3, #6]
 8009ee4:	085b      	lsrs	r3, r3, #1
 8009ee6:	b29b      	uxth	r3, r3
 8009ee8:	005b      	lsls	r3, r3, #1
 8009eea:	b29a      	uxth	r2, r3
 8009eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eee:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009efa:	b29b      	uxth	r3, r3
 8009efc:	461a      	mov	r2, r3
 8009efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f00:	4413      	add	r3, r2
 8009f02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	781b      	ldrb	r3, [r3, #0]
 8009f08:	00da      	lsls	r2, r3, #3
 8009f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f0c:	4413      	add	r3, r2
 8009f0e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009f12:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f16:	881b      	ldrh	r3, [r3, #0]
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009f1e:	b29a      	uxth	r2, r3
 8009f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f22:	801a      	strh	r2, [r3, #0]
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	691b      	ldr	r3, [r3, #16]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d10a      	bne.n	8009f42 <USB_ActivateEndpoint+0x28a>
 8009f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f2e:	881b      	ldrh	r3, [r3, #0]
 8009f30:	b29b      	uxth	r3, r3
 8009f32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f3a:	b29a      	uxth	r2, r3
 8009f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f3e:	801a      	strh	r2, [r3, #0]
 8009f40:	e041      	b.n	8009fc6 <USB_ActivateEndpoint+0x30e>
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	691b      	ldr	r3, [r3, #16]
 8009f46:	2b3e      	cmp	r3, #62	@ 0x3e
 8009f48:	d81c      	bhi.n	8009f84 <USB_ActivateEndpoint+0x2cc>
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	691b      	ldr	r3, [r3, #16]
 8009f4e:	085b      	lsrs	r3, r3, #1
 8009f50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009f54:	683b      	ldr	r3, [r7, #0]
 8009f56:	691b      	ldr	r3, [r3, #16]
 8009f58:	f003 0301 	and.w	r3, r3, #1
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d004      	beq.n	8009f6a <USB_ActivateEndpoint+0x2b2>
 8009f60:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009f64:	3301      	adds	r3, #1
 8009f66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f6c:	881b      	ldrh	r3, [r3, #0]
 8009f6e:	b29a      	uxth	r2, r3
 8009f70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009f74:	b29b      	uxth	r3, r3
 8009f76:	029b      	lsls	r3, r3, #10
 8009f78:	b29b      	uxth	r3, r3
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	b29a      	uxth	r2, r3
 8009f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f80:	801a      	strh	r2, [r3, #0]
 8009f82:	e020      	b.n	8009fc6 <USB_ActivateEndpoint+0x30e>
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	691b      	ldr	r3, [r3, #16]
 8009f88:	095b      	lsrs	r3, r3, #5
 8009f8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	691b      	ldr	r3, [r3, #16]
 8009f92:	f003 031f 	and.w	r3, r3, #31
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d104      	bne.n	8009fa4 <USB_ActivateEndpoint+0x2ec>
 8009f9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009f9e:	3b01      	subs	r3, #1
 8009fa0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa6:	881b      	ldrh	r3, [r3, #0]
 8009fa8:	b29a      	uxth	r2, r3
 8009faa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009fae:	b29b      	uxth	r3, r3
 8009fb0:	029b      	lsls	r3, r3, #10
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	b29b      	uxth	r3, r3
 8009fb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009fbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009fc0:	b29a      	uxth	r2, r3
 8009fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fc4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009fc6:	687a      	ldr	r2, [r7, #4]
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	781b      	ldrb	r3, [r3, #0]
 8009fcc:	009b      	lsls	r3, r3, #2
 8009fce:	4413      	add	r3, r2
 8009fd0:	881b      	ldrh	r3, [r3, #0]
 8009fd2:	847b      	strh	r3, [r7, #34]	@ 0x22
 8009fd4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009fd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d01b      	beq.n	800a016 <USB_ActivateEndpoint+0x35e>
 8009fde:	687a      	ldr	r2, [r7, #4]
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	781b      	ldrb	r3, [r3, #0]
 8009fe4:	009b      	lsls	r3, r3, #2
 8009fe6:	4413      	add	r3, r2
 8009fe8:	881b      	ldrh	r3, [r3, #0]
 8009fea:	b29b      	uxth	r3, r3
 8009fec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ff0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ff4:	843b      	strh	r3, [r7, #32]
 8009ff6:	687a      	ldr	r2, [r7, #4]
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	009b      	lsls	r3, r3, #2
 8009ffe:	441a      	add	r2, r3
 800a000:	8c3b      	ldrh	r3, [r7, #32]
 800a002:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a006:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a00a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a00e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a012:	b29b      	uxth	r3, r3
 800a014:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800a016:	683b      	ldr	r3, [r7, #0]
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d124      	bne.n	800a068 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a01e:	687a      	ldr	r2, [r7, #4]
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	781b      	ldrb	r3, [r3, #0]
 800a024:	009b      	lsls	r3, r3, #2
 800a026:	4413      	add	r3, r2
 800a028:	881b      	ldrh	r3, [r3, #0]
 800a02a:	b29b      	uxth	r3, r3
 800a02c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a030:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a034:	83bb      	strh	r3, [r7, #28]
 800a036:	8bbb      	ldrh	r3, [r7, #28]
 800a038:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a03c:	83bb      	strh	r3, [r7, #28]
 800a03e:	8bbb      	ldrh	r3, [r7, #28]
 800a040:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a044:	83bb      	strh	r3, [r7, #28]
 800a046:	687a      	ldr	r2, [r7, #4]
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	781b      	ldrb	r3, [r3, #0]
 800a04c:	009b      	lsls	r3, r3, #2
 800a04e:	441a      	add	r2, r3
 800a050:	8bbb      	ldrh	r3, [r7, #28]
 800a052:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a056:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a05a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a05e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a062:	b29b      	uxth	r3, r3
 800a064:	8013      	strh	r3, [r2, #0]
 800a066:	e306      	b.n	800a676 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800a068:	687a      	ldr	r2, [r7, #4]
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	781b      	ldrb	r3, [r3, #0]
 800a06e:	009b      	lsls	r3, r3, #2
 800a070:	4413      	add	r3, r2
 800a072:	881b      	ldrh	r3, [r3, #0]
 800a074:	b29b      	uxth	r3, r3
 800a076:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a07a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a07e:	83fb      	strh	r3, [r7, #30]
 800a080:	8bfb      	ldrh	r3, [r7, #30]
 800a082:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a086:	83fb      	strh	r3, [r7, #30]
 800a088:	687a      	ldr	r2, [r7, #4]
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	781b      	ldrb	r3, [r3, #0]
 800a08e:	009b      	lsls	r3, r3, #2
 800a090:	441a      	add	r2, r3
 800a092:	8bfb      	ldrh	r3, [r7, #30]
 800a094:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a098:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a09c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a0a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0a4:	b29b      	uxth	r3, r3
 800a0a6:	8013      	strh	r3, [r2, #0]
 800a0a8:	e2e5      	b.n	800a676 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	78db      	ldrb	r3, [r3, #3]
 800a0ae:	2b02      	cmp	r3, #2
 800a0b0:	d11e      	bne.n	800a0f0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a0b2:	687a      	ldr	r2, [r7, #4]
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	781b      	ldrb	r3, [r3, #0]
 800a0b8:	009b      	lsls	r3, r3, #2
 800a0ba:	4413      	add	r3, r2
 800a0bc:	881b      	ldrh	r3, [r3, #0]
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a0c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0c8:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800a0cc:	687a      	ldr	r2, [r7, #4]
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	781b      	ldrb	r3, [r3, #0]
 800a0d2:	009b      	lsls	r3, r3, #2
 800a0d4:	441a      	add	r2, r3
 800a0d6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800a0da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a0de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a0e2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a0e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0ea:	b29b      	uxth	r3, r3
 800a0ec:	8013      	strh	r3, [r2, #0]
 800a0ee:	e01d      	b.n	800a12c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800a0f0:	687a      	ldr	r2, [r7, #4]
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	009b      	lsls	r3, r3, #2
 800a0f8:	4413      	add	r3, r2
 800a0fa:	881b      	ldrh	r3, [r3, #0]
 800a0fc:	b29b      	uxth	r3, r3
 800a0fe:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a102:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a106:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800a10a:	687a      	ldr	r2, [r7, #4]
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	781b      	ldrb	r3, [r3, #0]
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	441a      	add	r2, r3
 800a114:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800a118:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a11c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a120:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a124:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a128:	b29b      	uxth	r3, r3
 800a12a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a136:	b29b      	uxth	r3, r3
 800a138:	461a      	mov	r2, r3
 800a13a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a13c:	4413      	add	r3, r2
 800a13e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	781b      	ldrb	r3, [r3, #0]
 800a144:	00da      	lsls	r2, r3, #3
 800a146:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a148:	4413      	add	r3, r2
 800a14a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a14e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	891b      	ldrh	r3, [r3, #8]
 800a154:	085b      	lsrs	r3, r3, #1
 800a156:	b29b      	uxth	r3, r3
 800a158:	005b      	lsls	r3, r3, #1
 800a15a:	b29a      	uxth	r2, r3
 800a15c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a15e:	801a      	strh	r2, [r3, #0]
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	677b      	str	r3, [r7, #116]	@ 0x74
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	461a      	mov	r2, r3
 800a16e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a170:	4413      	add	r3, r2
 800a172:	677b      	str	r3, [r7, #116]	@ 0x74
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	00da      	lsls	r2, r3, #3
 800a17a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a17c:	4413      	add	r3, r2
 800a17e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a182:	673b      	str	r3, [r7, #112]	@ 0x70
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	895b      	ldrh	r3, [r3, #10]
 800a188:	085b      	lsrs	r3, r3, #1
 800a18a:	b29b      	uxth	r3, r3
 800a18c:	005b      	lsls	r3, r3, #1
 800a18e:	b29a      	uxth	r2, r3
 800a190:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a192:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	785b      	ldrb	r3, [r3, #1]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	f040 81af 	bne.w	800a4fc <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	781b      	ldrb	r3, [r3, #0]
 800a1a4:	009b      	lsls	r3, r3, #2
 800a1a6:	4413      	add	r3, r2
 800a1a8:	881b      	ldrh	r3, [r3, #0]
 800a1aa:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800a1ae:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800a1b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d01d      	beq.n	800a1f6 <USB_ActivateEndpoint+0x53e>
 800a1ba:	687a      	ldr	r2, [r7, #4]
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	781b      	ldrb	r3, [r3, #0]
 800a1c0:	009b      	lsls	r3, r3, #2
 800a1c2:	4413      	add	r3, r2
 800a1c4:	881b      	ldrh	r3, [r3, #0]
 800a1c6:	b29b      	uxth	r3, r3
 800a1c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a1cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1d0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800a1d4:	687a      	ldr	r2, [r7, #4]
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	781b      	ldrb	r3, [r3, #0]
 800a1da:	009b      	lsls	r3, r3, #2
 800a1dc:	441a      	add	r2, r3
 800a1de:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800a1e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a1e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a1ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a1ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1f2:	b29b      	uxth	r3, r3
 800a1f4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a1f6:	687a      	ldr	r2, [r7, #4]
 800a1f8:	683b      	ldr	r3, [r7, #0]
 800a1fa:	781b      	ldrb	r3, [r3, #0]
 800a1fc:	009b      	lsls	r3, r3, #2
 800a1fe:	4413      	add	r3, r2
 800a200:	881b      	ldrh	r3, [r3, #0]
 800a202:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800a206:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800a20a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d01d      	beq.n	800a24e <USB_ActivateEndpoint+0x596>
 800a212:	687a      	ldr	r2, [r7, #4]
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	781b      	ldrb	r3, [r3, #0]
 800a218:	009b      	lsls	r3, r3, #2
 800a21a:	4413      	add	r3, r2
 800a21c:	881b      	ldrh	r3, [r3, #0]
 800a21e:	b29b      	uxth	r3, r3
 800a220:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a224:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a228:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800a22c:	687a      	ldr	r2, [r7, #4]
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	781b      	ldrb	r3, [r3, #0]
 800a232:	009b      	lsls	r3, r3, #2
 800a234:	441a      	add	r2, r3
 800a236:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800a23a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a23e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a242:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a246:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a24a:	b29b      	uxth	r3, r3
 800a24c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	785b      	ldrb	r3, [r3, #1]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d16b      	bne.n	800a32e <USB_ActivateEndpoint+0x676>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a260:	b29b      	uxth	r3, r3
 800a262:	461a      	mov	r2, r3
 800a264:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a266:	4413      	add	r3, r2
 800a268:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	781b      	ldrb	r3, [r3, #0]
 800a26e:	00da      	lsls	r2, r3, #3
 800a270:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a272:	4413      	add	r3, r2
 800a274:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a278:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a27a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a27c:	881b      	ldrh	r3, [r3, #0]
 800a27e:	b29b      	uxth	r3, r3
 800a280:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a284:	b29a      	uxth	r2, r3
 800a286:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a288:	801a      	strh	r2, [r3, #0]
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	691b      	ldr	r3, [r3, #16]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d10a      	bne.n	800a2a8 <USB_ActivateEndpoint+0x5f0>
 800a292:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a294:	881b      	ldrh	r3, [r3, #0]
 800a296:	b29b      	uxth	r3, r3
 800a298:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a29c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a2a0:	b29a      	uxth	r2, r3
 800a2a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2a4:	801a      	strh	r2, [r3, #0]
 800a2a6:	e05d      	b.n	800a364 <USB_ActivateEndpoint+0x6ac>
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	691b      	ldr	r3, [r3, #16]
 800a2ac:	2b3e      	cmp	r3, #62	@ 0x3e
 800a2ae:	d81c      	bhi.n	800a2ea <USB_ActivateEndpoint+0x632>
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	691b      	ldr	r3, [r3, #16]
 800a2b4:	085b      	lsrs	r3, r3, #1
 800a2b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	691b      	ldr	r3, [r3, #16]
 800a2be:	f003 0301 	and.w	r3, r3, #1
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d004      	beq.n	800a2d0 <USB_ActivateEndpoint+0x618>
 800a2c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a2ca:	3301      	adds	r3, #1
 800a2cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a2d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2d2:	881b      	ldrh	r3, [r3, #0]
 800a2d4:	b29a      	uxth	r2, r3
 800a2d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a2da:	b29b      	uxth	r3, r3
 800a2dc:	029b      	lsls	r3, r3, #10
 800a2de:	b29b      	uxth	r3, r3
 800a2e0:	4313      	orrs	r3, r2
 800a2e2:	b29a      	uxth	r2, r3
 800a2e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a2e6:	801a      	strh	r2, [r3, #0]
 800a2e8:	e03c      	b.n	800a364 <USB_ActivateEndpoint+0x6ac>
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	691b      	ldr	r3, [r3, #16]
 800a2ee:	095b      	lsrs	r3, r3, #5
 800a2f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	691b      	ldr	r3, [r3, #16]
 800a2f8:	f003 031f 	and.w	r3, r3, #31
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d104      	bne.n	800a30a <USB_ActivateEndpoint+0x652>
 800a300:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a304:	3b01      	subs	r3, #1
 800a306:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a30a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a30c:	881b      	ldrh	r3, [r3, #0]
 800a30e:	b29a      	uxth	r2, r3
 800a310:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a314:	b29b      	uxth	r3, r3
 800a316:	029b      	lsls	r3, r3, #10
 800a318:	b29b      	uxth	r3, r3
 800a31a:	4313      	orrs	r3, r2
 800a31c:	b29b      	uxth	r3, r3
 800a31e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a322:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a326:	b29a      	uxth	r2, r3
 800a328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a32a:	801a      	strh	r2, [r3, #0]
 800a32c:	e01a      	b.n	800a364 <USB_ActivateEndpoint+0x6ac>
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	785b      	ldrb	r3, [r3, #1]
 800a332:	2b01      	cmp	r3, #1
 800a334:	d116      	bne.n	800a364 <USB_ActivateEndpoint+0x6ac>
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	657b      	str	r3, [r7, #84]	@ 0x54
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a340:	b29b      	uxth	r3, r3
 800a342:	461a      	mov	r2, r3
 800a344:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a346:	4413      	add	r3, r2
 800a348:	657b      	str	r3, [r7, #84]	@ 0x54
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	781b      	ldrb	r3, [r3, #0]
 800a34e:	00da      	lsls	r2, r3, #3
 800a350:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a352:	4413      	add	r3, r2
 800a354:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a358:	653b      	str	r3, [r7, #80]	@ 0x50
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	691b      	ldr	r3, [r3, #16]
 800a35e:	b29a      	uxth	r2, r3
 800a360:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a362:	801a      	strh	r2, [r3, #0]
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	647b      	str	r3, [r7, #68]	@ 0x44
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	785b      	ldrb	r3, [r3, #1]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d16b      	bne.n	800a448 <USB_ActivateEndpoint+0x790>
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a37a:	b29b      	uxth	r3, r3
 800a37c:	461a      	mov	r2, r3
 800a37e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a380:	4413      	add	r3, r2
 800a382:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	781b      	ldrb	r3, [r3, #0]
 800a388:	00da      	lsls	r2, r3, #3
 800a38a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a38c:	4413      	add	r3, r2
 800a38e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a392:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a396:	881b      	ldrh	r3, [r3, #0]
 800a398:	b29b      	uxth	r3, r3
 800a39a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a39e:	b29a      	uxth	r2, r3
 800a3a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3a2:	801a      	strh	r2, [r3, #0]
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	691b      	ldr	r3, [r3, #16]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d10a      	bne.n	800a3c2 <USB_ActivateEndpoint+0x70a>
 800a3ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3ae:	881b      	ldrh	r3, [r3, #0]
 800a3b0:	b29b      	uxth	r3, r3
 800a3b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a3b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a3ba:	b29a      	uxth	r2, r3
 800a3bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3be:	801a      	strh	r2, [r3, #0]
 800a3c0:	e05b      	b.n	800a47a <USB_ActivateEndpoint+0x7c2>
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	691b      	ldr	r3, [r3, #16]
 800a3c6:	2b3e      	cmp	r3, #62	@ 0x3e
 800a3c8:	d81c      	bhi.n	800a404 <USB_ActivateEndpoint+0x74c>
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	691b      	ldr	r3, [r3, #16]
 800a3ce:	085b      	lsrs	r3, r3, #1
 800a3d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	691b      	ldr	r3, [r3, #16]
 800a3d8:	f003 0301 	and.w	r3, r3, #1
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d004      	beq.n	800a3ea <USB_ActivateEndpoint+0x732>
 800a3e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a3e4:	3301      	adds	r3, #1
 800a3e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a3ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3ec:	881b      	ldrh	r3, [r3, #0]
 800a3ee:	b29a      	uxth	r2, r3
 800a3f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a3f4:	b29b      	uxth	r3, r3
 800a3f6:	029b      	lsls	r3, r3, #10
 800a3f8:	b29b      	uxth	r3, r3
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	b29a      	uxth	r2, r3
 800a3fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a400:	801a      	strh	r2, [r3, #0]
 800a402:	e03a      	b.n	800a47a <USB_ActivateEndpoint+0x7c2>
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	691b      	ldr	r3, [r3, #16]
 800a408:	095b      	lsrs	r3, r3, #5
 800a40a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	691b      	ldr	r3, [r3, #16]
 800a412:	f003 031f 	and.w	r3, r3, #31
 800a416:	2b00      	cmp	r3, #0
 800a418:	d104      	bne.n	800a424 <USB_ActivateEndpoint+0x76c>
 800a41a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a41e:	3b01      	subs	r3, #1
 800a420:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a426:	881b      	ldrh	r3, [r3, #0]
 800a428:	b29a      	uxth	r2, r3
 800a42a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a42e:	b29b      	uxth	r3, r3
 800a430:	029b      	lsls	r3, r3, #10
 800a432:	b29b      	uxth	r3, r3
 800a434:	4313      	orrs	r3, r2
 800a436:	b29b      	uxth	r3, r3
 800a438:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a43c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a440:	b29a      	uxth	r2, r3
 800a442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a444:	801a      	strh	r2, [r3, #0]
 800a446:	e018      	b.n	800a47a <USB_ActivateEndpoint+0x7c2>
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	785b      	ldrb	r3, [r3, #1]
 800a44c:	2b01      	cmp	r3, #1
 800a44e:	d114      	bne.n	800a47a <USB_ActivateEndpoint+0x7c2>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a456:	b29b      	uxth	r3, r3
 800a458:	461a      	mov	r2, r3
 800a45a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a45c:	4413      	add	r3, r2
 800a45e:	647b      	str	r3, [r7, #68]	@ 0x44
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	781b      	ldrb	r3, [r3, #0]
 800a464:	00da      	lsls	r2, r3, #3
 800a466:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a468:	4413      	add	r3, r2
 800a46a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a46e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	691b      	ldr	r3, [r3, #16]
 800a474:	b29a      	uxth	r2, r3
 800a476:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a478:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a47a:	687a      	ldr	r2, [r7, #4]
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	781b      	ldrb	r3, [r3, #0]
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	4413      	add	r3, r2
 800a484:	881b      	ldrh	r3, [r3, #0]
 800a486:	b29b      	uxth	r3, r3
 800a488:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a48c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a490:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a492:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a494:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800a498:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a49a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a49c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800a4a0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800a4a2:	687a      	ldr	r2, [r7, #4]
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	441a      	add	r2, r3
 800a4ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a4ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a4c2:	687a      	ldr	r2, [r7, #4]
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	781b      	ldrb	r3, [r3, #0]
 800a4c8:	009b      	lsls	r3, r3, #2
 800a4ca:	4413      	add	r3, r2
 800a4cc:	881b      	ldrh	r3, [r3, #0]
 800a4ce:	b29b      	uxth	r3, r3
 800a4d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a4d8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800a4da:	687a      	ldr	r2, [r7, #4]
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	781b      	ldrb	r3, [r3, #0]
 800a4e0:	009b      	lsls	r3, r3, #2
 800a4e2:	441a      	add	r2, r3
 800a4e4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800a4e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a4ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a4ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a4f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4f6:	b29b      	uxth	r3, r3
 800a4f8:	8013      	strh	r3, [r2, #0]
 800a4fa:	e0bc      	b.n	800a676 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a4fc:	687a      	ldr	r2, [r7, #4]
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	781b      	ldrb	r3, [r3, #0]
 800a502:	009b      	lsls	r3, r3, #2
 800a504:	4413      	add	r3, r2
 800a506:	881b      	ldrh	r3, [r3, #0]
 800a508:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800a50c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a510:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a514:	2b00      	cmp	r3, #0
 800a516:	d01d      	beq.n	800a554 <USB_ActivateEndpoint+0x89c>
 800a518:	687a      	ldr	r2, [r7, #4]
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	781b      	ldrb	r3, [r3, #0]
 800a51e:	009b      	lsls	r3, r3, #2
 800a520:	4413      	add	r3, r2
 800a522:	881b      	ldrh	r3, [r3, #0]
 800a524:	b29b      	uxth	r3, r3
 800a526:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a52a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a52e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800a532:	687a      	ldr	r2, [r7, #4]
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	781b      	ldrb	r3, [r3, #0]
 800a538:	009b      	lsls	r3, r3, #2
 800a53a:	441a      	add	r2, r3
 800a53c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a540:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a544:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a548:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a54c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a550:	b29b      	uxth	r3, r3
 800a552:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a554:	687a      	ldr	r2, [r7, #4]
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	781b      	ldrb	r3, [r3, #0]
 800a55a:	009b      	lsls	r3, r3, #2
 800a55c:	4413      	add	r3, r2
 800a55e:	881b      	ldrh	r3, [r3, #0]
 800a560:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800a564:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d01d      	beq.n	800a5ac <USB_ActivateEndpoint+0x8f4>
 800a570:	687a      	ldr	r2, [r7, #4]
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	781b      	ldrb	r3, [r3, #0]
 800a576:	009b      	lsls	r3, r3, #2
 800a578:	4413      	add	r3, r2
 800a57a:	881b      	ldrh	r3, [r3, #0]
 800a57c:	b29b      	uxth	r3, r3
 800a57e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a582:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a586:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800a58a:	687a      	ldr	r2, [r7, #4]
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	781b      	ldrb	r3, [r3, #0]
 800a590:	009b      	lsls	r3, r3, #2
 800a592:	441a      	add	r2, r3
 800a594:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800a598:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a59c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a5a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a5a8:	b29b      	uxth	r3, r3
 800a5aa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	78db      	ldrb	r3, [r3, #3]
 800a5b0:	2b01      	cmp	r3, #1
 800a5b2:	d024      	beq.n	800a5fe <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a5b4:	687a      	ldr	r2, [r7, #4]
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	781b      	ldrb	r3, [r3, #0]
 800a5ba:	009b      	lsls	r3, r3, #2
 800a5bc:	4413      	add	r3, r2
 800a5be:	881b      	ldrh	r3, [r3, #0]
 800a5c0:	b29b      	uxth	r3, r3
 800a5c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a5c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a5ca:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800a5ce:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a5d2:	f083 0320 	eor.w	r3, r3, #32
 800a5d6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800a5da:	687a      	ldr	r2, [r7, #4]
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	781b      	ldrb	r3, [r3, #0]
 800a5e0:	009b      	lsls	r3, r3, #2
 800a5e2:	441a      	add	r2, r3
 800a5e4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a5e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a5ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a5f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5f8:	b29b      	uxth	r3, r3
 800a5fa:	8013      	strh	r3, [r2, #0]
 800a5fc:	e01d      	b.n	800a63a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a5fe:	687a      	ldr	r2, [r7, #4]
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	781b      	ldrb	r3, [r3, #0]
 800a604:	009b      	lsls	r3, r3, #2
 800a606:	4413      	add	r3, r2
 800a608:	881b      	ldrh	r3, [r3, #0]
 800a60a:	b29b      	uxth	r3, r3
 800a60c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a610:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a614:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800a618:	687a      	ldr	r2, [r7, #4]
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	009b      	lsls	r3, r3, #2
 800a620:	441a      	add	r2, r3
 800a622:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800a626:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a62a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a62e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a636:	b29b      	uxth	r3, r3
 800a638:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a63a:	687a      	ldr	r2, [r7, #4]
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	781b      	ldrb	r3, [r3, #0]
 800a640:	009b      	lsls	r3, r3, #2
 800a642:	4413      	add	r3, r2
 800a644:	881b      	ldrh	r3, [r3, #0]
 800a646:	b29b      	uxth	r3, r3
 800a648:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a64c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a650:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800a654:	687a      	ldr	r2, [r7, #4]
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	781b      	ldrb	r3, [r3, #0]
 800a65a:	009b      	lsls	r3, r3, #2
 800a65c:	441a      	add	r2, r3
 800a65e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a662:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a666:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a66a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a66e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a672:	b29b      	uxth	r3, r3
 800a674:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800a676:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	379c      	adds	r7, #156	@ 0x9c
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr
 800a686:	bf00      	nop

0800a688 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a688:	b480      	push	{r7}
 800a68a:	b08d      	sub	sp, #52	@ 0x34
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800a692:	683b      	ldr	r3, [r7, #0]
 800a694:	7b1b      	ldrb	r3, [r3, #12]
 800a696:	2b00      	cmp	r3, #0
 800a698:	f040 808e 	bne.w	800a7b8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	785b      	ldrb	r3, [r3, #1]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d044      	beq.n	800a72e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a6a4:	687a      	ldr	r2, [r7, #4]
 800a6a6:	683b      	ldr	r3, [r7, #0]
 800a6a8:	781b      	ldrb	r3, [r3, #0]
 800a6aa:	009b      	lsls	r3, r3, #2
 800a6ac:	4413      	add	r3, r2
 800a6ae:	881b      	ldrh	r3, [r3, #0]
 800a6b0:	81bb      	strh	r3, [r7, #12]
 800a6b2:	89bb      	ldrh	r3, [r7, #12]
 800a6b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d01b      	beq.n	800a6f4 <USB_DeactivateEndpoint+0x6c>
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	4413      	add	r3, r2
 800a6c6:	881b      	ldrh	r3, [r3, #0]
 800a6c8:	b29b      	uxth	r3, r3
 800a6ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a6ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6d2:	817b      	strh	r3, [r7, #10]
 800a6d4:	687a      	ldr	r2, [r7, #4]
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	781b      	ldrb	r3, [r3, #0]
 800a6da:	009b      	lsls	r3, r3, #2
 800a6dc:	441a      	add	r2, r3
 800a6de:	897b      	ldrh	r3, [r7, #10]
 800a6e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6ec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a6f0:	b29b      	uxth	r3, r3
 800a6f2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a6f4:	687a      	ldr	r2, [r7, #4]
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	781b      	ldrb	r3, [r3, #0]
 800a6fa:	009b      	lsls	r3, r3, #2
 800a6fc:	4413      	add	r3, r2
 800a6fe:	881b      	ldrh	r3, [r3, #0]
 800a700:	b29b      	uxth	r3, r3
 800a702:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a706:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a70a:	813b      	strh	r3, [r7, #8]
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	781b      	ldrb	r3, [r3, #0]
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	441a      	add	r2, r3
 800a716:	893b      	ldrh	r3, [r7, #8]
 800a718:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a71c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a720:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a724:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a728:	b29b      	uxth	r3, r3
 800a72a:	8013      	strh	r3, [r2, #0]
 800a72c:	e192      	b.n	800aa54 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a72e:	687a      	ldr	r2, [r7, #4]
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	781b      	ldrb	r3, [r3, #0]
 800a734:	009b      	lsls	r3, r3, #2
 800a736:	4413      	add	r3, r2
 800a738:	881b      	ldrh	r3, [r3, #0]
 800a73a:	827b      	strh	r3, [r7, #18]
 800a73c:	8a7b      	ldrh	r3, [r7, #18]
 800a73e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a742:	2b00      	cmp	r3, #0
 800a744:	d01b      	beq.n	800a77e <USB_DeactivateEndpoint+0xf6>
 800a746:	687a      	ldr	r2, [r7, #4]
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	781b      	ldrb	r3, [r3, #0]
 800a74c:	009b      	lsls	r3, r3, #2
 800a74e:	4413      	add	r3, r2
 800a750:	881b      	ldrh	r3, [r3, #0]
 800a752:	b29b      	uxth	r3, r3
 800a754:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a758:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a75c:	823b      	strh	r3, [r7, #16]
 800a75e:	687a      	ldr	r2, [r7, #4]
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	781b      	ldrb	r3, [r3, #0]
 800a764:	009b      	lsls	r3, r3, #2
 800a766:	441a      	add	r2, r3
 800a768:	8a3b      	ldrh	r3, [r7, #16]
 800a76a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a76e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a772:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a77a:	b29b      	uxth	r3, r3
 800a77c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a77e:	687a      	ldr	r2, [r7, #4]
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	781b      	ldrb	r3, [r3, #0]
 800a784:	009b      	lsls	r3, r3, #2
 800a786:	4413      	add	r3, r2
 800a788:	881b      	ldrh	r3, [r3, #0]
 800a78a:	b29b      	uxth	r3, r3
 800a78c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a790:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a794:	81fb      	strh	r3, [r7, #14]
 800a796:	687a      	ldr	r2, [r7, #4]
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	781b      	ldrb	r3, [r3, #0]
 800a79c:	009b      	lsls	r3, r3, #2
 800a79e:	441a      	add	r2, r3
 800a7a0:	89fb      	ldrh	r3, [r7, #14]
 800a7a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7b2:	b29b      	uxth	r3, r3
 800a7b4:	8013      	strh	r3, [r2, #0]
 800a7b6:	e14d      	b.n	800aa54 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	785b      	ldrb	r3, [r3, #1]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	f040 80a5 	bne.w	800a90c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a7c2:	687a      	ldr	r2, [r7, #4]
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	009b      	lsls	r3, r3, #2
 800a7ca:	4413      	add	r3, r2
 800a7cc:	881b      	ldrh	r3, [r3, #0]
 800a7ce:	843b      	strh	r3, [r7, #32]
 800a7d0:	8c3b      	ldrh	r3, [r7, #32]
 800a7d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d01b      	beq.n	800a812 <USB_DeactivateEndpoint+0x18a>
 800a7da:	687a      	ldr	r2, [r7, #4]
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	781b      	ldrb	r3, [r3, #0]
 800a7e0:	009b      	lsls	r3, r3, #2
 800a7e2:	4413      	add	r3, r2
 800a7e4:	881b      	ldrh	r3, [r3, #0]
 800a7e6:	b29b      	uxth	r3, r3
 800a7e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a7ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7f0:	83fb      	strh	r3, [r7, #30]
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	781b      	ldrb	r3, [r3, #0]
 800a7f8:	009b      	lsls	r3, r3, #2
 800a7fa:	441a      	add	r2, r3
 800a7fc:	8bfb      	ldrh	r3, [r7, #30]
 800a7fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a802:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a806:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a80a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a80e:	b29b      	uxth	r3, r3
 800a810:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a812:	687a      	ldr	r2, [r7, #4]
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	781b      	ldrb	r3, [r3, #0]
 800a818:	009b      	lsls	r3, r3, #2
 800a81a:	4413      	add	r3, r2
 800a81c:	881b      	ldrh	r3, [r3, #0]
 800a81e:	83bb      	strh	r3, [r7, #28]
 800a820:	8bbb      	ldrh	r3, [r7, #28]
 800a822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a826:	2b00      	cmp	r3, #0
 800a828:	d01b      	beq.n	800a862 <USB_DeactivateEndpoint+0x1da>
 800a82a:	687a      	ldr	r2, [r7, #4]
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	781b      	ldrb	r3, [r3, #0]
 800a830:	009b      	lsls	r3, r3, #2
 800a832:	4413      	add	r3, r2
 800a834:	881b      	ldrh	r3, [r3, #0]
 800a836:	b29b      	uxth	r3, r3
 800a838:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a83c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a840:	837b      	strh	r3, [r7, #26]
 800a842:	687a      	ldr	r2, [r7, #4]
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	009b      	lsls	r3, r3, #2
 800a84a:	441a      	add	r2, r3
 800a84c:	8b7b      	ldrh	r3, [r7, #26]
 800a84e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a852:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a856:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a85a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a85e:	b29b      	uxth	r3, r3
 800a860:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800a862:	687a      	ldr	r2, [r7, #4]
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	781b      	ldrb	r3, [r3, #0]
 800a868:	009b      	lsls	r3, r3, #2
 800a86a:	4413      	add	r3, r2
 800a86c:	881b      	ldrh	r3, [r3, #0]
 800a86e:	b29b      	uxth	r3, r3
 800a870:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a874:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a878:	833b      	strh	r3, [r7, #24]
 800a87a:	687a      	ldr	r2, [r7, #4]
 800a87c:	683b      	ldr	r3, [r7, #0]
 800a87e:	781b      	ldrb	r3, [r3, #0]
 800a880:	009b      	lsls	r3, r3, #2
 800a882:	441a      	add	r2, r3
 800a884:	8b3b      	ldrh	r3, [r7, #24]
 800a886:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a88a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a88e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a892:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a896:	b29b      	uxth	r3, r3
 800a898:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a89a:	687a      	ldr	r2, [r7, #4]
 800a89c:	683b      	ldr	r3, [r7, #0]
 800a89e:	781b      	ldrb	r3, [r3, #0]
 800a8a0:	009b      	lsls	r3, r3, #2
 800a8a2:	4413      	add	r3, r2
 800a8a4:	881b      	ldrh	r3, [r3, #0]
 800a8a6:	b29b      	uxth	r3, r3
 800a8a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a8ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a8b0:	82fb      	strh	r3, [r7, #22]
 800a8b2:	687a      	ldr	r2, [r7, #4]
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	781b      	ldrb	r3, [r3, #0]
 800a8b8:	009b      	lsls	r3, r3, #2
 800a8ba:	441a      	add	r2, r3
 800a8bc:	8afb      	ldrh	r3, [r7, #22]
 800a8be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8ce:	b29b      	uxth	r3, r3
 800a8d0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a8d2:	687a      	ldr	r2, [r7, #4]
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	781b      	ldrb	r3, [r3, #0]
 800a8d8:	009b      	lsls	r3, r3, #2
 800a8da:	4413      	add	r3, r2
 800a8dc:	881b      	ldrh	r3, [r3, #0]
 800a8de:	b29b      	uxth	r3, r3
 800a8e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a8e8:	82bb      	strh	r3, [r7, #20]
 800a8ea:	687a      	ldr	r2, [r7, #4]
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	781b      	ldrb	r3, [r3, #0]
 800a8f0:	009b      	lsls	r3, r3, #2
 800a8f2:	441a      	add	r2, r3
 800a8f4:	8abb      	ldrh	r3, [r7, #20]
 800a8f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a906:	b29b      	uxth	r3, r3
 800a908:	8013      	strh	r3, [r2, #0]
 800a90a:	e0a3      	b.n	800aa54 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a90c:	687a      	ldr	r2, [r7, #4]
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	009b      	lsls	r3, r3, #2
 800a914:	4413      	add	r3, r2
 800a916:	881b      	ldrh	r3, [r3, #0]
 800a918:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800a91a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a91c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a920:	2b00      	cmp	r3, #0
 800a922:	d01b      	beq.n	800a95c <USB_DeactivateEndpoint+0x2d4>
 800a924:	687a      	ldr	r2, [r7, #4]
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	781b      	ldrb	r3, [r3, #0]
 800a92a:	009b      	lsls	r3, r3, #2
 800a92c:	4413      	add	r3, r2
 800a92e:	881b      	ldrh	r3, [r3, #0]
 800a930:	b29b      	uxth	r3, r3
 800a932:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a936:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a93a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	781b      	ldrb	r3, [r3, #0]
 800a942:	009b      	lsls	r3, r3, #2
 800a944:	441a      	add	r2, r3
 800a946:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a948:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a94c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a950:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a954:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a958:	b29b      	uxth	r3, r3
 800a95a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a95c:	687a      	ldr	r2, [r7, #4]
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	009b      	lsls	r3, r3, #2
 800a964:	4413      	add	r3, r2
 800a966:	881b      	ldrh	r3, [r3, #0]
 800a968:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800a96a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a96c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a970:	2b00      	cmp	r3, #0
 800a972:	d01b      	beq.n	800a9ac <USB_DeactivateEndpoint+0x324>
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	781b      	ldrb	r3, [r3, #0]
 800a97a:	009b      	lsls	r3, r3, #2
 800a97c:	4413      	add	r3, r2
 800a97e:	881b      	ldrh	r3, [r3, #0]
 800a980:	b29b      	uxth	r3, r3
 800a982:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a98a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800a98c:	687a      	ldr	r2, [r7, #4]
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	781b      	ldrb	r3, [r3, #0]
 800a992:	009b      	lsls	r3, r3, #2
 800a994:	441a      	add	r2, r3
 800a996:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a998:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a99c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a9a4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a9a8:	b29b      	uxth	r3, r3
 800a9aa:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a9ac:	687a      	ldr	r2, [r7, #4]
 800a9ae:	683b      	ldr	r3, [r7, #0]
 800a9b0:	781b      	ldrb	r3, [r3, #0]
 800a9b2:	009b      	lsls	r3, r3, #2
 800a9b4:	4413      	add	r3, r2
 800a9b6:	881b      	ldrh	r3, [r3, #0]
 800a9b8:	b29b      	uxth	r3, r3
 800a9ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9c2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800a9c4:	687a      	ldr	r2, [r7, #4]
 800a9c6:	683b      	ldr	r3, [r7, #0]
 800a9c8:	781b      	ldrb	r3, [r3, #0]
 800a9ca:	009b      	lsls	r3, r3, #2
 800a9cc:	441a      	add	r2, r3
 800a9ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a9d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a9d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a9d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a9dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9e0:	b29b      	uxth	r3, r3
 800a9e2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a9e4:	687a      	ldr	r2, [r7, #4]
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	781b      	ldrb	r3, [r3, #0]
 800a9ea:	009b      	lsls	r3, r3, #2
 800a9ec:	4413      	add	r3, r2
 800a9ee:	881b      	ldrh	r3, [r3, #0]
 800a9f0:	b29b      	uxth	r3, r3
 800a9f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9fa:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a9fc:	687a      	ldr	r2, [r7, #4]
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	781b      	ldrb	r3, [r3, #0]
 800aa02:	009b      	lsls	r3, r3, #2
 800aa04:	441a      	add	r2, r3
 800aa06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800aa08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa18:	b29b      	uxth	r3, r3
 800aa1a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800aa1c:	687a      	ldr	r2, [r7, #4]
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	781b      	ldrb	r3, [r3, #0]
 800aa22:	009b      	lsls	r3, r3, #2
 800aa24:	4413      	add	r3, r2
 800aa26:	881b      	ldrh	r3, [r3, #0]
 800aa28:	b29b      	uxth	r3, r3
 800aa2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aa2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa32:	847b      	strh	r3, [r7, #34]	@ 0x22
 800aa34:	687a      	ldr	r2, [r7, #4]
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	781b      	ldrb	r3, [r3, #0]
 800aa3a:	009b      	lsls	r3, r3, #2
 800aa3c:	441a      	add	r2, r3
 800aa3e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800aa40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa50:	b29b      	uxth	r3, r3
 800aa52:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800aa54:	2300      	movs	r3, #0
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3734      	adds	r7, #52	@ 0x34
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa60:	4770      	bx	lr

0800aa62 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800aa62:	b580      	push	{r7, lr}
 800aa64:	b0ac      	sub	sp, #176	@ 0xb0
 800aa66:	af00      	add	r7, sp, #0
 800aa68:	6078      	str	r0, [r7, #4]
 800aa6a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	785b      	ldrb	r3, [r3, #1]
 800aa70:	2b01      	cmp	r3, #1
 800aa72:	f040 84ca 	bne.w	800b40a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	699a      	ldr	r2, [r3, #24]
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	691b      	ldr	r3, [r3, #16]
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d904      	bls.n	800aa8c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	691b      	ldr	r3, [r3, #16]
 800aa86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aa8a:	e003      	b.n	800aa94 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	699b      	ldr	r3, [r3, #24]
 800aa90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	7b1b      	ldrb	r3, [r3, #12]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d122      	bne.n	800aae2 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800aa9c:	683b      	ldr	r3, [r7, #0]
 800aa9e:	6959      	ldr	r1, [r3, #20]
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	88da      	ldrh	r2, [r3, #6]
 800aaa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aaa8:	b29b      	uxth	r3, r3
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 febd 	bl	800b82a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	613b      	str	r3, [r7, #16]
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aaba:	b29b      	uxth	r3, r3
 800aabc:	461a      	mov	r2, r3
 800aabe:	693b      	ldr	r3, [r7, #16]
 800aac0:	4413      	add	r3, r2
 800aac2:	613b      	str	r3, [r7, #16]
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	781b      	ldrb	r3, [r3, #0]
 800aac8:	00da      	lsls	r2, r3, #3
 800aaca:	693b      	ldr	r3, [r7, #16]
 800aacc:	4413      	add	r3, r2
 800aace:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aad2:	60fb      	str	r3, [r7, #12]
 800aad4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aad8:	b29a      	uxth	r2, r3
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	801a      	strh	r2, [r3, #0]
 800aade:	f000 bc6f 	b.w	800b3c0 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	78db      	ldrb	r3, [r3, #3]
 800aae6:	2b02      	cmp	r3, #2
 800aae8:	f040 831e 	bne.w	800b128 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	6a1a      	ldr	r2, [r3, #32]
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	691b      	ldr	r3, [r3, #16]
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	f240 82cf 	bls.w	800b098 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800aafa:	687a      	ldr	r2, [r7, #4]
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	781b      	ldrb	r3, [r3, #0]
 800ab00:	009b      	lsls	r3, r3, #2
 800ab02:	4413      	add	r3, r2
 800ab04:	881b      	ldrh	r3, [r3, #0]
 800ab06:	b29b      	uxth	r3, r3
 800ab08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab10:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	009b      	lsls	r3, r3, #2
 800ab1c:	441a      	add	r2, r3
 800ab1e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800ab22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab2a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ab2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	6a1a      	ldr	r2, [r3, #32]
 800ab3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ab3e:	1ad2      	subs	r2, r2, r3
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ab44:	687a      	ldr	r2, [r7, #4]
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	009b      	lsls	r3, r3, #2
 800ab4c:	4413      	add	r3, r2
 800ab4e:	881b      	ldrh	r3, [r3, #0]
 800ab50:	b29b      	uxth	r3, r3
 800ab52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	f000 814f 	beq.w	800adfa <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	785b      	ldrb	r3, [r3, #1]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d16b      	bne.n	800ac40 <USB_EPStartXfer+0x1de>
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab72:	b29b      	uxth	r3, r3
 800ab74:	461a      	mov	r2, r3
 800ab76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab78:	4413      	add	r3, r2
 800ab7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	781b      	ldrb	r3, [r3, #0]
 800ab80:	00da      	lsls	r2, r3, #3
 800ab82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab84:	4413      	add	r3, r2
 800ab86:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ab8a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab8e:	881b      	ldrh	r3, [r3, #0]
 800ab90:	b29b      	uxth	r3, r3
 800ab92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab96:	b29a      	uxth	r2, r3
 800ab98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab9a:	801a      	strh	r2, [r3, #0]
 800ab9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d10a      	bne.n	800abba <USB_EPStartXfer+0x158>
 800aba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba6:	881b      	ldrh	r3, [r3, #0]
 800aba8:	b29b      	uxth	r3, r3
 800abaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abb2:	b29a      	uxth	r2, r3
 800abb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb6:	801a      	strh	r2, [r3, #0]
 800abb8:	e05b      	b.n	800ac72 <USB_EPStartXfer+0x210>
 800abba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abbe:	2b3e      	cmp	r3, #62	@ 0x3e
 800abc0:	d81c      	bhi.n	800abfc <USB_EPStartXfer+0x19a>
 800abc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abc6:	085b      	lsrs	r3, r3, #1
 800abc8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800abcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800abd0:	f003 0301 	and.w	r3, r3, #1
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d004      	beq.n	800abe2 <USB_EPStartXfer+0x180>
 800abd8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800abdc:	3301      	adds	r3, #1
 800abde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800abe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abe4:	881b      	ldrh	r3, [r3, #0]
 800abe6:	b29a      	uxth	r2, r3
 800abe8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800abec:	b29b      	uxth	r3, r3
 800abee:	029b      	lsls	r3, r3, #10
 800abf0:	b29b      	uxth	r3, r3
 800abf2:	4313      	orrs	r3, r2
 800abf4:	b29a      	uxth	r2, r3
 800abf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf8:	801a      	strh	r2, [r3, #0]
 800abfa:	e03a      	b.n	800ac72 <USB_EPStartXfer+0x210>
 800abfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac00:	095b      	lsrs	r3, r3, #5
 800ac02:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ac06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac0a:	f003 031f 	and.w	r3, r3, #31
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d104      	bne.n	800ac1c <USB_EPStartXfer+0x1ba>
 800ac12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac16:	3b01      	subs	r3, #1
 800ac18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ac1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac1e:	881b      	ldrh	r3, [r3, #0]
 800ac20:	b29a      	uxth	r2, r3
 800ac22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac26:	b29b      	uxth	r3, r3
 800ac28:	029b      	lsls	r3, r3, #10
 800ac2a:	b29b      	uxth	r3, r3
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	b29b      	uxth	r3, r3
 800ac30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ac34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac38:	b29a      	uxth	r2, r3
 800ac3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac3c:	801a      	strh	r2, [r3, #0]
 800ac3e:	e018      	b.n	800ac72 <USB_EPStartXfer+0x210>
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	785b      	ldrb	r3, [r3, #1]
 800ac44:	2b01      	cmp	r3, #1
 800ac46:	d114      	bne.n	800ac72 <USB_EPStartXfer+0x210>
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac4e:	b29b      	uxth	r3, r3
 800ac50:	461a      	mov	r2, r3
 800ac52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac54:	4413      	add	r3, r2
 800ac56:	633b      	str	r3, [r7, #48]	@ 0x30
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	00da      	lsls	r2, r3, #3
 800ac5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac60:	4413      	add	r3, r2
 800ac62:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ac66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ac68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac6c:	b29a      	uxth	r2, r3
 800ac6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac70:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	895b      	ldrh	r3, [r3, #10]
 800ac76:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	6959      	ldr	r1, [r3, #20]
 800ac7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac82:	b29b      	uxth	r3, r3
 800ac84:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ac88:	6878      	ldr	r0, [r7, #4]
 800ac8a:	f000 fdce 	bl	800b82a <USB_WritePMA>
            ep->xfer_buff += len;
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	695a      	ldr	r2, [r3, #20]
 800ac92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac96:	441a      	add	r2, r3
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	6a1a      	ldr	r2, [r3, #32]
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	691b      	ldr	r3, [r3, #16]
 800aca4:	429a      	cmp	r2, r3
 800aca6:	d907      	bls.n	800acb8 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	6a1a      	ldr	r2, [r3, #32]
 800acac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800acb0:	1ad2      	subs	r2, r2, r3
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	621a      	str	r2, [r3, #32]
 800acb6:	e006      	b.n	800acc6 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	6a1b      	ldr	r3, [r3, #32]
 800acbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	2200      	movs	r2, #0
 800acc4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	785b      	ldrb	r3, [r3, #1]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d16b      	bne.n	800ada6 <USB_EPStartXfer+0x344>
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	61bb      	str	r3, [r7, #24]
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800acd8:	b29b      	uxth	r3, r3
 800acda:	461a      	mov	r2, r3
 800acdc:	69bb      	ldr	r3, [r7, #24]
 800acde:	4413      	add	r3, r2
 800ace0:	61bb      	str	r3, [r7, #24]
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	781b      	ldrb	r3, [r3, #0]
 800ace6:	00da      	lsls	r2, r3, #3
 800ace8:	69bb      	ldr	r3, [r7, #24]
 800acea:	4413      	add	r3, r2
 800acec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800acf0:	617b      	str	r3, [r7, #20]
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	881b      	ldrh	r3, [r3, #0]
 800acf6:	b29b      	uxth	r3, r3
 800acf8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800acfc:	b29a      	uxth	r2, r3
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	801a      	strh	r2, [r3, #0]
 800ad02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d10a      	bne.n	800ad20 <USB_EPStartXfer+0x2be>
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	881b      	ldrh	r3, [r3, #0]
 800ad0e:	b29b      	uxth	r3, r3
 800ad10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad18:	b29a      	uxth	r2, r3
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	801a      	strh	r2, [r3, #0]
 800ad1e:	e05d      	b.n	800addc <USB_EPStartXfer+0x37a>
 800ad20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad24:	2b3e      	cmp	r3, #62	@ 0x3e
 800ad26:	d81c      	bhi.n	800ad62 <USB_EPStartXfer+0x300>
 800ad28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad2c:	085b      	lsrs	r3, r3, #1
 800ad2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ad32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad36:	f003 0301 	and.w	r3, r3, #1
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d004      	beq.n	800ad48 <USB_EPStartXfer+0x2e6>
 800ad3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ad42:	3301      	adds	r3, #1
 800ad44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ad48:	697b      	ldr	r3, [r7, #20]
 800ad4a:	881b      	ldrh	r3, [r3, #0]
 800ad4c:	b29a      	uxth	r2, r3
 800ad4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	029b      	lsls	r3, r3, #10
 800ad56:	b29b      	uxth	r3, r3
 800ad58:	4313      	orrs	r3, r2
 800ad5a:	b29a      	uxth	r2, r3
 800ad5c:	697b      	ldr	r3, [r7, #20]
 800ad5e:	801a      	strh	r2, [r3, #0]
 800ad60:	e03c      	b.n	800addc <USB_EPStartXfer+0x37a>
 800ad62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad66:	095b      	lsrs	r3, r3, #5
 800ad68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ad6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad70:	f003 031f 	and.w	r3, r3, #31
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d104      	bne.n	800ad82 <USB_EPStartXfer+0x320>
 800ad78:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ad7c:	3b01      	subs	r3, #1
 800ad7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	881b      	ldrh	r3, [r3, #0]
 800ad86:	b29a      	uxth	r2, r3
 800ad88:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ad8c:	b29b      	uxth	r3, r3
 800ad8e:	029b      	lsls	r3, r3, #10
 800ad90:	b29b      	uxth	r3, r3
 800ad92:	4313      	orrs	r3, r2
 800ad94:	b29b      	uxth	r3, r3
 800ad96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad9e:	b29a      	uxth	r2, r3
 800ada0:	697b      	ldr	r3, [r7, #20]
 800ada2:	801a      	strh	r2, [r3, #0]
 800ada4:	e01a      	b.n	800addc <USB_EPStartXfer+0x37a>
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	785b      	ldrb	r3, [r3, #1]
 800adaa:	2b01      	cmp	r3, #1
 800adac:	d116      	bne.n	800addc <USB_EPStartXfer+0x37a>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	623b      	str	r3, [r7, #32]
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800adb8:	b29b      	uxth	r3, r3
 800adba:	461a      	mov	r2, r3
 800adbc:	6a3b      	ldr	r3, [r7, #32]
 800adbe:	4413      	add	r3, r2
 800adc0:	623b      	str	r3, [r7, #32]
 800adc2:	683b      	ldr	r3, [r7, #0]
 800adc4:	781b      	ldrb	r3, [r3, #0]
 800adc6:	00da      	lsls	r2, r3, #3
 800adc8:	6a3b      	ldr	r3, [r7, #32]
 800adca:	4413      	add	r3, r2
 800adcc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800add0:	61fb      	str	r3, [r7, #28]
 800add2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800add6:	b29a      	uxth	r2, r3
 800add8:	69fb      	ldr	r3, [r7, #28]
 800adda:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	891b      	ldrh	r3, [r3, #8]
 800ade0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	6959      	ldr	r1, [r3, #20]
 800ade8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800adec:	b29b      	uxth	r3, r3
 800adee:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 fd19 	bl	800b82a <USB_WritePMA>
 800adf8:	e2e2      	b.n	800b3c0 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	785b      	ldrb	r3, [r3, #1]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d16b      	bne.n	800aeda <USB_EPStartXfer+0x478>
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	461a      	mov	r2, r3
 800ae10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae12:	4413      	add	r3, r2
 800ae14:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	781b      	ldrb	r3, [r3, #0]
 800ae1a:	00da      	lsls	r2, r3, #3
 800ae1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae1e:	4413      	add	r3, r2
 800ae20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ae24:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae28:	881b      	ldrh	r3, [r3, #0]
 800ae2a:	b29b      	uxth	r3, r3
 800ae2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae30:	b29a      	uxth	r2, r3
 800ae32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae34:	801a      	strh	r2, [r3, #0]
 800ae36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d10a      	bne.n	800ae54 <USB_EPStartXfer+0x3f2>
 800ae3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae40:	881b      	ldrh	r3, [r3, #0]
 800ae42:	b29b      	uxth	r3, r3
 800ae44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae4c:	b29a      	uxth	r2, r3
 800ae4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae50:	801a      	strh	r2, [r3, #0]
 800ae52:	e05d      	b.n	800af10 <USB_EPStartXfer+0x4ae>
 800ae54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae58:	2b3e      	cmp	r3, #62	@ 0x3e
 800ae5a:	d81c      	bhi.n	800ae96 <USB_EPStartXfer+0x434>
 800ae5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae60:	085b      	lsrs	r3, r3, #1
 800ae62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ae66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae6a:	f003 0301 	and.w	r3, r3, #1
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d004      	beq.n	800ae7c <USB_EPStartXfer+0x41a>
 800ae72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ae76:	3301      	adds	r3, #1
 800ae78:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ae7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae7e:	881b      	ldrh	r3, [r3, #0]
 800ae80:	b29a      	uxth	r2, r3
 800ae82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ae86:	b29b      	uxth	r3, r3
 800ae88:	029b      	lsls	r3, r3, #10
 800ae8a:	b29b      	uxth	r3, r3
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	b29a      	uxth	r2, r3
 800ae90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae92:	801a      	strh	r2, [r3, #0]
 800ae94:	e03c      	b.n	800af10 <USB_EPStartXfer+0x4ae>
 800ae96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae9a:	095b      	lsrs	r3, r3, #5
 800ae9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800aea0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aea4:	f003 031f 	and.w	r3, r3, #31
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d104      	bne.n	800aeb6 <USB_EPStartXfer+0x454>
 800aeac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aeb0:	3b01      	subs	r3, #1
 800aeb2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800aeb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aeb8:	881b      	ldrh	r3, [r3, #0]
 800aeba:	b29a      	uxth	r2, r3
 800aebc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aec0:	b29b      	uxth	r3, r3
 800aec2:	029b      	lsls	r3, r3, #10
 800aec4:	b29b      	uxth	r3, r3
 800aec6:	4313      	orrs	r3, r2
 800aec8:	b29b      	uxth	r3, r3
 800aeca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aece:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aed2:	b29a      	uxth	r2, r3
 800aed4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aed6:	801a      	strh	r2, [r3, #0]
 800aed8:	e01a      	b.n	800af10 <USB_EPStartXfer+0x4ae>
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	785b      	ldrb	r3, [r3, #1]
 800aede:	2b01      	cmp	r3, #1
 800aee0:	d116      	bne.n	800af10 <USB_EPStartXfer+0x4ae>
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	653b      	str	r3, [r7, #80]	@ 0x50
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800aeec:	b29b      	uxth	r3, r3
 800aeee:	461a      	mov	r2, r3
 800aef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aef2:	4413      	add	r3, r2
 800aef4:	653b      	str	r3, [r7, #80]	@ 0x50
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	781b      	ldrb	r3, [r3, #0]
 800aefa:	00da      	lsls	r2, r3, #3
 800aefc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aefe:	4413      	add	r3, r2
 800af00:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800af04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af0a:	b29a      	uxth	r2, r3
 800af0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af0e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	891b      	ldrh	r3, [r3, #8]
 800af14:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	6959      	ldr	r1, [r3, #20]
 800af1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af20:	b29b      	uxth	r3, r3
 800af22:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f000 fc7f 	bl	800b82a <USB_WritePMA>
            ep->xfer_buff += len;
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	695a      	ldr	r2, [r3, #20]
 800af30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af34:	441a      	add	r2, r3
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	6a1a      	ldr	r2, [r3, #32]
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	691b      	ldr	r3, [r3, #16]
 800af42:	429a      	cmp	r2, r3
 800af44:	d907      	bls.n	800af56 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	6a1a      	ldr	r2, [r3, #32]
 800af4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af4e:	1ad2      	subs	r2, r2, r3
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	621a      	str	r2, [r3, #32]
 800af54:	e006      	b.n	800af64 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	6a1b      	ldr	r3, [r3, #32]
 800af5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	2200      	movs	r2, #0
 800af62:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	643b      	str	r3, [r7, #64]	@ 0x40
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	785b      	ldrb	r3, [r3, #1]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d16b      	bne.n	800b048 <USB_EPStartXfer+0x5e6>
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	63bb      	str	r3, [r7, #56]	@ 0x38
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800af7a:	b29b      	uxth	r3, r3
 800af7c:	461a      	mov	r2, r3
 800af7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af80:	4413      	add	r3, r2
 800af82:	63bb      	str	r3, [r7, #56]	@ 0x38
 800af84:	683b      	ldr	r3, [r7, #0]
 800af86:	781b      	ldrb	r3, [r3, #0]
 800af88:	00da      	lsls	r2, r3, #3
 800af8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af8c:	4413      	add	r3, r2
 800af8e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800af92:	637b      	str	r3, [r7, #52]	@ 0x34
 800af94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af96:	881b      	ldrh	r3, [r3, #0]
 800af98:	b29b      	uxth	r3, r3
 800af9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800af9e:	b29a      	uxth	r2, r3
 800afa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afa2:	801a      	strh	r2, [r3, #0]
 800afa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d10a      	bne.n	800afc2 <USB_EPStartXfer+0x560>
 800afac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afae:	881b      	ldrh	r3, [r3, #0]
 800afb0:	b29b      	uxth	r3, r3
 800afb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800afb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800afba:	b29a      	uxth	r2, r3
 800afbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afbe:	801a      	strh	r2, [r3, #0]
 800afc0:	e05b      	b.n	800b07a <USB_EPStartXfer+0x618>
 800afc2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afc6:	2b3e      	cmp	r3, #62	@ 0x3e
 800afc8:	d81c      	bhi.n	800b004 <USB_EPStartXfer+0x5a2>
 800afca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afce:	085b      	lsrs	r3, r3, #1
 800afd0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800afd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afd8:	f003 0301 	and.w	r3, r3, #1
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d004      	beq.n	800afea <USB_EPStartXfer+0x588>
 800afe0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800afe4:	3301      	adds	r3, #1
 800afe6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800afea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afec:	881b      	ldrh	r3, [r3, #0]
 800afee:	b29a      	uxth	r2, r3
 800aff0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aff4:	b29b      	uxth	r3, r3
 800aff6:	029b      	lsls	r3, r3, #10
 800aff8:	b29b      	uxth	r3, r3
 800affa:	4313      	orrs	r3, r2
 800affc:	b29a      	uxth	r2, r3
 800affe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b000:	801a      	strh	r2, [r3, #0]
 800b002:	e03a      	b.n	800b07a <USB_EPStartXfer+0x618>
 800b004:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b008:	095b      	lsrs	r3, r3, #5
 800b00a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b00e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b012:	f003 031f 	and.w	r3, r3, #31
 800b016:	2b00      	cmp	r3, #0
 800b018:	d104      	bne.n	800b024 <USB_EPStartXfer+0x5c2>
 800b01a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b01e:	3b01      	subs	r3, #1
 800b020:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b026:	881b      	ldrh	r3, [r3, #0]
 800b028:	b29a      	uxth	r2, r3
 800b02a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b02e:	b29b      	uxth	r3, r3
 800b030:	029b      	lsls	r3, r3, #10
 800b032:	b29b      	uxth	r3, r3
 800b034:	4313      	orrs	r3, r2
 800b036:	b29b      	uxth	r3, r3
 800b038:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b03c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b040:	b29a      	uxth	r2, r3
 800b042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b044:	801a      	strh	r2, [r3, #0]
 800b046:	e018      	b.n	800b07a <USB_EPStartXfer+0x618>
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	785b      	ldrb	r3, [r3, #1]
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d114      	bne.n	800b07a <USB_EPStartXfer+0x618>
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b056:	b29b      	uxth	r3, r3
 800b058:	461a      	mov	r2, r3
 800b05a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b05c:	4413      	add	r3, r2
 800b05e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	781b      	ldrb	r3, [r3, #0]
 800b064:	00da      	lsls	r2, r3, #3
 800b066:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b068:	4413      	add	r3, r2
 800b06a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b06e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b070:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b074:	b29a      	uxth	r2, r3
 800b076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b078:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	895b      	ldrh	r3, [r3, #10]
 800b07e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	6959      	ldr	r1, [r3, #20]
 800b086:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b08a:	b29b      	uxth	r3, r3
 800b08c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	f000 fbca 	bl	800b82a <USB_WritePMA>
 800b096:	e193      	b.n	800b3c0 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	6a1b      	ldr	r3, [r3, #32]
 800b09c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800b0a0:	687a      	ldr	r2, [r7, #4]
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	781b      	ldrb	r3, [r3, #0]
 800b0a6:	009b      	lsls	r3, r3, #2
 800b0a8:	4413      	add	r3, r2
 800b0aa:	881b      	ldrh	r3, [r3, #0]
 800b0ac:	b29b      	uxth	r3, r3
 800b0ae:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b0b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0b6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b0ba:	687a      	ldr	r2, [r7, #4]
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	781b      	ldrb	r3, [r3, #0]
 800b0c0:	009b      	lsls	r3, r3, #2
 800b0c2:	441a      	add	r2, r3
 800b0c4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b0c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b0cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b0d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b0d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b0d8:	b29b      	uxth	r3, r3
 800b0da:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b0e6:	b29b      	uxth	r3, r3
 800b0e8:	461a      	mov	r2, r3
 800b0ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0ec:	4413      	add	r3, r2
 800b0ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	781b      	ldrb	r3, [r3, #0]
 800b0f4:	00da      	lsls	r2, r3, #3
 800b0f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0f8:	4413      	add	r3, r2
 800b0fa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b0fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b100:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b104:	b29a      	uxth	r2, r3
 800b106:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b108:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b10a:	683b      	ldr	r3, [r7, #0]
 800b10c:	891b      	ldrh	r3, [r3, #8]
 800b10e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b112:	683b      	ldr	r3, [r7, #0]
 800b114:	6959      	ldr	r1, [r3, #20]
 800b116:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b11a:	b29b      	uxth	r3, r3
 800b11c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f000 fb82 	bl	800b82a <USB_WritePMA>
 800b126:	e14b      	b.n	800b3c0 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	6a1a      	ldr	r2, [r3, #32]
 800b12c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b130:	1ad2      	subs	r2, r2, r3
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b136:	687a      	ldr	r2, [r7, #4]
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	781b      	ldrb	r3, [r3, #0]
 800b13c:	009b      	lsls	r3, r3, #2
 800b13e:	4413      	add	r3, r2
 800b140:	881b      	ldrh	r3, [r3, #0]
 800b142:	b29b      	uxth	r3, r3
 800b144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b148:	2b00      	cmp	r3, #0
 800b14a:	f000 809a 	beq.w	800b282 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	673b      	str	r3, [r7, #112]	@ 0x70
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	785b      	ldrb	r3, [r3, #1]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d16b      	bne.n	800b232 <USB_EPStartXfer+0x7d0>
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b164:	b29b      	uxth	r3, r3
 800b166:	461a      	mov	r2, r3
 800b168:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b16a:	4413      	add	r3, r2
 800b16c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	781b      	ldrb	r3, [r3, #0]
 800b172:	00da      	lsls	r2, r3, #3
 800b174:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b176:	4413      	add	r3, r2
 800b178:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b17c:	667b      	str	r3, [r7, #100]	@ 0x64
 800b17e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b180:	881b      	ldrh	r3, [r3, #0]
 800b182:	b29b      	uxth	r3, r3
 800b184:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b188:	b29a      	uxth	r2, r3
 800b18a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b18c:	801a      	strh	r2, [r3, #0]
 800b18e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b192:	2b00      	cmp	r3, #0
 800b194:	d10a      	bne.n	800b1ac <USB_EPStartXfer+0x74a>
 800b196:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b198:	881b      	ldrh	r3, [r3, #0]
 800b19a:	b29b      	uxth	r3, r3
 800b19c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b1a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b1a4:	b29a      	uxth	r2, r3
 800b1a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1a8:	801a      	strh	r2, [r3, #0]
 800b1aa:	e05b      	b.n	800b264 <USB_EPStartXfer+0x802>
 800b1ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1b0:	2b3e      	cmp	r3, #62	@ 0x3e
 800b1b2:	d81c      	bhi.n	800b1ee <USB_EPStartXfer+0x78c>
 800b1b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1b8:	085b      	lsrs	r3, r3, #1
 800b1ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b1be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1c2:	f003 0301 	and.w	r3, r3, #1
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d004      	beq.n	800b1d4 <USB_EPStartXfer+0x772>
 800b1ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b1ce:	3301      	adds	r3, #1
 800b1d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b1d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1d6:	881b      	ldrh	r3, [r3, #0]
 800b1d8:	b29a      	uxth	r2, r3
 800b1da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b1de:	b29b      	uxth	r3, r3
 800b1e0:	029b      	lsls	r3, r3, #10
 800b1e2:	b29b      	uxth	r3, r3
 800b1e4:	4313      	orrs	r3, r2
 800b1e6:	b29a      	uxth	r2, r3
 800b1e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b1ea:	801a      	strh	r2, [r3, #0]
 800b1ec:	e03a      	b.n	800b264 <USB_EPStartXfer+0x802>
 800b1ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1f2:	095b      	lsrs	r3, r3, #5
 800b1f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b1f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1fc:	f003 031f 	and.w	r3, r3, #31
 800b200:	2b00      	cmp	r3, #0
 800b202:	d104      	bne.n	800b20e <USB_EPStartXfer+0x7ac>
 800b204:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b208:	3b01      	subs	r3, #1
 800b20a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b20e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b210:	881b      	ldrh	r3, [r3, #0]
 800b212:	b29a      	uxth	r2, r3
 800b214:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b218:	b29b      	uxth	r3, r3
 800b21a:	029b      	lsls	r3, r3, #10
 800b21c:	b29b      	uxth	r3, r3
 800b21e:	4313      	orrs	r3, r2
 800b220:	b29b      	uxth	r3, r3
 800b222:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b226:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b22a:	b29a      	uxth	r2, r3
 800b22c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b22e:	801a      	strh	r2, [r3, #0]
 800b230:	e018      	b.n	800b264 <USB_EPStartXfer+0x802>
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	785b      	ldrb	r3, [r3, #1]
 800b236:	2b01      	cmp	r3, #1
 800b238:	d114      	bne.n	800b264 <USB_EPStartXfer+0x802>
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b240:	b29b      	uxth	r3, r3
 800b242:	461a      	mov	r2, r3
 800b244:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b246:	4413      	add	r3, r2
 800b248:	673b      	str	r3, [r7, #112]	@ 0x70
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	781b      	ldrb	r3, [r3, #0]
 800b24e:	00da      	lsls	r2, r3, #3
 800b250:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b252:	4413      	add	r3, r2
 800b254:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b258:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b25a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b25e:	b29a      	uxth	r2, r3
 800b260:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b262:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800b264:	683b      	ldr	r3, [r7, #0]
 800b266:	895b      	ldrh	r3, [r3, #10]
 800b268:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	6959      	ldr	r1, [r3, #20]
 800b270:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b274:	b29b      	uxth	r3, r3
 800b276:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b27a:	6878      	ldr	r0, [r7, #4]
 800b27c:	f000 fad5 	bl	800b82a <USB_WritePMA>
 800b280:	e09e      	b.n	800b3c0 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	785b      	ldrb	r3, [r3, #1]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d16b      	bne.n	800b362 <USB_EPStartXfer+0x900>
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b294:	b29b      	uxth	r3, r3
 800b296:	461a      	mov	r2, r3
 800b298:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b29a:	4413      	add	r3, r2
 800b29c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	781b      	ldrb	r3, [r3, #0]
 800b2a2:	00da      	lsls	r2, r3, #3
 800b2a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b2a6:	4413      	add	r3, r2
 800b2a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b2ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b2ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2b0:	881b      	ldrh	r3, [r3, #0]
 800b2b2:	b29b      	uxth	r3, r3
 800b2b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b2b8:	b29a      	uxth	r2, r3
 800b2ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2bc:	801a      	strh	r2, [r3, #0]
 800b2be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d10a      	bne.n	800b2dc <USB_EPStartXfer+0x87a>
 800b2c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2c8:	881b      	ldrh	r3, [r3, #0]
 800b2ca:	b29b      	uxth	r3, r3
 800b2cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b2d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b2d4:	b29a      	uxth	r2, r3
 800b2d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2d8:	801a      	strh	r2, [r3, #0]
 800b2da:	e063      	b.n	800b3a4 <USB_EPStartXfer+0x942>
 800b2dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2e0:	2b3e      	cmp	r3, #62	@ 0x3e
 800b2e2:	d81c      	bhi.n	800b31e <USB_EPStartXfer+0x8bc>
 800b2e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2e8:	085b      	lsrs	r3, r3, #1
 800b2ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b2ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b2f2:	f003 0301 	and.w	r3, r3, #1
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d004      	beq.n	800b304 <USB_EPStartXfer+0x8a2>
 800b2fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b2fe:	3301      	adds	r3, #1
 800b300:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b304:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b306:	881b      	ldrh	r3, [r3, #0]
 800b308:	b29a      	uxth	r2, r3
 800b30a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b30e:	b29b      	uxth	r3, r3
 800b310:	029b      	lsls	r3, r3, #10
 800b312:	b29b      	uxth	r3, r3
 800b314:	4313      	orrs	r3, r2
 800b316:	b29a      	uxth	r2, r3
 800b318:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b31a:	801a      	strh	r2, [r3, #0]
 800b31c:	e042      	b.n	800b3a4 <USB_EPStartXfer+0x942>
 800b31e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b322:	095b      	lsrs	r3, r3, #5
 800b324:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b328:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b32c:	f003 031f 	and.w	r3, r3, #31
 800b330:	2b00      	cmp	r3, #0
 800b332:	d104      	bne.n	800b33e <USB_EPStartXfer+0x8dc>
 800b334:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b338:	3b01      	subs	r3, #1
 800b33a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b33e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b340:	881b      	ldrh	r3, [r3, #0]
 800b342:	b29a      	uxth	r2, r3
 800b344:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b348:	b29b      	uxth	r3, r3
 800b34a:	029b      	lsls	r3, r3, #10
 800b34c:	b29b      	uxth	r3, r3
 800b34e:	4313      	orrs	r3, r2
 800b350:	b29b      	uxth	r3, r3
 800b352:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b356:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b35a:	b29a      	uxth	r2, r3
 800b35c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b35e:	801a      	strh	r2, [r3, #0]
 800b360:	e020      	b.n	800b3a4 <USB_EPStartXfer+0x942>
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	785b      	ldrb	r3, [r3, #1]
 800b366:	2b01      	cmp	r3, #1
 800b368:	d11c      	bne.n	800b3a4 <USB_EPStartXfer+0x942>
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b376:	b29b      	uxth	r3, r3
 800b378:	461a      	mov	r2, r3
 800b37a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b37e:	4413      	add	r3, r2
 800b380:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	781b      	ldrb	r3, [r3, #0]
 800b388:	00da      	lsls	r2, r3, #3
 800b38a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b38e:	4413      	add	r3, r2
 800b390:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b394:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b398:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b39c:	b29a      	uxth	r2, r3
 800b39e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b3a2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	891b      	ldrh	r3, [r3, #8]
 800b3a8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	6959      	ldr	r1, [r3, #20]
 800b3b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3b4:	b29b      	uxth	r3, r3
 800b3b6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f000 fa35 	bl	800b82a <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800b3c0:	687a      	ldr	r2, [r7, #4]
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	781b      	ldrb	r3, [r3, #0]
 800b3c6:	009b      	lsls	r3, r3, #2
 800b3c8:	4413      	add	r3, r2
 800b3ca:	881b      	ldrh	r3, [r3, #0]
 800b3cc:	b29b      	uxth	r3, r3
 800b3ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b3d6:	817b      	strh	r3, [r7, #10]
 800b3d8:	897b      	ldrh	r3, [r7, #10]
 800b3da:	f083 0310 	eor.w	r3, r3, #16
 800b3de:	817b      	strh	r3, [r7, #10]
 800b3e0:	897b      	ldrh	r3, [r7, #10]
 800b3e2:	f083 0320 	eor.w	r3, r3, #32
 800b3e6:	817b      	strh	r3, [r7, #10]
 800b3e8:	687a      	ldr	r2, [r7, #4]
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	781b      	ldrb	r3, [r3, #0]
 800b3ee:	009b      	lsls	r3, r3, #2
 800b3f0:	441a      	add	r2, r3
 800b3f2:	897b      	ldrh	r3, [r7, #10]
 800b3f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b400:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b404:	b29b      	uxth	r3, r3
 800b406:	8013      	strh	r3, [r2, #0]
 800b408:	e0d5      	b.n	800b5b6 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	7b1b      	ldrb	r3, [r3, #12]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d156      	bne.n	800b4c0 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	699b      	ldr	r3, [r3, #24]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d122      	bne.n	800b460 <USB_EPStartXfer+0x9fe>
 800b41a:	683b      	ldr	r3, [r7, #0]
 800b41c:	78db      	ldrb	r3, [r3, #3]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d11e      	bne.n	800b460 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800b422:	687a      	ldr	r2, [r7, #4]
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	781b      	ldrb	r3, [r3, #0]
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	4413      	add	r3, r2
 800b42c:	881b      	ldrh	r3, [r3, #0]
 800b42e:	b29b      	uxth	r3, r3
 800b430:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b434:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b438:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800b43c:	687a      	ldr	r2, [r7, #4]
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	781b      	ldrb	r3, [r3, #0]
 800b442:	009b      	lsls	r3, r3, #2
 800b444:	441a      	add	r2, r3
 800b446:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b44a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b44e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b452:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b45a:	b29b      	uxth	r3, r3
 800b45c:	8013      	strh	r3, [r2, #0]
 800b45e:	e01d      	b.n	800b49c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800b460:	687a      	ldr	r2, [r7, #4]
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	781b      	ldrb	r3, [r3, #0]
 800b466:	009b      	lsls	r3, r3, #2
 800b468:	4413      	add	r3, r2
 800b46a:	881b      	ldrh	r3, [r3, #0]
 800b46c:	b29b      	uxth	r3, r3
 800b46e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800b472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b476:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800b47a:	687a      	ldr	r2, [r7, #4]
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	781b      	ldrb	r3, [r3, #0]
 800b480:	009b      	lsls	r3, r3, #2
 800b482:	441a      	add	r2, r3
 800b484:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800b488:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b48c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b490:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b494:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b498:	b29b      	uxth	r3, r3
 800b49a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	699a      	ldr	r2, [r3, #24]
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	691b      	ldr	r3, [r3, #16]
 800b4a4:	429a      	cmp	r2, r3
 800b4a6:	d907      	bls.n	800b4b8 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800b4a8:	683b      	ldr	r3, [r7, #0]
 800b4aa:	699a      	ldr	r2, [r3, #24]
 800b4ac:	683b      	ldr	r3, [r7, #0]
 800b4ae:	691b      	ldr	r3, [r3, #16]
 800b4b0:	1ad2      	subs	r2, r2, r3
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	619a      	str	r2, [r3, #24]
 800b4b6:	e054      	b.n	800b562 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	619a      	str	r2, [r3, #24]
 800b4be:	e050      	b.n	800b562 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	78db      	ldrb	r3, [r3, #3]
 800b4c4:	2b02      	cmp	r3, #2
 800b4c6:	d142      	bne.n	800b54e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	69db      	ldr	r3, [r3, #28]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d048      	beq.n	800b562 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800b4d0:	687a      	ldr	r2, [r7, #4]
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	781b      	ldrb	r3, [r3, #0]
 800b4d6:	009b      	lsls	r3, r3, #2
 800b4d8:	4413      	add	r3, r2
 800b4da:	881b      	ldrh	r3, [r3, #0]
 800b4dc:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b4e0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b4e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d005      	beq.n	800b4f8 <USB_EPStartXfer+0xa96>
 800b4ec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b4f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d10b      	bne.n	800b510 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b4f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b4fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800b500:	2b00      	cmp	r3, #0
 800b502:	d12e      	bne.n	800b562 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800b504:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800b508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d128      	bne.n	800b562 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b510:	687a      	ldr	r2, [r7, #4]
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	781b      	ldrb	r3, [r3, #0]
 800b516:	009b      	lsls	r3, r3, #2
 800b518:	4413      	add	r3, r2
 800b51a:	881b      	ldrh	r3, [r3, #0]
 800b51c:	b29b      	uxth	r3, r3
 800b51e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b526:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800b52a:	687a      	ldr	r2, [r7, #4]
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	781b      	ldrb	r3, [r3, #0]
 800b530:	009b      	lsls	r3, r3, #2
 800b532:	441a      	add	r2, r3
 800b534:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800b538:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b53c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b540:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b544:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b548:	b29b      	uxth	r3, r3
 800b54a:	8013      	strh	r3, [r2, #0]
 800b54c:	e009      	b.n	800b562 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	78db      	ldrb	r3, [r3, #3]
 800b552:	2b01      	cmp	r3, #1
 800b554:	d103      	bne.n	800b55e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	2200      	movs	r2, #0
 800b55a:	619a      	str	r2, [r3, #24]
 800b55c:	e001      	b.n	800b562 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800b55e:	2301      	movs	r3, #1
 800b560:	e02a      	b.n	800b5b8 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b562:	687a      	ldr	r2, [r7, #4]
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	781b      	ldrb	r3, [r3, #0]
 800b568:	009b      	lsls	r3, r3, #2
 800b56a:	4413      	add	r3, r2
 800b56c:	881b      	ldrh	r3, [r3, #0]
 800b56e:	b29b      	uxth	r3, r3
 800b570:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b574:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b578:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b57c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b580:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b584:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b588:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b58c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b590:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800b594:	687a      	ldr	r2, [r7, #4]
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	781b      	ldrb	r3, [r3, #0]
 800b59a:	009b      	lsls	r3, r3, #2
 800b59c:	441a      	add	r2, r3
 800b59e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b5a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b5a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b5aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b5ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5b2:	b29b      	uxth	r3, r3
 800b5b4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b5b6:	2300      	movs	r3, #0
}
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	37b0      	adds	r7, #176	@ 0xb0
 800b5bc:	46bd      	mov	sp, r7
 800b5be:	bd80      	pop	{r7, pc}

0800b5c0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b085      	sub	sp, #20
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
 800b5c8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	785b      	ldrb	r3, [r3, #1]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d020      	beq.n	800b614 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b5d2:	687a      	ldr	r2, [r7, #4]
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	781b      	ldrb	r3, [r3, #0]
 800b5d8:	009b      	lsls	r3, r3, #2
 800b5da:	4413      	add	r3, r2
 800b5dc:	881b      	ldrh	r3, [r3, #0]
 800b5de:	b29b      	uxth	r3, r3
 800b5e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b5e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b5e8:	81bb      	strh	r3, [r7, #12]
 800b5ea:	89bb      	ldrh	r3, [r7, #12]
 800b5ec:	f083 0310 	eor.w	r3, r3, #16
 800b5f0:	81bb      	strh	r3, [r7, #12]
 800b5f2:	687a      	ldr	r2, [r7, #4]
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	781b      	ldrb	r3, [r3, #0]
 800b5f8:	009b      	lsls	r3, r3, #2
 800b5fa:	441a      	add	r2, r3
 800b5fc:	89bb      	ldrh	r3, [r7, #12]
 800b5fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b602:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b606:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b60a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b60e:	b29b      	uxth	r3, r3
 800b610:	8013      	strh	r3, [r2, #0]
 800b612:	e01f      	b.n	800b654 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b614:	687a      	ldr	r2, [r7, #4]
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	781b      	ldrb	r3, [r3, #0]
 800b61a:	009b      	lsls	r3, r3, #2
 800b61c:	4413      	add	r3, r2
 800b61e:	881b      	ldrh	r3, [r3, #0]
 800b620:	b29b      	uxth	r3, r3
 800b622:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b626:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b62a:	81fb      	strh	r3, [r7, #14]
 800b62c:	89fb      	ldrh	r3, [r7, #14]
 800b62e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b632:	81fb      	strh	r3, [r7, #14]
 800b634:	687a      	ldr	r2, [r7, #4]
 800b636:	683b      	ldr	r3, [r7, #0]
 800b638:	781b      	ldrb	r3, [r3, #0]
 800b63a:	009b      	lsls	r3, r3, #2
 800b63c:	441a      	add	r2, r3
 800b63e:	89fb      	ldrh	r3, [r7, #14]
 800b640:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b644:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b648:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b64c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b650:	b29b      	uxth	r3, r3
 800b652:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b654:	2300      	movs	r3, #0
}
 800b656:	4618      	mov	r0, r3
 800b658:	3714      	adds	r7, #20
 800b65a:	46bd      	mov	sp, r7
 800b65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b660:	4770      	bx	lr

0800b662 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b662:	b480      	push	{r7}
 800b664:	b087      	sub	sp, #28
 800b666:	af00      	add	r7, sp, #0
 800b668:	6078      	str	r0, [r7, #4]
 800b66a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	785b      	ldrb	r3, [r3, #1]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d04c      	beq.n	800b70e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b674:	687a      	ldr	r2, [r7, #4]
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	781b      	ldrb	r3, [r3, #0]
 800b67a:	009b      	lsls	r3, r3, #2
 800b67c:	4413      	add	r3, r2
 800b67e:	881b      	ldrh	r3, [r3, #0]
 800b680:	823b      	strh	r3, [r7, #16]
 800b682:	8a3b      	ldrh	r3, [r7, #16]
 800b684:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d01b      	beq.n	800b6c4 <USB_EPClearStall+0x62>
 800b68c:	687a      	ldr	r2, [r7, #4]
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	009b      	lsls	r3, r3, #2
 800b694:	4413      	add	r3, r2
 800b696:	881b      	ldrh	r3, [r3, #0]
 800b698:	b29b      	uxth	r3, r3
 800b69a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b69e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6a2:	81fb      	strh	r3, [r7, #14]
 800b6a4:	687a      	ldr	r2, [r7, #4]
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	781b      	ldrb	r3, [r3, #0]
 800b6aa:	009b      	lsls	r3, r3, #2
 800b6ac:	441a      	add	r2, r3
 800b6ae:	89fb      	ldrh	r3, [r7, #14]
 800b6b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b6b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b6b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b6bc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b6c0:	b29b      	uxth	r3, r3
 800b6c2:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	78db      	ldrb	r3, [r3, #3]
 800b6c8:	2b01      	cmp	r3, #1
 800b6ca:	d06c      	beq.n	800b7a6 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b6cc:	687a      	ldr	r2, [r7, #4]
 800b6ce:	683b      	ldr	r3, [r7, #0]
 800b6d0:	781b      	ldrb	r3, [r3, #0]
 800b6d2:	009b      	lsls	r3, r3, #2
 800b6d4:	4413      	add	r3, r2
 800b6d6:	881b      	ldrh	r3, [r3, #0]
 800b6d8:	b29b      	uxth	r3, r3
 800b6da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b6de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b6e2:	81bb      	strh	r3, [r7, #12]
 800b6e4:	89bb      	ldrh	r3, [r7, #12]
 800b6e6:	f083 0320 	eor.w	r3, r3, #32
 800b6ea:	81bb      	strh	r3, [r7, #12]
 800b6ec:	687a      	ldr	r2, [r7, #4]
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	781b      	ldrb	r3, [r3, #0]
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	441a      	add	r2, r3
 800b6f6:	89bb      	ldrh	r3, [r7, #12]
 800b6f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b6fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b700:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b704:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b708:	b29b      	uxth	r3, r3
 800b70a:	8013      	strh	r3, [r2, #0]
 800b70c:	e04b      	b.n	800b7a6 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	683b      	ldr	r3, [r7, #0]
 800b712:	781b      	ldrb	r3, [r3, #0]
 800b714:	009b      	lsls	r3, r3, #2
 800b716:	4413      	add	r3, r2
 800b718:	881b      	ldrh	r3, [r3, #0]
 800b71a:	82fb      	strh	r3, [r7, #22]
 800b71c:	8afb      	ldrh	r3, [r7, #22]
 800b71e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b722:	2b00      	cmp	r3, #0
 800b724:	d01b      	beq.n	800b75e <USB_EPClearStall+0xfc>
 800b726:	687a      	ldr	r2, [r7, #4]
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	781b      	ldrb	r3, [r3, #0]
 800b72c:	009b      	lsls	r3, r3, #2
 800b72e:	4413      	add	r3, r2
 800b730:	881b      	ldrh	r3, [r3, #0]
 800b732:	b29b      	uxth	r3, r3
 800b734:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b738:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b73c:	82bb      	strh	r3, [r7, #20]
 800b73e:	687a      	ldr	r2, [r7, #4]
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	009b      	lsls	r3, r3, #2
 800b746:	441a      	add	r2, r3
 800b748:	8abb      	ldrh	r3, [r7, #20]
 800b74a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b74e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b752:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b75a:	b29b      	uxth	r3, r3
 800b75c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b75e:	687a      	ldr	r2, [r7, #4]
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	781b      	ldrb	r3, [r3, #0]
 800b764:	009b      	lsls	r3, r3, #2
 800b766:	4413      	add	r3, r2
 800b768:	881b      	ldrh	r3, [r3, #0]
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b770:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b774:	827b      	strh	r3, [r7, #18]
 800b776:	8a7b      	ldrh	r3, [r7, #18]
 800b778:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800b77c:	827b      	strh	r3, [r7, #18]
 800b77e:	8a7b      	ldrh	r3, [r7, #18]
 800b780:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800b784:	827b      	strh	r3, [r7, #18]
 800b786:	687a      	ldr	r2, [r7, #4]
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	781b      	ldrb	r3, [r3, #0]
 800b78c:	009b      	lsls	r3, r3, #2
 800b78e:	441a      	add	r2, r3
 800b790:	8a7b      	ldrh	r3, [r7, #18]
 800b792:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b796:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b79a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b79e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7a2:	b29b      	uxth	r3, r3
 800b7a4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800b7a6:	2300      	movs	r3, #0
}
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	371c      	adds	r7, #28
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b2:	4770      	bx	lr

0800b7b4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b083      	sub	sp, #12
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
 800b7bc:	460b      	mov	r3, r1
 800b7be:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800b7c0:	78fb      	ldrb	r3, [r7, #3]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d103      	bne.n	800b7ce <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2280      	movs	r2, #128	@ 0x80
 800b7ca:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800b7ce:	2300      	movs	r3, #0
}
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	370c      	adds	r7, #12
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7da:	4770      	bx	lr

0800b7dc <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800b7dc:	b480      	push	{r7}
 800b7de:	b083      	sub	sp, #12
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b7ea:	b29b      	uxth	r3, r3
 800b7ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7f4:	b29a      	uxth	r2, r3
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800b7fc:	2300      	movs	r3, #0
}
 800b7fe:	4618      	mov	r0, r3
 800b800:	370c      	adds	r7, #12
 800b802:	46bd      	mov	sp, r7
 800b804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b808:	4770      	bx	lr

0800b80a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800b80a:	b480      	push	{r7}
 800b80c:	b085      	sub	sp, #20
 800b80e:	af00      	add	r7, sp, #0
 800b810:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b818:	b29b      	uxth	r3, r3
 800b81a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800b81c:	68fb      	ldr	r3, [r7, #12]
}
 800b81e:	4618      	mov	r0, r3
 800b820:	3714      	adds	r7, #20
 800b822:	46bd      	mov	sp, r7
 800b824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b828:	4770      	bx	lr

0800b82a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b82a:	b480      	push	{r7}
 800b82c:	b08b      	sub	sp, #44	@ 0x2c
 800b82e:	af00      	add	r7, sp, #0
 800b830:	60f8      	str	r0, [r7, #12]
 800b832:	60b9      	str	r1, [r7, #8]
 800b834:	4611      	mov	r1, r2
 800b836:	461a      	mov	r2, r3
 800b838:	460b      	mov	r3, r1
 800b83a:	80fb      	strh	r3, [r7, #6]
 800b83c:	4613      	mov	r3, r2
 800b83e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800b840:	88bb      	ldrh	r3, [r7, #4]
 800b842:	3301      	adds	r3, #1
 800b844:	085b      	lsrs	r3, r3, #1
 800b846:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b850:	88fa      	ldrh	r2, [r7, #6]
 800b852:	697b      	ldr	r3, [r7, #20]
 800b854:	4413      	add	r3, r2
 800b856:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b85a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b85c:	69bb      	ldr	r3, [r7, #24]
 800b85e:	627b      	str	r3, [r7, #36]	@ 0x24
 800b860:	e01c      	b.n	800b89c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800b862:	69fb      	ldr	r3, [r7, #28]
 800b864:	781b      	ldrb	r3, [r3, #0]
 800b866:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800b868:	69fb      	ldr	r3, [r7, #28]
 800b86a:	3301      	adds	r3, #1
 800b86c:	781b      	ldrb	r3, [r3, #0]
 800b86e:	b21b      	sxth	r3, r3
 800b870:	021b      	lsls	r3, r3, #8
 800b872:	b21a      	sxth	r2, r3
 800b874:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b878:	4313      	orrs	r3, r2
 800b87a:	b21b      	sxth	r3, r3
 800b87c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800b87e:	6a3b      	ldr	r3, [r7, #32]
 800b880:	8a7a      	ldrh	r2, [r7, #18]
 800b882:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800b884:	6a3b      	ldr	r3, [r7, #32]
 800b886:	3302      	adds	r3, #2
 800b888:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800b88a:	69fb      	ldr	r3, [r7, #28]
 800b88c:	3301      	adds	r3, #1
 800b88e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800b890:	69fb      	ldr	r3, [r7, #28]
 800b892:	3301      	adds	r3, #1
 800b894:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b898:	3b01      	subs	r3, #1
 800b89a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b89c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d1df      	bne.n	800b862 <USB_WritePMA+0x38>
  }
}
 800b8a2:	bf00      	nop
 800b8a4:	bf00      	nop
 800b8a6:	372c      	adds	r7, #44	@ 0x2c
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ae:	4770      	bx	lr

0800b8b0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b8b0:	b480      	push	{r7}
 800b8b2:	b08b      	sub	sp, #44	@ 0x2c
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	60f8      	str	r0, [r7, #12]
 800b8b8:	60b9      	str	r1, [r7, #8]
 800b8ba:	4611      	mov	r1, r2
 800b8bc:	461a      	mov	r2, r3
 800b8be:	460b      	mov	r3, r1
 800b8c0:	80fb      	strh	r3, [r7, #6]
 800b8c2:	4613      	mov	r3, r2
 800b8c4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800b8c6:	88bb      	ldrh	r3, [r7, #4]
 800b8c8:	085b      	lsrs	r3, r3, #1
 800b8ca:	b29b      	uxth	r3, r3
 800b8cc:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b8d2:	68bb      	ldr	r3, [r7, #8]
 800b8d4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b8d6:	88fa      	ldrh	r2, [r7, #6]
 800b8d8:	697b      	ldr	r3, [r7, #20]
 800b8da:	4413      	add	r3, r2
 800b8dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800b8e0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b8e2:	69bb      	ldr	r3, [r7, #24]
 800b8e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8e6:	e018      	b.n	800b91a <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800b8e8:	6a3b      	ldr	r3, [r7, #32]
 800b8ea:	881b      	ldrh	r3, [r3, #0]
 800b8ec:	b29b      	uxth	r3, r3
 800b8ee:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800b8f0:	6a3b      	ldr	r3, [r7, #32]
 800b8f2:	3302      	adds	r3, #2
 800b8f4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b8f6:	693b      	ldr	r3, [r7, #16]
 800b8f8:	b2da      	uxtb	r2, r3
 800b8fa:	69fb      	ldr	r3, [r7, #28]
 800b8fc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b8fe:	69fb      	ldr	r3, [r7, #28]
 800b900:	3301      	adds	r3, #1
 800b902:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800b904:	693b      	ldr	r3, [r7, #16]
 800b906:	0a1b      	lsrs	r3, r3, #8
 800b908:	b2da      	uxtb	r2, r3
 800b90a:	69fb      	ldr	r3, [r7, #28]
 800b90c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b90e:	69fb      	ldr	r3, [r7, #28]
 800b910:	3301      	adds	r3, #1
 800b912:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b916:	3b01      	subs	r3, #1
 800b918:	627b      	str	r3, [r7, #36]	@ 0x24
 800b91a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d1e3      	bne.n	800b8e8 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800b920:	88bb      	ldrh	r3, [r7, #4]
 800b922:	f003 0301 	and.w	r3, r3, #1
 800b926:	b29b      	uxth	r3, r3
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d007      	beq.n	800b93c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800b92c:	6a3b      	ldr	r3, [r7, #32]
 800b92e:	881b      	ldrh	r3, [r3, #0]
 800b930:	b29b      	uxth	r3, r3
 800b932:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b934:	693b      	ldr	r3, [r7, #16]
 800b936:	b2da      	uxtb	r2, r3
 800b938:	69fb      	ldr	r3, [r7, #28]
 800b93a:	701a      	strb	r2, [r3, #0]
  }
}
 800b93c:	bf00      	nop
 800b93e:	372c      	adds	r7, #44	@ 0x2c
 800b940:	46bd      	mov	sp, r7
 800b942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b946:	4770      	bx	lr

0800b948 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800b94c:	4907      	ldr	r1, [pc, #28]	@ (800b96c <MX_FATFS_Init+0x24>)
 800b94e:	4808      	ldr	r0, [pc, #32]	@ (800b970 <MX_FATFS_Init+0x28>)
 800b950:	f001 fcfa 	bl	800d348 <FATFS_LinkDriver>
 800b954:	4603      	mov	r3, r0
 800b956:	2b00      	cmp	r3, #0
 800b958:	d002      	beq.n	800b960 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800b95a:	f04f 33ff 	mov.w	r3, #4294967295
 800b95e:	e003      	b.n	800b968 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800b960:	4b04      	ldr	r3, [pc, #16]	@ (800b974 <MX_FATFS_Init+0x2c>)
 800b962:	2201      	movs	r2, #1
 800b964:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800b966:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800b968:	4618      	mov	r0, r3
 800b96a:	bd80      	pop	{r7, pc}
 800b96c:	20001f38 	.word	0x20001f38
 800b970:	20000010 	.word	0x20000010
 800b974:	20001f3c 	.word	0x20001f3c

0800b978 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800b978:	b480      	push	{r7}
 800b97a:	b083      	sub	sp, #12
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	4603      	mov	r3, r0
 800b980:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800b982:	4b06      	ldr	r3, [pc, #24]	@ (800b99c <USER_initialize+0x24>)
 800b984:	2201      	movs	r2, #1
 800b986:	701a      	strb	r2, [r3, #0]
    return Stat;
 800b988:	4b04      	ldr	r3, [pc, #16]	@ (800b99c <USER_initialize+0x24>)
 800b98a:	781b      	ldrb	r3, [r3, #0]
 800b98c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800b98e:	4618      	mov	r0, r3
 800b990:	370c      	adds	r7, #12
 800b992:	46bd      	mov	sp, r7
 800b994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b998:	4770      	bx	lr
 800b99a:	bf00      	nop
 800b99c:	2000000c 	.word	0x2000000c

0800b9a0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800b9a0:	b480      	push	{r7}
 800b9a2:	b083      	sub	sp, #12
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800b9aa:	4b06      	ldr	r3, [pc, #24]	@ (800b9c4 <USER_status+0x24>)
 800b9ac:	2201      	movs	r2, #1
 800b9ae:	701a      	strb	r2, [r3, #0]
    return Stat;
 800b9b0:	4b04      	ldr	r3, [pc, #16]	@ (800b9c4 <USER_status+0x24>)
 800b9b2:	781b      	ldrb	r3, [r3, #0]
 800b9b4:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	370c      	adds	r7, #12
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c0:	4770      	bx	lr
 800b9c2:	bf00      	nop
 800b9c4:	2000000c 	.word	0x2000000c

0800b9c8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800b9c8:	b480      	push	{r7}
 800b9ca:	b085      	sub	sp, #20
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	60b9      	str	r1, [r7, #8]
 800b9d0:	607a      	str	r2, [r7, #4]
 800b9d2:	603b      	str	r3, [r7, #0]
 800b9d4:	4603      	mov	r3, r0
 800b9d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800b9d8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3714      	adds	r7, #20
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e4:	4770      	bx	lr

0800b9e6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800b9e6:	b480      	push	{r7}
 800b9e8:	b085      	sub	sp, #20
 800b9ea:	af00      	add	r7, sp, #0
 800b9ec:	60b9      	str	r1, [r7, #8]
 800b9ee:	607a      	str	r2, [r7, #4]
 800b9f0:	603b      	str	r3, [r7, #0]
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800b9f6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	3714      	adds	r7, #20
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba02:	4770      	bx	lr

0800ba04 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ba04:	b480      	push	{r7}
 800ba06:	b085      	sub	sp, #20
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	603a      	str	r2, [r7, #0]
 800ba0e:	71fb      	strb	r3, [r7, #7]
 800ba10:	460b      	mov	r3, r1
 800ba12:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800ba14:	2301      	movs	r3, #1
 800ba16:	73fb      	strb	r3, [r7, #15]
    return res;
 800ba18:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3714      	adds	r7, #20
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba24:	4770      	bx	lr

0800ba26 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ba26:	b580      	push	{r7, lr}
 800ba28:	b084      	sub	sp, #16
 800ba2a:	af00      	add	r7, sp, #0
 800ba2c:	6078      	str	r0, [r7, #4]
 800ba2e:	460b      	mov	r3, r1
 800ba30:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ba32:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800ba36:	f002 f957 	bl	800dce8 <USBD_static_malloc>
 800ba3a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d105      	bne.n	800ba4e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	2200      	movs	r2, #0
 800ba46:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800ba4a:	2302      	movs	r3, #2
 800ba4c:	e066      	b.n	800bb1c <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	68fa      	ldr	r2, [r7, #12]
 800ba52:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	7c1b      	ldrb	r3, [r3, #16]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d119      	bne.n	800ba92 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ba5e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ba62:	2202      	movs	r2, #2
 800ba64:	2181      	movs	r1, #129	@ 0x81
 800ba66:	6878      	ldr	r0, [r7, #4]
 800ba68:	f001 ffe5 	bl	800da36 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	2201      	movs	r2, #1
 800ba70:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ba72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ba76:	2202      	movs	r2, #2
 800ba78:	2101      	movs	r1, #1
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f001 ffdb 	bl	800da36 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2201      	movs	r2, #1
 800ba84:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2210      	movs	r2, #16
 800ba8c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800ba90:	e016      	b.n	800bac0 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ba92:	2340      	movs	r3, #64	@ 0x40
 800ba94:	2202      	movs	r2, #2
 800ba96:	2181      	movs	r1, #129	@ 0x81
 800ba98:	6878      	ldr	r0, [r7, #4]
 800ba9a:	f001 ffcc 	bl	800da36 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2201      	movs	r2, #1
 800baa2:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800baa4:	2340      	movs	r3, #64	@ 0x40
 800baa6:	2202      	movs	r2, #2
 800baa8:	2101      	movs	r1, #1
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f001 ffc3 	bl	800da36 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	2201      	movs	r2, #1
 800bab4:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	2210      	movs	r2, #16
 800babc:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bac0:	2308      	movs	r3, #8
 800bac2:	2203      	movs	r2, #3
 800bac4:	2182      	movs	r1, #130	@ 0x82
 800bac6:	6878      	ldr	r0, [r7, #4]
 800bac8:	f001 ffb5 	bl	800da36 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2201      	movs	r2, #1
 800bad0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	2200      	movs	r2, #0
 800bae2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	2200      	movs	r2, #0
 800baea:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	7c1b      	ldrb	r3, [r3, #16]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d109      	bne.n	800bb0a <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bafc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bb00:	2101      	movs	r1, #1
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f002 f886 	bl	800dc14 <USBD_LL_PrepareReceive>
 800bb08:	e007      	b.n	800bb1a <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800bb10:	2340      	movs	r3, #64	@ 0x40
 800bb12:	2101      	movs	r1, #1
 800bb14:	6878      	ldr	r0, [r7, #4]
 800bb16:	f002 f87d 	bl	800dc14 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bb1a:	2300      	movs	r3, #0
}
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	3710      	adds	r7, #16
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}

0800bb24 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b082      	sub	sp, #8
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
 800bb2c:	460b      	mov	r3, r1
 800bb2e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bb30:	2181      	movs	r1, #129	@ 0x81
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f001 ffa5 	bl	800da82 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bb3e:	2101      	movs	r1, #1
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	f001 ff9e 	bl	800da82 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2200      	movs	r2, #0
 800bb4a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bb4e:	2182      	movs	r1, #130	@ 0x82
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f001 ff96 	bl	800da82 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	2200      	movs	r2, #0
 800bb5a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2200      	movs	r2, #0
 800bb62:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d00e      	beq.n	800bb8e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bb76:	685b      	ldr	r3, [r3, #4]
 800bb78:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bb80:	4618      	mov	r0, r3
 800bb82:	f002 f8bf 	bl	800dd04 <USBD_static_free>
    pdev->pClassData = NULL;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	2200      	movs	r2, #0
 800bb8a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bb8e:	2300      	movs	r3, #0
}
 800bb90:	4618      	mov	r0, r3
 800bb92:	3708      	adds	r7, #8
 800bb94:	46bd      	mov	sp, r7
 800bb96:	bd80      	pop	{r7, pc}

0800bb98 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b086      	sub	sp, #24
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
 800bba0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bba8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800bbb6:	693b      	ldr	r3, [r7, #16]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d101      	bne.n	800bbc0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800bbbc:	2303      	movs	r3, #3
 800bbbe:	e0af      	b.n	800bd20 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	781b      	ldrb	r3, [r3, #0]
 800bbc4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d03f      	beq.n	800bc4c <USBD_CDC_Setup+0xb4>
 800bbcc:	2b20      	cmp	r3, #32
 800bbce:	f040 809f 	bne.w	800bd10 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	88db      	ldrh	r3, [r3, #6]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d02e      	beq.n	800bc38 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	781b      	ldrb	r3, [r3, #0]
 800bbde:	b25b      	sxtb	r3, r3
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	da16      	bge.n	800bc12 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bbea:	689b      	ldr	r3, [r3, #8]
 800bbec:	683a      	ldr	r2, [r7, #0]
 800bbee:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800bbf0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bbf2:	683a      	ldr	r2, [r7, #0]
 800bbf4:	88d2      	ldrh	r2, [r2, #6]
 800bbf6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800bbf8:	683b      	ldr	r3, [r7, #0]
 800bbfa:	88db      	ldrh	r3, [r3, #6]
 800bbfc:	2b07      	cmp	r3, #7
 800bbfe:	bf28      	it	cs
 800bc00:	2307      	movcs	r3, #7
 800bc02:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800bc04:	693b      	ldr	r3, [r7, #16]
 800bc06:	89fa      	ldrh	r2, [r7, #14]
 800bc08:	4619      	mov	r1, r3
 800bc0a:	6878      	ldr	r0, [r7, #4]
 800bc0c:	f001 facf 	bl	800d1ae <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800bc10:	e085      	b.n	800bd1e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	785a      	ldrb	r2, [r3, #1]
 800bc16:	693b      	ldr	r3, [r7, #16]
 800bc18:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	88db      	ldrh	r3, [r3, #6]
 800bc20:	b2da      	uxtb	r2, r3
 800bc22:	693b      	ldr	r3, [r7, #16]
 800bc24:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800bc28:	6939      	ldr	r1, [r7, #16]
 800bc2a:	683b      	ldr	r3, [r7, #0]
 800bc2c:	88db      	ldrh	r3, [r3, #6]
 800bc2e:	461a      	mov	r2, r3
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f001 fae8 	bl	800d206 <USBD_CtlPrepareRx>
      break;
 800bc36:	e072      	b.n	800bd1e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bc3e:	689b      	ldr	r3, [r3, #8]
 800bc40:	683a      	ldr	r2, [r7, #0]
 800bc42:	7850      	ldrb	r0, [r2, #1]
 800bc44:	2200      	movs	r2, #0
 800bc46:	6839      	ldr	r1, [r7, #0]
 800bc48:	4798      	blx	r3
      break;
 800bc4a:	e068      	b.n	800bd1e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bc4c:	683b      	ldr	r3, [r7, #0]
 800bc4e:	785b      	ldrb	r3, [r3, #1]
 800bc50:	2b0b      	cmp	r3, #11
 800bc52:	d852      	bhi.n	800bcfa <USBD_CDC_Setup+0x162>
 800bc54:	a201      	add	r2, pc, #4	@ (adr r2, 800bc5c <USBD_CDC_Setup+0xc4>)
 800bc56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc5a:	bf00      	nop
 800bc5c:	0800bc8d 	.word	0x0800bc8d
 800bc60:	0800bd09 	.word	0x0800bd09
 800bc64:	0800bcfb 	.word	0x0800bcfb
 800bc68:	0800bcfb 	.word	0x0800bcfb
 800bc6c:	0800bcfb 	.word	0x0800bcfb
 800bc70:	0800bcfb 	.word	0x0800bcfb
 800bc74:	0800bcfb 	.word	0x0800bcfb
 800bc78:	0800bcfb 	.word	0x0800bcfb
 800bc7c:	0800bcfb 	.word	0x0800bcfb
 800bc80:	0800bcfb 	.word	0x0800bcfb
 800bc84:	0800bcb7 	.word	0x0800bcb7
 800bc88:	0800bce1 	.word	0x0800bce1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc92:	b2db      	uxtb	r3, r3
 800bc94:	2b03      	cmp	r3, #3
 800bc96:	d107      	bne.n	800bca8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bc98:	f107 030a 	add.w	r3, r7, #10
 800bc9c:	2202      	movs	r2, #2
 800bc9e:	4619      	mov	r1, r3
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f001 fa84 	bl	800d1ae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bca6:	e032      	b.n	800bd0e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800bca8:	6839      	ldr	r1, [r7, #0]
 800bcaa:	6878      	ldr	r0, [r7, #4]
 800bcac:	f001 fa0e 	bl	800d0cc <USBD_CtlError>
            ret = USBD_FAIL;
 800bcb0:	2303      	movs	r3, #3
 800bcb2:	75fb      	strb	r3, [r7, #23]
          break;
 800bcb4:	e02b      	b.n	800bd0e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcbc:	b2db      	uxtb	r3, r3
 800bcbe:	2b03      	cmp	r3, #3
 800bcc0:	d107      	bne.n	800bcd2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bcc2:	f107 030d 	add.w	r3, r7, #13
 800bcc6:	2201      	movs	r2, #1
 800bcc8:	4619      	mov	r1, r3
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	f001 fa6f 	bl	800d1ae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bcd0:	e01d      	b.n	800bd0e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800bcd2:	6839      	ldr	r1, [r7, #0]
 800bcd4:	6878      	ldr	r0, [r7, #4]
 800bcd6:	f001 f9f9 	bl	800d0cc <USBD_CtlError>
            ret = USBD_FAIL;
 800bcda:	2303      	movs	r3, #3
 800bcdc:	75fb      	strb	r3, [r7, #23]
          break;
 800bcde:	e016      	b.n	800bd0e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	2b03      	cmp	r3, #3
 800bcea:	d00f      	beq.n	800bd0c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800bcec:	6839      	ldr	r1, [r7, #0]
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f001 f9ec 	bl	800d0cc <USBD_CtlError>
            ret = USBD_FAIL;
 800bcf4:	2303      	movs	r3, #3
 800bcf6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bcf8:	e008      	b.n	800bd0c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bcfa:	6839      	ldr	r1, [r7, #0]
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f001 f9e5 	bl	800d0cc <USBD_CtlError>
          ret = USBD_FAIL;
 800bd02:	2303      	movs	r3, #3
 800bd04:	75fb      	strb	r3, [r7, #23]
          break;
 800bd06:	e002      	b.n	800bd0e <USBD_CDC_Setup+0x176>
          break;
 800bd08:	bf00      	nop
 800bd0a:	e008      	b.n	800bd1e <USBD_CDC_Setup+0x186>
          break;
 800bd0c:	bf00      	nop
      }
      break;
 800bd0e:	e006      	b.n	800bd1e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800bd10:	6839      	ldr	r1, [r7, #0]
 800bd12:	6878      	ldr	r0, [r7, #4]
 800bd14:	f001 f9da 	bl	800d0cc <USBD_CtlError>
      ret = USBD_FAIL;
 800bd18:	2303      	movs	r3, #3
 800bd1a:	75fb      	strb	r3, [r7, #23]
      break;
 800bd1c:	bf00      	nop
  }

  return (uint8_t)ret;
 800bd1e:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd20:	4618      	mov	r0, r3
 800bd22:	3718      	adds	r7, #24
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}

0800bd28 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b084      	sub	sp, #16
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
 800bd30:	460b      	mov	r3, r1
 800bd32:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800bd3a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d101      	bne.n	800bd4a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bd46:	2303      	movs	r3, #3
 800bd48:	e04f      	b.n	800bdea <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bd50:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bd52:	78fa      	ldrb	r2, [r7, #3]
 800bd54:	6879      	ldr	r1, [r7, #4]
 800bd56:	4613      	mov	r3, r2
 800bd58:	009b      	lsls	r3, r3, #2
 800bd5a:	4413      	add	r3, r2
 800bd5c:	009b      	lsls	r3, r3, #2
 800bd5e:	440b      	add	r3, r1
 800bd60:	3318      	adds	r3, #24
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d029      	beq.n	800bdbc <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800bd68:	78fa      	ldrb	r2, [r7, #3]
 800bd6a:	6879      	ldr	r1, [r7, #4]
 800bd6c:	4613      	mov	r3, r2
 800bd6e:	009b      	lsls	r3, r3, #2
 800bd70:	4413      	add	r3, r2
 800bd72:	009b      	lsls	r3, r3, #2
 800bd74:	440b      	add	r3, r1
 800bd76:	3318      	adds	r3, #24
 800bd78:	681a      	ldr	r2, [r3, #0]
 800bd7a:	78f9      	ldrb	r1, [r7, #3]
 800bd7c:	68f8      	ldr	r0, [r7, #12]
 800bd7e:	460b      	mov	r3, r1
 800bd80:	009b      	lsls	r3, r3, #2
 800bd82:	440b      	add	r3, r1
 800bd84:	00db      	lsls	r3, r3, #3
 800bd86:	4403      	add	r3, r0
 800bd88:	3320      	adds	r3, #32
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	fbb2 f1f3 	udiv	r1, r2, r3
 800bd90:	fb01 f303 	mul.w	r3, r1, r3
 800bd94:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d110      	bne.n	800bdbc <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800bd9a:	78fa      	ldrb	r2, [r7, #3]
 800bd9c:	6879      	ldr	r1, [r7, #4]
 800bd9e:	4613      	mov	r3, r2
 800bda0:	009b      	lsls	r3, r3, #2
 800bda2:	4413      	add	r3, r2
 800bda4:	009b      	lsls	r3, r3, #2
 800bda6:	440b      	add	r3, r1
 800bda8:	3318      	adds	r3, #24
 800bdaa:	2200      	movs	r2, #0
 800bdac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bdae:	78f9      	ldrb	r1, [r7, #3]
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	6878      	ldr	r0, [r7, #4]
 800bdb6:	f001 ff0c 	bl	800dbd2 <USBD_LL_Transmit>
 800bdba:	e015      	b.n	800bde8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bdca:	691b      	ldr	r3, [r3, #16]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d00b      	beq.n	800bde8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800bdd6:	691b      	ldr	r3, [r3, #16]
 800bdd8:	68ba      	ldr	r2, [r7, #8]
 800bdda:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800bdde:	68ba      	ldr	r2, [r7, #8]
 800bde0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800bde4:	78fa      	ldrb	r2, [r7, #3]
 800bde6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800bde8:	2300      	movs	r3, #0
}
 800bdea:	4618      	mov	r0, r3
 800bdec:	3710      	adds	r7, #16
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	bd80      	pop	{r7, pc}

0800bdf2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bdf2:	b580      	push	{r7, lr}
 800bdf4:	b084      	sub	sp, #16
 800bdf6:	af00      	add	r7, sp, #0
 800bdf8:	6078      	str	r0, [r7, #4]
 800bdfa:	460b      	mov	r3, r1
 800bdfc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800be04:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d101      	bne.n	800be14 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800be10:	2303      	movs	r3, #3
 800be12:	e015      	b.n	800be40 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800be14:	78fb      	ldrb	r3, [r7, #3]
 800be16:	4619      	mov	r1, r3
 800be18:	6878      	ldr	r0, [r7, #4]
 800be1a:	f001 ff1c 	bl	800dc56 <USBD_LL_GetRxDataSize>
 800be1e:	4602      	mov	r2, r0
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800be2c:	68db      	ldr	r3, [r3, #12]
 800be2e:	68fa      	ldr	r2, [r7, #12]
 800be30:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800be34:	68fa      	ldr	r2, [r7, #12]
 800be36:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800be3a:	4611      	mov	r1, r2
 800be3c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800be3e:	2300      	movs	r3, #0
}
 800be40:	4618      	mov	r0, r3
 800be42:	3710      	adds	r7, #16
 800be44:	46bd      	mov	sp, r7
 800be46:	bd80      	pop	{r7, pc}

0800be48 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b084      	sub	sp, #16
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800be56:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d101      	bne.n	800be62 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800be5e:	2303      	movs	r3, #3
 800be60:	e01a      	b.n	800be98 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d014      	beq.n	800be96 <USBD_CDC_EP0_RxReady+0x4e>
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800be72:	2bff      	cmp	r3, #255	@ 0xff
 800be74:	d00f      	beq.n	800be96 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800be7c:	689b      	ldr	r3, [r3, #8]
 800be7e:	68fa      	ldr	r2, [r7, #12]
 800be80:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800be84:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800be86:	68fa      	ldr	r2, [r7, #12]
 800be88:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800be8c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	22ff      	movs	r2, #255	@ 0xff
 800be92:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800be96:	2300      	movs	r3, #0
}
 800be98:	4618      	mov	r0, r3
 800be9a:	3710      	adds	r7, #16
 800be9c:	46bd      	mov	sp, r7
 800be9e:	bd80      	pop	{r7, pc}

0800bea0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bea0:	b480      	push	{r7}
 800bea2:	b083      	sub	sp, #12
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2243      	movs	r2, #67	@ 0x43
 800beac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800beae:	4b03      	ldr	r3, [pc, #12]	@ (800bebc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	370c      	adds	r7, #12
 800beb4:	46bd      	mov	sp, r7
 800beb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beba:	4770      	bx	lr
 800bebc:	200000ac 	.word	0x200000ac

0800bec0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bec0:	b480      	push	{r7}
 800bec2:	b083      	sub	sp, #12
 800bec4:	af00      	add	r7, sp, #0
 800bec6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2243      	movs	r2, #67	@ 0x43
 800becc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800bece:	4b03      	ldr	r3, [pc, #12]	@ (800bedc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	370c      	adds	r7, #12
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr
 800bedc:	20000068 	.word	0x20000068

0800bee0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bee0:	b480      	push	{r7}
 800bee2:	b083      	sub	sp, #12
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2243      	movs	r2, #67	@ 0x43
 800beec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800beee:	4b03      	ldr	r3, [pc, #12]	@ (800befc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800bef0:	4618      	mov	r0, r3
 800bef2:	370c      	adds	r7, #12
 800bef4:	46bd      	mov	sp, r7
 800bef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befa:	4770      	bx	lr
 800befc:	200000f0 	.word	0x200000f0

0800bf00 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bf00:	b480      	push	{r7}
 800bf02:	b083      	sub	sp, #12
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	220a      	movs	r2, #10
 800bf0c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800bf0e:	4b03      	ldr	r3, [pc, #12]	@ (800bf1c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bf10:	4618      	mov	r0, r3
 800bf12:	370c      	adds	r7, #12
 800bf14:	46bd      	mov	sp, r7
 800bf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1a:	4770      	bx	lr
 800bf1c:	20000024 	.word	0x20000024

0800bf20 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800bf20:	b480      	push	{r7}
 800bf22:	b083      	sub	sp, #12
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
 800bf28:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d101      	bne.n	800bf34 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bf30:	2303      	movs	r3, #3
 800bf32:	e004      	b.n	800bf3e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	683a      	ldr	r2, [r7, #0]
 800bf38:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800bf3c:	2300      	movs	r3, #0
}
 800bf3e:	4618      	mov	r0, r3
 800bf40:	370c      	adds	r7, #12
 800bf42:	46bd      	mov	sp, r7
 800bf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf48:	4770      	bx	lr

0800bf4a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800bf4a:	b480      	push	{r7}
 800bf4c:	b087      	sub	sp, #28
 800bf4e:	af00      	add	r7, sp, #0
 800bf50:	60f8      	str	r0, [r7, #12]
 800bf52:	60b9      	str	r1, [r7, #8]
 800bf54:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bf5c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800bf5e:	697b      	ldr	r3, [r7, #20]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d101      	bne.n	800bf68 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800bf64:	2303      	movs	r3, #3
 800bf66:	e008      	b.n	800bf7a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800bf68:	697b      	ldr	r3, [r7, #20]
 800bf6a:	68ba      	ldr	r2, [r7, #8]
 800bf6c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800bf70:	697b      	ldr	r3, [r7, #20]
 800bf72:	687a      	ldr	r2, [r7, #4]
 800bf74:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800bf78:	2300      	movs	r3, #0
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	371c      	adds	r7, #28
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf84:	4770      	bx	lr

0800bf86 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800bf86:	b480      	push	{r7}
 800bf88:	b085      	sub	sp, #20
 800bf8a:	af00      	add	r7, sp, #0
 800bf8c:	6078      	str	r0, [r7, #4]
 800bf8e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bf96:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d101      	bne.n	800bfa2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800bf9e:	2303      	movs	r3, #3
 800bfa0:	e004      	b.n	800bfac <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	683a      	ldr	r2, [r7, #0]
 800bfa6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800bfaa:	2300      	movs	r3, #0
}
 800bfac:	4618      	mov	r0, r3
 800bfae:	3714      	adds	r7, #20
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb6:	4770      	bx	lr

0800bfb8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b084      	sub	sp, #16
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bfc6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800bfc8:	2301      	movs	r3, #1
 800bfca:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d101      	bne.n	800bfda <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800bfd6:	2303      	movs	r3, #3
 800bfd8:	e01a      	b.n	800c010 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800bfda:	68bb      	ldr	r3, [r7, #8]
 800bfdc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d114      	bne.n	800c00e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800bfe4:	68bb      	ldr	r3, [r7, #8]
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800bffc:	68bb      	ldr	r3, [r7, #8]
 800bffe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800c002:	2181      	movs	r1, #129	@ 0x81
 800c004:	6878      	ldr	r0, [r7, #4]
 800c006:	f001 fde4 	bl	800dbd2 <USBD_LL_Transmit>

    ret = USBD_OK;
 800c00a:	2300      	movs	r3, #0
 800c00c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c00e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c010:	4618      	mov	r0, r3
 800c012:	3710      	adds	r7, #16
 800c014:	46bd      	mov	sp, r7
 800c016:	bd80      	pop	{r7, pc}

0800c018 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b084      	sub	sp, #16
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c026:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d101      	bne.n	800c036 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c032:	2303      	movs	r3, #3
 800c034:	e016      	b.n	800c064 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	7c1b      	ldrb	r3, [r3, #16]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d109      	bne.n	800c052 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c044:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c048:	2101      	movs	r1, #1
 800c04a:	6878      	ldr	r0, [r7, #4]
 800c04c:	f001 fde2 	bl	800dc14 <USBD_LL_PrepareReceive>
 800c050:	e007      	b.n	800c062 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c058:	2340      	movs	r3, #64	@ 0x40
 800c05a:	2101      	movs	r1, #1
 800c05c:	6878      	ldr	r0, [r7, #4]
 800c05e:	f001 fdd9 	bl	800dc14 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c062:	2300      	movs	r3, #0
}
 800c064:	4618      	mov	r0, r3
 800c066:	3710      	adds	r7, #16
 800c068:	46bd      	mov	sp, r7
 800c06a:	bd80      	pop	{r7, pc}

0800c06c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b086      	sub	sp, #24
 800c070:	af00      	add	r7, sp, #0
 800c072:	60f8      	str	r0, [r7, #12]
 800c074:	60b9      	str	r1, [r7, #8]
 800c076:	4613      	mov	r3, r2
 800c078:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d101      	bne.n	800c084 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c080:	2303      	movs	r3, #3
 800c082:	e01f      	b.n	800c0c4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	2200      	movs	r2, #0
 800c088:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	2200      	movs	r2, #0
 800c090:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	2200      	movs	r2, #0
 800c098:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c09c:	68bb      	ldr	r3, [r7, #8]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d003      	beq.n	800c0aa <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	68ba      	ldr	r2, [r7, #8]
 800c0a6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	79fa      	ldrb	r2, [r7, #7]
 800c0b6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c0b8:	68f8      	ldr	r0, [r7, #12]
 800c0ba:	f001 fc41 	bl	800d940 <USBD_LL_Init>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c0c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	3718      	adds	r7, #24
 800c0c8:	46bd      	mov	sp, r7
 800c0ca:	bd80      	pop	{r7, pc}

0800c0cc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c0cc:	b580      	push	{r7, lr}
 800c0ce:	b084      	sub	sp, #16
 800c0d0:	af00      	add	r7, sp, #0
 800c0d2:	6078      	str	r0, [r7, #4]
 800c0d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d101      	bne.n	800c0e4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800c0e0:	2303      	movs	r3, #3
 800c0e2:	e016      	b.n	800c112 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	683a      	ldr	r2, [r7, #0]
 800c0e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d00b      	beq.n	800c110 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c0fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c100:	f107 020e 	add.w	r2, r7, #14
 800c104:	4610      	mov	r0, r2
 800c106:	4798      	blx	r3
 800c108:	4602      	mov	r2, r0
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800c110:	2300      	movs	r3, #0
}
 800c112:	4618      	mov	r0, r3
 800c114:	3710      	adds	r7, #16
 800c116:	46bd      	mov	sp, r7
 800c118:	bd80      	pop	{r7, pc}

0800c11a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c11a:	b580      	push	{r7, lr}
 800c11c:	b082      	sub	sp, #8
 800c11e:	af00      	add	r7, sp, #0
 800c120:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c122:	6878      	ldr	r0, [r7, #4]
 800c124:	f001 fc6c 	bl	800da00 <USBD_LL_Start>
 800c128:	4603      	mov	r3, r0
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3708      	adds	r7, #8
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd80      	pop	{r7, pc}

0800c132 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c132:	b480      	push	{r7}
 800c134:	b083      	sub	sp, #12
 800c136:	af00      	add	r7, sp, #0
 800c138:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c13a:	2300      	movs	r3, #0
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	370c      	adds	r7, #12
 800c140:	46bd      	mov	sp, r7
 800c142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c146:	4770      	bx	lr

0800c148 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b084      	sub	sp, #16
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
 800c150:	460b      	mov	r3, r1
 800c152:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c154:	2303      	movs	r3, #3
 800c156:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d009      	beq.n	800c176 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	78fa      	ldrb	r2, [r7, #3]
 800c16c:	4611      	mov	r1, r2
 800c16e:	6878      	ldr	r0, [r7, #4]
 800c170:	4798      	blx	r3
 800c172:	4603      	mov	r3, r0
 800c174:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c176:	7bfb      	ldrb	r3, [r7, #15]
}
 800c178:	4618      	mov	r0, r3
 800c17a:	3710      	adds	r7, #16
 800c17c:	46bd      	mov	sp, r7
 800c17e:	bd80      	pop	{r7, pc}

0800c180 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b082      	sub	sp, #8
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
 800c188:	460b      	mov	r3, r1
 800c18a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c192:	2b00      	cmp	r3, #0
 800c194:	d007      	beq.n	800c1a6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c19c:	685b      	ldr	r3, [r3, #4]
 800c19e:	78fa      	ldrb	r2, [r7, #3]
 800c1a0:	4611      	mov	r1, r2
 800c1a2:	6878      	ldr	r0, [r7, #4]
 800c1a4:	4798      	blx	r3
  }

  return USBD_OK;
 800c1a6:	2300      	movs	r3, #0
}
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	3708      	adds	r7, #8
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}

0800c1b0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b084      	sub	sp, #16
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c1c0:	6839      	ldr	r1, [r7, #0]
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	f000 ff48 	bl	800d058 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2201      	movs	r2, #1
 800c1cc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800c1d6:	461a      	mov	r2, r3
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c1e4:	f003 031f 	and.w	r3, r3, #31
 800c1e8:	2b02      	cmp	r3, #2
 800c1ea:	d01a      	beq.n	800c222 <USBD_LL_SetupStage+0x72>
 800c1ec:	2b02      	cmp	r3, #2
 800c1ee:	d822      	bhi.n	800c236 <USBD_LL_SetupStage+0x86>
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d002      	beq.n	800c1fa <USBD_LL_SetupStage+0x4a>
 800c1f4:	2b01      	cmp	r3, #1
 800c1f6:	d00a      	beq.n	800c20e <USBD_LL_SetupStage+0x5e>
 800c1f8:	e01d      	b.n	800c236 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c200:	4619      	mov	r1, r3
 800c202:	6878      	ldr	r0, [r7, #4]
 800c204:	f000 f9f0 	bl	800c5e8 <USBD_StdDevReq>
 800c208:	4603      	mov	r3, r0
 800c20a:	73fb      	strb	r3, [r7, #15]
      break;
 800c20c:	e020      	b.n	800c250 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c214:	4619      	mov	r1, r3
 800c216:	6878      	ldr	r0, [r7, #4]
 800c218:	f000 fa54 	bl	800c6c4 <USBD_StdItfReq>
 800c21c:	4603      	mov	r3, r0
 800c21e:	73fb      	strb	r3, [r7, #15]
      break;
 800c220:	e016      	b.n	800c250 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800c228:	4619      	mov	r1, r3
 800c22a:	6878      	ldr	r0, [r7, #4]
 800c22c:	f000 fa93 	bl	800c756 <USBD_StdEPReq>
 800c230:	4603      	mov	r3, r0
 800c232:	73fb      	strb	r3, [r7, #15]
      break;
 800c234:	e00c      	b.n	800c250 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800c23c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c240:	b2db      	uxtb	r3, r3
 800c242:	4619      	mov	r1, r3
 800c244:	6878      	ldr	r0, [r7, #4]
 800c246:	f001 fc3b 	bl	800dac0 <USBD_LL_StallEP>
 800c24a:	4603      	mov	r3, r0
 800c24c:	73fb      	strb	r3, [r7, #15]
      break;
 800c24e:	bf00      	nop
  }

  return ret;
 800c250:	7bfb      	ldrb	r3, [r7, #15]
}
 800c252:	4618      	mov	r0, r3
 800c254:	3710      	adds	r7, #16
 800c256:	46bd      	mov	sp, r7
 800c258:	bd80      	pop	{r7, pc}

0800c25a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c25a:	b580      	push	{r7, lr}
 800c25c:	b086      	sub	sp, #24
 800c25e:	af00      	add	r7, sp, #0
 800c260:	60f8      	str	r0, [r7, #12]
 800c262:	460b      	mov	r3, r1
 800c264:	607a      	str	r2, [r7, #4]
 800c266:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c268:	7afb      	ldrb	r3, [r7, #11]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d138      	bne.n	800c2e0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800c274:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c27c:	2b03      	cmp	r3, #3
 800c27e:	d14a      	bne.n	800c316 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	689a      	ldr	r2, [r3, #8]
 800c284:	693b      	ldr	r3, [r7, #16]
 800c286:	68db      	ldr	r3, [r3, #12]
 800c288:	429a      	cmp	r2, r3
 800c28a:	d913      	bls.n	800c2b4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c28c:	693b      	ldr	r3, [r7, #16]
 800c28e:	689a      	ldr	r2, [r3, #8]
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	68db      	ldr	r3, [r3, #12]
 800c294:	1ad2      	subs	r2, r2, r3
 800c296:	693b      	ldr	r3, [r7, #16]
 800c298:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c29a:	693b      	ldr	r3, [r7, #16]
 800c29c:	68da      	ldr	r2, [r3, #12]
 800c29e:	693b      	ldr	r3, [r7, #16]
 800c2a0:	689b      	ldr	r3, [r3, #8]
 800c2a2:	4293      	cmp	r3, r2
 800c2a4:	bf28      	it	cs
 800c2a6:	4613      	movcs	r3, r2
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	6879      	ldr	r1, [r7, #4]
 800c2ac:	68f8      	ldr	r0, [r7, #12]
 800c2ae:	f000 ffc7 	bl	800d240 <USBD_CtlContinueRx>
 800c2b2:	e030      	b.n	800c316 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c2ba:	b2db      	uxtb	r3, r3
 800c2bc:	2b03      	cmp	r3, #3
 800c2be:	d10b      	bne.n	800c2d8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2c6:	691b      	ldr	r3, [r3, #16]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d005      	beq.n	800c2d8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2d2:	691b      	ldr	r3, [r3, #16]
 800c2d4:	68f8      	ldr	r0, [r7, #12]
 800c2d6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c2d8:	68f8      	ldr	r0, [r7, #12]
 800c2da:	f000 ffc2 	bl	800d262 <USBD_CtlSendStatus>
 800c2de:	e01a      	b.n	800c316 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c2e6:	b2db      	uxtb	r3, r3
 800c2e8:	2b03      	cmp	r3, #3
 800c2ea:	d114      	bne.n	800c316 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2f2:	699b      	ldr	r3, [r3, #24]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d00e      	beq.n	800c316 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2fe:	699b      	ldr	r3, [r3, #24]
 800c300:	7afa      	ldrb	r2, [r7, #11]
 800c302:	4611      	mov	r1, r2
 800c304:	68f8      	ldr	r0, [r7, #12]
 800c306:	4798      	blx	r3
 800c308:	4603      	mov	r3, r0
 800c30a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c30c:	7dfb      	ldrb	r3, [r7, #23]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d001      	beq.n	800c316 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800c312:	7dfb      	ldrb	r3, [r7, #23]
 800c314:	e000      	b.n	800c318 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800c316:	2300      	movs	r3, #0
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3718      	adds	r7, #24
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b086      	sub	sp, #24
 800c324:	af00      	add	r7, sp, #0
 800c326:	60f8      	str	r0, [r7, #12]
 800c328:	460b      	mov	r3, r1
 800c32a:	607a      	str	r2, [r7, #4]
 800c32c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800c32e:	7afb      	ldrb	r3, [r7, #11]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d16b      	bne.n	800c40c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	3314      	adds	r3, #20
 800c338:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800c340:	2b02      	cmp	r3, #2
 800c342:	d156      	bne.n	800c3f2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	689a      	ldr	r2, [r3, #8]
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	68db      	ldr	r3, [r3, #12]
 800c34c:	429a      	cmp	r2, r3
 800c34e:	d914      	bls.n	800c37a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	689a      	ldr	r2, [r3, #8]
 800c354:	693b      	ldr	r3, [r7, #16]
 800c356:	68db      	ldr	r3, [r3, #12]
 800c358:	1ad2      	subs	r2, r2, r3
 800c35a:	693b      	ldr	r3, [r7, #16]
 800c35c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c35e:	693b      	ldr	r3, [r7, #16]
 800c360:	689b      	ldr	r3, [r3, #8]
 800c362:	461a      	mov	r2, r3
 800c364:	6879      	ldr	r1, [r7, #4]
 800c366:	68f8      	ldr	r0, [r7, #12]
 800c368:	f000 ff3c 	bl	800d1e4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c36c:	2300      	movs	r3, #0
 800c36e:	2200      	movs	r2, #0
 800c370:	2100      	movs	r1, #0
 800c372:	68f8      	ldr	r0, [r7, #12]
 800c374:	f001 fc4e 	bl	800dc14 <USBD_LL_PrepareReceive>
 800c378:	e03b      	b.n	800c3f2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c37a:	693b      	ldr	r3, [r7, #16]
 800c37c:	68da      	ldr	r2, [r3, #12]
 800c37e:	693b      	ldr	r3, [r7, #16]
 800c380:	689b      	ldr	r3, [r3, #8]
 800c382:	429a      	cmp	r2, r3
 800c384:	d11c      	bne.n	800c3c0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c386:	693b      	ldr	r3, [r7, #16]
 800c388:	685a      	ldr	r2, [r3, #4]
 800c38a:	693b      	ldr	r3, [r7, #16]
 800c38c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c38e:	429a      	cmp	r2, r3
 800c390:	d316      	bcc.n	800c3c0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	685a      	ldr	r2, [r3, #4]
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c39c:	429a      	cmp	r2, r3
 800c39e:	d20f      	bcs.n	800c3c0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	2100      	movs	r1, #0
 800c3a4:	68f8      	ldr	r0, [r7, #12]
 800c3a6:	f000 ff1d 	bl	800d1e4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	2200      	movs	r2, #0
 800c3ae:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	2100      	movs	r1, #0
 800c3b8:	68f8      	ldr	r0, [r7, #12]
 800c3ba:	f001 fc2b 	bl	800dc14 <USBD_LL_PrepareReceive>
 800c3be:	e018      	b.n	800c3f2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3c6:	b2db      	uxtb	r3, r3
 800c3c8:	2b03      	cmp	r3, #3
 800c3ca:	d10b      	bne.n	800c3e4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3d2:	68db      	ldr	r3, [r3, #12]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d005      	beq.n	800c3e4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3de:	68db      	ldr	r3, [r3, #12]
 800c3e0:	68f8      	ldr	r0, [r7, #12]
 800c3e2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c3e4:	2180      	movs	r1, #128	@ 0x80
 800c3e6:	68f8      	ldr	r0, [r7, #12]
 800c3e8:	f001 fb6a 	bl	800dac0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c3ec:	68f8      	ldr	r0, [r7, #12]
 800c3ee:	f000 ff4b 	bl	800d288 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800c3f8:	2b01      	cmp	r3, #1
 800c3fa:	d122      	bne.n	800c442 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800c3fc:	68f8      	ldr	r0, [r7, #12]
 800c3fe:	f7ff fe98 	bl	800c132 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	2200      	movs	r2, #0
 800c406:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800c40a:	e01a      	b.n	800c442 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c412:	b2db      	uxtb	r3, r3
 800c414:	2b03      	cmp	r3, #3
 800c416:	d114      	bne.n	800c442 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c41e:	695b      	ldr	r3, [r3, #20]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d00e      	beq.n	800c442 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c42a:	695b      	ldr	r3, [r3, #20]
 800c42c:	7afa      	ldrb	r2, [r7, #11]
 800c42e:	4611      	mov	r1, r2
 800c430:	68f8      	ldr	r0, [r7, #12]
 800c432:	4798      	blx	r3
 800c434:	4603      	mov	r3, r0
 800c436:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800c438:	7dfb      	ldrb	r3, [r7, #23]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d001      	beq.n	800c442 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800c43e:	7dfb      	ldrb	r3, [r7, #23]
 800c440:	e000      	b.n	800c444 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800c442:	2300      	movs	r3, #0
}
 800c444:	4618      	mov	r0, r3
 800c446:	3718      	adds	r7, #24
 800c448:	46bd      	mov	sp, r7
 800c44a:	bd80      	pop	{r7, pc}

0800c44c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b082      	sub	sp, #8
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2201      	movs	r2, #1
 800c458:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2200      	movs	r2, #0
 800c460:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2200      	movs	r2, #0
 800c468:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2200      	movs	r2, #0
 800c46e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d101      	bne.n	800c480 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800c47c:	2303      	movs	r3, #3
 800c47e:	e02f      	b.n	800c4e0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c486:	2b00      	cmp	r3, #0
 800c488:	d00f      	beq.n	800c4aa <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c490:	685b      	ldr	r3, [r3, #4]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d009      	beq.n	800c4aa <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c49c:	685b      	ldr	r3, [r3, #4]
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	6852      	ldr	r2, [r2, #4]
 800c4a2:	b2d2      	uxtb	r2, r2
 800c4a4:	4611      	mov	r1, r2
 800c4a6:	6878      	ldr	r0, [r7, #4]
 800c4a8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c4aa:	2340      	movs	r3, #64	@ 0x40
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	2100      	movs	r1, #0
 800c4b0:	6878      	ldr	r0, [r7, #4]
 800c4b2:	f001 fac0 	bl	800da36 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2201      	movs	r2, #1
 800c4ba:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2240      	movs	r2, #64	@ 0x40
 800c4c2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c4c6:	2340      	movs	r3, #64	@ 0x40
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	2180      	movs	r1, #128	@ 0x80
 800c4cc:	6878      	ldr	r0, [r7, #4]
 800c4ce:	f001 fab2 	bl	800da36 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	2201      	movs	r2, #1
 800c4d6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2240      	movs	r2, #64	@ 0x40
 800c4dc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800c4de:	2300      	movs	r3, #0
}
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	3708      	adds	r7, #8
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bd80      	pop	{r7, pc}

0800c4e8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c4e8:	b480      	push	{r7}
 800c4ea:	b083      	sub	sp, #12
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
 800c4f0:	460b      	mov	r3, r1
 800c4f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	78fa      	ldrb	r2, [r7, #3]
 800c4f8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c4fa:	2300      	movs	r3, #0
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	370c      	adds	r7, #12
 800c500:	46bd      	mov	sp, r7
 800c502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c506:	4770      	bx	lr

0800c508 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c508:	b480      	push	{r7}
 800c50a:	b083      	sub	sp, #12
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c516:	b2da      	uxtb	r2, r3
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2204      	movs	r2, #4
 800c522:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800c526:	2300      	movs	r3, #0
}
 800c528:	4618      	mov	r0, r3
 800c52a:	370c      	adds	r7, #12
 800c52c:	46bd      	mov	sp, r7
 800c52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c532:	4770      	bx	lr

0800c534 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c534:	b480      	push	{r7}
 800c536:	b083      	sub	sp, #12
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c542:	b2db      	uxtb	r3, r3
 800c544:	2b04      	cmp	r3, #4
 800c546:	d106      	bne.n	800c556 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800c54e:	b2da      	uxtb	r2, r3
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800c556:	2300      	movs	r3, #0
}
 800c558:	4618      	mov	r0, r3
 800c55a:	370c      	adds	r7, #12
 800c55c:	46bd      	mov	sp, r7
 800c55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c562:	4770      	bx	lr

0800c564 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b082      	sub	sp, #8
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c572:	2b00      	cmp	r3, #0
 800c574:	d101      	bne.n	800c57a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800c576:	2303      	movs	r3, #3
 800c578:	e012      	b.n	800c5a0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c580:	b2db      	uxtb	r3, r3
 800c582:	2b03      	cmp	r3, #3
 800c584:	d10b      	bne.n	800c59e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c58c:	69db      	ldr	r3, [r3, #28]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d005      	beq.n	800c59e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c598:	69db      	ldr	r3, [r3, #28]
 800c59a:	6878      	ldr	r0, [r7, #4]
 800c59c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c59e:	2300      	movs	r3, #0
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3708      	adds	r7, #8
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	bd80      	pop	{r7, pc}

0800c5a8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b087      	sub	sp, #28
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c5b4:	697b      	ldr	r3, [r7, #20]
 800c5b6:	781b      	ldrb	r3, [r3, #0]
 800c5b8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c5ba:	697b      	ldr	r3, [r7, #20]
 800c5bc:	3301      	adds	r3, #1
 800c5be:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c5c0:	697b      	ldr	r3, [r7, #20]
 800c5c2:	781b      	ldrb	r3, [r3, #0]
 800c5c4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c5c6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c5ca:	021b      	lsls	r3, r3, #8
 800c5cc:	b21a      	sxth	r2, r3
 800c5ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c5d2:	4313      	orrs	r3, r2
 800c5d4:	b21b      	sxth	r3, r3
 800c5d6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c5d8:	89fb      	ldrh	r3, [r7, #14]
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	371c      	adds	r7, #28
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e4:	4770      	bx	lr
	...

0800c5e8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	b084      	sub	sp, #16
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
 800c5f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c5f6:	683b      	ldr	r3, [r7, #0]
 800c5f8:	781b      	ldrb	r3, [r3, #0]
 800c5fa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c5fe:	2b40      	cmp	r3, #64	@ 0x40
 800c600:	d005      	beq.n	800c60e <USBD_StdDevReq+0x26>
 800c602:	2b40      	cmp	r3, #64	@ 0x40
 800c604:	d853      	bhi.n	800c6ae <USBD_StdDevReq+0xc6>
 800c606:	2b00      	cmp	r3, #0
 800c608:	d00b      	beq.n	800c622 <USBD_StdDevReq+0x3a>
 800c60a:	2b20      	cmp	r3, #32
 800c60c:	d14f      	bne.n	800c6ae <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c614:	689b      	ldr	r3, [r3, #8]
 800c616:	6839      	ldr	r1, [r7, #0]
 800c618:	6878      	ldr	r0, [r7, #4]
 800c61a:	4798      	blx	r3
 800c61c:	4603      	mov	r3, r0
 800c61e:	73fb      	strb	r3, [r7, #15]
      break;
 800c620:	e04a      	b.n	800c6b8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	785b      	ldrb	r3, [r3, #1]
 800c626:	2b09      	cmp	r3, #9
 800c628:	d83b      	bhi.n	800c6a2 <USBD_StdDevReq+0xba>
 800c62a:	a201      	add	r2, pc, #4	@ (adr r2, 800c630 <USBD_StdDevReq+0x48>)
 800c62c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c630:	0800c685 	.word	0x0800c685
 800c634:	0800c699 	.word	0x0800c699
 800c638:	0800c6a3 	.word	0x0800c6a3
 800c63c:	0800c68f 	.word	0x0800c68f
 800c640:	0800c6a3 	.word	0x0800c6a3
 800c644:	0800c663 	.word	0x0800c663
 800c648:	0800c659 	.word	0x0800c659
 800c64c:	0800c6a3 	.word	0x0800c6a3
 800c650:	0800c67b 	.word	0x0800c67b
 800c654:	0800c66d 	.word	0x0800c66d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c658:	6839      	ldr	r1, [r7, #0]
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f000 f9de 	bl	800ca1c <USBD_GetDescriptor>
          break;
 800c660:	e024      	b.n	800c6ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c662:	6839      	ldr	r1, [r7, #0]
 800c664:	6878      	ldr	r0, [r7, #4]
 800c666:	f000 fb6d 	bl	800cd44 <USBD_SetAddress>
          break;
 800c66a:	e01f      	b.n	800c6ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c66c:	6839      	ldr	r1, [r7, #0]
 800c66e:	6878      	ldr	r0, [r7, #4]
 800c670:	f000 fbac 	bl	800cdcc <USBD_SetConfig>
 800c674:	4603      	mov	r3, r0
 800c676:	73fb      	strb	r3, [r7, #15]
          break;
 800c678:	e018      	b.n	800c6ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c67a:	6839      	ldr	r1, [r7, #0]
 800c67c:	6878      	ldr	r0, [r7, #4]
 800c67e:	f000 fc4b 	bl	800cf18 <USBD_GetConfig>
          break;
 800c682:	e013      	b.n	800c6ac <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c684:	6839      	ldr	r1, [r7, #0]
 800c686:	6878      	ldr	r0, [r7, #4]
 800c688:	f000 fc7c 	bl	800cf84 <USBD_GetStatus>
          break;
 800c68c:	e00e      	b.n	800c6ac <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c68e:	6839      	ldr	r1, [r7, #0]
 800c690:	6878      	ldr	r0, [r7, #4]
 800c692:	f000 fcab 	bl	800cfec <USBD_SetFeature>
          break;
 800c696:	e009      	b.n	800c6ac <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c698:	6839      	ldr	r1, [r7, #0]
 800c69a:	6878      	ldr	r0, [r7, #4]
 800c69c:	f000 fcba 	bl	800d014 <USBD_ClrFeature>
          break;
 800c6a0:	e004      	b.n	800c6ac <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800c6a2:	6839      	ldr	r1, [r7, #0]
 800c6a4:	6878      	ldr	r0, [r7, #4]
 800c6a6:	f000 fd11 	bl	800d0cc <USBD_CtlError>
          break;
 800c6aa:	bf00      	nop
      }
      break;
 800c6ac:	e004      	b.n	800c6b8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800c6ae:	6839      	ldr	r1, [r7, #0]
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f000 fd0b 	bl	800d0cc <USBD_CtlError>
      break;
 800c6b6:	bf00      	nop
  }

  return ret;
 800c6b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	3710      	adds	r7, #16
 800c6be:	46bd      	mov	sp, r7
 800c6c0:	bd80      	pop	{r7, pc}
 800c6c2:	bf00      	nop

0800c6c4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b084      	sub	sp, #16
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	6078      	str	r0, [r7, #4]
 800c6cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	781b      	ldrb	r3, [r3, #0]
 800c6d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c6da:	2b40      	cmp	r3, #64	@ 0x40
 800c6dc:	d005      	beq.n	800c6ea <USBD_StdItfReq+0x26>
 800c6de:	2b40      	cmp	r3, #64	@ 0x40
 800c6e0:	d82f      	bhi.n	800c742 <USBD_StdItfReq+0x7e>
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d001      	beq.n	800c6ea <USBD_StdItfReq+0x26>
 800c6e6:	2b20      	cmp	r3, #32
 800c6e8:	d12b      	bne.n	800c742 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6f0:	b2db      	uxtb	r3, r3
 800c6f2:	3b01      	subs	r3, #1
 800c6f4:	2b02      	cmp	r3, #2
 800c6f6:	d81d      	bhi.n	800c734 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	889b      	ldrh	r3, [r3, #4]
 800c6fc:	b2db      	uxtb	r3, r3
 800c6fe:	2b01      	cmp	r3, #1
 800c700:	d813      	bhi.n	800c72a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c708:	689b      	ldr	r3, [r3, #8]
 800c70a:	6839      	ldr	r1, [r7, #0]
 800c70c:	6878      	ldr	r0, [r7, #4]
 800c70e:	4798      	blx	r3
 800c710:	4603      	mov	r3, r0
 800c712:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	88db      	ldrh	r3, [r3, #6]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d110      	bne.n	800c73e <USBD_StdItfReq+0x7a>
 800c71c:	7bfb      	ldrb	r3, [r7, #15]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d10d      	bne.n	800c73e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c722:	6878      	ldr	r0, [r7, #4]
 800c724:	f000 fd9d 	bl	800d262 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c728:	e009      	b.n	800c73e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800c72a:	6839      	ldr	r1, [r7, #0]
 800c72c:	6878      	ldr	r0, [r7, #4]
 800c72e:	f000 fccd 	bl	800d0cc <USBD_CtlError>
          break;
 800c732:	e004      	b.n	800c73e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800c734:	6839      	ldr	r1, [r7, #0]
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	f000 fcc8 	bl	800d0cc <USBD_CtlError>
          break;
 800c73c:	e000      	b.n	800c740 <USBD_StdItfReq+0x7c>
          break;
 800c73e:	bf00      	nop
      }
      break;
 800c740:	e004      	b.n	800c74c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800c742:	6839      	ldr	r1, [r7, #0]
 800c744:	6878      	ldr	r0, [r7, #4]
 800c746:	f000 fcc1 	bl	800d0cc <USBD_CtlError>
      break;
 800c74a:	bf00      	nop
  }

  return ret;
 800c74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c74e:	4618      	mov	r0, r3
 800c750:	3710      	adds	r7, #16
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}

0800c756 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c756:	b580      	push	{r7, lr}
 800c758:	b084      	sub	sp, #16
 800c75a:	af00      	add	r7, sp, #0
 800c75c:	6078      	str	r0, [r7, #4]
 800c75e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c760:	2300      	movs	r3, #0
 800c762:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800c764:	683b      	ldr	r3, [r7, #0]
 800c766:	889b      	ldrh	r3, [r3, #4]
 800c768:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c76a:	683b      	ldr	r3, [r7, #0]
 800c76c:	781b      	ldrb	r3, [r3, #0]
 800c76e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c772:	2b40      	cmp	r3, #64	@ 0x40
 800c774:	d007      	beq.n	800c786 <USBD_StdEPReq+0x30>
 800c776:	2b40      	cmp	r3, #64	@ 0x40
 800c778:	f200 8145 	bhi.w	800ca06 <USBD_StdEPReq+0x2b0>
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d00c      	beq.n	800c79a <USBD_StdEPReq+0x44>
 800c780:	2b20      	cmp	r3, #32
 800c782:	f040 8140 	bne.w	800ca06 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c78c:	689b      	ldr	r3, [r3, #8]
 800c78e:	6839      	ldr	r1, [r7, #0]
 800c790:	6878      	ldr	r0, [r7, #4]
 800c792:	4798      	blx	r3
 800c794:	4603      	mov	r3, r0
 800c796:	73fb      	strb	r3, [r7, #15]
      break;
 800c798:	e13a      	b.n	800ca10 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c79a:	683b      	ldr	r3, [r7, #0]
 800c79c:	785b      	ldrb	r3, [r3, #1]
 800c79e:	2b03      	cmp	r3, #3
 800c7a0:	d007      	beq.n	800c7b2 <USBD_StdEPReq+0x5c>
 800c7a2:	2b03      	cmp	r3, #3
 800c7a4:	f300 8129 	bgt.w	800c9fa <USBD_StdEPReq+0x2a4>
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d07f      	beq.n	800c8ac <USBD_StdEPReq+0x156>
 800c7ac:	2b01      	cmp	r3, #1
 800c7ae:	d03c      	beq.n	800c82a <USBD_StdEPReq+0xd4>
 800c7b0:	e123      	b.n	800c9fa <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c7b8:	b2db      	uxtb	r3, r3
 800c7ba:	2b02      	cmp	r3, #2
 800c7bc:	d002      	beq.n	800c7c4 <USBD_StdEPReq+0x6e>
 800c7be:	2b03      	cmp	r3, #3
 800c7c0:	d016      	beq.n	800c7f0 <USBD_StdEPReq+0x9a>
 800c7c2:	e02c      	b.n	800c81e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c7c4:	7bbb      	ldrb	r3, [r7, #14]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d00d      	beq.n	800c7e6 <USBD_StdEPReq+0x90>
 800c7ca:	7bbb      	ldrb	r3, [r7, #14]
 800c7cc:	2b80      	cmp	r3, #128	@ 0x80
 800c7ce:	d00a      	beq.n	800c7e6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c7d0:	7bbb      	ldrb	r3, [r7, #14]
 800c7d2:	4619      	mov	r1, r3
 800c7d4:	6878      	ldr	r0, [r7, #4]
 800c7d6:	f001 f973 	bl	800dac0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c7da:	2180      	movs	r1, #128	@ 0x80
 800c7dc:	6878      	ldr	r0, [r7, #4]
 800c7de:	f001 f96f 	bl	800dac0 <USBD_LL_StallEP>
 800c7e2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c7e4:	e020      	b.n	800c828 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800c7e6:	6839      	ldr	r1, [r7, #0]
 800c7e8:	6878      	ldr	r0, [r7, #4]
 800c7ea:	f000 fc6f 	bl	800d0cc <USBD_CtlError>
              break;
 800c7ee:	e01b      	b.n	800c828 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c7f0:	683b      	ldr	r3, [r7, #0]
 800c7f2:	885b      	ldrh	r3, [r3, #2]
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d10e      	bne.n	800c816 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c7f8:	7bbb      	ldrb	r3, [r7, #14]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d00b      	beq.n	800c816 <USBD_StdEPReq+0xc0>
 800c7fe:	7bbb      	ldrb	r3, [r7, #14]
 800c800:	2b80      	cmp	r3, #128	@ 0x80
 800c802:	d008      	beq.n	800c816 <USBD_StdEPReq+0xc0>
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	88db      	ldrh	r3, [r3, #6]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d104      	bne.n	800c816 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c80c:	7bbb      	ldrb	r3, [r7, #14]
 800c80e:	4619      	mov	r1, r3
 800c810:	6878      	ldr	r0, [r7, #4]
 800c812:	f001 f955 	bl	800dac0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c816:	6878      	ldr	r0, [r7, #4]
 800c818:	f000 fd23 	bl	800d262 <USBD_CtlSendStatus>

              break;
 800c81c:	e004      	b.n	800c828 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800c81e:	6839      	ldr	r1, [r7, #0]
 800c820:	6878      	ldr	r0, [r7, #4]
 800c822:	f000 fc53 	bl	800d0cc <USBD_CtlError>
              break;
 800c826:	bf00      	nop
          }
          break;
 800c828:	e0ec      	b.n	800ca04 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c830:	b2db      	uxtb	r3, r3
 800c832:	2b02      	cmp	r3, #2
 800c834:	d002      	beq.n	800c83c <USBD_StdEPReq+0xe6>
 800c836:	2b03      	cmp	r3, #3
 800c838:	d016      	beq.n	800c868 <USBD_StdEPReq+0x112>
 800c83a:	e030      	b.n	800c89e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c83c:	7bbb      	ldrb	r3, [r7, #14]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d00d      	beq.n	800c85e <USBD_StdEPReq+0x108>
 800c842:	7bbb      	ldrb	r3, [r7, #14]
 800c844:	2b80      	cmp	r3, #128	@ 0x80
 800c846:	d00a      	beq.n	800c85e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c848:	7bbb      	ldrb	r3, [r7, #14]
 800c84a:	4619      	mov	r1, r3
 800c84c:	6878      	ldr	r0, [r7, #4]
 800c84e:	f001 f937 	bl	800dac0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c852:	2180      	movs	r1, #128	@ 0x80
 800c854:	6878      	ldr	r0, [r7, #4]
 800c856:	f001 f933 	bl	800dac0 <USBD_LL_StallEP>
 800c85a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c85c:	e025      	b.n	800c8aa <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800c85e:	6839      	ldr	r1, [r7, #0]
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f000 fc33 	bl	800d0cc <USBD_CtlError>
              break;
 800c866:	e020      	b.n	800c8aa <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c868:	683b      	ldr	r3, [r7, #0]
 800c86a:	885b      	ldrh	r3, [r3, #2]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d11b      	bne.n	800c8a8 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c870:	7bbb      	ldrb	r3, [r7, #14]
 800c872:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c876:	2b00      	cmp	r3, #0
 800c878:	d004      	beq.n	800c884 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c87a:	7bbb      	ldrb	r3, [r7, #14]
 800c87c:	4619      	mov	r1, r3
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	f001 f93d 	bl	800dafe <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c884:	6878      	ldr	r0, [r7, #4]
 800c886:	f000 fcec 	bl	800d262 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c890:	689b      	ldr	r3, [r3, #8]
 800c892:	6839      	ldr	r1, [r7, #0]
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	4798      	blx	r3
 800c898:	4603      	mov	r3, r0
 800c89a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800c89c:	e004      	b.n	800c8a8 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800c89e:	6839      	ldr	r1, [r7, #0]
 800c8a0:	6878      	ldr	r0, [r7, #4]
 800c8a2:	f000 fc13 	bl	800d0cc <USBD_CtlError>
              break;
 800c8a6:	e000      	b.n	800c8aa <USBD_StdEPReq+0x154>
              break;
 800c8a8:	bf00      	nop
          }
          break;
 800c8aa:	e0ab      	b.n	800ca04 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c8b2:	b2db      	uxtb	r3, r3
 800c8b4:	2b02      	cmp	r3, #2
 800c8b6:	d002      	beq.n	800c8be <USBD_StdEPReq+0x168>
 800c8b8:	2b03      	cmp	r3, #3
 800c8ba:	d032      	beq.n	800c922 <USBD_StdEPReq+0x1cc>
 800c8bc:	e097      	b.n	800c9ee <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c8be:	7bbb      	ldrb	r3, [r7, #14]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d007      	beq.n	800c8d4 <USBD_StdEPReq+0x17e>
 800c8c4:	7bbb      	ldrb	r3, [r7, #14]
 800c8c6:	2b80      	cmp	r3, #128	@ 0x80
 800c8c8:	d004      	beq.n	800c8d4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800c8ca:	6839      	ldr	r1, [r7, #0]
 800c8cc:	6878      	ldr	r0, [r7, #4]
 800c8ce:	f000 fbfd 	bl	800d0cc <USBD_CtlError>
                break;
 800c8d2:	e091      	b.n	800c9f8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c8d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	da0b      	bge.n	800c8f4 <USBD_StdEPReq+0x19e>
 800c8dc:	7bbb      	ldrb	r3, [r7, #14]
 800c8de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c8e2:	4613      	mov	r3, r2
 800c8e4:	009b      	lsls	r3, r3, #2
 800c8e6:	4413      	add	r3, r2
 800c8e8:	009b      	lsls	r3, r3, #2
 800c8ea:	3310      	adds	r3, #16
 800c8ec:	687a      	ldr	r2, [r7, #4]
 800c8ee:	4413      	add	r3, r2
 800c8f0:	3304      	adds	r3, #4
 800c8f2:	e00b      	b.n	800c90c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c8f4:	7bbb      	ldrb	r3, [r7, #14]
 800c8f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c8fa:	4613      	mov	r3, r2
 800c8fc:	009b      	lsls	r3, r3, #2
 800c8fe:	4413      	add	r3, r2
 800c900:	009b      	lsls	r3, r3, #2
 800c902:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c906:	687a      	ldr	r2, [r7, #4]
 800c908:	4413      	add	r3, r2
 800c90a:	3304      	adds	r3, #4
 800c90c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c90e:	68bb      	ldr	r3, [r7, #8]
 800c910:	2200      	movs	r2, #0
 800c912:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c914:	68bb      	ldr	r3, [r7, #8]
 800c916:	2202      	movs	r2, #2
 800c918:	4619      	mov	r1, r3
 800c91a:	6878      	ldr	r0, [r7, #4]
 800c91c:	f000 fc47 	bl	800d1ae <USBD_CtlSendData>
              break;
 800c920:	e06a      	b.n	800c9f8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c922:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c926:	2b00      	cmp	r3, #0
 800c928:	da11      	bge.n	800c94e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c92a:	7bbb      	ldrb	r3, [r7, #14]
 800c92c:	f003 020f 	and.w	r2, r3, #15
 800c930:	6879      	ldr	r1, [r7, #4]
 800c932:	4613      	mov	r3, r2
 800c934:	009b      	lsls	r3, r3, #2
 800c936:	4413      	add	r3, r2
 800c938:	009b      	lsls	r3, r3, #2
 800c93a:	440b      	add	r3, r1
 800c93c:	3324      	adds	r3, #36	@ 0x24
 800c93e:	881b      	ldrh	r3, [r3, #0]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d117      	bne.n	800c974 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800c944:	6839      	ldr	r1, [r7, #0]
 800c946:	6878      	ldr	r0, [r7, #4]
 800c948:	f000 fbc0 	bl	800d0cc <USBD_CtlError>
                  break;
 800c94c:	e054      	b.n	800c9f8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c94e:	7bbb      	ldrb	r3, [r7, #14]
 800c950:	f003 020f 	and.w	r2, r3, #15
 800c954:	6879      	ldr	r1, [r7, #4]
 800c956:	4613      	mov	r3, r2
 800c958:	009b      	lsls	r3, r3, #2
 800c95a:	4413      	add	r3, r2
 800c95c:	009b      	lsls	r3, r3, #2
 800c95e:	440b      	add	r3, r1
 800c960:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c964:	881b      	ldrh	r3, [r3, #0]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d104      	bne.n	800c974 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800c96a:	6839      	ldr	r1, [r7, #0]
 800c96c:	6878      	ldr	r0, [r7, #4]
 800c96e:	f000 fbad 	bl	800d0cc <USBD_CtlError>
                  break;
 800c972:	e041      	b.n	800c9f8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c974:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	da0b      	bge.n	800c994 <USBD_StdEPReq+0x23e>
 800c97c:	7bbb      	ldrb	r3, [r7, #14]
 800c97e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c982:	4613      	mov	r3, r2
 800c984:	009b      	lsls	r3, r3, #2
 800c986:	4413      	add	r3, r2
 800c988:	009b      	lsls	r3, r3, #2
 800c98a:	3310      	adds	r3, #16
 800c98c:	687a      	ldr	r2, [r7, #4]
 800c98e:	4413      	add	r3, r2
 800c990:	3304      	adds	r3, #4
 800c992:	e00b      	b.n	800c9ac <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c994:	7bbb      	ldrb	r3, [r7, #14]
 800c996:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c99a:	4613      	mov	r3, r2
 800c99c:	009b      	lsls	r3, r3, #2
 800c99e:	4413      	add	r3, r2
 800c9a0:	009b      	lsls	r3, r3, #2
 800c9a2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c9a6:	687a      	ldr	r2, [r7, #4]
 800c9a8:	4413      	add	r3, r2
 800c9aa:	3304      	adds	r3, #4
 800c9ac:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c9ae:	7bbb      	ldrb	r3, [r7, #14]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d002      	beq.n	800c9ba <USBD_StdEPReq+0x264>
 800c9b4:	7bbb      	ldrb	r3, [r7, #14]
 800c9b6:	2b80      	cmp	r3, #128	@ 0x80
 800c9b8:	d103      	bne.n	800c9c2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800c9ba:	68bb      	ldr	r3, [r7, #8]
 800c9bc:	2200      	movs	r2, #0
 800c9be:	601a      	str	r2, [r3, #0]
 800c9c0:	e00e      	b.n	800c9e0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c9c2:	7bbb      	ldrb	r3, [r7, #14]
 800c9c4:	4619      	mov	r1, r3
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f001 f8b8 	bl	800db3c <USBD_LL_IsStallEP>
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d003      	beq.n	800c9da <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800c9d2:	68bb      	ldr	r3, [r7, #8]
 800c9d4:	2201      	movs	r2, #1
 800c9d6:	601a      	str	r2, [r3, #0]
 800c9d8:	e002      	b.n	800c9e0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800c9da:	68bb      	ldr	r3, [r7, #8]
 800c9dc:	2200      	movs	r2, #0
 800c9de:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c9e0:	68bb      	ldr	r3, [r7, #8]
 800c9e2:	2202      	movs	r2, #2
 800c9e4:	4619      	mov	r1, r3
 800c9e6:	6878      	ldr	r0, [r7, #4]
 800c9e8:	f000 fbe1 	bl	800d1ae <USBD_CtlSendData>
              break;
 800c9ec:	e004      	b.n	800c9f8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800c9ee:	6839      	ldr	r1, [r7, #0]
 800c9f0:	6878      	ldr	r0, [r7, #4]
 800c9f2:	f000 fb6b 	bl	800d0cc <USBD_CtlError>
              break;
 800c9f6:	bf00      	nop
          }
          break;
 800c9f8:	e004      	b.n	800ca04 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800c9fa:	6839      	ldr	r1, [r7, #0]
 800c9fc:	6878      	ldr	r0, [r7, #4]
 800c9fe:	f000 fb65 	bl	800d0cc <USBD_CtlError>
          break;
 800ca02:	bf00      	nop
      }
      break;
 800ca04:	e004      	b.n	800ca10 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ca06:	6839      	ldr	r1, [r7, #0]
 800ca08:	6878      	ldr	r0, [r7, #4]
 800ca0a:	f000 fb5f 	bl	800d0cc <USBD_CtlError>
      break;
 800ca0e:	bf00      	nop
  }

  return ret;
 800ca10:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca12:	4618      	mov	r0, r3
 800ca14:	3710      	adds	r7, #16
 800ca16:	46bd      	mov	sp, r7
 800ca18:	bd80      	pop	{r7, pc}
	...

0800ca1c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	b084      	sub	sp, #16
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
 800ca24:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ca26:	2300      	movs	r3, #0
 800ca28:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	885b      	ldrh	r3, [r3, #2]
 800ca36:	0a1b      	lsrs	r3, r3, #8
 800ca38:	b29b      	uxth	r3, r3
 800ca3a:	3b01      	subs	r3, #1
 800ca3c:	2b0e      	cmp	r3, #14
 800ca3e:	f200 8152 	bhi.w	800cce6 <USBD_GetDescriptor+0x2ca>
 800ca42:	a201      	add	r2, pc, #4	@ (adr r2, 800ca48 <USBD_GetDescriptor+0x2c>)
 800ca44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca48:	0800cab9 	.word	0x0800cab9
 800ca4c:	0800cad1 	.word	0x0800cad1
 800ca50:	0800cb11 	.word	0x0800cb11
 800ca54:	0800cce7 	.word	0x0800cce7
 800ca58:	0800cce7 	.word	0x0800cce7
 800ca5c:	0800cc87 	.word	0x0800cc87
 800ca60:	0800ccb3 	.word	0x0800ccb3
 800ca64:	0800cce7 	.word	0x0800cce7
 800ca68:	0800cce7 	.word	0x0800cce7
 800ca6c:	0800cce7 	.word	0x0800cce7
 800ca70:	0800cce7 	.word	0x0800cce7
 800ca74:	0800cce7 	.word	0x0800cce7
 800ca78:	0800cce7 	.word	0x0800cce7
 800ca7c:	0800cce7 	.word	0x0800cce7
 800ca80:	0800ca85 	.word	0x0800ca85
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ca8a:	69db      	ldr	r3, [r3, #28]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d00b      	beq.n	800caa8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ca96:	69db      	ldr	r3, [r3, #28]
 800ca98:	687a      	ldr	r2, [r7, #4]
 800ca9a:	7c12      	ldrb	r2, [r2, #16]
 800ca9c:	f107 0108 	add.w	r1, r7, #8
 800caa0:	4610      	mov	r0, r2
 800caa2:	4798      	blx	r3
 800caa4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800caa6:	e126      	b.n	800ccf6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800caa8:	6839      	ldr	r1, [r7, #0]
 800caaa:	6878      	ldr	r0, [r7, #4]
 800caac:	f000 fb0e 	bl	800d0cc <USBD_CtlError>
        err++;
 800cab0:	7afb      	ldrb	r3, [r7, #11]
 800cab2:	3301      	adds	r3, #1
 800cab4:	72fb      	strb	r3, [r7, #11]
      break;
 800cab6:	e11e      	b.n	800ccf6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	687a      	ldr	r2, [r7, #4]
 800cac2:	7c12      	ldrb	r2, [r2, #16]
 800cac4:	f107 0108 	add.w	r1, r7, #8
 800cac8:	4610      	mov	r0, r2
 800caca:	4798      	blx	r3
 800cacc:	60f8      	str	r0, [r7, #12]
      break;
 800cace:	e112      	b.n	800ccf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	7c1b      	ldrb	r3, [r3, #16]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d10d      	bne.n	800caf4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cae0:	f107 0208 	add.w	r2, r7, #8
 800cae4:	4610      	mov	r0, r2
 800cae6:	4798      	blx	r3
 800cae8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	3301      	adds	r3, #1
 800caee:	2202      	movs	r2, #2
 800caf0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800caf2:	e100      	b.n	800ccf6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cafa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cafc:	f107 0208 	add.w	r2, r7, #8
 800cb00:	4610      	mov	r0, r2
 800cb02:	4798      	blx	r3
 800cb04:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	3301      	adds	r3, #1
 800cb0a:	2202      	movs	r2, #2
 800cb0c:	701a      	strb	r2, [r3, #0]
      break;
 800cb0e:	e0f2      	b.n	800ccf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	885b      	ldrh	r3, [r3, #2]
 800cb14:	b2db      	uxtb	r3, r3
 800cb16:	2b05      	cmp	r3, #5
 800cb18:	f200 80ac 	bhi.w	800cc74 <USBD_GetDescriptor+0x258>
 800cb1c:	a201      	add	r2, pc, #4	@ (adr r2, 800cb24 <USBD_GetDescriptor+0x108>)
 800cb1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb22:	bf00      	nop
 800cb24:	0800cb3d 	.word	0x0800cb3d
 800cb28:	0800cb71 	.word	0x0800cb71
 800cb2c:	0800cba5 	.word	0x0800cba5
 800cb30:	0800cbd9 	.word	0x0800cbd9
 800cb34:	0800cc0d 	.word	0x0800cc0d
 800cb38:	0800cc41 	.word	0x0800cc41
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb42:	685b      	ldr	r3, [r3, #4]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d00b      	beq.n	800cb60 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb4e:	685b      	ldr	r3, [r3, #4]
 800cb50:	687a      	ldr	r2, [r7, #4]
 800cb52:	7c12      	ldrb	r2, [r2, #16]
 800cb54:	f107 0108 	add.w	r1, r7, #8
 800cb58:	4610      	mov	r0, r2
 800cb5a:	4798      	blx	r3
 800cb5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb5e:	e091      	b.n	800cc84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cb60:	6839      	ldr	r1, [r7, #0]
 800cb62:	6878      	ldr	r0, [r7, #4]
 800cb64:	f000 fab2 	bl	800d0cc <USBD_CtlError>
            err++;
 800cb68:	7afb      	ldrb	r3, [r7, #11]
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	72fb      	strb	r3, [r7, #11]
          break;
 800cb6e:	e089      	b.n	800cc84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb76:	689b      	ldr	r3, [r3, #8]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d00b      	beq.n	800cb94 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cb82:	689b      	ldr	r3, [r3, #8]
 800cb84:	687a      	ldr	r2, [r7, #4]
 800cb86:	7c12      	ldrb	r2, [r2, #16]
 800cb88:	f107 0108 	add.w	r1, r7, #8
 800cb8c:	4610      	mov	r0, r2
 800cb8e:	4798      	blx	r3
 800cb90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb92:	e077      	b.n	800cc84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cb94:	6839      	ldr	r1, [r7, #0]
 800cb96:	6878      	ldr	r0, [r7, #4]
 800cb98:	f000 fa98 	bl	800d0cc <USBD_CtlError>
            err++;
 800cb9c:	7afb      	ldrb	r3, [r7, #11]
 800cb9e:	3301      	adds	r3, #1
 800cba0:	72fb      	strb	r3, [r7, #11]
          break;
 800cba2:	e06f      	b.n	800cc84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cbaa:	68db      	ldr	r3, [r3, #12]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d00b      	beq.n	800cbc8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cbb6:	68db      	ldr	r3, [r3, #12]
 800cbb8:	687a      	ldr	r2, [r7, #4]
 800cbba:	7c12      	ldrb	r2, [r2, #16]
 800cbbc:	f107 0108 	add.w	r1, r7, #8
 800cbc0:	4610      	mov	r0, r2
 800cbc2:	4798      	blx	r3
 800cbc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cbc6:	e05d      	b.n	800cc84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cbc8:	6839      	ldr	r1, [r7, #0]
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	f000 fa7e 	bl	800d0cc <USBD_CtlError>
            err++;
 800cbd0:	7afb      	ldrb	r3, [r7, #11]
 800cbd2:	3301      	adds	r3, #1
 800cbd4:	72fb      	strb	r3, [r7, #11]
          break;
 800cbd6:	e055      	b.n	800cc84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cbde:	691b      	ldr	r3, [r3, #16]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d00b      	beq.n	800cbfc <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cbea:	691b      	ldr	r3, [r3, #16]
 800cbec:	687a      	ldr	r2, [r7, #4]
 800cbee:	7c12      	ldrb	r2, [r2, #16]
 800cbf0:	f107 0108 	add.w	r1, r7, #8
 800cbf4:	4610      	mov	r0, r2
 800cbf6:	4798      	blx	r3
 800cbf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cbfa:	e043      	b.n	800cc84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cbfc:	6839      	ldr	r1, [r7, #0]
 800cbfe:	6878      	ldr	r0, [r7, #4]
 800cc00:	f000 fa64 	bl	800d0cc <USBD_CtlError>
            err++;
 800cc04:	7afb      	ldrb	r3, [r7, #11]
 800cc06:	3301      	adds	r3, #1
 800cc08:	72fb      	strb	r3, [r7, #11]
          break;
 800cc0a:	e03b      	b.n	800cc84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc12:	695b      	ldr	r3, [r3, #20]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d00b      	beq.n	800cc30 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc1e:	695b      	ldr	r3, [r3, #20]
 800cc20:	687a      	ldr	r2, [r7, #4]
 800cc22:	7c12      	ldrb	r2, [r2, #16]
 800cc24:	f107 0108 	add.w	r1, r7, #8
 800cc28:	4610      	mov	r0, r2
 800cc2a:	4798      	blx	r3
 800cc2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc2e:	e029      	b.n	800cc84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cc30:	6839      	ldr	r1, [r7, #0]
 800cc32:	6878      	ldr	r0, [r7, #4]
 800cc34:	f000 fa4a 	bl	800d0cc <USBD_CtlError>
            err++;
 800cc38:	7afb      	ldrb	r3, [r7, #11]
 800cc3a:	3301      	adds	r3, #1
 800cc3c:	72fb      	strb	r3, [r7, #11]
          break;
 800cc3e:	e021      	b.n	800cc84 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc46:	699b      	ldr	r3, [r3, #24]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d00b      	beq.n	800cc64 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800cc52:	699b      	ldr	r3, [r3, #24]
 800cc54:	687a      	ldr	r2, [r7, #4]
 800cc56:	7c12      	ldrb	r2, [r2, #16]
 800cc58:	f107 0108 	add.w	r1, r7, #8
 800cc5c:	4610      	mov	r0, r2
 800cc5e:	4798      	blx	r3
 800cc60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cc62:	e00f      	b.n	800cc84 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800cc64:	6839      	ldr	r1, [r7, #0]
 800cc66:	6878      	ldr	r0, [r7, #4]
 800cc68:	f000 fa30 	bl	800d0cc <USBD_CtlError>
            err++;
 800cc6c:	7afb      	ldrb	r3, [r7, #11]
 800cc6e:	3301      	adds	r3, #1
 800cc70:	72fb      	strb	r3, [r7, #11]
          break;
 800cc72:	e007      	b.n	800cc84 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800cc74:	6839      	ldr	r1, [r7, #0]
 800cc76:	6878      	ldr	r0, [r7, #4]
 800cc78:	f000 fa28 	bl	800d0cc <USBD_CtlError>
          err++;
 800cc7c:	7afb      	ldrb	r3, [r7, #11]
 800cc7e:	3301      	adds	r3, #1
 800cc80:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800cc82:	bf00      	nop
      }
      break;
 800cc84:	e037      	b.n	800ccf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	7c1b      	ldrb	r3, [r3, #16]
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d109      	bne.n	800cca2 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cc94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cc96:	f107 0208 	add.w	r2, r7, #8
 800cc9a:	4610      	mov	r0, r2
 800cc9c:	4798      	blx	r3
 800cc9e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cca0:	e029      	b.n	800ccf6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800cca2:	6839      	ldr	r1, [r7, #0]
 800cca4:	6878      	ldr	r0, [r7, #4]
 800cca6:	f000 fa11 	bl	800d0cc <USBD_CtlError>
        err++;
 800ccaa:	7afb      	ldrb	r3, [r7, #11]
 800ccac:	3301      	adds	r3, #1
 800ccae:	72fb      	strb	r3, [r7, #11]
      break;
 800ccb0:	e021      	b.n	800ccf6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	7c1b      	ldrb	r3, [r3, #16]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d10d      	bne.n	800ccd6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ccc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ccc2:	f107 0208 	add.w	r2, r7, #8
 800ccc6:	4610      	mov	r0, r2
 800ccc8:	4798      	blx	r3
 800ccca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	3301      	adds	r3, #1
 800ccd0:	2207      	movs	r2, #7
 800ccd2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ccd4:	e00f      	b.n	800ccf6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ccd6:	6839      	ldr	r1, [r7, #0]
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f000 f9f7 	bl	800d0cc <USBD_CtlError>
        err++;
 800ccde:	7afb      	ldrb	r3, [r7, #11]
 800cce0:	3301      	adds	r3, #1
 800cce2:	72fb      	strb	r3, [r7, #11]
      break;
 800cce4:	e007      	b.n	800ccf6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800cce6:	6839      	ldr	r1, [r7, #0]
 800cce8:	6878      	ldr	r0, [r7, #4]
 800ccea:	f000 f9ef 	bl	800d0cc <USBD_CtlError>
      err++;
 800ccee:	7afb      	ldrb	r3, [r7, #11]
 800ccf0:	3301      	adds	r3, #1
 800ccf2:	72fb      	strb	r3, [r7, #11]
      break;
 800ccf4:	bf00      	nop
  }

  if (err != 0U)
 800ccf6:	7afb      	ldrb	r3, [r7, #11]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d11e      	bne.n	800cd3a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	88db      	ldrh	r3, [r3, #6]
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d016      	beq.n	800cd32 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800cd04:	893b      	ldrh	r3, [r7, #8]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d00e      	beq.n	800cd28 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800cd0a:	683b      	ldr	r3, [r7, #0]
 800cd0c:	88da      	ldrh	r2, [r3, #6]
 800cd0e:	893b      	ldrh	r3, [r7, #8]
 800cd10:	4293      	cmp	r3, r2
 800cd12:	bf28      	it	cs
 800cd14:	4613      	movcs	r3, r2
 800cd16:	b29b      	uxth	r3, r3
 800cd18:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cd1a:	893b      	ldrh	r3, [r7, #8]
 800cd1c:	461a      	mov	r2, r3
 800cd1e:	68f9      	ldr	r1, [r7, #12]
 800cd20:	6878      	ldr	r0, [r7, #4]
 800cd22:	f000 fa44 	bl	800d1ae <USBD_CtlSendData>
 800cd26:	e009      	b.n	800cd3c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800cd28:	6839      	ldr	r1, [r7, #0]
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 f9ce 	bl	800d0cc <USBD_CtlError>
 800cd30:	e004      	b.n	800cd3c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f000 fa95 	bl	800d262 <USBD_CtlSendStatus>
 800cd38:	e000      	b.n	800cd3c <USBD_GetDescriptor+0x320>
    return;
 800cd3a:	bf00      	nop
  }
}
 800cd3c:	3710      	adds	r7, #16
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	bd80      	pop	{r7, pc}
 800cd42:	bf00      	nop

0800cd44 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b084      	sub	sp, #16
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
 800cd4c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	889b      	ldrh	r3, [r3, #4]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d131      	bne.n	800cdba <USBD_SetAddress+0x76>
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	88db      	ldrh	r3, [r3, #6]
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d12d      	bne.n	800cdba <USBD_SetAddress+0x76>
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	885b      	ldrh	r3, [r3, #2]
 800cd62:	2b7f      	cmp	r3, #127	@ 0x7f
 800cd64:	d829      	bhi.n	800cdba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	885b      	ldrh	r3, [r3, #2]
 800cd6a:	b2db      	uxtb	r3, r3
 800cd6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd70:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd78:	b2db      	uxtb	r3, r3
 800cd7a:	2b03      	cmp	r3, #3
 800cd7c:	d104      	bne.n	800cd88 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800cd7e:	6839      	ldr	r1, [r7, #0]
 800cd80:	6878      	ldr	r0, [r7, #4]
 800cd82:	f000 f9a3 	bl	800d0cc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd86:	e01d      	b.n	800cdc4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	7bfa      	ldrb	r2, [r7, #15]
 800cd8c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cd90:	7bfb      	ldrb	r3, [r7, #15]
 800cd92:	4619      	mov	r1, r3
 800cd94:	6878      	ldr	r0, [r7, #4]
 800cd96:	f000 fefd 	bl	800db94 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800cd9a:	6878      	ldr	r0, [r7, #4]
 800cd9c:	f000 fa61 	bl	800d262 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cda0:	7bfb      	ldrb	r3, [r7, #15]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d004      	beq.n	800cdb0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	2202      	movs	r2, #2
 800cdaa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cdae:	e009      	b.n	800cdc4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2201      	movs	r2, #1
 800cdb4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cdb8:	e004      	b.n	800cdc4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cdba:	6839      	ldr	r1, [r7, #0]
 800cdbc:	6878      	ldr	r0, [r7, #4]
 800cdbe:	f000 f985 	bl	800d0cc <USBD_CtlError>
  }
}
 800cdc2:	bf00      	nop
 800cdc4:	bf00      	nop
 800cdc6:	3710      	adds	r7, #16
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}

0800cdcc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b084      	sub	sp, #16
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	6078      	str	r0, [r7, #4]
 800cdd4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	885b      	ldrh	r3, [r3, #2]
 800cdde:	b2da      	uxtb	r2, r3
 800cde0:	4b4c      	ldr	r3, [pc, #304]	@ (800cf14 <USBD_SetConfig+0x148>)
 800cde2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cde4:	4b4b      	ldr	r3, [pc, #300]	@ (800cf14 <USBD_SetConfig+0x148>)
 800cde6:	781b      	ldrb	r3, [r3, #0]
 800cde8:	2b01      	cmp	r3, #1
 800cdea:	d905      	bls.n	800cdf8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cdec:	6839      	ldr	r1, [r7, #0]
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	f000 f96c 	bl	800d0cc <USBD_CtlError>
    return USBD_FAIL;
 800cdf4:	2303      	movs	r3, #3
 800cdf6:	e088      	b.n	800cf0a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cdfe:	b2db      	uxtb	r3, r3
 800ce00:	2b02      	cmp	r3, #2
 800ce02:	d002      	beq.n	800ce0a <USBD_SetConfig+0x3e>
 800ce04:	2b03      	cmp	r3, #3
 800ce06:	d025      	beq.n	800ce54 <USBD_SetConfig+0x88>
 800ce08:	e071      	b.n	800ceee <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ce0a:	4b42      	ldr	r3, [pc, #264]	@ (800cf14 <USBD_SetConfig+0x148>)
 800ce0c:	781b      	ldrb	r3, [r3, #0]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d01c      	beq.n	800ce4c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800ce12:	4b40      	ldr	r3, [pc, #256]	@ (800cf14 <USBD_SetConfig+0x148>)
 800ce14:	781b      	ldrb	r3, [r3, #0]
 800ce16:	461a      	mov	r2, r3
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ce1c:	4b3d      	ldr	r3, [pc, #244]	@ (800cf14 <USBD_SetConfig+0x148>)
 800ce1e:	781b      	ldrb	r3, [r3, #0]
 800ce20:	4619      	mov	r1, r3
 800ce22:	6878      	ldr	r0, [r7, #4]
 800ce24:	f7ff f990 	bl	800c148 <USBD_SetClassConfig>
 800ce28:	4603      	mov	r3, r0
 800ce2a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ce2c:	7bfb      	ldrb	r3, [r7, #15]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d004      	beq.n	800ce3c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800ce32:	6839      	ldr	r1, [r7, #0]
 800ce34:	6878      	ldr	r0, [r7, #4]
 800ce36:	f000 f949 	bl	800d0cc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ce3a:	e065      	b.n	800cf08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800ce3c:	6878      	ldr	r0, [r7, #4]
 800ce3e:	f000 fa10 	bl	800d262 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2203      	movs	r2, #3
 800ce46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ce4a:	e05d      	b.n	800cf08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800ce4c:	6878      	ldr	r0, [r7, #4]
 800ce4e:	f000 fa08 	bl	800d262 <USBD_CtlSendStatus>
      break;
 800ce52:	e059      	b.n	800cf08 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ce54:	4b2f      	ldr	r3, [pc, #188]	@ (800cf14 <USBD_SetConfig+0x148>)
 800ce56:	781b      	ldrb	r3, [r3, #0]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d112      	bne.n	800ce82 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	2202      	movs	r2, #2
 800ce60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ce64:	4b2b      	ldr	r3, [pc, #172]	@ (800cf14 <USBD_SetConfig+0x148>)
 800ce66:	781b      	ldrb	r3, [r3, #0]
 800ce68:	461a      	mov	r2, r3
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ce6e:	4b29      	ldr	r3, [pc, #164]	@ (800cf14 <USBD_SetConfig+0x148>)
 800ce70:	781b      	ldrb	r3, [r3, #0]
 800ce72:	4619      	mov	r1, r3
 800ce74:	6878      	ldr	r0, [r7, #4]
 800ce76:	f7ff f983 	bl	800c180 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ce7a:	6878      	ldr	r0, [r7, #4]
 800ce7c:	f000 f9f1 	bl	800d262 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ce80:	e042      	b.n	800cf08 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800ce82:	4b24      	ldr	r3, [pc, #144]	@ (800cf14 <USBD_SetConfig+0x148>)
 800ce84:	781b      	ldrb	r3, [r3, #0]
 800ce86:	461a      	mov	r2, r3
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	685b      	ldr	r3, [r3, #4]
 800ce8c:	429a      	cmp	r2, r3
 800ce8e:	d02a      	beq.n	800cee6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	685b      	ldr	r3, [r3, #4]
 800ce94:	b2db      	uxtb	r3, r3
 800ce96:	4619      	mov	r1, r3
 800ce98:	6878      	ldr	r0, [r7, #4]
 800ce9a:	f7ff f971 	bl	800c180 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ce9e:	4b1d      	ldr	r3, [pc, #116]	@ (800cf14 <USBD_SetConfig+0x148>)
 800cea0:	781b      	ldrb	r3, [r3, #0]
 800cea2:	461a      	mov	r2, r3
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cea8:	4b1a      	ldr	r3, [pc, #104]	@ (800cf14 <USBD_SetConfig+0x148>)
 800ceaa:	781b      	ldrb	r3, [r3, #0]
 800ceac:	4619      	mov	r1, r3
 800ceae:	6878      	ldr	r0, [r7, #4]
 800ceb0:	f7ff f94a 	bl	800c148 <USBD_SetClassConfig>
 800ceb4:	4603      	mov	r3, r0
 800ceb6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ceb8:	7bfb      	ldrb	r3, [r7, #15]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d00f      	beq.n	800cede <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800cebe:	6839      	ldr	r1, [r7, #0]
 800cec0:	6878      	ldr	r0, [r7, #4]
 800cec2:	f000 f903 	bl	800d0cc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	685b      	ldr	r3, [r3, #4]
 800ceca:	b2db      	uxtb	r3, r3
 800cecc:	4619      	mov	r1, r3
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	f7ff f956 	bl	800c180 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	2202      	movs	r2, #2
 800ced8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800cedc:	e014      	b.n	800cf08 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800cede:	6878      	ldr	r0, [r7, #4]
 800cee0:	f000 f9bf 	bl	800d262 <USBD_CtlSendStatus>
      break;
 800cee4:	e010      	b.n	800cf08 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800cee6:	6878      	ldr	r0, [r7, #4]
 800cee8:	f000 f9bb 	bl	800d262 <USBD_CtlSendStatus>
      break;
 800ceec:	e00c      	b.n	800cf08 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800ceee:	6839      	ldr	r1, [r7, #0]
 800cef0:	6878      	ldr	r0, [r7, #4]
 800cef2:	f000 f8eb 	bl	800d0cc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cef6:	4b07      	ldr	r3, [pc, #28]	@ (800cf14 <USBD_SetConfig+0x148>)
 800cef8:	781b      	ldrb	r3, [r3, #0]
 800cefa:	4619      	mov	r1, r3
 800cefc:	6878      	ldr	r0, [r7, #4]
 800cefe:	f7ff f93f 	bl	800c180 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800cf02:	2303      	movs	r3, #3
 800cf04:	73fb      	strb	r3, [r7, #15]
      break;
 800cf06:	bf00      	nop
  }

  return ret;
 800cf08:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	3710      	adds	r7, #16
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	bd80      	pop	{r7, pc}
 800cf12:	bf00      	nop
 800cf14:	20001f3d 	.word	0x20001f3d

0800cf18 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b082      	sub	sp, #8
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	6078      	str	r0, [r7, #4]
 800cf20:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	88db      	ldrh	r3, [r3, #6]
 800cf26:	2b01      	cmp	r3, #1
 800cf28:	d004      	beq.n	800cf34 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cf2a:	6839      	ldr	r1, [r7, #0]
 800cf2c:	6878      	ldr	r0, [r7, #4]
 800cf2e:	f000 f8cd 	bl	800d0cc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cf32:	e023      	b.n	800cf7c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf3a:	b2db      	uxtb	r3, r3
 800cf3c:	2b02      	cmp	r3, #2
 800cf3e:	dc02      	bgt.n	800cf46 <USBD_GetConfig+0x2e>
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	dc03      	bgt.n	800cf4c <USBD_GetConfig+0x34>
 800cf44:	e015      	b.n	800cf72 <USBD_GetConfig+0x5a>
 800cf46:	2b03      	cmp	r3, #3
 800cf48:	d00b      	beq.n	800cf62 <USBD_GetConfig+0x4a>
 800cf4a:	e012      	b.n	800cf72 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	2200      	movs	r2, #0
 800cf50:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	3308      	adds	r3, #8
 800cf56:	2201      	movs	r2, #1
 800cf58:	4619      	mov	r1, r3
 800cf5a:	6878      	ldr	r0, [r7, #4]
 800cf5c:	f000 f927 	bl	800d1ae <USBD_CtlSendData>
        break;
 800cf60:	e00c      	b.n	800cf7c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	3304      	adds	r3, #4
 800cf66:	2201      	movs	r2, #1
 800cf68:	4619      	mov	r1, r3
 800cf6a:	6878      	ldr	r0, [r7, #4]
 800cf6c:	f000 f91f 	bl	800d1ae <USBD_CtlSendData>
        break;
 800cf70:	e004      	b.n	800cf7c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800cf72:	6839      	ldr	r1, [r7, #0]
 800cf74:	6878      	ldr	r0, [r7, #4]
 800cf76:	f000 f8a9 	bl	800d0cc <USBD_CtlError>
        break;
 800cf7a:	bf00      	nop
}
 800cf7c:	bf00      	nop
 800cf7e:	3708      	adds	r7, #8
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd80      	pop	{r7, pc}

0800cf84 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b082      	sub	sp, #8
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
 800cf8c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf94:	b2db      	uxtb	r3, r3
 800cf96:	3b01      	subs	r3, #1
 800cf98:	2b02      	cmp	r3, #2
 800cf9a:	d81e      	bhi.n	800cfda <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cf9c:	683b      	ldr	r3, [r7, #0]
 800cf9e:	88db      	ldrh	r3, [r3, #6]
 800cfa0:	2b02      	cmp	r3, #2
 800cfa2:	d004      	beq.n	800cfae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800cfa4:	6839      	ldr	r1, [r7, #0]
 800cfa6:	6878      	ldr	r0, [r7, #4]
 800cfa8:	f000 f890 	bl	800d0cc <USBD_CtlError>
        break;
 800cfac:	e01a      	b.n	800cfe4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	2201      	movs	r2, #1
 800cfb2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d005      	beq.n	800cfca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	68db      	ldr	r3, [r3, #12]
 800cfc2:	f043 0202 	orr.w	r2, r3, #2
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	330c      	adds	r3, #12
 800cfce:	2202      	movs	r2, #2
 800cfd0:	4619      	mov	r1, r3
 800cfd2:	6878      	ldr	r0, [r7, #4]
 800cfd4:	f000 f8eb 	bl	800d1ae <USBD_CtlSendData>
      break;
 800cfd8:	e004      	b.n	800cfe4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800cfda:	6839      	ldr	r1, [r7, #0]
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	f000 f875 	bl	800d0cc <USBD_CtlError>
      break;
 800cfe2:	bf00      	nop
  }
}
 800cfe4:	bf00      	nop
 800cfe6:	3708      	adds	r7, #8
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}

0800cfec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b082      	sub	sp, #8
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	6078      	str	r0, [r7, #4]
 800cff4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cff6:	683b      	ldr	r3, [r7, #0]
 800cff8:	885b      	ldrh	r3, [r3, #2]
 800cffa:	2b01      	cmp	r3, #1
 800cffc:	d106      	bne.n	800d00c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2201      	movs	r2, #1
 800d002:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f000 f92b 	bl	800d262 <USBD_CtlSendStatus>
  }
}
 800d00c:	bf00      	nop
 800d00e:	3708      	adds	r7, #8
 800d010:	46bd      	mov	sp, r7
 800d012:	bd80      	pop	{r7, pc}

0800d014 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d014:	b580      	push	{r7, lr}
 800d016:	b082      	sub	sp, #8
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
 800d01c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d024:	b2db      	uxtb	r3, r3
 800d026:	3b01      	subs	r3, #1
 800d028:	2b02      	cmp	r3, #2
 800d02a:	d80b      	bhi.n	800d044 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	885b      	ldrh	r3, [r3, #2]
 800d030:	2b01      	cmp	r3, #1
 800d032:	d10c      	bne.n	800d04e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2200      	movs	r2, #0
 800d038:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d03c:	6878      	ldr	r0, [r7, #4]
 800d03e:	f000 f910 	bl	800d262 <USBD_CtlSendStatus>
      }
      break;
 800d042:	e004      	b.n	800d04e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d044:	6839      	ldr	r1, [r7, #0]
 800d046:	6878      	ldr	r0, [r7, #4]
 800d048:	f000 f840 	bl	800d0cc <USBD_CtlError>
      break;
 800d04c:	e000      	b.n	800d050 <USBD_ClrFeature+0x3c>
      break;
 800d04e:	bf00      	nop
  }
}
 800d050:	bf00      	nop
 800d052:	3708      	adds	r7, #8
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}

0800d058 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b084      	sub	sp, #16
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
 800d060:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d062:	683b      	ldr	r3, [r7, #0]
 800d064:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	781a      	ldrb	r2, [r3, #0]
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	3301      	adds	r3, #1
 800d072:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	781a      	ldrb	r2, [r3, #0]
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	3301      	adds	r3, #1
 800d080:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d082:	68f8      	ldr	r0, [r7, #12]
 800d084:	f7ff fa90 	bl	800c5a8 <SWAPBYTE>
 800d088:	4603      	mov	r3, r0
 800d08a:	461a      	mov	r2, r3
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	3301      	adds	r3, #1
 800d094:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	3301      	adds	r3, #1
 800d09a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d09c:	68f8      	ldr	r0, [r7, #12]
 800d09e:	f7ff fa83 	bl	800c5a8 <SWAPBYTE>
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	461a      	mov	r2, r3
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	3301      	adds	r3, #1
 800d0ae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	3301      	adds	r3, #1
 800d0b4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d0b6:	68f8      	ldr	r0, [r7, #12]
 800d0b8:	f7ff fa76 	bl	800c5a8 <SWAPBYTE>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	461a      	mov	r2, r3
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	80da      	strh	r2, [r3, #6]
}
 800d0c4:	bf00      	nop
 800d0c6:	3710      	adds	r7, #16
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	bd80      	pop	{r7, pc}

0800d0cc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b082      	sub	sp, #8
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	6078      	str	r0, [r7, #4]
 800d0d4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d0d6:	2180      	movs	r1, #128	@ 0x80
 800d0d8:	6878      	ldr	r0, [r7, #4]
 800d0da:	f000 fcf1 	bl	800dac0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d0de:	2100      	movs	r1, #0
 800d0e0:	6878      	ldr	r0, [r7, #4]
 800d0e2:	f000 fced 	bl	800dac0 <USBD_LL_StallEP>
}
 800d0e6:	bf00      	nop
 800d0e8:	3708      	adds	r7, #8
 800d0ea:	46bd      	mov	sp, r7
 800d0ec:	bd80      	pop	{r7, pc}

0800d0ee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d0ee:	b580      	push	{r7, lr}
 800d0f0:	b086      	sub	sp, #24
 800d0f2:	af00      	add	r7, sp, #0
 800d0f4:	60f8      	str	r0, [r7, #12]
 800d0f6:	60b9      	str	r1, [r7, #8]
 800d0f8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	2b00      	cmp	r3, #0
 800d102:	d036      	beq.n	800d172 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d108:	6938      	ldr	r0, [r7, #16]
 800d10a:	f000 f836 	bl	800d17a <USBD_GetLen>
 800d10e:	4603      	mov	r3, r0
 800d110:	3301      	adds	r3, #1
 800d112:	b29b      	uxth	r3, r3
 800d114:	005b      	lsls	r3, r3, #1
 800d116:	b29a      	uxth	r2, r3
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d11c:	7dfb      	ldrb	r3, [r7, #23]
 800d11e:	68ba      	ldr	r2, [r7, #8]
 800d120:	4413      	add	r3, r2
 800d122:	687a      	ldr	r2, [r7, #4]
 800d124:	7812      	ldrb	r2, [r2, #0]
 800d126:	701a      	strb	r2, [r3, #0]
  idx++;
 800d128:	7dfb      	ldrb	r3, [r7, #23]
 800d12a:	3301      	adds	r3, #1
 800d12c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d12e:	7dfb      	ldrb	r3, [r7, #23]
 800d130:	68ba      	ldr	r2, [r7, #8]
 800d132:	4413      	add	r3, r2
 800d134:	2203      	movs	r2, #3
 800d136:	701a      	strb	r2, [r3, #0]
  idx++;
 800d138:	7dfb      	ldrb	r3, [r7, #23]
 800d13a:	3301      	adds	r3, #1
 800d13c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d13e:	e013      	b.n	800d168 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d140:	7dfb      	ldrb	r3, [r7, #23]
 800d142:	68ba      	ldr	r2, [r7, #8]
 800d144:	4413      	add	r3, r2
 800d146:	693a      	ldr	r2, [r7, #16]
 800d148:	7812      	ldrb	r2, [r2, #0]
 800d14a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d14c:	693b      	ldr	r3, [r7, #16]
 800d14e:	3301      	adds	r3, #1
 800d150:	613b      	str	r3, [r7, #16]
    idx++;
 800d152:	7dfb      	ldrb	r3, [r7, #23]
 800d154:	3301      	adds	r3, #1
 800d156:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d158:	7dfb      	ldrb	r3, [r7, #23]
 800d15a:	68ba      	ldr	r2, [r7, #8]
 800d15c:	4413      	add	r3, r2
 800d15e:	2200      	movs	r2, #0
 800d160:	701a      	strb	r2, [r3, #0]
    idx++;
 800d162:	7dfb      	ldrb	r3, [r7, #23]
 800d164:	3301      	adds	r3, #1
 800d166:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d168:	693b      	ldr	r3, [r7, #16]
 800d16a:	781b      	ldrb	r3, [r3, #0]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d1e7      	bne.n	800d140 <USBD_GetString+0x52>
 800d170:	e000      	b.n	800d174 <USBD_GetString+0x86>
    return;
 800d172:	bf00      	nop
  }
}
 800d174:	3718      	adds	r7, #24
 800d176:	46bd      	mov	sp, r7
 800d178:	bd80      	pop	{r7, pc}

0800d17a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d17a:	b480      	push	{r7}
 800d17c:	b085      	sub	sp, #20
 800d17e:	af00      	add	r7, sp, #0
 800d180:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d182:	2300      	movs	r3, #0
 800d184:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d18a:	e005      	b.n	800d198 <USBD_GetLen+0x1e>
  {
    len++;
 800d18c:	7bfb      	ldrb	r3, [r7, #15]
 800d18e:	3301      	adds	r3, #1
 800d190:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	3301      	adds	r3, #1
 800d196:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d198:	68bb      	ldr	r3, [r7, #8]
 800d19a:	781b      	ldrb	r3, [r3, #0]
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d1f5      	bne.n	800d18c <USBD_GetLen+0x12>
  }

  return len;
 800d1a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1a2:	4618      	mov	r0, r3
 800d1a4:	3714      	adds	r7, #20
 800d1a6:	46bd      	mov	sp, r7
 800d1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ac:	4770      	bx	lr

0800d1ae <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d1ae:	b580      	push	{r7, lr}
 800d1b0:	b084      	sub	sp, #16
 800d1b2:	af00      	add	r7, sp, #0
 800d1b4:	60f8      	str	r0, [r7, #12]
 800d1b6:	60b9      	str	r1, [r7, #8]
 800d1b8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	2202      	movs	r2, #2
 800d1be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	687a      	ldr	r2, [r7, #4]
 800d1c6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	687a      	ldr	r2, [r7, #4]
 800d1cc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	68ba      	ldr	r2, [r7, #8]
 800d1d2:	2100      	movs	r1, #0
 800d1d4:	68f8      	ldr	r0, [r7, #12]
 800d1d6:	f000 fcfc 	bl	800dbd2 <USBD_LL_Transmit>

  return USBD_OK;
 800d1da:	2300      	movs	r3, #0
}
 800d1dc:	4618      	mov	r0, r3
 800d1de:	3710      	adds	r7, #16
 800d1e0:	46bd      	mov	sp, r7
 800d1e2:	bd80      	pop	{r7, pc}

0800d1e4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b084      	sub	sp, #16
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	60f8      	str	r0, [r7, #12]
 800d1ec:	60b9      	str	r1, [r7, #8]
 800d1ee:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	68ba      	ldr	r2, [r7, #8]
 800d1f4:	2100      	movs	r1, #0
 800d1f6:	68f8      	ldr	r0, [r7, #12]
 800d1f8:	f000 fceb 	bl	800dbd2 <USBD_LL_Transmit>

  return USBD_OK;
 800d1fc:	2300      	movs	r3, #0
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3710      	adds	r7, #16
 800d202:	46bd      	mov	sp, r7
 800d204:	bd80      	pop	{r7, pc}

0800d206 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d206:	b580      	push	{r7, lr}
 800d208:	b084      	sub	sp, #16
 800d20a:	af00      	add	r7, sp, #0
 800d20c:	60f8      	str	r0, [r7, #12]
 800d20e:	60b9      	str	r1, [r7, #8]
 800d210:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	2203      	movs	r2, #3
 800d216:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	687a      	ldr	r2, [r7, #4]
 800d21e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	687a      	ldr	r2, [r7, #4]
 800d226:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	68ba      	ldr	r2, [r7, #8]
 800d22e:	2100      	movs	r1, #0
 800d230:	68f8      	ldr	r0, [r7, #12]
 800d232:	f000 fcef 	bl	800dc14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d236:	2300      	movs	r3, #0
}
 800d238:	4618      	mov	r0, r3
 800d23a:	3710      	adds	r7, #16
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}

0800d240 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b084      	sub	sp, #16
 800d244:	af00      	add	r7, sp, #0
 800d246:	60f8      	str	r0, [r7, #12]
 800d248:	60b9      	str	r1, [r7, #8]
 800d24a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	68ba      	ldr	r2, [r7, #8]
 800d250:	2100      	movs	r1, #0
 800d252:	68f8      	ldr	r0, [r7, #12]
 800d254:	f000 fcde 	bl	800dc14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d258:	2300      	movs	r3, #0
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	3710      	adds	r7, #16
 800d25e:	46bd      	mov	sp, r7
 800d260:	bd80      	pop	{r7, pc}

0800d262 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d262:	b580      	push	{r7, lr}
 800d264:	b082      	sub	sp, #8
 800d266:	af00      	add	r7, sp, #0
 800d268:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	2204      	movs	r2, #4
 800d26e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d272:	2300      	movs	r3, #0
 800d274:	2200      	movs	r2, #0
 800d276:	2100      	movs	r1, #0
 800d278:	6878      	ldr	r0, [r7, #4]
 800d27a:	f000 fcaa 	bl	800dbd2 <USBD_LL_Transmit>

  return USBD_OK;
 800d27e:	2300      	movs	r3, #0
}
 800d280:	4618      	mov	r0, r3
 800d282:	3708      	adds	r7, #8
 800d284:	46bd      	mov	sp, r7
 800d286:	bd80      	pop	{r7, pc}

0800d288 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b082      	sub	sp, #8
 800d28c:	af00      	add	r7, sp, #0
 800d28e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	2205      	movs	r2, #5
 800d294:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d298:	2300      	movs	r3, #0
 800d29a:	2200      	movs	r2, #0
 800d29c:	2100      	movs	r1, #0
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f000 fcb8 	bl	800dc14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d2a4:	2300      	movs	r3, #0
}
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	3708      	adds	r7, #8
 800d2aa:	46bd      	mov	sp, r7
 800d2ac:	bd80      	pop	{r7, pc}
	...

0800d2b0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d2b0:	b480      	push	{r7}
 800d2b2:	b087      	sub	sp, #28
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	60f8      	str	r0, [r7, #12]
 800d2b8:	60b9      	str	r1, [r7, #8]
 800d2ba:	4613      	mov	r3, r2
 800d2bc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d2be:	2301      	movs	r3, #1
 800d2c0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d2c6:	4b1f      	ldr	r3, [pc, #124]	@ (800d344 <FATFS_LinkDriverEx+0x94>)
 800d2c8:	7a5b      	ldrb	r3, [r3, #9]
 800d2ca:	b2db      	uxtb	r3, r3
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d131      	bne.n	800d334 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d2d0:	4b1c      	ldr	r3, [pc, #112]	@ (800d344 <FATFS_LinkDriverEx+0x94>)
 800d2d2:	7a5b      	ldrb	r3, [r3, #9]
 800d2d4:	b2db      	uxtb	r3, r3
 800d2d6:	461a      	mov	r2, r3
 800d2d8:	4b1a      	ldr	r3, [pc, #104]	@ (800d344 <FATFS_LinkDriverEx+0x94>)
 800d2da:	2100      	movs	r1, #0
 800d2dc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d2de:	4b19      	ldr	r3, [pc, #100]	@ (800d344 <FATFS_LinkDriverEx+0x94>)
 800d2e0:	7a5b      	ldrb	r3, [r3, #9]
 800d2e2:	b2db      	uxtb	r3, r3
 800d2e4:	4a17      	ldr	r2, [pc, #92]	@ (800d344 <FATFS_LinkDriverEx+0x94>)
 800d2e6:	009b      	lsls	r3, r3, #2
 800d2e8:	4413      	add	r3, r2
 800d2ea:	68fa      	ldr	r2, [r7, #12]
 800d2ec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d2ee:	4b15      	ldr	r3, [pc, #84]	@ (800d344 <FATFS_LinkDriverEx+0x94>)
 800d2f0:	7a5b      	ldrb	r3, [r3, #9]
 800d2f2:	b2db      	uxtb	r3, r3
 800d2f4:	461a      	mov	r2, r3
 800d2f6:	4b13      	ldr	r3, [pc, #76]	@ (800d344 <FATFS_LinkDriverEx+0x94>)
 800d2f8:	4413      	add	r3, r2
 800d2fa:	79fa      	ldrb	r2, [r7, #7]
 800d2fc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d2fe:	4b11      	ldr	r3, [pc, #68]	@ (800d344 <FATFS_LinkDriverEx+0x94>)
 800d300:	7a5b      	ldrb	r3, [r3, #9]
 800d302:	b2db      	uxtb	r3, r3
 800d304:	1c5a      	adds	r2, r3, #1
 800d306:	b2d1      	uxtb	r1, r2
 800d308:	4a0e      	ldr	r2, [pc, #56]	@ (800d344 <FATFS_LinkDriverEx+0x94>)
 800d30a:	7251      	strb	r1, [r2, #9]
 800d30c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d30e:	7dbb      	ldrb	r3, [r7, #22]
 800d310:	3330      	adds	r3, #48	@ 0x30
 800d312:	b2da      	uxtb	r2, r3
 800d314:	68bb      	ldr	r3, [r7, #8]
 800d316:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d318:	68bb      	ldr	r3, [r7, #8]
 800d31a:	3301      	adds	r3, #1
 800d31c:	223a      	movs	r2, #58	@ 0x3a
 800d31e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d320:	68bb      	ldr	r3, [r7, #8]
 800d322:	3302      	adds	r3, #2
 800d324:	222f      	movs	r2, #47	@ 0x2f
 800d326:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d328:	68bb      	ldr	r3, [r7, #8]
 800d32a:	3303      	adds	r3, #3
 800d32c:	2200      	movs	r2, #0
 800d32e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d330:	2300      	movs	r3, #0
 800d332:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d334:	7dfb      	ldrb	r3, [r7, #23]
}
 800d336:	4618      	mov	r0, r3
 800d338:	371c      	adds	r7, #28
 800d33a:	46bd      	mov	sp, r7
 800d33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d340:	4770      	bx	lr
 800d342:	bf00      	nop
 800d344:	20001f40 	.word	0x20001f40

0800d348 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b082      	sub	sp, #8
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
 800d350:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d352:	2200      	movs	r2, #0
 800d354:	6839      	ldr	r1, [r7, #0]
 800d356:	6878      	ldr	r0, [r7, #4]
 800d358:	f7ff ffaa 	bl	800d2b0 <FATFS_LinkDriverEx>
 800d35c:	4603      	mov	r3, r0
}
 800d35e:	4618      	mov	r0, r3
 800d360:	3708      	adds	r7, #8
 800d362:	46bd      	mov	sp, r7
 800d364:	bd80      	pop	{r7, pc}
	...

0800d368 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800d36c:	2200      	movs	r2, #0
 800d36e:	4912      	ldr	r1, [pc, #72]	@ (800d3b8 <MX_USB_Device_Init+0x50>)
 800d370:	4812      	ldr	r0, [pc, #72]	@ (800d3bc <MX_USB_Device_Init+0x54>)
 800d372:	f7fe fe7b 	bl	800c06c <USBD_Init>
 800d376:	4603      	mov	r3, r0
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d001      	beq.n	800d380 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800d37c:	f7f3 fd9e 	bl	8000ebc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800d380:	490f      	ldr	r1, [pc, #60]	@ (800d3c0 <MX_USB_Device_Init+0x58>)
 800d382:	480e      	ldr	r0, [pc, #56]	@ (800d3bc <MX_USB_Device_Init+0x54>)
 800d384:	f7fe fea2 	bl	800c0cc <USBD_RegisterClass>
 800d388:	4603      	mov	r3, r0
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d001      	beq.n	800d392 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800d38e:	f7f3 fd95 	bl	8000ebc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800d392:	490c      	ldr	r1, [pc, #48]	@ (800d3c4 <MX_USB_Device_Init+0x5c>)
 800d394:	4809      	ldr	r0, [pc, #36]	@ (800d3bc <MX_USB_Device_Init+0x54>)
 800d396:	f7fe fdc3 	bl	800bf20 <USBD_CDC_RegisterInterface>
 800d39a:	4603      	mov	r3, r0
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d001      	beq.n	800d3a4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800d3a0:	f7f3 fd8c 	bl	8000ebc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800d3a4:	4805      	ldr	r0, [pc, #20]	@ (800d3bc <MX_USB_Device_Init+0x54>)
 800d3a6:	f7fe feb8 	bl	800c11a <USBD_Start>
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d001      	beq.n	800d3b4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800d3b0:	f7f3 fd84 	bl	8000ebc <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800d3b4:	bf00      	nop
 800d3b6:	bd80      	pop	{r7, pc}
 800d3b8:	20000148 	.word	0x20000148
 800d3bc:	20001f4c 	.word	0x20001f4c
 800d3c0:	20000030 	.word	0x20000030
 800d3c4:	20000134 	.word	0x20000134

0800d3c8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	4905      	ldr	r1, [pc, #20]	@ (800d3e4 <CDC_Init_FS+0x1c>)
 800d3d0:	4805      	ldr	r0, [pc, #20]	@ (800d3e8 <CDC_Init_FS+0x20>)
 800d3d2:	f7fe fdba 	bl	800bf4a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d3d6:	4905      	ldr	r1, [pc, #20]	@ (800d3ec <CDC_Init_FS+0x24>)
 800d3d8:	4803      	ldr	r0, [pc, #12]	@ (800d3e8 <CDC_Init_FS+0x20>)
 800d3da:	f7fe fdd4 	bl	800bf86 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d3de:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	bd80      	pop	{r7, pc}
 800d3e4:	2000261c 	.word	0x2000261c
 800d3e8:	20001f4c 	.word	0x20001f4c
 800d3ec:	2000221c 	.word	0x2000221c

0800d3f0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d3f0:	b480      	push	{r7}
 800d3f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d3f4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fe:	4770      	bx	lr

0800d400 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d400:	b480      	push	{r7}
 800d402:	b083      	sub	sp, #12
 800d404:	af00      	add	r7, sp, #0
 800d406:	4603      	mov	r3, r0
 800d408:	6039      	str	r1, [r7, #0]
 800d40a:	71fb      	strb	r3, [r7, #7]
 800d40c:	4613      	mov	r3, r2
 800d40e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d410:	79fb      	ldrb	r3, [r7, #7]
 800d412:	2b23      	cmp	r3, #35	@ 0x23
 800d414:	d84a      	bhi.n	800d4ac <CDC_Control_FS+0xac>
 800d416:	a201      	add	r2, pc, #4	@ (adr r2, 800d41c <CDC_Control_FS+0x1c>)
 800d418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d41c:	0800d4ad 	.word	0x0800d4ad
 800d420:	0800d4ad 	.word	0x0800d4ad
 800d424:	0800d4ad 	.word	0x0800d4ad
 800d428:	0800d4ad 	.word	0x0800d4ad
 800d42c:	0800d4ad 	.word	0x0800d4ad
 800d430:	0800d4ad 	.word	0x0800d4ad
 800d434:	0800d4ad 	.word	0x0800d4ad
 800d438:	0800d4ad 	.word	0x0800d4ad
 800d43c:	0800d4ad 	.word	0x0800d4ad
 800d440:	0800d4ad 	.word	0x0800d4ad
 800d444:	0800d4ad 	.word	0x0800d4ad
 800d448:	0800d4ad 	.word	0x0800d4ad
 800d44c:	0800d4ad 	.word	0x0800d4ad
 800d450:	0800d4ad 	.word	0x0800d4ad
 800d454:	0800d4ad 	.word	0x0800d4ad
 800d458:	0800d4ad 	.word	0x0800d4ad
 800d45c:	0800d4ad 	.word	0x0800d4ad
 800d460:	0800d4ad 	.word	0x0800d4ad
 800d464:	0800d4ad 	.word	0x0800d4ad
 800d468:	0800d4ad 	.word	0x0800d4ad
 800d46c:	0800d4ad 	.word	0x0800d4ad
 800d470:	0800d4ad 	.word	0x0800d4ad
 800d474:	0800d4ad 	.word	0x0800d4ad
 800d478:	0800d4ad 	.word	0x0800d4ad
 800d47c:	0800d4ad 	.word	0x0800d4ad
 800d480:	0800d4ad 	.word	0x0800d4ad
 800d484:	0800d4ad 	.word	0x0800d4ad
 800d488:	0800d4ad 	.word	0x0800d4ad
 800d48c:	0800d4ad 	.word	0x0800d4ad
 800d490:	0800d4ad 	.word	0x0800d4ad
 800d494:	0800d4ad 	.word	0x0800d4ad
 800d498:	0800d4ad 	.word	0x0800d4ad
 800d49c:	0800d4ad 	.word	0x0800d4ad
 800d4a0:	0800d4ad 	.word	0x0800d4ad
 800d4a4:	0800d4ad 	.word	0x0800d4ad
 800d4a8:	0800d4ad 	.word	0x0800d4ad
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d4ac:	bf00      	nop
  }

  return (USBD_OK);
 800d4ae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	370c      	adds	r7, #12
 800d4b4:	46bd      	mov	sp, r7
 800d4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ba:	4770      	bx	lr

0800d4bc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d4bc:	b580      	push	{r7, lr}
 800d4be:	b082      	sub	sp, #8
 800d4c0:	af00      	add	r7, sp, #0
 800d4c2:	6078      	str	r0, [r7, #4]
 800d4c4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d4c6:	6879      	ldr	r1, [r7, #4]
 800d4c8:	4805      	ldr	r0, [pc, #20]	@ (800d4e0 <CDC_Receive_FS+0x24>)
 800d4ca:	f7fe fd5c 	bl	800bf86 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d4ce:	4804      	ldr	r0, [pc, #16]	@ (800d4e0 <CDC_Receive_FS+0x24>)
 800d4d0:	f7fe fda2 	bl	800c018 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d4d4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	3708      	adds	r7, #8
 800d4da:	46bd      	mov	sp, r7
 800d4dc:	bd80      	pop	{r7, pc}
 800d4de:	bf00      	nop
 800d4e0:	20001f4c 	.word	0x20001f4c

0800d4e4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b084      	sub	sp, #16
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
 800d4ec:	460b      	mov	r3, r1
 800d4ee:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d4f4:	4b0d      	ldr	r3, [pc, #52]	@ (800d52c <CDC_Transmit_FS+0x48>)
 800d4f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d4fa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d4fc:	68bb      	ldr	r3, [r7, #8]
 800d4fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d502:	2b00      	cmp	r3, #0
 800d504:	d001      	beq.n	800d50a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d506:	2301      	movs	r3, #1
 800d508:	e00b      	b.n	800d522 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d50a:	887b      	ldrh	r3, [r7, #2]
 800d50c:	461a      	mov	r2, r3
 800d50e:	6879      	ldr	r1, [r7, #4]
 800d510:	4806      	ldr	r0, [pc, #24]	@ (800d52c <CDC_Transmit_FS+0x48>)
 800d512:	f7fe fd1a 	bl	800bf4a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d516:	4805      	ldr	r0, [pc, #20]	@ (800d52c <CDC_Transmit_FS+0x48>)
 800d518:	f7fe fd4e 	bl	800bfb8 <USBD_CDC_TransmitPacket>
 800d51c:	4603      	mov	r3, r0
 800d51e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d520:	7bfb      	ldrb	r3, [r7, #15]
}
 800d522:	4618      	mov	r0, r3
 800d524:	3710      	adds	r7, #16
 800d526:	46bd      	mov	sp, r7
 800d528:	bd80      	pop	{r7, pc}
 800d52a:	bf00      	nop
 800d52c:	20001f4c 	.word	0x20001f4c

0800d530 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d530:	b480      	push	{r7}
 800d532:	b087      	sub	sp, #28
 800d534:	af00      	add	r7, sp, #0
 800d536:	60f8      	str	r0, [r7, #12]
 800d538:	60b9      	str	r1, [r7, #8]
 800d53a:	4613      	mov	r3, r2
 800d53c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d53e:	2300      	movs	r3, #0
 800d540:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d542:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d546:	4618      	mov	r0, r3
 800d548:	371c      	adds	r7, #28
 800d54a:	46bd      	mov	sp, r7
 800d54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d550:	4770      	bx	lr
	...

0800d554 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d554:	b480      	push	{r7}
 800d556:	b083      	sub	sp, #12
 800d558:	af00      	add	r7, sp, #0
 800d55a:	4603      	mov	r3, r0
 800d55c:	6039      	str	r1, [r7, #0]
 800d55e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800d560:	683b      	ldr	r3, [r7, #0]
 800d562:	2212      	movs	r2, #18
 800d564:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800d566:	4b03      	ldr	r3, [pc, #12]	@ (800d574 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800d568:	4618      	mov	r0, r3
 800d56a:	370c      	adds	r7, #12
 800d56c:	46bd      	mov	sp, r7
 800d56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d572:	4770      	bx	lr
 800d574:	20000168 	.word	0x20000168

0800d578 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d578:	b480      	push	{r7}
 800d57a:	b083      	sub	sp, #12
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	4603      	mov	r3, r0
 800d580:	6039      	str	r1, [r7, #0]
 800d582:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	2204      	movs	r2, #4
 800d588:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d58a:	4b03      	ldr	r3, [pc, #12]	@ (800d598 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800d58c:	4618      	mov	r0, r3
 800d58e:	370c      	adds	r7, #12
 800d590:	46bd      	mov	sp, r7
 800d592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d596:	4770      	bx	lr
 800d598:	2000017c 	.word	0x2000017c

0800d59c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b082      	sub	sp, #8
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	4603      	mov	r3, r0
 800d5a4:	6039      	str	r1, [r7, #0]
 800d5a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d5a8:	79fb      	ldrb	r3, [r7, #7]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d105      	bne.n	800d5ba <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d5ae:	683a      	ldr	r2, [r7, #0]
 800d5b0:	4907      	ldr	r1, [pc, #28]	@ (800d5d0 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d5b2:	4808      	ldr	r0, [pc, #32]	@ (800d5d4 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d5b4:	f7ff fd9b 	bl	800d0ee <USBD_GetString>
 800d5b8:	e004      	b.n	800d5c4 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800d5ba:	683a      	ldr	r2, [r7, #0]
 800d5bc:	4904      	ldr	r1, [pc, #16]	@ (800d5d0 <USBD_CDC_ProductStrDescriptor+0x34>)
 800d5be:	4805      	ldr	r0, [pc, #20]	@ (800d5d4 <USBD_CDC_ProductStrDescriptor+0x38>)
 800d5c0:	f7ff fd95 	bl	800d0ee <USBD_GetString>
  }
  return USBD_StrDesc;
 800d5c4:	4b02      	ldr	r3, [pc, #8]	@ (800d5d0 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	3708      	adds	r7, #8
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	bd80      	pop	{r7, pc}
 800d5ce:	bf00      	nop
 800d5d0:	20002a1c 	.word	0x20002a1c
 800d5d4:	0800e740 	.word	0x0800e740

0800d5d8 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b082      	sub	sp, #8
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	4603      	mov	r3, r0
 800d5e0:	6039      	str	r1, [r7, #0]
 800d5e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d5e4:	683a      	ldr	r2, [r7, #0]
 800d5e6:	4904      	ldr	r1, [pc, #16]	@ (800d5f8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800d5e8:	4804      	ldr	r0, [pc, #16]	@ (800d5fc <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800d5ea:	f7ff fd80 	bl	800d0ee <USBD_GetString>
  return USBD_StrDesc;
 800d5ee:	4b02      	ldr	r3, [pc, #8]	@ (800d5f8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	3708      	adds	r7, #8
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	bd80      	pop	{r7, pc}
 800d5f8:	20002a1c 	.word	0x20002a1c
 800d5fc:	0800e758 	.word	0x0800e758

0800d600 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d600:	b580      	push	{r7, lr}
 800d602:	b082      	sub	sp, #8
 800d604:	af00      	add	r7, sp, #0
 800d606:	4603      	mov	r3, r0
 800d608:	6039      	str	r1, [r7, #0]
 800d60a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d60c:	683b      	ldr	r3, [r7, #0]
 800d60e:	221a      	movs	r2, #26
 800d610:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d612:	f000 f843 	bl	800d69c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800d616:	4b02      	ldr	r3, [pc, #8]	@ (800d620 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800d618:	4618      	mov	r0, r3
 800d61a:	3708      	adds	r7, #8
 800d61c:	46bd      	mov	sp, r7
 800d61e:	bd80      	pop	{r7, pc}
 800d620:	20000180 	.word	0x20000180

0800d624 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d624:	b580      	push	{r7, lr}
 800d626:	b082      	sub	sp, #8
 800d628:	af00      	add	r7, sp, #0
 800d62a:	4603      	mov	r3, r0
 800d62c:	6039      	str	r1, [r7, #0]
 800d62e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d630:	79fb      	ldrb	r3, [r7, #7]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d105      	bne.n	800d642 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d636:	683a      	ldr	r2, [r7, #0]
 800d638:	4907      	ldr	r1, [pc, #28]	@ (800d658 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d63a:	4808      	ldr	r0, [pc, #32]	@ (800d65c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d63c:	f7ff fd57 	bl	800d0ee <USBD_GetString>
 800d640:	e004      	b.n	800d64c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800d642:	683a      	ldr	r2, [r7, #0]
 800d644:	4904      	ldr	r1, [pc, #16]	@ (800d658 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800d646:	4805      	ldr	r0, [pc, #20]	@ (800d65c <USBD_CDC_ConfigStrDescriptor+0x38>)
 800d648:	f7ff fd51 	bl	800d0ee <USBD_GetString>
  }
  return USBD_StrDesc;
 800d64c:	4b02      	ldr	r3, [pc, #8]	@ (800d658 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800d64e:	4618      	mov	r0, r3
 800d650:	3708      	adds	r7, #8
 800d652:	46bd      	mov	sp, r7
 800d654:	bd80      	pop	{r7, pc}
 800d656:	bf00      	nop
 800d658:	20002a1c 	.word	0x20002a1c
 800d65c:	0800e76c 	.word	0x0800e76c

0800d660 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b082      	sub	sp, #8
 800d664:	af00      	add	r7, sp, #0
 800d666:	4603      	mov	r3, r0
 800d668:	6039      	str	r1, [r7, #0]
 800d66a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d66c:	79fb      	ldrb	r3, [r7, #7]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d105      	bne.n	800d67e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d672:	683a      	ldr	r2, [r7, #0]
 800d674:	4907      	ldr	r1, [pc, #28]	@ (800d694 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d676:	4808      	ldr	r0, [pc, #32]	@ (800d698 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d678:	f7ff fd39 	bl	800d0ee <USBD_GetString>
 800d67c:	e004      	b.n	800d688 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800d67e:	683a      	ldr	r2, [r7, #0]
 800d680:	4904      	ldr	r1, [pc, #16]	@ (800d694 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800d682:	4805      	ldr	r0, [pc, #20]	@ (800d698 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800d684:	f7ff fd33 	bl	800d0ee <USBD_GetString>
  }
  return USBD_StrDesc;
 800d688:	4b02      	ldr	r3, [pc, #8]	@ (800d694 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800d68a:	4618      	mov	r0, r3
 800d68c:	3708      	adds	r7, #8
 800d68e:	46bd      	mov	sp, r7
 800d690:	bd80      	pop	{r7, pc}
 800d692:	bf00      	nop
 800d694:	20002a1c 	.word	0x20002a1c
 800d698:	0800e778 	.word	0x0800e778

0800d69c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b084      	sub	sp, #16
 800d6a0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d6a2:	4b0f      	ldr	r3, [pc, #60]	@ (800d6e0 <Get_SerialNum+0x44>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d6a8:	4b0e      	ldr	r3, [pc, #56]	@ (800d6e4 <Get_SerialNum+0x48>)
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d6ae:	4b0e      	ldr	r3, [pc, #56]	@ (800d6e8 <Get_SerialNum+0x4c>)
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d6b4:	68fa      	ldr	r2, [r7, #12]
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	4413      	add	r3, r2
 800d6ba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d009      	beq.n	800d6d6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d6c2:	2208      	movs	r2, #8
 800d6c4:	4909      	ldr	r1, [pc, #36]	@ (800d6ec <Get_SerialNum+0x50>)
 800d6c6:	68f8      	ldr	r0, [r7, #12]
 800d6c8:	f000 f814 	bl	800d6f4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d6cc:	2204      	movs	r2, #4
 800d6ce:	4908      	ldr	r1, [pc, #32]	@ (800d6f0 <Get_SerialNum+0x54>)
 800d6d0:	68b8      	ldr	r0, [r7, #8]
 800d6d2:	f000 f80f 	bl	800d6f4 <IntToUnicode>
  }
}
 800d6d6:	bf00      	nop
 800d6d8:	3710      	adds	r7, #16
 800d6da:	46bd      	mov	sp, r7
 800d6dc:	bd80      	pop	{r7, pc}
 800d6de:	bf00      	nop
 800d6e0:	1fff7590 	.word	0x1fff7590
 800d6e4:	1fff7594 	.word	0x1fff7594
 800d6e8:	1fff7598 	.word	0x1fff7598
 800d6ec:	20000182 	.word	0x20000182
 800d6f0:	20000192 	.word	0x20000192

0800d6f4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d6f4:	b480      	push	{r7}
 800d6f6:	b087      	sub	sp, #28
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	60f8      	str	r0, [r7, #12]
 800d6fc:	60b9      	str	r1, [r7, #8]
 800d6fe:	4613      	mov	r3, r2
 800d700:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d702:	2300      	movs	r3, #0
 800d704:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d706:	2300      	movs	r3, #0
 800d708:	75fb      	strb	r3, [r7, #23]
 800d70a:	e027      	b.n	800d75c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	0f1b      	lsrs	r3, r3, #28
 800d710:	2b09      	cmp	r3, #9
 800d712:	d80b      	bhi.n	800d72c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	0f1b      	lsrs	r3, r3, #28
 800d718:	b2da      	uxtb	r2, r3
 800d71a:	7dfb      	ldrb	r3, [r7, #23]
 800d71c:	005b      	lsls	r3, r3, #1
 800d71e:	4619      	mov	r1, r3
 800d720:	68bb      	ldr	r3, [r7, #8]
 800d722:	440b      	add	r3, r1
 800d724:	3230      	adds	r2, #48	@ 0x30
 800d726:	b2d2      	uxtb	r2, r2
 800d728:	701a      	strb	r2, [r3, #0]
 800d72a:	e00a      	b.n	800d742 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	0f1b      	lsrs	r3, r3, #28
 800d730:	b2da      	uxtb	r2, r3
 800d732:	7dfb      	ldrb	r3, [r7, #23]
 800d734:	005b      	lsls	r3, r3, #1
 800d736:	4619      	mov	r1, r3
 800d738:	68bb      	ldr	r3, [r7, #8]
 800d73a:	440b      	add	r3, r1
 800d73c:	3237      	adds	r2, #55	@ 0x37
 800d73e:	b2d2      	uxtb	r2, r2
 800d740:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	011b      	lsls	r3, r3, #4
 800d746:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d748:	7dfb      	ldrb	r3, [r7, #23]
 800d74a:	005b      	lsls	r3, r3, #1
 800d74c:	3301      	adds	r3, #1
 800d74e:	68ba      	ldr	r2, [r7, #8]
 800d750:	4413      	add	r3, r2
 800d752:	2200      	movs	r2, #0
 800d754:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d756:	7dfb      	ldrb	r3, [r7, #23]
 800d758:	3301      	adds	r3, #1
 800d75a:	75fb      	strb	r3, [r7, #23]
 800d75c:	7dfa      	ldrb	r2, [r7, #23]
 800d75e:	79fb      	ldrb	r3, [r7, #7]
 800d760:	429a      	cmp	r2, r3
 800d762:	d3d3      	bcc.n	800d70c <IntToUnicode+0x18>
  }
}
 800d764:	bf00      	nop
 800d766:	bf00      	nop
 800d768:	371c      	adds	r7, #28
 800d76a:	46bd      	mov	sp, r7
 800d76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d770:	4770      	bx	lr
	...

0800d774 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b094      	sub	sp, #80	@ 0x50
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d77c:	f107 030c 	add.w	r3, r7, #12
 800d780:	2244      	movs	r2, #68	@ 0x44
 800d782:	2100      	movs	r1, #0
 800d784:	4618      	mov	r0, r3
 800d786:	f000 fb49 	bl	800de1c <memset>
  if(pcdHandle->Instance==USB)
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	4a15      	ldr	r2, [pc, #84]	@ (800d7e4 <HAL_PCD_MspInit+0x70>)
 800d790:	4293      	cmp	r3, r2
 800d792:	d123      	bne.n	800d7dc <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800d794:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800d798:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800d79a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800d79e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d7a0:	f107 030c 	add.w	r3, r7, #12
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	f7fa fa81 	bl	8007cac <HAL_RCCEx_PeriphCLKConfig>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d001      	beq.n	800d7b4 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800d7b0:	f7f3 fb84 	bl	8000ebc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d7b4:	4b0c      	ldr	r3, [pc, #48]	@ (800d7e8 <HAL_PCD_MspInit+0x74>)
 800d7b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d7b8:	4a0b      	ldr	r2, [pc, #44]	@ (800d7e8 <HAL_PCD_MspInit+0x74>)
 800d7ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d7be:	6593      	str	r3, [r2, #88]	@ 0x58
 800d7c0:	4b09      	ldr	r3, [pc, #36]	@ (800d7e8 <HAL_PCD_MspInit+0x74>)
 800d7c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d7c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d7c8:	60bb      	str	r3, [r7, #8]
 800d7ca:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	2100      	movs	r1, #0
 800d7d0:	2014      	movs	r0, #20
 800d7d2:	f7f6 fb3e 	bl	8003e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800d7d6:	2014      	movs	r0, #20
 800d7d8:	f7f6 fb55 	bl	8003e86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d7dc:	bf00      	nop
 800d7de:	3750      	adds	r7, #80	@ 0x50
 800d7e0:	46bd      	mov	sp, r7
 800d7e2:	bd80      	pop	{r7, pc}
 800d7e4:	40005c00 	.word	0x40005c00
 800d7e8:	40021000 	.word	0x40021000

0800d7ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b082      	sub	sp, #8
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800d800:	4619      	mov	r1, r3
 800d802:	4610      	mov	r0, r2
 800d804:	f7fe fcd4 	bl	800c1b0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800d808:	bf00      	nop
 800d80a:	3708      	adds	r7, #8
 800d80c:	46bd      	mov	sp, r7
 800d80e:	bd80      	pop	{r7, pc}

0800d810 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d810:	b580      	push	{r7, lr}
 800d812:	b082      	sub	sp, #8
 800d814:	af00      	add	r7, sp, #0
 800d816:	6078      	str	r0, [r7, #4]
 800d818:	460b      	mov	r3, r1
 800d81a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800d822:	78fa      	ldrb	r2, [r7, #3]
 800d824:	6879      	ldr	r1, [r7, #4]
 800d826:	4613      	mov	r3, r2
 800d828:	009b      	lsls	r3, r3, #2
 800d82a:	4413      	add	r3, r2
 800d82c:	00db      	lsls	r3, r3, #3
 800d82e:	440b      	add	r3, r1
 800d830:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d834:	681a      	ldr	r2, [r3, #0]
 800d836:	78fb      	ldrb	r3, [r7, #3]
 800d838:	4619      	mov	r1, r3
 800d83a:	f7fe fd0e 	bl	800c25a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800d83e:	bf00      	nop
 800d840:	3708      	adds	r7, #8
 800d842:	46bd      	mov	sp, r7
 800d844:	bd80      	pop	{r7, pc}

0800d846 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d846:	b580      	push	{r7, lr}
 800d848:	b082      	sub	sp, #8
 800d84a:	af00      	add	r7, sp, #0
 800d84c:	6078      	str	r0, [r7, #4]
 800d84e:	460b      	mov	r3, r1
 800d850:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800d858:	78fa      	ldrb	r2, [r7, #3]
 800d85a:	6879      	ldr	r1, [r7, #4]
 800d85c:	4613      	mov	r3, r2
 800d85e:	009b      	lsls	r3, r3, #2
 800d860:	4413      	add	r3, r2
 800d862:	00db      	lsls	r3, r3, #3
 800d864:	440b      	add	r3, r1
 800d866:	3324      	adds	r3, #36	@ 0x24
 800d868:	681a      	ldr	r2, [r3, #0]
 800d86a:	78fb      	ldrb	r3, [r7, #3]
 800d86c:	4619      	mov	r1, r3
 800d86e:	f7fe fd57 	bl	800c320 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800d872:	bf00      	nop
 800d874:	3708      	adds	r7, #8
 800d876:	46bd      	mov	sp, r7
 800d878:	bd80      	pop	{r7, pc}

0800d87a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d87a:	b580      	push	{r7, lr}
 800d87c:	b082      	sub	sp, #8
 800d87e:	af00      	add	r7, sp, #0
 800d880:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d888:	4618      	mov	r0, r3
 800d88a:	f7fe fe6b 	bl	800c564 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800d88e:	bf00      	nop
 800d890:	3708      	adds	r7, #8
 800d892:	46bd      	mov	sp, r7
 800d894:	bd80      	pop	{r7, pc}

0800d896 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d896:	b580      	push	{r7, lr}
 800d898:	b084      	sub	sp, #16
 800d89a:	af00      	add	r7, sp, #0
 800d89c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d89e:	2301      	movs	r3, #1
 800d8a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	795b      	ldrb	r3, [r3, #5]
 800d8a6:	2b02      	cmp	r3, #2
 800d8a8:	d001      	beq.n	800d8ae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d8aa:	f7f3 fb07 	bl	8000ebc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d8b4:	7bfa      	ldrb	r2, [r7, #15]
 800d8b6:	4611      	mov	r1, r2
 800d8b8:	4618      	mov	r0, r3
 800d8ba:	f7fe fe15 	bl	800c4e8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d8c4:	4618      	mov	r0, r3
 800d8c6:	f7fe fdc1 	bl	800c44c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800d8ca:	bf00      	nop
 800d8cc:	3710      	adds	r7, #16
 800d8ce:	46bd      	mov	sp, r7
 800d8d0:	bd80      	pop	{r7, pc}
	...

0800d8d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b082      	sub	sp, #8
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	f7fe fe10 	bl	800c508 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	7a5b      	ldrb	r3, [r3, #9]
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d005      	beq.n	800d8fc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d8f0:	4b04      	ldr	r3, [pc, #16]	@ (800d904 <HAL_PCD_SuspendCallback+0x30>)
 800d8f2:	691b      	ldr	r3, [r3, #16]
 800d8f4:	4a03      	ldr	r2, [pc, #12]	@ (800d904 <HAL_PCD_SuspendCallback+0x30>)
 800d8f6:	f043 0306 	orr.w	r3, r3, #6
 800d8fa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800d8fc:	bf00      	nop
 800d8fe:	3708      	adds	r7, #8
 800d900:	46bd      	mov	sp, r7
 800d902:	bd80      	pop	{r7, pc}
 800d904:	e000ed00 	.word	0xe000ed00

0800d908 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d908:	b580      	push	{r7, lr}
 800d90a:	b082      	sub	sp, #8
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	7a5b      	ldrb	r3, [r3, #9]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d007      	beq.n	800d928 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d918:	4b08      	ldr	r3, [pc, #32]	@ (800d93c <HAL_PCD_ResumeCallback+0x34>)
 800d91a:	691b      	ldr	r3, [r3, #16]
 800d91c:	4a07      	ldr	r2, [pc, #28]	@ (800d93c <HAL_PCD_ResumeCallback+0x34>)
 800d91e:	f023 0306 	bic.w	r3, r3, #6
 800d922:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800d924:	f000 f9f8 	bl	800dd18 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d92e:	4618      	mov	r0, r3
 800d930:	f7fe fe00 	bl	800c534 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800d934:	bf00      	nop
 800d936:	3708      	adds	r7, #8
 800d938:	46bd      	mov	sp, r7
 800d93a:	bd80      	pop	{r7, pc}
 800d93c:	e000ed00 	.word	0xe000ed00

0800d940 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b082      	sub	sp, #8
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800d948:	4a2b      	ldr	r2, [pc, #172]	@ (800d9f8 <USBD_LL_Init+0xb8>)
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	4a29      	ldr	r2, [pc, #164]	@ (800d9f8 <USBD_LL_Init+0xb8>)
 800d954:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800d958:	4b27      	ldr	r3, [pc, #156]	@ (800d9f8 <USBD_LL_Init+0xb8>)
 800d95a:	4a28      	ldr	r2, [pc, #160]	@ (800d9fc <USBD_LL_Init+0xbc>)
 800d95c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800d95e:	4b26      	ldr	r3, [pc, #152]	@ (800d9f8 <USBD_LL_Init+0xb8>)
 800d960:	2208      	movs	r2, #8
 800d962:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800d964:	4b24      	ldr	r3, [pc, #144]	@ (800d9f8 <USBD_LL_Init+0xb8>)
 800d966:	2202      	movs	r2, #2
 800d968:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d96a:	4b23      	ldr	r3, [pc, #140]	@ (800d9f8 <USBD_LL_Init+0xb8>)
 800d96c:	2202      	movs	r2, #2
 800d96e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800d970:	4b21      	ldr	r3, [pc, #132]	@ (800d9f8 <USBD_LL_Init+0xb8>)
 800d972:	2200      	movs	r2, #0
 800d974:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800d976:	4b20      	ldr	r3, [pc, #128]	@ (800d9f8 <USBD_LL_Init+0xb8>)
 800d978:	2200      	movs	r2, #0
 800d97a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800d97c:	4b1e      	ldr	r3, [pc, #120]	@ (800d9f8 <USBD_LL_Init+0xb8>)
 800d97e:	2200      	movs	r2, #0
 800d980:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800d982:	4b1d      	ldr	r3, [pc, #116]	@ (800d9f8 <USBD_LL_Init+0xb8>)
 800d984:	2200      	movs	r2, #0
 800d986:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800d988:	481b      	ldr	r0, [pc, #108]	@ (800d9f8 <USBD_LL_Init+0xb8>)
 800d98a:	f7f7 feac 	bl	80056e6 <HAL_PCD_Init>
 800d98e:	4603      	mov	r3, r0
 800d990:	2b00      	cmp	r3, #0
 800d992:	d001      	beq.n	800d998 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800d994:	f7f3 fa92 	bl	8000ebc <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d99e:	2318      	movs	r3, #24
 800d9a0:	2200      	movs	r2, #0
 800d9a2:	2100      	movs	r1, #0
 800d9a4:	f7f9 fb33 	bl	800700e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d9ae:	2358      	movs	r3, #88	@ 0x58
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	2180      	movs	r1, #128	@ 0x80
 800d9b4:	f7f9 fb2b 	bl	800700e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d9be:	23c0      	movs	r3, #192	@ 0xc0
 800d9c0:	2200      	movs	r2, #0
 800d9c2:	2181      	movs	r1, #129	@ 0x81
 800d9c4:	f7f9 fb23 	bl	800700e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d9ce:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	2101      	movs	r1, #1
 800d9d6:	f7f9 fb1a 	bl	800700e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800d9e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	2182      	movs	r1, #130	@ 0x82
 800d9e8:	f7f9 fb11 	bl	800700e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800d9ec:	2300      	movs	r3, #0
}
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	3708      	adds	r7, #8
 800d9f2:	46bd      	mov	sp, r7
 800d9f4:	bd80      	pop	{r7, pc}
 800d9f6:	bf00      	nop
 800d9f8:	20002c1c 	.word	0x20002c1c
 800d9fc:	40005c00 	.word	0x40005c00

0800da00 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b084      	sub	sp, #16
 800da04:	af00      	add	r7, sp, #0
 800da06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da08:	2300      	movs	r3, #0
 800da0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da0c:	2300      	movs	r3, #0
 800da0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800da16:	4618      	mov	r0, r3
 800da18:	f7f7 ff33 	bl	8005882 <HAL_PCD_Start>
 800da1c:	4603      	mov	r3, r0
 800da1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da20:	7bfb      	ldrb	r3, [r7, #15]
 800da22:	4618      	mov	r0, r3
 800da24:	f000 f97e 	bl	800dd24 <USBD_Get_USB_Status>
 800da28:	4603      	mov	r3, r0
 800da2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800da2c:	7bbb      	ldrb	r3, [r7, #14]
}
 800da2e:	4618      	mov	r0, r3
 800da30:	3710      	adds	r7, #16
 800da32:	46bd      	mov	sp, r7
 800da34:	bd80      	pop	{r7, pc}

0800da36 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800da36:	b580      	push	{r7, lr}
 800da38:	b084      	sub	sp, #16
 800da3a:	af00      	add	r7, sp, #0
 800da3c:	6078      	str	r0, [r7, #4]
 800da3e:	4608      	mov	r0, r1
 800da40:	4611      	mov	r1, r2
 800da42:	461a      	mov	r2, r3
 800da44:	4603      	mov	r3, r0
 800da46:	70fb      	strb	r3, [r7, #3]
 800da48:	460b      	mov	r3, r1
 800da4a:	70bb      	strb	r3, [r7, #2]
 800da4c:	4613      	mov	r3, r2
 800da4e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da50:	2300      	movs	r3, #0
 800da52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da54:	2300      	movs	r3, #0
 800da56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800da5e:	78bb      	ldrb	r3, [r7, #2]
 800da60:	883a      	ldrh	r2, [r7, #0]
 800da62:	78f9      	ldrb	r1, [r7, #3]
 800da64:	f7f8 f87a 	bl	8005b5c <HAL_PCD_EP_Open>
 800da68:	4603      	mov	r3, r0
 800da6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da6c:	7bfb      	ldrb	r3, [r7, #15]
 800da6e:	4618      	mov	r0, r3
 800da70:	f000 f958 	bl	800dd24 <USBD_Get_USB_Status>
 800da74:	4603      	mov	r3, r0
 800da76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800da78:	7bbb      	ldrb	r3, [r7, #14]
}
 800da7a:	4618      	mov	r0, r3
 800da7c:	3710      	adds	r7, #16
 800da7e:	46bd      	mov	sp, r7
 800da80:	bd80      	pop	{r7, pc}

0800da82 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da82:	b580      	push	{r7, lr}
 800da84:	b084      	sub	sp, #16
 800da86:	af00      	add	r7, sp, #0
 800da88:	6078      	str	r0, [r7, #4]
 800da8a:	460b      	mov	r3, r1
 800da8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da8e:	2300      	movs	r3, #0
 800da90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da92:	2300      	movs	r3, #0
 800da94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800da9c:	78fa      	ldrb	r2, [r7, #3]
 800da9e:	4611      	mov	r1, r2
 800daa0:	4618      	mov	r0, r3
 800daa2:	f7f8 f8ba 	bl	8005c1a <HAL_PCD_EP_Close>
 800daa6:	4603      	mov	r3, r0
 800daa8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800daaa:	7bfb      	ldrb	r3, [r7, #15]
 800daac:	4618      	mov	r0, r3
 800daae:	f000 f939 	bl	800dd24 <USBD_Get_USB_Status>
 800dab2:	4603      	mov	r3, r0
 800dab4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dab6:	7bbb      	ldrb	r3, [r7, #14]
}
 800dab8:	4618      	mov	r0, r3
 800daba:	3710      	adds	r7, #16
 800dabc:	46bd      	mov	sp, r7
 800dabe:	bd80      	pop	{r7, pc}

0800dac0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b084      	sub	sp, #16
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
 800dac8:	460b      	mov	r3, r1
 800daca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dacc:	2300      	movs	r3, #0
 800dace:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dad0:	2300      	movs	r3, #0
 800dad2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dada:	78fa      	ldrb	r2, [r7, #3]
 800dadc:	4611      	mov	r1, r2
 800dade:	4618      	mov	r0, r3
 800dae0:	f7f8 f963 	bl	8005daa <HAL_PCD_EP_SetStall>
 800dae4:	4603      	mov	r3, r0
 800dae6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dae8:	7bfb      	ldrb	r3, [r7, #15]
 800daea:	4618      	mov	r0, r3
 800daec:	f000 f91a 	bl	800dd24 <USBD_Get_USB_Status>
 800daf0:	4603      	mov	r3, r0
 800daf2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800daf4:	7bbb      	ldrb	r3, [r7, #14]
}
 800daf6:	4618      	mov	r0, r3
 800daf8:	3710      	adds	r7, #16
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bd80      	pop	{r7, pc}

0800dafe <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dafe:	b580      	push	{r7, lr}
 800db00:	b084      	sub	sp, #16
 800db02:	af00      	add	r7, sp, #0
 800db04:	6078      	str	r0, [r7, #4]
 800db06:	460b      	mov	r3, r1
 800db08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db0a:	2300      	movs	r3, #0
 800db0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db0e:	2300      	movs	r3, #0
 800db10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800db18:	78fa      	ldrb	r2, [r7, #3]
 800db1a:	4611      	mov	r1, r2
 800db1c:	4618      	mov	r0, r3
 800db1e:	f7f8 f996 	bl	8005e4e <HAL_PCD_EP_ClrStall>
 800db22:	4603      	mov	r3, r0
 800db24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db26:	7bfb      	ldrb	r3, [r7, #15]
 800db28:	4618      	mov	r0, r3
 800db2a:	f000 f8fb 	bl	800dd24 <USBD_Get_USB_Status>
 800db2e:	4603      	mov	r3, r0
 800db30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800db32:	7bbb      	ldrb	r3, [r7, #14]
}
 800db34:	4618      	mov	r0, r3
 800db36:	3710      	adds	r7, #16
 800db38:	46bd      	mov	sp, r7
 800db3a:	bd80      	pop	{r7, pc}

0800db3c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db3c:	b480      	push	{r7}
 800db3e:	b085      	sub	sp, #20
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
 800db44:	460b      	mov	r3, r1
 800db46:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800db4e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800db50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800db54:	2b00      	cmp	r3, #0
 800db56:	da0b      	bge.n	800db70 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800db58:	78fb      	ldrb	r3, [r7, #3]
 800db5a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800db5e:	68f9      	ldr	r1, [r7, #12]
 800db60:	4613      	mov	r3, r2
 800db62:	009b      	lsls	r3, r3, #2
 800db64:	4413      	add	r3, r2
 800db66:	00db      	lsls	r3, r3, #3
 800db68:	440b      	add	r3, r1
 800db6a:	3312      	adds	r3, #18
 800db6c:	781b      	ldrb	r3, [r3, #0]
 800db6e:	e00b      	b.n	800db88 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800db70:	78fb      	ldrb	r3, [r7, #3]
 800db72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800db76:	68f9      	ldr	r1, [r7, #12]
 800db78:	4613      	mov	r3, r2
 800db7a:	009b      	lsls	r3, r3, #2
 800db7c:	4413      	add	r3, r2
 800db7e:	00db      	lsls	r3, r3, #3
 800db80:	440b      	add	r3, r1
 800db82:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800db86:	781b      	ldrb	r3, [r3, #0]
  }
}
 800db88:	4618      	mov	r0, r3
 800db8a:	3714      	adds	r7, #20
 800db8c:	46bd      	mov	sp, r7
 800db8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db92:	4770      	bx	lr

0800db94 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b084      	sub	sp, #16
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	460b      	mov	r3, r1
 800db9e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dba0:	2300      	movs	r3, #0
 800dba2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dba4:	2300      	movs	r3, #0
 800dba6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dbae:	78fa      	ldrb	r2, [r7, #3]
 800dbb0:	4611      	mov	r1, r2
 800dbb2:	4618      	mov	r0, r3
 800dbb4:	f7f7 ffae 	bl	8005b14 <HAL_PCD_SetAddress>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbbc:	7bfb      	ldrb	r3, [r7, #15]
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	f000 f8b0 	bl	800dd24 <USBD_Get_USB_Status>
 800dbc4:	4603      	mov	r3, r0
 800dbc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dbc8:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbca:	4618      	mov	r0, r3
 800dbcc:	3710      	adds	r7, #16
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	bd80      	pop	{r7, pc}

0800dbd2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dbd2:	b580      	push	{r7, lr}
 800dbd4:	b086      	sub	sp, #24
 800dbd6:	af00      	add	r7, sp, #0
 800dbd8:	60f8      	str	r0, [r7, #12]
 800dbda:	607a      	str	r2, [r7, #4]
 800dbdc:	603b      	str	r3, [r7, #0]
 800dbde:	460b      	mov	r3, r1
 800dbe0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dbf0:	7af9      	ldrb	r1, [r7, #11]
 800dbf2:	683b      	ldr	r3, [r7, #0]
 800dbf4:	687a      	ldr	r2, [r7, #4]
 800dbf6:	f7f8 f8a1 	bl	8005d3c <HAL_PCD_EP_Transmit>
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbfe:	7dfb      	ldrb	r3, [r7, #23]
 800dc00:	4618      	mov	r0, r3
 800dc02:	f000 f88f 	bl	800dd24 <USBD_Get_USB_Status>
 800dc06:	4603      	mov	r3, r0
 800dc08:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dc0a:	7dbb      	ldrb	r3, [r7, #22]
}
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	3718      	adds	r7, #24
 800dc10:	46bd      	mov	sp, r7
 800dc12:	bd80      	pop	{r7, pc}

0800dc14 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b086      	sub	sp, #24
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	60f8      	str	r0, [r7, #12]
 800dc1c:	607a      	str	r2, [r7, #4]
 800dc1e:	603b      	str	r3, [r7, #0]
 800dc20:	460b      	mov	r3, r1
 800dc22:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc24:	2300      	movs	r3, #0
 800dc26:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc28:	2300      	movs	r3, #0
 800dc2a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800dc32:	7af9      	ldrb	r1, [r7, #11]
 800dc34:	683b      	ldr	r3, [r7, #0]
 800dc36:	687a      	ldr	r2, [r7, #4]
 800dc38:	f7f8 f837 	bl	8005caa <HAL_PCD_EP_Receive>
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dc40:	7dfb      	ldrb	r3, [r7, #23]
 800dc42:	4618      	mov	r0, r3
 800dc44:	f000 f86e 	bl	800dd24 <USBD_Get_USB_Status>
 800dc48:	4603      	mov	r3, r0
 800dc4a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800dc4c:	7dbb      	ldrb	r3, [r7, #22]
}
 800dc4e:	4618      	mov	r0, r3
 800dc50:	3718      	adds	r7, #24
 800dc52:	46bd      	mov	sp, r7
 800dc54:	bd80      	pop	{r7, pc}

0800dc56 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc56:	b580      	push	{r7, lr}
 800dc58:	b082      	sub	sp, #8
 800dc5a:	af00      	add	r7, sp, #0
 800dc5c:	6078      	str	r0, [r7, #4]
 800dc5e:	460b      	mov	r3, r1
 800dc60:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800dc68:	78fa      	ldrb	r2, [r7, #3]
 800dc6a:	4611      	mov	r1, r2
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	f7f8 f84d 	bl	8005d0c <HAL_PCD_EP_GetRxCount>
 800dc72:	4603      	mov	r3, r0
}
 800dc74:	4618      	mov	r0, r3
 800dc76:	3708      	adds	r7, #8
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd80      	pop	{r7, pc}

0800dc7c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b082      	sub	sp, #8
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]
 800dc84:	460b      	mov	r3, r1
 800dc86:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800dc88:	78fb      	ldrb	r3, [r7, #3]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d002      	beq.n	800dc94 <HAL_PCDEx_LPM_Callback+0x18>
 800dc8e:	2b01      	cmp	r3, #1
 800dc90:	d013      	beq.n	800dcba <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800dc92:	e023      	b.n	800dcdc <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	7a5b      	ldrb	r3, [r3, #9]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d007      	beq.n	800dcac <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800dc9c:	f000 f83c 	bl	800dd18 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dca0:	4b10      	ldr	r3, [pc, #64]	@ (800dce4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dca2:	691b      	ldr	r3, [r3, #16]
 800dca4:	4a0f      	ldr	r2, [pc, #60]	@ (800dce4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dca6:	f023 0306 	bic.w	r3, r3, #6
 800dcaa:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f7fe fc3e 	bl	800c534 <USBD_LL_Resume>
    break;
 800dcb8:	e010      	b.n	800dcdc <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f7fe fc21 	bl	800c508 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	7a5b      	ldrb	r3, [r3, #9]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d005      	beq.n	800dcda <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800dcce:	4b05      	ldr	r3, [pc, #20]	@ (800dce4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dcd0:	691b      	ldr	r3, [r3, #16]
 800dcd2:	4a04      	ldr	r2, [pc, #16]	@ (800dce4 <HAL_PCDEx_LPM_Callback+0x68>)
 800dcd4:	f043 0306 	orr.w	r3, r3, #6
 800dcd8:	6113      	str	r3, [r2, #16]
    break;
 800dcda:	bf00      	nop
}
 800dcdc:	bf00      	nop
 800dcde:	3708      	adds	r7, #8
 800dce0:	46bd      	mov	sp, r7
 800dce2:	bd80      	pop	{r7, pc}
 800dce4:	e000ed00 	.word	0xe000ed00

0800dce8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dce8:	b480      	push	{r7}
 800dcea:	b083      	sub	sp, #12
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dcf0:	4b03      	ldr	r3, [pc, #12]	@ (800dd00 <USBD_static_malloc+0x18>)
}
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	370c      	adds	r7, #12
 800dcf6:	46bd      	mov	sp, r7
 800dcf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfc:	4770      	bx	lr
 800dcfe:	bf00      	nop
 800dd00:	20002ef8 	.word	0x20002ef8

0800dd04 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dd04:	b480      	push	{r7}
 800dd06:	b083      	sub	sp, #12
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]

}
 800dd0c:	bf00      	nop
 800dd0e:	370c      	adds	r7, #12
 800dd10:	46bd      	mov	sp, r7
 800dd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd16:	4770      	bx	lr

0800dd18 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800dd1c:	f7f2 fe2a 	bl	8000974 <SystemClock_Config>
}
 800dd20:	bf00      	nop
 800dd22:	bd80      	pop	{r7, pc}

0800dd24 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dd24:	b480      	push	{r7}
 800dd26:	b085      	sub	sp, #20
 800dd28:	af00      	add	r7, sp, #0
 800dd2a:	4603      	mov	r3, r0
 800dd2c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dd2e:	2300      	movs	r3, #0
 800dd30:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dd32:	79fb      	ldrb	r3, [r7, #7]
 800dd34:	2b03      	cmp	r3, #3
 800dd36:	d817      	bhi.n	800dd68 <USBD_Get_USB_Status+0x44>
 800dd38:	a201      	add	r2, pc, #4	@ (adr r2, 800dd40 <USBD_Get_USB_Status+0x1c>)
 800dd3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd3e:	bf00      	nop
 800dd40:	0800dd51 	.word	0x0800dd51
 800dd44:	0800dd57 	.word	0x0800dd57
 800dd48:	0800dd5d 	.word	0x0800dd5d
 800dd4c:	0800dd63 	.word	0x0800dd63
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dd50:	2300      	movs	r3, #0
 800dd52:	73fb      	strb	r3, [r7, #15]
    break;
 800dd54:	e00b      	b.n	800dd6e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dd56:	2303      	movs	r3, #3
 800dd58:	73fb      	strb	r3, [r7, #15]
    break;
 800dd5a:	e008      	b.n	800dd6e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dd5c:	2301      	movs	r3, #1
 800dd5e:	73fb      	strb	r3, [r7, #15]
    break;
 800dd60:	e005      	b.n	800dd6e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dd62:	2303      	movs	r3, #3
 800dd64:	73fb      	strb	r3, [r7, #15]
    break;
 800dd66:	e002      	b.n	800dd6e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800dd68:	2303      	movs	r3, #3
 800dd6a:	73fb      	strb	r3, [r7, #15]
    break;
 800dd6c:	bf00      	nop
  }
  return usb_status;
 800dd6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd70:	4618      	mov	r0, r3
 800dd72:	3714      	adds	r7, #20
 800dd74:	46bd      	mov	sp, r7
 800dd76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7a:	4770      	bx	lr

0800dd7c <sniprintf>:
 800dd7c:	b40c      	push	{r2, r3}
 800dd7e:	b530      	push	{r4, r5, lr}
 800dd80:	4b18      	ldr	r3, [pc, #96]	@ (800dde4 <sniprintf+0x68>)
 800dd82:	1e0c      	subs	r4, r1, #0
 800dd84:	681d      	ldr	r5, [r3, #0]
 800dd86:	b09d      	sub	sp, #116	@ 0x74
 800dd88:	da08      	bge.n	800dd9c <sniprintf+0x20>
 800dd8a:	238b      	movs	r3, #139	@ 0x8b
 800dd8c:	602b      	str	r3, [r5, #0]
 800dd8e:	f04f 30ff 	mov.w	r0, #4294967295
 800dd92:	b01d      	add	sp, #116	@ 0x74
 800dd94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dd98:	b002      	add	sp, #8
 800dd9a:	4770      	bx	lr
 800dd9c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800dda0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800dda4:	f04f 0300 	mov.w	r3, #0
 800dda8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ddaa:	bf14      	ite	ne
 800ddac:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ddb0:	4623      	moveq	r3, r4
 800ddb2:	9304      	str	r3, [sp, #16]
 800ddb4:	9307      	str	r3, [sp, #28]
 800ddb6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ddba:	9002      	str	r0, [sp, #8]
 800ddbc:	9006      	str	r0, [sp, #24]
 800ddbe:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ddc2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ddc4:	ab21      	add	r3, sp, #132	@ 0x84
 800ddc6:	a902      	add	r1, sp, #8
 800ddc8:	4628      	mov	r0, r5
 800ddca:	9301      	str	r3, [sp, #4]
 800ddcc:	f000 f9bc 	bl	800e148 <_svfiprintf_r>
 800ddd0:	1c43      	adds	r3, r0, #1
 800ddd2:	bfbc      	itt	lt
 800ddd4:	238b      	movlt	r3, #139	@ 0x8b
 800ddd6:	602b      	strlt	r3, [r5, #0]
 800ddd8:	2c00      	cmp	r4, #0
 800ddda:	d0da      	beq.n	800dd92 <sniprintf+0x16>
 800dddc:	9b02      	ldr	r3, [sp, #8]
 800ddde:	2200      	movs	r2, #0
 800dde0:	701a      	strb	r2, [r3, #0]
 800dde2:	e7d6      	b.n	800dd92 <sniprintf+0x16>
 800dde4:	2000019c 	.word	0x2000019c

0800dde8 <memmove>:
 800dde8:	4288      	cmp	r0, r1
 800ddea:	b510      	push	{r4, lr}
 800ddec:	eb01 0402 	add.w	r4, r1, r2
 800ddf0:	d902      	bls.n	800ddf8 <memmove+0x10>
 800ddf2:	4284      	cmp	r4, r0
 800ddf4:	4623      	mov	r3, r4
 800ddf6:	d807      	bhi.n	800de08 <memmove+0x20>
 800ddf8:	1e43      	subs	r3, r0, #1
 800ddfa:	42a1      	cmp	r1, r4
 800ddfc:	d008      	beq.n	800de10 <memmove+0x28>
 800ddfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800de02:	f803 2f01 	strb.w	r2, [r3, #1]!
 800de06:	e7f8      	b.n	800ddfa <memmove+0x12>
 800de08:	4402      	add	r2, r0
 800de0a:	4601      	mov	r1, r0
 800de0c:	428a      	cmp	r2, r1
 800de0e:	d100      	bne.n	800de12 <memmove+0x2a>
 800de10:	bd10      	pop	{r4, pc}
 800de12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800de16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800de1a:	e7f7      	b.n	800de0c <memmove+0x24>

0800de1c <memset>:
 800de1c:	4402      	add	r2, r0
 800de1e:	4603      	mov	r3, r0
 800de20:	4293      	cmp	r3, r2
 800de22:	d100      	bne.n	800de26 <memset+0xa>
 800de24:	4770      	bx	lr
 800de26:	f803 1b01 	strb.w	r1, [r3], #1
 800de2a:	e7f9      	b.n	800de20 <memset+0x4>

0800de2c <__errno>:
 800de2c:	4b01      	ldr	r3, [pc, #4]	@ (800de34 <__errno+0x8>)
 800de2e:	6818      	ldr	r0, [r3, #0]
 800de30:	4770      	bx	lr
 800de32:	bf00      	nop
 800de34:	2000019c 	.word	0x2000019c

0800de38 <__libc_init_array>:
 800de38:	b570      	push	{r4, r5, r6, lr}
 800de3a:	4d0d      	ldr	r5, [pc, #52]	@ (800de70 <__libc_init_array+0x38>)
 800de3c:	4c0d      	ldr	r4, [pc, #52]	@ (800de74 <__libc_init_array+0x3c>)
 800de3e:	1b64      	subs	r4, r4, r5
 800de40:	10a4      	asrs	r4, r4, #2
 800de42:	2600      	movs	r6, #0
 800de44:	42a6      	cmp	r6, r4
 800de46:	d109      	bne.n	800de5c <__libc_init_array+0x24>
 800de48:	4d0b      	ldr	r5, [pc, #44]	@ (800de78 <__libc_init_array+0x40>)
 800de4a:	4c0c      	ldr	r4, [pc, #48]	@ (800de7c <__libc_init_array+0x44>)
 800de4c:	f000 fc4a 	bl	800e6e4 <_init>
 800de50:	1b64      	subs	r4, r4, r5
 800de52:	10a4      	asrs	r4, r4, #2
 800de54:	2600      	movs	r6, #0
 800de56:	42a6      	cmp	r6, r4
 800de58:	d105      	bne.n	800de66 <__libc_init_array+0x2e>
 800de5a:	bd70      	pop	{r4, r5, r6, pc}
 800de5c:	f855 3b04 	ldr.w	r3, [r5], #4
 800de60:	4798      	blx	r3
 800de62:	3601      	adds	r6, #1
 800de64:	e7ee      	b.n	800de44 <__libc_init_array+0xc>
 800de66:	f855 3b04 	ldr.w	r3, [r5], #4
 800de6a:	4798      	blx	r3
 800de6c:	3601      	adds	r6, #1
 800de6e:	e7f2      	b.n	800de56 <__libc_init_array+0x1e>
 800de70:	0800e804 	.word	0x0800e804
 800de74:	0800e804 	.word	0x0800e804
 800de78:	0800e804 	.word	0x0800e804
 800de7c:	0800e808 	.word	0x0800e808

0800de80 <__retarget_lock_acquire_recursive>:
 800de80:	4770      	bx	lr

0800de82 <__retarget_lock_release_recursive>:
 800de82:	4770      	bx	lr

0800de84 <memcpy>:
 800de84:	440a      	add	r2, r1
 800de86:	4291      	cmp	r1, r2
 800de88:	f100 33ff 	add.w	r3, r0, #4294967295
 800de8c:	d100      	bne.n	800de90 <memcpy+0xc>
 800de8e:	4770      	bx	lr
 800de90:	b510      	push	{r4, lr}
 800de92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de96:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de9a:	4291      	cmp	r1, r2
 800de9c:	d1f9      	bne.n	800de92 <memcpy+0xe>
 800de9e:	bd10      	pop	{r4, pc}

0800dea0 <_free_r>:
 800dea0:	b538      	push	{r3, r4, r5, lr}
 800dea2:	4605      	mov	r5, r0
 800dea4:	2900      	cmp	r1, #0
 800dea6:	d041      	beq.n	800df2c <_free_r+0x8c>
 800dea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800deac:	1f0c      	subs	r4, r1, #4
 800deae:	2b00      	cmp	r3, #0
 800deb0:	bfb8      	it	lt
 800deb2:	18e4      	addlt	r4, r4, r3
 800deb4:	f000 f8e0 	bl	800e078 <__malloc_lock>
 800deb8:	4a1d      	ldr	r2, [pc, #116]	@ (800df30 <_free_r+0x90>)
 800deba:	6813      	ldr	r3, [r2, #0]
 800debc:	b933      	cbnz	r3, 800decc <_free_r+0x2c>
 800debe:	6063      	str	r3, [r4, #4]
 800dec0:	6014      	str	r4, [r2, #0]
 800dec2:	4628      	mov	r0, r5
 800dec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dec8:	f000 b8dc 	b.w	800e084 <__malloc_unlock>
 800decc:	42a3      	cmp	r3, r4
 800dece:	d908      	bls.n	800dee2 <_free_r+0x42>
 800ded0:	6820      	ldr	r0, [r4, #0]
 800ded2:	1821      	adds	r1, r4, r0
 800ded4:	428b      	cmp	r3, r1
 800ded6:	bf01      	itttt	eq
 800ded8:	6819      	ldreq	r1, [r3, #0]
 800deda:	685b      	ldreq	r3, [r3, #4]
 800dedc:	1809      	addeq	r1, r1, r0
 800dede:	6021      	streq	r1, [r4, #0]
 800dee0:	e7ed      	b.n	800debe <_free_r+0x1e>
 800dee2:	461a      	mov	r2, r3
 800dee4:	685b      	ldr	r3, [r3, #4]
 800dee6:	b10b      	cbz	r3, 800deec <_free_r+0x4c>
 800dee8:	42a3      	cmp	r3, r4
 800deea:	d9fa      	bls.n	800dee2 <_free_r+0x42>
 800deec:	6811      	ldr	r1, [r2, #0]
 800deee:	1850      	adds	r0, r2, r1
 800def0:	42a0      	cmp	r0, r4
 800def2:	d10b      	bne.n	800df0c <_free_r+0x6c>
 800def4:	6820      	ldr	r0, [r4, #0]
 800def6:	4401      	add	r1, r0
 800def8:	1850      	adds	r0, r2, r1
 800defa:	4283      	cmp	r3, r0
 800defc:	6011      	str	r1, [r2, #0]
 800defe:	d1e0      	bne.n	800dec2 <_free_r+0x22>
 800df00:	6818      	ldr	r0, [r3, #0]
 800df02:	685b      	ldr	r3, [r3, #4]
 800df04:	6053      	str	r3, [r2, #4]
 800df06:	4408      	add	r0, r1
 800df08:	6010      	str	r0, [r2, #0]
 800df0a:	e7da      	b.n	800dec2 <_free_r+0x22>
 800df0c:	d902      	bls.n	800df14 <_free_r+0x74>
 800df0e:	230c      	movs	r3, #12
 800df10:	602b      	str	r3, [r5, #0]
 800df12:	e7d6      	b.n	800dec2 <_free_r+0x22>
 800df14:	6820      	ldr	r0, [r4, #0]
 800df16:	1821      	adds	r1, r4, r0
 800df18:	428b      	cmp	r3, r1
 800df1a:	bf04      	itt	eq
 800df1c:	6819      	ldreq	r1, [r3, #0]
 800df1e:	685b      	ldreq	r3, [r3, #4]
 800df20:	6063      	str	r3, [r4, #4]
 800df22:	bf04      	itt	eq
 800df24:	1809      	addeq	r1, r1, r0
 800df26:	6021      	streq	r1, [r4, #0]
 800df28:	6054      	str	r4, [r2, #4]
 800df2a:	e7ca      	b.n	800dec2 <_free_r+0x22>
 800df2c:	bd38      	pop	{r3, r4, r5, pc}
 800df2e:	bf00      	nop
 800df30:	2000325c 	.word	0x2000325c

0800df34 <sbrk_aligned>:
 800df34:	b570      	push	{r4, r5, r6, lr}
 800df36:	4e0f      	ldr	r6, [pc, #60]	@ (800df74 <sbrk_aligned+0x40>)
 800df38:	460c      	mov	r4, r1
 800df3a:	6831      	ldr	r1, [r6, #0]
 800df3c:	4605      	mov	r5, r0
 800df3e:	b911      	cbnz	r1, 800df46 <sbrk_aligned+0x12>
 800df40:	f000 fb8a 	bl	800e658 <_sbrk_r>
 800df44:	6030      	str	r0, [r6, #0]
 800df46:	4621      	mov	r1, r4
 800df48:	4628      	mov	r0, r5
 800df4a:	f000 fb85 	bl	800e658 <_sbrk_r>
 800df4e:	1c43      	adds	r3, r0, #1
 800df50:	d103      	bne.n	800df5a <sbrk_aligned+0x26>
 800df52:	f04f 34ff 	mov.w	r4, #4294967295
 800df56:	4620      	mov	r0, r4
 800df58:	bd70      	pop	{r4, r5, r6, pc}
 800df5a:	1cc4      	adds	r4, r0, #3
 800df5c:	f024 0403 	bic.w	r4, r4, #3
 800df60:	42a0      	cmp	r0, r4
 800df62:	d0f8      	beq.n	800df56 <sbrk_aligned+0x22>
 800df64:	1a21      	subs	r1, r4, r0
 800df66:	4628      	mov	r0, r5
 800df68:	f000 fb76 	bl	800e658 <_sbrk_r>
 800df6c:	3001      	adds	r0, #1
 800df6e:	d1f2      	bne.n	800df56 <sbrk_aligned+0x22>
 800df70:	e7ef      	b.n	800df52 <sbrk_aligned+0x1e>
 800df72:	bf00      	nop
 800df74:	20003258 	.word	0x20003258

0800df78 <_malloc_r>:
 800df78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df7c:	1ccd      	adds	r5, r1, #3
 800df7e:	f025 0503 	bic.w	r5, r5, #3
 800df82:	3508      	adds	r5, #8
 800df84:	2d0c      	cmp	r5, #12
 800df86:	bf38      	it	cc
 800df88:	250c      	movcc	r5, #12
 800df8a:	2d00      	cmp	r5, #0
 800df8c:	4606      	mov	r6, r0
 800df8e:	db01      	blt.n	800df94 <_malloc_r+0x1c>
 800df90:	42a9      	cmp	r1, r5
 800df92:	d904      	bls.n	800df9e <_malloc_r+0x26>
 800df94:	230c      	movs	r3, #12
 800df96:	6033      	str	r3, [r6, #0]
 800df98:	2000      	movs	r0, #0
 800df9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e074 <_malloc_r+0xfc>
 800dfa2:	f000 f869 	bl	800e078 <__malloc_lock>
 800dfa6:	f8d8 3000 	ldr.w	r3, [r8]
 800dfaa:	461c      	mov	r4, r3
 800dfac:	bb44      	cbnz	r4, 800e000 <_malloc_r+0x88>
 800dfae:	4629      	mov	r1, r5
 800dfb0:	4630      	mov	r0, r6
 800dfb2:	f7ff ffbf 	bl	800df34 <sbrk_aligned>
 800dfb6:	1c43      	adds	r3, r0, #1
 800dfb8:	4604      	mov	r4, r0
 800dfba:	d158      	bne.n	800e06e <_malloc_r+0xf6>
 800dfbc:	f8d8 4000 	ldr.w	r4, [r8]
 800dfc0:	4627      	mov	r7, r4
 800dfc2:	2f00      	cmp	r7, #0
 800dfc4:	d143      	bne.n	800e04e <_malloc_r+0xd6>
 800dfc6:	2c00      	cmp	r4, #0
 800dfc8:	d04b      	beq.n	800e062 <_malloc_r+0xea>
 800dfca:	6823      	ldr	r3, [r4, #0]
 800dfcc:	4639      	mov	r1, r7
 800dfce:	4630      	mov	r0, r6
 800dfd0:	eb04 0903 	add.w	r9, r4, r3
 800dfd4:	f000 fb40 	bl	800e658 <_sbrk_r>
 800dfd8:	4581      	cmp	r9, r0
 800dfda:	d142      	bne.n	800e062 <_malloc_r+0xea>
 800dfdc:	6821      	ldr	r1, [r4, #0]
 800dfde:	1a6d      	subs	r5, r5, r1
 800dfe0:	4629      	mov	r1, r5
 800dfe2:	4630      	mov	r0, r6
 800dfe4:	f7ff ffa6 	bl	800df34 <sbrk_aligned>
 800dfe8:	3001      	adds	r0, #1
 800dfea:	d03a      	beq.n	800e062 <_malloc_r+0xea>
 800dfec:	6823      	ldr	r3, [r4, #0]
 800dfee:	442b      	add	r3, r5
 800dff0:	6023      	str	r3, [r4, #0]
 800dff2:	f8d8 3000 	ldr.w	r3, [r8]
 800dff6:	685a      	ldr	r2, [r3, #4]
 800dff8:	bb62      	cbnz	r2, 800e054 <_malloc_r+0xdc>
 800dffa:	f8c8 7000 	str.w	r7, [r8]
 800dffe:	e00f      	b.n	800e020 <_malloc_r+0xa8>
 800e000:	6822      	ldr	r2, [r4, #0]
 800e002:	1b52      	subs	r2, r2, r5
 800e004:	d420      	bmi.n	800e048 <_malloc_r+0xd0>
 800e006:	2a0b      	cmp	r2, #11
 800e008:	d917      	bls.n	800e03a <_malloc_r+0xc2>
 800e00a:	1961      	adds	r1, r4, r5
 800e00c:	42a3      	cmp	r3, r4
 800e00e:	6025      	str	r5, [r4, #0]
 800e010:	bf18      	it	ne
 800e012:	6059      	strne	r1, [r3, #4]
 800e014:	6863      	ldr	r3, [r4, #4]
 800e016:	bf08      	it	eq
 800e018:	f8c8 1000 	streq.w	r1, [r8]
 800e01c:	5162      	str	r2, [r4, r5]
 800e01e:	604b      	str	r3, [r1, #4]
 800e020:	4630      	mov	r0, r6
 800e022:	f000 f82f 	bl	800e084 <__malloc_unlock>
 800e026:	f104 000b 	add.w	r0, r4, #11
 800e02a:	1d23      	adds	r3, r4, #4
 800e02c:	f020 0007 	bic.w	r0, r0, #7
 800e030:	1ac2      	subs	r2, r0, r3
 800e032:	bf1c      	itt	ne
 800e034:	1a1b      	subne	r3, r3, r0
 800e036:	50a3      	strne	r3, [r4, r2]
 800e038:	e7af      	b.n	800df9a <_malloc_r+0x22>
 800e03a:	6862      	ldr	r2, [r4, #4]
 800e03c:	42a3      	cmp	r3, r4
 800e03e:	bf0c      	ite	eq
 800e040:	f8c8 2000 	streq.w	r2, [r8]
 800e044:	605a      	strne	r2, [r3, #4]
 800e046:	e7eb      	b.n	800e020 <_malloc_r+0xa8>
 800e048:	4623      	mov	r3, r4
 800e04a:	6864      	ldr	r4, [r4, #4]
 800e04c:	e7ae      	b.n	800dfac <_malloc_r+0x34>
 800e04e:	463c      	mov	r4, r7
 800e050:	687f      	ldr	r7, [r7, #4]
 800e052:	e7b6      	b.n	800dfc2 <_malloc_r+0x4a>
 800e054:	461a      	mov	r2, r3
 800e056:	685b      	ldr	r3, [r3, #4]
 800e058:	42a3      	cmp	r3, r4
 800e05a:	d1fb      	bne.n	800e054 <_malloc_r+0xdc>
 800e05c:	2300      	movs	r3, #0
 800e05e:	6053      	str	r3, [r2, #4]
 800e060:	e7de      	b.n	800e020 <_malloc_r+0xa8>
 800e062:	230c      	movs	r3, #12
 800e064:	6033      	str	r3, [r6, #0]
 800e066:	4630      	mov	r0, r6
 800e068:	f000 f80c 	bl	800e084 <__malloc_unlock>
 800e06c:	e794      	b.n	800df98 <_malloc_r+0x20>
 800e06e:	6005      	str	r5, [r0, #0]
 800e070:	e7d6      	b.n	800e020 <_malloc_r+0xa8>
 800e072:	bf00      	nop
 800e074:	2000325c 	.word	0x2000325c

0800e078 <__malloc_lock>:
 800e078:	4801      	ldr	r0, [pc, #4]	@ (800e080 <__malloc_lock+0x8>)
 800e07a:	f7ff bf01 	b.w	800de80 <__retarget_lock_acquire_recursive>
 800e07e:	bf00      	nop
 800e080:	20003254 	.word	0x20003254

0800e084 <__malloc_unlock>:
 800e084:	4801      	ldr	r0, [pc, #4]	@ (800e08c <__malloc_unlock+0x8>)
 800e086:	f7ff befc 	b.w	800de82 <__retarget_lock_release_recursive>
 800e08a:	bf00      	nop
 800e08c:	20003254 	.word	0x20003254

0800e090 <__ssputs_r>:
 800e090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e094:	688e      	ldr	r6, [r1, #8]
 800e096:	461f      	mov	r7, r3
 800e098:	42be      	cmp	r6, r7
 800e09a:	680b      	ldr	r3, [r1, #0]
 800e09c:	4682      	mov	sl, r0
 800e09e:	460c      	mov	r4, r1
 800e0a0:	4690      	mov	r8, r2
 800e0a2:	d82d      	bhi.n	800e100 <__ssputs_r+0x70>
 800e0a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e0a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e0ac:	d026      	beq.n	800e0fc <__ssputs_r+0x6c>
 800e0ae:	6965      	ldr	r5, [r4, #20]
 800e0b0:	6909      	ldr	r1, [r1, #16]
 800e0b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e0b6:	eba3 0901 	sub.w	r9, r3, r1
 800e0ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e0be:	1c7b      	adds	r3, r7, #1
 800e0c0:	444b      	add	r3, r9
 800e0c2:	106d      	asrs	r5, r5, #1
 800e0c4:	429d      	cmp	r5, r3
 800e0c6:	bf38      	it	cc
 800e0c8:	461d      	movcc	r5, r3
 800e0ca:	0553      	lsls	r3, r2, #21
 800e0cc:	d527      	bpl.n	800e11e <__ssputs_r+0x8e>
 800e0ce:	4629      	mov	r1, r5
 800e0d0:	f7ff ff52 	bl	800df78 <_malloc_r>
 800e0d4:	4606      	mov	r6, r0
 800e0d6:	b360      	cbz	r0, 800e132 <__ssputs_r+0xa2>
 800e0d8:	6921      	ldr	r1, [r4, #16]
 800e0da:	464a      	mov	r2, r9
 800e0dc:	f7ff fed2 	bl	800de84 <memcpy>
 800e0e0:	89a3      	ldrh	r3, [r4, #12]
 800e0e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e0e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0ea:	81a3      	strh	r3, [r4, #12]
 800e0ec:	6126      	str	r6, [r4, #16]
 800e0ee:	6165      	str	r5, [r4, #20]
 800e0f0:	444e      	add	r6, r9
 800e0f2:	eba5 0509 	sub.w	r5, r5, r9
 800e0f6:	6026      	str	r6, [r4, #0]
 800e0f8:	60a5      	str	r5, [r4, #8]
 800e0fa:	463e      	mov	r6, r7
 800e0fc:	42be      	cmp	r6, r7
 800e0fe:	d900      	bls.n	800e102 <__ssputs_r+0x72>
 800e100:	463e      	mov	r6, r7
 800e102:	6820      	ldr	r0, [r4, #0]
 800e104:	4632      	mov	r2, r6
 800e106:	4641      	mov	r1, r8
 800e108:	f7ff fe6e 	bl	800dde8 <memmove>
 800e10c:	68a3      	ldr	r3, [r4, #8]
 800e10e:	1b9b      	subs	r3, r3, r6
 800e110:	60a3      	str	r3, [r4, #8]
 800e112:	6823      	ldr	r3, [r4, #0]
 800e114:	4433      	add	r3, r6
 800e116:	6023      	str	r3, [r4, #0]
 800e118:	2000      	movs	r0, #0
 800e11a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e11e:	462a      	mov	r2, r5
 800e120:	f000 faaa 	bl	800e678 <_realloc_r>
 800e124:	4606      	mov	r6, r0
 800e126:	2800      	cmp	r0, #0
 800e128:	d1e0      	bne.n	800e0ec <__ssputs_r+0x5c>
 800e12a:	6921      	ldr	r1, [r4, #16]
 800e12c:	4650      	mov	r0, sl
 800e12e:	f7ff feb7 	bl	800dea0 <_free_r>
 800e132:	230c      	movs	r3, #12
 800e134:	f8ca 3000 	str.w	r3, [sl]
 800e138:	89a3      	ldrh	r3, [r4, #12]
 800e13a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e13e:	81a3      	strh	r3, [r4, #12]
 800e140:	f04f 30ff 	mov.w	r0, #4294967295
 800e144:	e7e9      	b.n	800e11a <__ssputs_r+0x8a>
	...

0800e148 <_svfiprintf_r>:
 800e148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e14c:	4698      	mov	r8, r3
 800e14e:	898b      	ldrh	r3, [r1, #12]
 800e150:	061b      	lsls	r3, r3, #24
 800e152:	b09d      	sub	sp, #116	@ 0x74
 800e154:	4607      	mov	r7, r0
 800e156:	460d      	mov	r5, r1
 800e158:	4614      	mov	r4, r2
 800e15a:	d510      	bpl.n	800e17e <_svfiprintf_r+0x36>
 800e15c:	690b      	ldr	r3, [r1, #16]
 800e15e:	b973      	cbnz	r3, 800e17e <_svfiprintf_r+0x36>
 800e160:	2140      	movs	r1, #64	@ 0x40
 800e162:	f7ff ff09 	bl	800df78 <_malloc_r>
 800e166:	6028      	str	r0, [r5, #0]
 800e168:	6128      	str	r0, [r5, #16]
 800e16a:	b930      	cbnz	r0, 800e17a <_svfiprintf_r+0x32>
 800e16c:	230c      	movs	r3, #12
 800e16e:	603b      	str	r3, [r7, #0]
 800e170:	f04f 30ff 	mov.w	r0, #4294967295
 800e174:	b01d      	add	sp, #116	@ 0x74
 800e176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e17a:	2340      	movs	r3, #64	@ 0x40
 800e17c:	616b      	str	r3, [r5, #20]
 800e17e:	2300      	movs	r3, #0
 800e180:	9309      	str	r3, [sp, #36]	@ 0x24
 800e182:	2320      	movs	r3, #32
 800e184:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e188:	f8cd 800c 	str.w	r8, [sp, #12]
 800e18c:	2330      	movs	r3, #48	@ 0x30
 800e18e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e32c <_svfiprintf_r+0x1e4>
 800e192:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e196:	f04f 0901 	mov.w	r9, #1
 800e19a:	4623      	mov	r3, r4
 800e19c:	469a      	mov	sl, r3
 800e19e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1a2:	b10a      	cbz	r2, 800e1a8 <_svfiprintf_r+0x60>
 800e1a4:	2a25      	cmp	r2, #37	@ 0x25
 800e1a6:	d1f9      	bne.n	800e19c <_svfiprintf_r+0x54>
 800e1a8:	ebba 0b04 	subs.w	fp, sl, r4
 800e1ac:	d00b      	beq.n	800e1c6 <_svfiprintf_r+0x7e>
 800e1ae:	465b      	mov	r3, fp
 800e1b0:	4622      	mov	r2, r4
 800e1b2:	4629      	mov	r1, r5
 800e1b4:	4638      	mov	r0, r7
 800e1b6:	f7ff ff6b 	bl	800e090 <__ssputs_r>
 800e1ba:	3001      	adds	r0, #1
 800e1bc:	f000 80a7 	beq.w	800e30e <_svfiprintf_r+0x1c6>
 800e1c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e1c2:	445a      	add	r2, fp
 800e1c4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e1c6:	f89a 3000 	ldrb.w	r3, [sl]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	f000 809f 	beq.w	800e30e <_svfiprintf_r+0x1c6>
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	f04f 32ff 	mov.w	r2, #4294967295
 800e1d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e1da:	f10a 0a01 	add.w	sl, sl, #1
 800e1de:	9304      	str	r3, [sp, #16]
 800e1e0:	9307      	str	r3, [sp, #28]
 800e1e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e1e6:	931a      	str	r3, [sp, #104]	@ 0x68
 800e1e8:	4654      	mov	r4, sl
 800e1ea:	2205      	movs	r2, #5
 800e1ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1f0:	484e      	ldr	r0, [pc, #312]	@ (800e32c <_svfiprintf_r+0x1e4>)
 800e1f2:	f7f2 f81d 	bl	8000230 <memchr>
 800e1f6:	9a04      	ldr	r2, [sp, #16]
 800e1f8:	b9d8      	cbnz	r0, 800e232 <_svfiprintf_r+0xea>
 800e1fa:	06d0      	lsls	r0, r2, #27
 800e1fc:	bf44      	itt	mi
 800e1fe:	2320      	movmi	r3, #32
 800e200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e204:	0711      	lsls	r1, r2, #28
 800e206:	bf44      	itt	mi
 800e208:	232b      	movmi	r3, #43	@ 0x2b
 800e20a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e20e:	f89a 3000 	ldrb.w	r3, [sl]
 800e212:	2b2a      	cmp	r3, #42	@ 0x2a
 800e214:	d015      	beq.n	800e242 <_svfiprintf_r+0xfa>
 800e216:	9a07      	ldr	r2, [sp, #28]
 800e218:	4654      	mov	r4, sl
 800e21a:	2000      	movs	r0, #0
 800e21c:	f04f 0c0a 	mov.w	ip, #10
 800e220:	4621      	mov	r1, r4
 800e222:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e226:	3b30      	subs	r3, #48	@ 0x30
 800e228:	2b09      	cmp	r3, #9
 800e22a:	d94b      	bls.n	800e2c4 <_svfiprintf_r+0x17c>
 800e22c:	b1b0      	cbz	r0, 800e25c <_svfiprintf_r+0x114>
 800e22e:	9207      	str	r2, [sp, #28]
 800e230:	e014      	b.n	800e25c <_svfiprintf_r+0x114>
 800e232:	eba0 0308 	sub.w	r3, r0, r8
 800e236:	fa09 f303 	lsl.w	r3, r9, r3
 800e23a:	4313      	orrs	r3, r2
 800e23c:	9304      	str	r3, [sp, #16]
 800e23e:	46a2      	mov	sl, r4
 800e240:	e7d2      	b.n	800e1e8 <_svfiprintf_r+0xa0>
 800e242:	9b03      	ldr	r3, [sp, #12]
 800e244:	1d19      	adds	r1, r3, #4
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	9103      	str	r1, [sp, #12]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	bfbb      	ittet	lt
 800e24e:	425b      	neglt	r3, r3
 800e250:	f042 0202 	orrlt.w	r2, r2, #2
 800e254:	9307      	strge	r3, [sp, #28]
 800e256:	9307      	strlt	r3, [sp, #28]
 800e258:	bfb8      	it	lt
 800e25a:	9204      	strlt	r2, [sp, #16]
 800e25c:	7823      	ldrb	r3, [r4, #0]
 800e25e:	2b2e      	cmp	r3, #46	@ 0x2e
 800e260:	d10a      	bne.n	800e278 <_svfiprintf_r+0x130>
 800e262:	7863      	ldrb	r3, [r4, #1]
 800e264:	2b2a      	cmp	r3, #42	@ 0x2a
 800e266:	d132      	bne.n	800e2ce <_svfiprintf_r+0x186>
 800e268:	9b03      	ldr	r3, [sp, #12]
 800e26a:	1d1a      	adds	r2, r3, #4
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	9203      	str	r2, [sp, #12]
 800e270:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e274:	3402      	adds	r4, #2
 800e276:	9305      	str	r3, [sp, #20]
 800e278:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e33c <_svfiprintf_r+0x1f4>
 800e27c:	7821      	ldrb	r1, [r4, #0]
 800e27e:	2203      	movs	r2, #3
 800e280:	4650      	mov	r0, sl
 800e282:	f7f1 ffd5 	bl	8000230 <memchr>
 800e286:	b138      	cbz	r0, 800e298 <_svfiprintf_r+0x150>
 800e288:	9b04      	ldr	r3, [sp, #16]
 800e28a:	eba0 000a 	sub.w	r0, r0, sl
 800e28e:	2240      	movs	r2, #64	@ 0x40
 800e290:	4082      	lsls	r2, r0
 800e292:	4313      	orrs	r3, r2
 800e294:	3401      	adds	r4, #1
 800e296:	9304      	str	r3, [sp, #16]
 800e298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e29c:	4824      	ldr	r0, [pc, #144]	@ (800e330 <_svfiprintf_r+0x1e8>)
 800e29e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e2a2:	2206      	movs	r2, #6
 800e2a4:	f7f1 ffc4 	bl	8000230 <memchr>
 800e2a8:	2800      	cmp	r0, #0
 800e2aa:	d036      	beq.n	800e31a <_svfiprintf_r+0x1d2>
 800e2ac:	4b21      	ldr	r3, [pc, #132]	@ (800e334 <_svfiprintf_r+0x1ec>)
 800e2ae:	bb1b      	cbnz	r3, 800e2f8 <_svfiprintf_r+0x1b0>
 800e2b0:	9b03      	ldr	r3, [sp, #12]
 800e2b2:	3307      	adds	r3, #7
 800e2b4:	f023 0307 	bic.w	r3, r3, #7
 800e2b8:	3308      	adds	r3, #8
 800e2ba:	9303      	str	r3, [sp, #12]
 800e2bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2be:	4433      	add	r3, r6
 800e2c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e2c2:	e76a      	b.n	800e19a <_svfiprintf_r+0x52>
 800e2c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e2c8:	460c      	mov	r4, r1
 800e2ca:	2001      	movs	r0, #1
 800e2cc:	e7a8      	b.n	800e220 <_svfiprintf_r+0xd8>
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	3401      	adds	r4, #1
 800e2d2:	9305      	str	r3, [sp, #20]
 800e2d4:	4619      	mov	r1, r3
 800e2d6:	f04f 0c0a 	mov.w	ip, #10
 800e2da:	4620      	mov	r0, r4
 800e2dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e2e0:	3a30      	subs	r2, #48	@ 0x30
 800e2e2:	2a09      	cmp	r2, #9
 800e2e4:	d903      	bls.n	800e2ee <_svfiprintf_r+0x1a6>
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d0c6      	beq.n	800e278 <_svfiprintf_r+0x130>
 800e2ea:	9105      	str	r1, [sp, #20]
 800e2ec:	e7c4      	b.n	800e278 <_svfiprintf_r+0x130>
 800e2ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800e2f2:	4604      	mov	r4, r0
 800e2f4:	2301      	movs	r3, #1
 800e2f6:	e7f0      	b.n	800e2da <_svfiprintf_r+0x192>
 800e2f8:	ab03      	add	r3, sp, #12
 800e2fa:	9300      	str	r3, [sp, #0]
 800e2fc:	462a      	mov	r2, r5
 800e2fe:	4b0e      	ldr	r3, [pc, #56]	@ (800e338 <_svfiprintf_r+0x1f0>)
 800e300:	a904      	add	r1, sp, #16
 800e302:	4638      	mov	r0, r7
 800e304:	f3af 8000 	nop.w
 800e308:	1c42      	adds	r2, r0, #1
 800e30a:	4606      	mov	r6, r0
 800e30c:	d1d6      	bne.n	800e2bc <_svfiprintf_r+0x174>
 800e30e:	89ab      	ldrh	r3, [r5, #12]
 800e310:	065b      	lsls	r3, r3, #25
 800e312:	f53f af2d 	bmi.w	800e170 <_svfiprintf_r+0x28>
 800e316:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e318:	e72c      	b.n	800e174 <_svfiprintf_r+0x2c>
 800e31a:	ab03      	add	r3, sp, #12
 800e31c:	9300      	str	r3, [sp, #0]
 800e31e:	462a      	mov	r2, r5
 800e320:	4b05      	ldr	r3, [pc, #20]	@ (800e338 <_svfiprintf_r+0x1f0>)
 800e322:	a904      	add	r1, sp, #16
 800e324:	4638      	mov	r0, r7
 800e326:	f000 f879 	bl	800e41c <_printf_i>
 800e32a:	e7ed      	b.n	800e308 <_svfiprintf_r+0x1c0>
 800e32c:	0800e7c8 	.word	0x0800e7c8
 800e330:	0800e7d2 	.word	0x0800e7d2
 800e334:	00000000 	.word	0x00000000
 800e338:	0800e091 	.word	0x0800e091
 800e33c:	0800e7ce 	.word	0x0800e7ce

0800e340 <_printf_common>:
 800e340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e344:	4616      	mov	r6, r2
 800e346:	4698      	mov	r8, r3
 800e348:	688a      	ldr	r2, [r1, #8]
 800e34a:	690b      	ldr	r3, [r1, #16]
 800e34c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e350:	4293      	cmp	r3, r2
 800e352:	bfb8      	it	lt
 800e354:	4613      	movlt	r3, r2
 800e356:	6033      	str	r3, [r6, #0]
 800e358:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e35c:	4607      	mov	r7, r0
 800e35e:	460c      	mov	r4, r1
 800e360:	b10a      	cbz	r2, 800e366 <_printf_common+0x26>
 800e362:	3301      	adds	r3, #1
 800e364:	6033      	str	r3, [r6, #0]
 800e366:	6823      	ldr	r3, [r4, #0]
 800e368:	0699      	lsls	r1, r3, #26
 800e36a:	bf42      	ittt	mi
 800e36c:	6833      	ldrmi	r3, [r6, #0]
 800e36e:	3302      	addmi	r3, #2
 800e370:	6033      	strmi	r3, [r6, #0]
 800e372:	6825      	ldr	r5, [r4, #0]
 800e374:	f015 0506 	ands.w	r5, r5, #6
 800e378:	d106      	bne.n	800e388 <_printf_common+0x48>
 800e37a:	f104 0a19 	add.w	sl, r4, #25
 800e37e:	68e3      	ldr	r3, [r4, #12]
 800e380:	6832      	ldr	r2, [r6, #0]
 800e382:	1a9b      	subs	r3, r3, r2
 800e384:	42ab      	cmp	r3, r5
 800e386:	dc26      	bgt.n	800e3d6 <_printf_common+0x96>
 800e388:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e38c:	6822      	ldr	r2, [r4, #0]
 800e38e:	3b00      	subs	r3, #0
 800e390:	bf18      	it	ne
 800e392:	2301      	movne	r3, #1
 800e394:	0692      	lsls	r2, r2, #26
 800e396:	d42b      	bmi.n	800e3f0 <_printf_common+0xb0>
 800e398:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e39c:	4641      	mov	r1, r8
 800e39e:	4638      	mov	r0, r7
 800e3a0:	47c8      	blx	r9
 800e3a2:	3001      	adds	r0, #1
 800e3a4:	d01e      	beq.n	800e3e4 <_printf_common+0xa4>
 800e3a6:	6823      	ldr	r3, [r4, #0]
 800e3a8:	6922      	ldr	r2, [r4, #16]
 800e3aa:	f003 0306 	and.w	r3, r3, #6
 800e3ae:	2b04      	cmp	r3, #4
 800e3b0:	bf02      	ittt	eq
 800e3b2:	68e5      	ldreq	r5, [r4, #12]
 800e3b4:	6833      	ldreq	r3, [r6, #0]
 800e3b6:	1aed      	subeq	r5, r5, r3
 800e3b8:	68a3      	ldr	r3, [r4, #8]
 800e3ba:	bf0c      	ite	eq
 800e3bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e3c0:	2500      	movne	r5, #0
 800e3c2:	4293      	cmp	r3, r2
 800e3c4:	bfc4      	itt	gt
 800e3c6:	1a9b      	subgt	r3, r3, r2
 800e3c8:	18ed      	addgt	r5, r5, r3
 800e3ca:	2600      	movs	r6, #0
 800e3cc:	341a      	adds	r4, #26
 800e3ce:	42b5      	cmp	r5, r6
 800e3d0:	d11a      	bne.n	800e408 <_printf_common+0xc8>
 800e3d2:	2000      	movs	r0, #0
 800e3d4:	e008      	b.n	800e3e8 <_printf_common+0xa8>
 800e3d6:	2301      	movs	r3, #1
 800e3d8:	4652      	mov	r2, sl
 800e3da:	4641      	mov	r1, r8
 800e3dc:	4638      	mov	r0, r7
 800e3de:	47c8      	blx	r9
 800e3e0:	3001      	adds	r0, #1
 800e3e2:	d103      	bne.n	800e3ec <_printf_common+0xac>
 800e3e4:	f04f 30ff 	mov.w	r0, #4294967295
 800e3e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3ec:	3501      	adds	r5, #1
 800e3ee:	e7c6      	b.n	800e37e <_printf_common+0x3e>
 800e3f0:	18e1      	adds	r1, r4, r3
 800e3f2:	1c5a      	adds	r2, r3, #1
 800e3f4:	2030      	movs	r0, #48	@ 0x30
 800e3f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e3fa:	4422      	add	r2, r4
 800e3fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e400:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e404:	3302      	adds	r3, #2
 800e406:	e7c7      	b.n	800e398 <_printf_common+0x58>
 800e408:	2301      	movs	r3, #1
 800e40a:	4622      	mov	r2, r4
 800e40c:	4641      	mov	r1, r8
 800e40e:	4638      	mov	r0, r7
 800e410:	47c8      	blx	r9
 800e412:	3001      	adds	r0, #1
 800e414:	d0e6      	beq.n	800e3e4 <_printf_common+0xa4>
 800e416:	3601      	adds	r6, #1
 800e418:	e7d9      	b.n	800e3ce <_printf_common+0x8e>
	...

0800e41c <_printf_i>:
 800e41c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e420:	7e0f      	ldrb	r7, [r1, #24]
 800e422:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e424:	2f78      	cmp	r7, #120	@ 0x78
 800e426:	4691      	mov	r9, r2
 800e428:	4680      	mov	r8, r0
 800e42a:	460c      	mov	r4, r1
 800e42c:	469a      	mov	sl, r3
 800e42e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e432:	d807      	bhi.n	800e444 <_printf_i+0x28>
 800e434:	2f62      	cmp	r7, #98	@ 0x62
 800e436:	d80a      	bhi.n	800e44e <_printf_i+0x32>
 800e438:	2f00      	cmp	r7, #0
 800e43a:	f000 80d1 	beq.w	800e5e0 <_printf_i+0x1c4>
 800e43e:	2f58      	cmp	r7, #88	@ 0x58
 800e440:	f000 80b8 	beq.w	800e5b4 <_printf_i+0x198>
 800e444:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e448:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e44c:	e03a      	b.n	800e4c4 <_printf_i+0xa8>
 800e44e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e452:	2b15      	cmp	r3, #21
 800e454:	d8f6      	bhi.n	800e444 <_printf_i+0x28>
 800e456:	a101      	add	r1, pc, #4	@ (adr r1, 800e45c <_printf_i+0x40>)
 800e458:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e45c:	0800e4b5 	.word	0x0800e4b5
 800e460:	0800e4c9 	.word	0x0800e4c9
 800e464:	0800e445 	.word	0x0800e445
 800e468:	0800e445 	.word	0x0800e445
 800e46c:	0800e445 	.word	0x0800e445
 800e470:	0800e445 	.word	0x0800e445
 800e474:	0800e4c9 	.word	0x0800e4c9
 800e478:	0800e445 	.word	0x0800e445
 800e47c:	0800e445 	.word	0x0800e445
 800e480:	0800e445 	.word	0x0800e445
 800e484:	0800e445 	.word	0x0800e445
 800e488:	0800e5c7 	.word	0x0800e5c7
 800e48c:	0800e4f3 	.word	0x0800e4f3
 800e490:	0800e581 	.word	0x0800e581
 800e494:	0800e445 	.word	0x0800e445
 800e498:	0800e445 	.word	0x0800e445
 800e49c:	0800e5e9 	.word	0x0800e5e9
 800e4a0:	0800e445 	.word	0x0800e445
 800e4a4:	0800e4f3 	.word	0x0800e4f3
 800e4a8:	0800e445 	.word	0x0800e445
 800e4ac:	0800e445 	.word	0x0800e445
 800e4b0:	0800e589 	.word	0x0800e589
 800e4b4:	6833      	ldr	r3, [r6, #0]
 800e4b6:	1d1a      	adds	r2, r3, #4
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	6032      	str	r2, [r6, #0]
 800e4bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e4c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e4c4:	2301      	movs	r3, #1
 800e4c6:	e09c      	b.n	800e602 <_printf_i+0x1e6>
 800e4c8:	6833      	ldr	r3, [r6, #0]
 800e4ca:	6820      	ldr	r0, [r4, #0]
 800e4cc:	1d19      	adds	r1, r3, #4
 800e4ce:	6031      	str	r1, [r6, #0]
 800e4d0:	0606      	lsls	r6, r0, #24
 800e4d2:	d501      	bpl.n	800e4d8 <_printf_i+0xbc>
 800e4d4:	681d      	ldr	r5, [r3, #0]
 800e4d6:	e003      	b.n	800e4e0 <_printf_i+0xc4>
 800e4d8:	0645      	lsls	r5, r0, #25
 800e4da:	d5fb      	bpl.n	800e4d4 <_printf_i+0xb8>
 800e4dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e4e0:	2d00      	cmp	r5, #0
 800e4e2:	da03      	bge.n	800e4ec <_printf_i+0xd0>
 800e4e4:	232d      	movs	r3, #45	@ 0x2d
 800e4e6:	426d      	negs	r5, r5
 800e4e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e4ec:	4858      	ldr	r0, [pc, #352]	@ (800e650 <_printf_i+0x234>)
 800e4ee:	230a      	movs	r3, #10
 800e4f0:	e011      	b.n	800e516 <_printf_i+0xfa>
 800e4f2:	6821      	ldr	r1, [r4, #0]
 800e4f4:	6833      	ldr	r3, [r6, #0]
 800e4f6:	0608      	lsls	r0, r1, #24
 800e4f8:	f853 5b04 	ldr.w	r5, [r3], #4
 800e4fc:	d402      	bmi.n	800e504 <_printf_i+0xe8>
 800e4fe:	0649      	lsls	r1, r1, #25
 800e500:	bf48      	it	mi
 800e502:	b2ad      	uxthmi	r5, r5
 800e504:	2f6f      	cmp	r7, #111	@ 0x6f
 800e506:	4852      	ldr	r0, [pc, #328]	@ (800e650 <_printf_i+0x234>)
 800e508:	6033      	str	r3, [r6, #0]
 800e50a:	bf14      	ite	ne
 800e50c:	230a      	movne	r3, #10
 800e50e:	2308      	moveq	r3, #8
 800e510:	2100      	movs	r1, #0
 800e512:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e516:	6866      	ldr	r6, [r4, #4]
 800e518:	60a6      	str	r6, [r4, #8]
 800e51a:	2e00      	cmp	r6, #0
 800e51c:	db05      	blt.n	800e52a <_printf_i+0x10e>
 800e51e:	6821      	ldr	r1, [r4, #0]
 800e520:	432e      	orrs	r6, r5
 800e522:	f021 0104 	bic.w	r1, r1, #4
 800e526:	6021      	str	r1, [r4, #0]
 800e528:	d04b      	beq.n	800e5c2 <_printf_i+0x1a6>
 800e52a:	4616      	mov	r6, r2
 800e52c:	fbb5 f1f3 	udiv	r1, r5, r3
 800e530:	fb03 5711 	mls	r7, r3, r1, r5
 800e534:	5dc7      	ldrb	r7, [r0, r7]
 800e536:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e53a:	462f      	mov	r7, r5
 800e53c:	42bb      	cmp	r3, r7
 800e53e:	460d      	mov	r5, r1
 800e540:	d9f4      	bls.n	800e52c <_printf_i+0x110>
 800e542:	2b08      	cmp	r3, #8
 800e544:	d10b      	bne.n	800e55e <_printf_i+0x142>
 800e546:	6823      	ldr	r3, [r4, #0]
 800e548:	07df      	lsls	r7, r3, #31
 800e54a:	d508      	bpl.n	800e55e <_printf_i+0x142>
 800e54c:	6923      	ldr	r3, [r4, #16]
 800e54e:	6861      	ldr	r1, [r4, #4]
 800e550:	4299      	cmp	r1, r3
 800e552:	bfde      	ittt	le
 800e554:	2330      	movle	r3, #48	@ 0x30
 800e556:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e55a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e55e:	1b92      	subs	r2, r2, r6
 800e560:	6122      	str	r2, [r4, #16]
 800e562:	f8cd a000 	str.w	sl, [sp]
 800e566:	464b      	mov	r3, r9
 800e568:	aa03      	add	r2, sp, #12
 800e56a:	4621      	mov	r1, r4
 800e56c:	4640      	mov	r0, r8
 800e56e:	f7ff fee7 	bl	800e340 <_printf_common>
 800e572:	3001      	adds	r0, #1
 800e574:	d14a      	bne.n	800e60c <_printf_i+0x1f0>
 800e576:	f04f 30ff 	mov.w	r0, #4294967295
 800e57a:	b004      	add	sp, #16
 800e57c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e580:	6823      	ldr	r3, [r4, #0]
 800e582:	f043 0320 	orr.w	r3, r3, #32
 800e586:	6023      	str	r3, [r4, #0]
 800e588:	4832      	ldr	r0, [pc, #200]	@ (800e654 <_printf_i+0x238>)
 800e58a:	2778      	movs	r7, #120	@ 0x78
 800e58c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e590:	6823      	ldr	r3, [r4, #0]
 800e592:	6831      	ldr	r1, [r6, #0]
 800e594:	061f      	lsls	r7, r3, #24
 800e596:	f851 5b04 	ldr.w	r5, [r1], #4
 800e59a:	d402      	bmi.n	800e5a2 <_printf_i+0x186>
 800e59c:	065f      	lsls	r7, r3, #25
 800e59e:	bf48      	it	mi
 800e5a0:	b2ad      	uxthmi	r5, r5
 800e5a2:	6031      	str	r1, [r6, #0]
 800e5a4:	07d9      	lsls	r1, r3, #31
 800e5a6:	bf44      	itt	mi
 800e5a8:	f043 0320 	orrmi.w	r3, r3, #32
 800e5ac:	6023      	strmi	r3, [r4, #0]
 800e5ae:	b11d      	cbz	r5, 800e5b8 <_printf_i+0x19c>
 800e5b0:	2310      	movs	r3, #16
 800e5b2:	e7ad      	b.n	800e510 <_printf_i+0xf4>
 800e5b4:	4826      	ldr	r0, [pc, #152]	@ (800e650 <_printf_i+0x234>)
 800e5b6:	e7e9      	b.n	800e58c <_printf_i+0x170>
 800e5b8:	6823      	ldr	r3, [r4, #0]
 800e5ba:	f023 0320 	bic.w	r3, r3, #32
 800e5be:	6023      	str	r3, [r4, #0]
 800e5c0:	e7f6      	b.n	800e5b0 <_printf_i+0x194>
 800e5c2:	4616      	mov	r6, r2
 800e5c4:	e7bd      	b.n	800e542 <_printf_i+0x126>
 800e5c6:	6833      	ldr	r3, [r6, #0]
 800e5c8:	6825      	ldr	r5, [r4, #0]
 800e5ca:	6961      	ldr	r1, [r4, #20]
 800e5cc:	1d18      	adds	r0, r3, #4
 800e5ce:	6030      	str	r0, [r6, #0]
 800e5d0:	062e      	lsls	r6, r5, #24
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	d501      	bpl.n	800e5da <_printf_i+0x1be>
 800e5d6:	6019      	str	r1, [r3, #0]
 800e5d8:	e002      	b.n	800e5e0 <_printf_i+0x1c4>
 800e5da:	0668      	lsls	r0, r5, #25
 800e5dc:	d5fb      	bpl.n	800e5d6 <_printf_i+0x1ba>
 800e5de:	8019      	strh	r1, [r3, #0]
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	6123      	str	r3, [r4, #16]
 800e5e4:	4616      	mov	r6, r2
 800e5e6:	e7bc      	b.n	800e562 <_printf_i+0x146>
 800e5e8:	6833      	ldr	r3, [r6, #0]
 800e5ea:	1d1a      	adds	r2, r3, #4
 800e5ec:	6032      	str	r2, [r6, #0]
 800e5ee:	681e      	ldr	r6, [r3, #0]
 800e5f0:	6862      	ldr	r2, [r4, #4]
 800e5f2:	2100      	movs	r1, #0
 800e5f4:	4630      	mov	r0, r6
 800e5f6:	f7f1 fe1b 	bl	8000230 <memchr>
 800e5fa:	b108      	cbz	r0, 800e600 <_printf_i+0x1e4>
 800e5fc:	1b80      	subs	r0, r0, r6
 800e5fe:	6060      	str	r0, [r4, #4]
 800e600:	6863      	ldr	r3, [r4, #4]
 800e602:	6123      	str	r3, [r4, #16]
 800e604:	2300      	movs	r3, #0
 800e606:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e60a:	e7aa      	b.n	800e562 <_printf_i+0x146>
 800e60c:	6923      	ldr	r3, [r4, #16]
 800e60e:	4632      	mov	r2, r6
 800e610:	4649      	mov	r1, r9
 800e612:	4640      	mov	r0, r8
 800e614:	47d0      	blx	sl
 800e616:	3001      	adds	r0, #1
 800e618:	d0ad      	beq.n	800e576 <_printf_i+0x15a>
 800e61a:	6823      	ldr	r3, [r4, #0]
 800e61c:	079b      	lsls	r3, r3, #30
 800e61e:	d413      	bmi.n	800e648 <_printf_i+0x22c>
 800e620:	68e0      	ldr	r0, [r4, #12]
 800e622:	9b03      	ldr	r3, [sp, #12]
 800e624:	4298      	cmp	r0, r3
 800e626:	bfb8      	it	lt
 800e628:	4618      	movlt	r0, r3
 800e62a:	e7a6      	b.n	800e57a <_printf_i+0x15e>
 800e62c:	2301      	movs	r3, #1
 800e62e:	4632      	mov	r2, r6
 800e630:	4649      	mov	r1, r9
 800e632:	4640      	mov	r0, r8
 800e634:	47d0      	blx	sl
 800e636:	3001      	adds	r0, #1
 800e638:	d09d      	beq.n	800e576 <_printf_i+0x15a>
 800e63a:	3501      	adds	r5, #1
 800e63c:	68e3      	ldr	r3, [r4, #12]
 800e63e:	9903      	ldr	r1, [sp, #12]
 800e640:	1a5b      	subs	r3, r3, r1
 800e642:	42ab      	cmp	r3, r5
 800e644:	dcf2      	bgt.n	800e62c <_printf_i+0x210>
 800e646:	e7eb      	b.n	800e620 <_printf_i+0x204>
 800e648:	2500      	movs	r5, #0
 800e64a:	f104 0619 	add.w	r6, r4, #25
 800e64e:	e7f5      	b.n	800e63c <_printf_i+0x220>
 800e650:	0800e7d9 	.word	0x0800e7d9
 800e654:	0800e7ea 	.word	0x0800e7ea

0800e658 <_sbrk_r>:
 800e658:	b538      	push	{r3, r4, r5, lr}
 800e65a:	4d06      	ldr	r5, [pc, #24]	@ (800e674 <_sbrk_r+0x1c>)
 800e65c:	2300      	movs	r3, #0
 800e65e:	4604      	mov	r4, r0
 800e660:	4608      	mov	r0, r1
 800e662:	602b      	str	r3, [r5, #0]
 800e664:	f7f2 fefe 	bl	8001464 <_sbrk>
 800e668:	1c43      	adds	r3, r0, #1
 800e66a:	d102      	bne.n	800e672 <_sbrk_r+0x1a>
 800e66c:	682b      	ldr	r3, [r5, #0]
 800e66e:	b103      	cbz	r3, 800e672 <_sbrk_r+0x1a>
 800e670:	6023      	str	r3, [r4, #0]
 800e672:	bd38      	pop	{r3, r4, r5, pc}
 800e674:	20003250 	.word	0x20003250

0800e678 <_realloc_r>:
 800e678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e67c:	4607      	mov	r7, r0
 800e67e:	4614      	mov	r4, r2
 800e680:	460d      	mov	r5, r1
 800e682:	b921      	cbnz	r1, 800e68e <_realloc_r+0x16>
 800e684:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e688:	4611      	mov	r1, r2
 800e68a:	f7ff bc75 	b.w	800df78 <_malloc_r>
 800e68e:	b92a      	cbnz	r2, 800e69c <_realloc_r+0x24>
 800e690:	f7ff fc06 	bl	800dea0 <_free_r>
 800e694:	4625      	mov	r5, r4
 800e696:	4628      	mov	r0, r5
 800e698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e69c:	f000 f81a 	bl	800e6d4 <_malloc_usable_size_r>
 800e6a0:	4284      	cmp	r4, r0
 800e6a2:	4606      	mov	r6, r0
 800e6a4:	d802      	bhi.n	800e6ac <_realloc_r+0x34>
 800e6a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e6aa:	d8f4      	bhi.n	800e696 <_realloc_r+0x1e>
 800e6ac:	4621      	mov	r1, r4
 800e6ae:	4638      	mov	r0, r7
 800e6b0:	f7ff fc62 	bl	800df78 <_malloc_r>
 800e6b4:	4680      	mov	r8, r0
 800e6b6:	b908      	cbnz	r0, 800e6bc <_realloc_r+0x44>
 800e6b8:	4645      	mov	r5, r8
 800e6ba:	e7ec      	b.n	800e696 <_realloc_r+0x1e>
 800e6bc:	42b4      	cmp	r4, r6
 800e6be:	4622      	mov	r2, r4
 800e6c0:	4629      	mov	r1, r5
 800e6c2:	bf28      	it	cs
 800e6c4:	4632      	movcs	r2, r6
 800e6c6:	f7ff fbdd 	bl	800de84 <memcpy>
 800e6ca:	4629      	mov	r1, r5
 800e6cc:	4638      	mov	r0, r7
 800e6ce:	f7ff fbe7 	bl	800dea0 <_free_r>
 800e6d2:	e7f1      	b.n	800e6b8 <_realloc_r+0x40>

0800e6d4 <_malloc_usable_size_r>:
 800e6d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6d8:	1f18      	subs	r0, r3, #4
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	bfbc      	itt	lt
 800e6de:	580b      	ldrlt	r3, [r1, r0]
 800e6e0:	18c0      	addlt	r0, r0, r3
 800e6e2:	4770      	bx	lr

0800e6e4 <_init>:
 800e6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6e6:	bf00      	nop
 800e6e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6ea:	bc08      	pop	{r3}
 800e6ec:	469e      	mov	lr, r3
 800e6ee:	4770      	bx	lr

0800e6f0 <_fini>:
 800e6f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6f2:	bf00      	nop
 800e6f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6f6:	bc08      	pop	{r3}
 800e6f8:	469e      	mov	lr, r3
 800e6fa:	4770      	bx	lr
