// Seed: 445883228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_7;
  ;
  assign module_1.id_21 = 0;
  assign id_7 = 1;
  assign id_4 = id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd13,
    parameter id_18 = 32'd26
) (
    output tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    output wand id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output wire id_7,
    input wire id_8,
    input supply0 id_9,
    input wire id_10,
    input tri0 _id_11,
    output wor id_12,
    output tri0 id_13,
    input supply1 id_14,
    output wor id_15,
    input supply1 id_16,
    output supply1 id_17,
    input wire _id_18,
    output wor id_19,
    output supply0 id_20,
    input supply0 id_21,
    output supply1 id_22,
    output supply1 id_23,
    input wire id_24,
    output uwire id_25,
    output uwire id_26,
    input tri id_27
);
  wire [id_18 : id_11] id_29;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29
  );
endmodule
