# TCL File Generated by Component Editor 23.1
# Thu May 18 01:32:21 MYT 2023
# DO NOT MODIFY


# 
# hssi_ets_ts_adapter "HSSI ETS WIDTH ADAPTER" v1.0.0
#  2023.05.18.01:32:21
# 
# 

# 
# request TCL package from ACDS 23.1
# 
package require -exact qsys 23.1


# 
# module hssi_ets_ts_adapter
# 
set_module_property DESCRIPTION ""
set_module_property NAME hssi_ets_ts_adapter
set_module_property VERSION 1.0.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Example Designs/Ethernet/Misc"
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "HSSI ETS WIDTH ADAPTER"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
#set_module_property OUT_OF_CONTEXT_SYNTHESIS_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL hssi_ets_ts_adapter
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file hssi_ets_ts_adapter.v VERILOG PATH hssi_ets_ts_adapter.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL hssi_ets_ts_adapter
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file hssi_ets_ts_adapter.v VERILOG PATH hssi_ets_ts_adapter.v


# 
# parameters
# 
add_parameter FP_WIDTH INTEGER 8
set_parameter_property FP_WIDTH DEFAULT_VALUE 8
set_parameter_property FP_WIDTH DISPLAY_NAME FP_WIDTH
set_parameter_property FP_WIDTH UNITS None
set_parameter_property FP_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property FP_WIDTH AFFECTS_GENERATION false
set_parameter_property FP_WIDTH HDL_PARAMETER true
set_parameter_property FP_WIDTH EXPORT true


# 
# display items
# 


# 
# connection point egrs_ts_hssi
# 
add_interface egrs_ts_hssi conduit end
set_interface_property egrs_ts_hssi associatedClock ""
set_interface_property egrs_ts_hssi associatedReset ""
set_interface_property egrs_ts_hssi ENABLED true
set_interface_property egrs_ts_hssi EXPORT_OF ""
set_interface_property egrs_ts_hssi PORT_NAME_MAP ""
set_interface_property egrs_ts_hssi CMSIS_SVD_VARIABLES ""
set_interface_property egrs_ts_hssi SVD_ADDRESS_GROUP ""
set_interface_property egrs_ts_hssi IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property egrs_ts_hssi SV_INTERFACE_TYPE ""
set_interface_property egrs_ts_hssi SV_INTERFACE_MODPORT_TYPE ""

add_interface_port egrs_ts_hssi timestamp_fp_valid tvalid Input 1
add_interface_port egrs_ts_hssi timestamp_fp_data tdata Input "((FP_WIDTH + 95)) - (0) + 1"


# 
# connection point egrs_ts_dma
# 
add_interface egrs_ts_dma conduit end
set_interface_property egrs_ts_dma associatedClock ""
set_interface_property egrs_ts_dma associatedReset ""
set_interface_property egrs_ts_dma ENABLED true
set_interface_property egrs_ts_dma EXPORT_OF ""
set_interface_property egrs_ts_dma PORT_NAME_MAP ""
set_interface_property egrs_ts_dma CMSIS_SVD_VARIABLES ""
set_interface_property egrs_ts_dma SVD_ADDRESS_GROUP ""
set_interface_property egrs_ts_dma IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property egrs_ts_dma SV_INTERFACE_TYPE ""
set_interface_property egrs_ts_dma SV_INTERFACE_MODPORT_TYPE ""

add_interface_port egrs_ts_dma aso_timestamp_fp_valid valid Output 1
add_interface_port egrs_ts_dma aso_timestamp_fp fingerprint Output 32
add_interface_port egrs_ts_dma aso_timestamp_data data Output 96

