
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os)


-- Parsing `/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v
Parsing Verilog input from `/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_IP'.
Warning: wire '\WBs_RD_DAT' is assigned in a block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:128.65-128.107.
Warning: wire '\WBs_RD_DAT' is assigned in a block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:129.65-129.104.
Warning: wire '\WBs_RD_DAT' is assigned in a block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:130.65-130.101.
Warning: wire '\io_pad' is assigned in a block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:137.5-137.30.
Successfully finished Verilog frontend.

-- Parsing `/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v
Parsing Verilog input from `/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149)
Generating RTLIL representation for module `\AL4S3B_FPGA_ONION_GPIOCTRL'.
Warning: wire '\WBs_ACK_o' is assigned in a block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:95.9-95.32.
Warning: wire '\WBs_ACK_o' is assigned in a block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:126.9-126.54.
Warning: wire '\WBs_DAT_o' is assigned in a block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:135.48-135.68.
Warning: wire '\WBs_DAT_o' is assigned in a block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:136.48-136.69.
Warning: wire '\WBs_DAT_o' is assigned in a block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:137.48-137.68.
Warning: wire '\WBs_DAT_o' is assigned in a block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:138.45-138.75.
Successfully finished Verilog frontend.

-- Parsing `/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v
Parsing Verilog input from `/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_QL_Reserved'.
Note: Assuming pure combinatorial block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:133.1-172.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:182.1-191.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

-- Parsing `/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v
Parsing Verilog input from `/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_Top'.
Successfully finished Verilog frontend.

-- Running command `tcl /root/symbiflow/quicklogic-arch-defs/share/quicklogic/synth.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

5. Executing Verilog-2005 frontend: /root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v
Parsing Verilog input from `/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\fpga_interconnect'.
Generating RTLIL representation for module `\CLOCK_CELL'.
Generating RTLIL representation for module `\BIDIR_CELL'.
Generating RTLIL representation for module `\SDIOMUX_CELL'.
Generating RTLIL representation for module `\T_FRAG'.
Generating RTLIL representation for module `\B_FRAG'.
Generating RTLIL representation for module `\Q_FRAG'.
Generating RTLIL representation for module `\F_FRAG'.
Generating RTLIL representation for module `\C_FRAG'.
Generating RTLIL representation for module `\ASSP'.
Generating RTLIL representation for module `\MULT'.
Generating RTLIL representation for module `\GMUX_IP'.
Generating RTLIL representation for module `\GMUX_IC'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /root/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v
Parsing Verilog input from `/root/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v' to AST representation.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB2_VPR'.
Successfully finished Verilog frontend.

7. Executing SYNTH_QUICKLOGIC pass.

7.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/cells_sim.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

7.2. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\AND2I0'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux2x1'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\ahb_gen_bfm'.
Generating RTLIL representation for module `\oscillator_s1'.
Generating RTLIL representation for module `\sdma_bfm'.
Generating RTLIL representation for module `\ahb2fb_asynbrig_if'.
Generating RTLIL representation for module `\fb2ahb_asynbrig_if'.
Generating RTLIL representation for module `\ahb2fb_asynbrig'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro_bfm'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\fifo_controller_model'.
Generating RTLIL representation for module `\ram'.
Warning: Replacing memory \ram with list of registers. See /root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3671, /root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3585, /root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3560
Generating RTLIL representation for module `\x2_model'.
Generating RTLIL representation for module `\ram_block_8K'.
Generating RTLIL representation for module `\sw_mux'.
Generating RTLIL representation for module `\ram8k_2x1_cell'.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Generating RTLIL representation for module `\gpio_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\signed_mult'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Generating RTLIL representation for module `\RAM_8K_BLK'.
Generating RTLIL representation for module `\RAM_16K_BLK'.
Generating RTLIL representation for module `\FIFO_8K_BLK'.
Generating RTLIL representation for module `\FIFO_16K_BLK'.
Successfully finished Verilog frontend.

7.3. Executing HIERARCHY pass (managing design hierarchy).

7.3.1. Finding top of design hierarchy..
root of   2 design levels: AL4S3B_FPGA_Top     
root of   0 design levels: AL4S3B_FPGA_QL_Reserved
root of   0 design levels: AL4S3B_FPGA_ONION_GPIOCTRL
root of   1 design levels: AL4S3B_FPGA_IP      
Automatically selected AL4S3B_FPGA_Top as design top module.

7.3.2. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_Top
Used module:     \AL4S3B_FPGA_IP
Used module:         \AL4S3B_FPGA_QL_Reserved
Used module:         \AL4S3B_FPGA_ONION_GPIOCTRL
Parameter \ADDRWIDTH = 10
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 10'0111111000
Parameter \QL_RESERVED_REVISIONS_ADR = 10'0111111100
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7

7.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\AL4S3B_FPGA_QL_Reserved'.
Parameter \ADDRWIDTH = 10
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 10'0111111000
Parameter \QL_RESERVED_REVISIONS_ADR = 10'0111111100
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7
Generating RTLIL representation for module `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved'.
Note: Assuming pure combinatorial block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:133.1-172.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:182.1-191.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

7.3.4. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_Top
Used module:     \AL4S3B_FPGA_IP
Used module:         $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved
Used module:         \AL4S3B_FPGA_ONION_GPIOCTRL

7.3.5. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_Top
Used module:     \AL4S3B_FPGA_IP
Used module:         $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved
Used module:         \AL4S3B_FPGA_ONION_GPIOCTRL
Removing unused module `\AL4S3B_FPGA_QL_Reserved'.
Removed 1 unused modules.

7.4. Executing PROC pass (convert processes to netlists).

7.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$133 in module MULT.
Marked 2 switch rules as full_case in process $proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$115 in module Q_FRAG.
Marked 1 switch rules as full_case in process $proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:182$964 in module $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.
Removed 1 dead cases from process $proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:133$958 in module $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.
Marked 4 switch rules as full_case in process $proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:133$958 in module $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.
Marked 1 switch rules as full_case in process $proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110$956 in module $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.
Marked 1 switch rules as full_case in process $proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:132$56 in module AL4S3B_FPGA_ONION_GPIOCTRL.
Marked 1 switch rules as full_case in process $proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89$55 in module AL4S3B_FPGA_ONION_GPIOCTRL.
Marked 1 switch rules as full_case in process $proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:125$6 in module AL4S3B_FPGA_IP.
Removed a total of 1 dead cases.

7.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 2 assignments to connections.

7.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$116'.
  Set init value: \QZ = 1'0

7.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \QST in `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$115'.
Found async reset \QRT in `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$115'.
Found async reset \WBs_RST_i in `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110$956'.
Found async reset \WBs_RST_i in `\AL4S3B_FPGA_ONION_GPIOCTRL.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89$55'.

7.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\MULT.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$133'.
     1/2: $0\Cmult[63:0] [63:32]
     2/2: $0\Cmult[63:0] [31:0]
Creating decoders for process `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$116'.
Creating decoders for process `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$115'.
     1/1: $0\QZ[0:0]
Creating decoders for process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:182$964'.
     1/1: $0\WBs_DAT_o[31:0]
Creating decoders for process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:133$958'.
     1/3: $0\Default_State_nxt[0:0]
     2/3: $0\WBs_ACK_Default_nxt[0:0]
     3/3: $0\Default_Cntr_nxt[2:0]
Creating decoders for process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110$956'.
     1/3: $0\WBs_ACK_o[0:0]
     2/3: $0\Default_Cntr[2:0]
     3/3: $0\Default_State[0:0]
Creating decoders for process `\AL4S3B_FPGA_ONION_GPIOCTRL.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:132$56'.
     1/1: $0\WBs_DAT_o[31:0]
Creating decoders for process `\AL4S3B_FPGA_ONION_GPIOCTRL.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89$55'.
     1/9: $0\GPIO_OE[31:0] [31:24]
     2/9: $0\GPIO_OE[31:0] [23:16]
     3/9: $0\GPIO_OE[31:0] [15:8]
     4/9: $0\GPIO_OE[31:0] [7:0]
     5/9: $0\GPIO_out[31:0] [23:16]
     6/9: $0\GPIO_out[31:0] [15:8]
     7/9: $0\GPIO_out[31:0] [7:0]
     8/9: $0\GPIO_out[31:0] [31:24]
     9/9: $0\WBs_ACK_o[0:0]
Creating decoders for process `\AL4S3B_FPGA_IP.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:135$7'.
Creating decoders for process `\AL4S3B_FPGA_IP.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:125$6'.
     1/1: $0\WBs_RD_DAT[31:0]

7.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\WBs_DAT_o' from process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:182$964'.
No latch inferred for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\Default_State_nxt' from process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:133$958'.
No latch inferred for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\Default_Cntr_nxt' from process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:133$958'.
No latch inferred for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\WBs_ACK_Default_nxt' from process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:133$958'.
No latch inferred for signal `\AL4S3B_FPGA_ONION_GPIOCTRL.\WBs_DAT_o' from process `\AL4S3B_FPGA_ONION_GPIOCTRL.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:132$56'.
No latch inferred for signal `\AL4S3B_FPGA_IP.\io_pad' from process `\AL4S3B_FPGA_IP.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:135$7'.
No latch inferred for signal `\AL4S3B_FPGA_IP.\WBs_RD_DAT' from process `\AL4S3B_FPGA_IP.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:125$6'.

7.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\MULT.\Cmult' using process `\MULT.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$133'.
  created direct connection (no actual register cell created).
Creating register for signal `\Q_FRAG.\QZ' using process `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$115'.
Warning: Complex async reset for dff `\QZ'.
  created $dffsr cell `$procdff$1056' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\WBs_ACK_o' using process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110$956'.
  created $adff cell `$procdff$1057' with positive edge clock and positive level reset.
Creating register for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\Default_State' using process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110$956'.
  created $adff cell `$procdff$1058' with positive edge clock and positive level reset.
Creating register for signal `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.\Default_Cntr' using process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110$956'.
  created $adff cell `$procdff$1059' with positive edge clock and positive level reset.
Creating register for signal `\AL4S3B_FPGA_ONION_GPIOCTRL.\WBs_ACK_o' using process `\AL4S3B_FPGA_ONION_GPIOCTRL.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89$55'.
  created $adff cell `$procdff$1060' with positive edge clock and positive level reset.
Creating register for signal `\AL4S3B_FPGA_ONION_GPIOCTRL.\GPIO_out' using process `\AL4S3B_FPGA_ONION_GPIOCTRL.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89$55'.
  created $adff cell `$procdff$1061' with positive edge clock and positive level reset.
Creating register for signal `\AL4S3B_FPGA_ONION_GPIOCTRL.\GPIO_OE' using process `\AL4S3B_FPGA_ONION_GPIOCTRL.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89$55'.
  created $adff cell `$procdff$1062' with positive edge clock and positive level reset.

7.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\MULT.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$133'.
Removing empty process `MULT.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$133'.
Removing empty process `Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$116'.
Found and cleaned up 1 empty switch in `\Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$115'.
Removing empty process `Q_FRAG.$proc$/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$115'.
Found and cleaned up 1 empty switch in `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:182$964'.
Removing empty process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:182$964'.
Found and cleaned up 4 empty switches in `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:133$958'.
Removing empty process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:133$958'.
Removing empty process `$paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:110$956'.
Found and cleaned up 1 empty switch in `\AL4S3B_FPGA_ONION_GPIOCTRL.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:132$56'.
Removing empty process `AL4S3B_FPGA_ONION_GPIOCTRL.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:132$56'.
Found and cleaned up 10 empty switches in `\AL4S3B_FPGA_ONION_GPIOCTRL.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89$55'.
Removing empty process `AL4S3B_FPGA_ONION_GPIOCTRL.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:89$55'.
Removing empty process `AL4S3B_FPGA_IP.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:135$7'.
Found and cleaned up 1 empty switch in `\AL4S3B_FPGA_IP.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:125$6'.
Removing empty process `AL4S3B_FPGA_IP.$proc$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:125$6'.
Cleaned up 22 empty switches.

7.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$138e619e9784fc0f0a15df64aa4958b7b7a535a0\AL4S3B_FPGA_QL_Reserved.
Deleting now unused module AL4S3B_FPGA_ONION_GPIOCTRL.
Deleting now unused module AL4S3B_FPGA_IP.
<suppressed ~3 debug messages>

7.6. Executing TRIBUF pass.

7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.
<suppressed ~5 debug messages>

7.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..
Removed 0 unused cells and 85 unused wires.
<suppressed ~1 debug messages>

7.9. Executing DEMINOUT pass (demote inout ports to input or output).

7.10. Executing OPT pass (performing simple optimizations).

7.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

7.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_Top.
Performed a total of 0 changes.

7.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

7.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.10.9. Rerunning OPT passes. (Maybe there is more to do..)

7.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_Top.
Performed a total of 0 changes.

7.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.10.16. Finished OPT passes. (There is nothing left to do.)

7.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.13. Executing CHECK pass (checking for obvious problems).
checking module AL4S3B_FPGA_Top..
found and reported 0 problems.

7.14. Executing OPT pass (performing simple optimizations).

7.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_Top.
Performed a total of 0 changes.

7.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.14.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.14.9. Finished OPT passes. (There is nothing left to do.)

7.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell AL4S3B_FPGA_Top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$eq$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:160$960 ($eq).
Removed top 1 bits (of 8) from port B of cell AL4S3B_FPGA_Top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$983_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell AL4S3B_FPGA_Top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$984_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell AL4S3B_FPGA_Top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$eq$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:76$46 ($eq).
Removed top 7 bits (of 8) from port B of cell AL4S3B_FPGA_Top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$eq$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:71$40 ($eq).
Removed top 4 bits (of 7) from port B of cell AL4S3B_FPGA_Top.$flatten\u_AL4S3B_FPGA_IP.$eq$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:115$3 ($eq).
Removed top 2 bits (of 7) from port B of cell AL4S3B_FPGA_Top.$flatten\u_AL4S3B_FPGA_IP.$eq$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:112$1 ($eq).

7.16. Executing PEEPOPT pass (run peephole optimizers).

7.17. Executing PMUXTREE pass.

7.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..
Removed 8 unused cells and 15 unused wires.
<suppressed ~9 debug messages>

7.19. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module AL4S3B_FPGA_Top:
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:153$959 ($sub).
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:153$959.
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:153$959: $auto$alumacc.cc:485:replace_alu$1099
  created 1 $alu and 0 $macc cells.

7.20. Executing OPT pass (performing simple optimizations).

7.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_Top.
Performed a total of 0 changes.

7.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.20.9. Finished OPT passes. (There is nothing left to do.)

7.21. Executing FSM pass (extract and optimize FSM).

7.21.1. Executing FSM_DETECT pass (finding FSMs in design).

7.21.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.21.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.21.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.21.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.21.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.21.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.22. Executing OPT pass (performing simple optimizations).

7.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.22.5. Finished fast OPT passes.

7.23. Executing MEMORY pass.

7.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.23.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

7.23.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.23.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.23.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.23.6. Executing MEMORY_COLLECT pass (generating $mem cells).

7.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.25. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

7.26. Executing PP3_BRAMINIT pass.
cell type $auto$alumacc.cc:485:replace_alu$1099
cell type $auto$pmuxtree.cc:35:or_generator$1079
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1067
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1069
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1075
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1077
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1081
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1083
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1089
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1091
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1093
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1095
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$1097
cell type $flatten\u_AL4S3B_FPGA_IP.$and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:112$2
cell type $flatten\u_AL4S3B_FPGA_IP.$and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:115$4
cell type $flatten\u_AL4S3B_FPGA_IP.$eq$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:112$1
cell type $flatten\u_AL4S3B_FPGA_IP.$eq$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:115$3
cell type $flatten\u_AL4S3B_FPGA_IP.$or$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_IP.v:120$5
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$eq$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:71$40
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$eq$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:76$46
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$logic_and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:71$41
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$logic_and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:71$42
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$logic_and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:71$43
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$logic_and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:71$45
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$logic_and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:76$47
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$logic_and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:76$48
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$logic_and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:76$49
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$logic_and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:76$51
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$logic_and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:83$52
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$logic_and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:83$54
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$not$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:75$44
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procdff$1060
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procdff$1061
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procdff$1062
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1007_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1008
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1010
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1012
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1014
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1016
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1018
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1020
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1022
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1024
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1026
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1028
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1030
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1032
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1034
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1036
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$procmux$1038
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$57
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$58
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$59
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$60
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$61
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$62
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$63
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$64
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$65
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$66
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$67
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$68
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$69
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$70
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$71
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$72
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$73
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$74
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$75
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$76
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$77
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$78
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$79
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$80
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$81
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$82
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$83
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$84
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$85
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$86
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$87
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$ternary$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_ONION_GPIOCTRL.v:149$88
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:177$961
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$and$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:177$963
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$eq$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:160$960
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$not$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:177$962
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$or$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:122$957
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procdff$1057
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procdff$1058
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procdff$1059
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$983_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$984_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$991
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$992_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$995
cell type $or$/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/AL4S3B_FPGA_Top.v:64$98
cell type u_gclkbuff_clock
cell type u_gclkbuff_reset
cell type u_qlal4s3b_cell_macro

7.27. Executing TECHMAP pass (map to technology primitives).

7.27.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__QUICKLOGIC_RAMB16K'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:21: Warning: Identifier `\VCC' is implicitly declared.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:22: Warning: Identifier `\GND' is implicitly declared.
Generating RTLIL representation for module `\$__QUICKLOGIC_RAMB8K'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:235: Warning: Identifier `\GND' is implicitly declared.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:236: Warning: Identifier `\VCC' is implicitly declared.
Generating RTLIL representation for module `\RAM_8K_BLK'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:538: Warning: Range [17:0] select out of bounds on signal `\out_reg0': Setting 2 MSB bits to undef.
Generating RTLIL representation for module `\RAM_16K_BLK'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:824: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 4 MSB bits to undef.
Generating RTLIL representation for module `\FIFO_8K_BLK'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:998: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 20 MSB bits to undef.
Generating RTLIL representation for module `\FIFO_16K_BLK'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_brams_map.v:1249: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 4 MSB bits to undef.
Successfully finished Verilog frontend.

7.27.2. Continuing TECHMAP pass.
No more expansions possible.

7.28. Executing OPT pass (performing simple optimizations).

7.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.
<suppressed ~2 debug messages>

7.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.28.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

7.28.5. Finished fast OPT passes.

7.29. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

7.30. Executing OPT pass (performing simple optimizations).

7.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_Top.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$1089:
      Old ports: A=32'11011110111111111010101110101100, B=256, Y=$auto$rtlil.cc:2037:Mux$1090
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2037:Mux$1090 [2]
      New connections: { $auto$rtlil.cc:2037:Mux$1090 [31:3] $auto$rtlil.cc:2037:Mux$1090 [1:0] } = { $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] 1'0 $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] 1'0 $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] $auto$rtlil.cc:2037:Mux$1090 [2] 1'0 $auto$rtlil.cc:2037:Mux$1090 [2] 1'0 $auto$rtlil.cc:2037:Mux$1090 [2] 1'0 $auto$rtlil.cc:2037:Mux$1090 [2] 1'1 $auto$rtlil.cc:2037:Mux$1090 [2] 1'0 $auto$rtlil.cc:2037:Mux$1090 [2] 1'0 $auto$rtlil.cc:2037:Mux$1090 [2] 2'00 }
  Optimizing cells in module \AL4S3B_FPGA_Top.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$1091:
      Old ports: A=$auto$rtlil.cc:2037:Mux$1090, B=65536, Y=\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved
      New ports: A={ $auto$rtlil.cc:2037:Mux$1090 [2] 1'1 $auto$rtlil.cc:2037:Mux$1090 [2] }, B=3'100, Y={ \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [8] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] }
      New connections: { \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [31:17] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [15:9] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [7:3] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [1:0] } = { \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 2'00 }
  Optimizing cells in module \AL4S3B_FPGA_Top.
Performed a total of 2 changes.

7.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.30.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.30.9. Rerunning OPT passes. (Maybe there is more to do..)

7.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_Top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_Top.
Performed a total of 0 changes.

7.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.30.13. Executing OPT_RMDFF pass (remove dff with constant values).

7.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.30.16. Finished OPT passes. (There is nothing left to do.)

7.31. Executing TECHMAP pass (map to technology primitives).

7.31.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/techmap.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~222 debug messages>

7.32. Executing OPT pass (performing simple optimizations).

7.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.
<suppressed ~201 debug messages>

7.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

7.32.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..
Removed 5 unused cells and 61 unused wires.
<suppressed ~6 debug messages>

7.32.5. Finished fast OPT passes.

7.33. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module AL4S3B_FPGA_Top..
  Treeifying 295 MUXes:
    Found tree with 5 MUXes at root \WBs_RD_DAT [0].
    Found tree with 5 MUXes at root \WBs_RD_DAT [1].
    Found tree with 5 MUXes at root \WBs_RD_DAT [2].
    Found tree with 5 MUXes at root \WBs_RD_DAT [3].
    Found tree with 5 MUXes at root \WBs_RD_DAT [4].
    Found tree with 5 MUXes at root \WBs_RD_DAT [5].
    Found tree with 5 MUXes at root \WBs_RD_DAT [6].
    Found tree with 5 MUXes at root \WBs_RD_DAT [7].
    Found tree with 5 MUXes at root \WBs_RD_DAT [8].
    Found tree with 5 MUXes at root \WBs_RD_DAT [9].
    Found tree with 5 MUXes at root \WBs_RD_DAT [10].
    Found tree with 5 MUXes at root \WBs_RD_DAT [11].
    Found tree with 5 MUXes at root \WBs_RD_DAT [12].
    Found tree with 5 MUXes at root \WBs_RD_DAT [13].
    Found tree with 5 MUXes at root \WBs_RD_DAT [14].
    Found tree with 5 MUXes at root \WBs_RD_DAT [15].
    Found tree with 6 MUXes at root \WBs_RD_DAT [16].
    Found tree with 5 MUXes at root \WBs_RD_DAT [17].
    Found tree with 5 MUXes at root \WBs_RD_DAT [18].
    Found tree with 5 MUXes at root \WBs_RD_DAT [19].
    Found tree with 5 MUXes at root \WBs_RD_DAT [20].
    Found tree with 5 MUXes at root \WBs_RD_DAT [21].
    Found tree with 5 MUXes at root \WBs_RD_DAT [22].
    Found tree with 5 MUXes at root \WBs_RD_DAT [23].
    Found tree with 5 MUXes at root \WBs_RD_DAT [24].
    Found tree with 5 MUXes at root \WBs_RD_DAT [25].
    Found tree with 5 MUXes at root \WBs_RD_DAT [26].
    Found tree with 5 MUXes at root \WBs_RD_DAT [27].
    Found tree with 5 MUXes at root \WBs_RD_DAT [28].
    Found tree with 5 MUXes at root \WBs_RD_DAT [29].
    Found tree with 5 MUXes at root \WBs_RD_DAT [30].
    Found tree with 5 MUXes at root \WBs_RD_DAT [31].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt.
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [0].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [1].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [2].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_Default_nxt.
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [8].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [9].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [10].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [11].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [12].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [13].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [14].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [15].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [16].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [17].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [18].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [19].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [20].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [21].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [22].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [23].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [24].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [25].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [26].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [27].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [28].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [29].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [30].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [31].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [8].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [9].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [10].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [11].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [12].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [13].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [14].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [15].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [16].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [17].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [18].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [19].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [20].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [21].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [22].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [23].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [24].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [25].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [26].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [27].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [28].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [29].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [30].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [31].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2].
    Finished treeification: Found 102 trees.
  Covering trees:
    Replaced tree at \WBs_RD_DAT [0]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [1]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [2]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [3]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [4]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [5]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [6]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [7]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [8]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [9]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [10]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [11]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [12]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [13]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [14]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [15]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [16]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [17]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [18]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [19]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [20]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [21]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [22]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [23]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [24]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [25]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [26]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [27]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [28]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [29]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [30]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [31]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_Default_nxt: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_out[31:0] [31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [17]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [18]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [19]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [20]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [21]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [22]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [23]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [24]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [25]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [26]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [27]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [28]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [29]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_ONION_GPIOCTRL.$0\GPIO_OE[31:0] [31]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
  Added a total of 1 decoder MUXes.
<suppressed ~7799 debug messages>

7.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.35. Executing OPT pass (performing simple optimizations).

7.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.35.3. Executing OPT_RMDFF pass (remove dff with constant values).

7.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

7.35.5. Finished fast OPT passes.

7.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.38. Executing OPT_RMDFF pass (remove dff with constant values).

7.39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.40. Executing OPT pass (performing simple optimizations).

7.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_Top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_Top.
Performed a total of 0 changes.

7.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.40.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.40.9. Finished OPT passes. (There is nothing left to do.)

7.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.42. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Transforming FF to FF+Enable cells in module AL4S3B_FPGA_Top:

7.43. Executing TECHMAP pass (map to technology primitives).

7.43.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Successfully finished Verilog frontend.

7.43.2. Continuing TECHMAP pass.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~70 debug messages>

7.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.45. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.48. Executing OPT_RMDFF pass (remove dff with constant values).

7.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..
Removed 0 unused cells and 280 unused wires.
<suppressed ~1 debug messages>

7.50. Executing OPT pass (performing simple optimizations).

7.50.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.50.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.50.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_Top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.50.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_Top.
Performed a total of 0 changes.

7.50.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_Top'.
Removed a total of 0 cells.

7.50.6. Executing OPT_RMDFF pass (remove dff with constant values).

7.50.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..

7.50.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.

7.50.9. Finished OPT passes. (There is nothing left to do.)

7.51. Executing TECHMAP pass (map to technology primitives).

7.51.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_latches_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

7.51.2. Continuing TECHMAP pass.
No more expansions possible.

7.52. Executing ABC pass (technology mapping using ABC).

7.52.1. Extracting gate netlist of module `\AL4S3B_FPGA_Top' to `<abc-temp-dir>/input.blif'..
Extracted 279 gates and 439 wires to a netlist network with 158 inputs and 106 outputs.

7.52.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.52.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      159
ABC RESULTS:        internal signals:      175
ABC RESULTS:           input signals:      158
ABC RESULTS:          output signals:      106
Removing temp directory.

7.53. Executing TECHMAP pass (map to technology primitives).

7.53.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Successfully finished Verilog frontend.

7.53.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 0 unused cells and 274 unused wires.

7.54. Executing TECHMAP pass (map to technology primitives).

7.54.1. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:44: Warning: Identifier `\Valid_mult_w' is implicitly declared.
Successfully finished Verilog frontend.

7.54.2. Executing Verilog-2005 frontend: /root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v
Parsing Verilog input from `/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.54.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template \$_MUX4_ for cells of type $_MUX4_.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
No more expansions possible.
<suppressed ~477 debug messages>
Removed 0 unused cells and 574 unused wires.

7.55. Executing Quicklogic_EQN pass (calculate equations for luts).

7.56. Updated 159 of LUT* elements with equation.

7.57. Executing AUTONAME pass.
Renamed 1323 objects in module AL4S3B_FPGA_Top (21 iterations).
<suppressed ~414 debug messages>

7.58. Executing HIERARCHY pass (managing design hierarchy).

7.58.1. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_Top

7.58.2. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_Top
Removed 0 unused modules.

7.59. Printing statistics.

=== AL4S3B_FPGA_Top ===

   Number of wires:                186
   Number of wire bits:            767
   Number of public wires:         186
   Number of public wire bits:     767
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                296
     $_TBUF_                        32
     LUT2                           27
     LUT3                          128
     LUT4                            4
     dffc                           67
     dffp                            3
     gclkbuff                        2
     mux4x0                         32
     qlal4s3b_cell_macro             1

7.60. Executing CHECK pass (checking for obvious problems).
checking module AL4S3B_FPGA_Top..
found and reported 0 problems.

7.61. Executing CLKBUFMAP pass (inserting global clock buffers).
Inserting $_BUF_ on AL4S3B_FPGA_Top.u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_CLK_i[0].
Inserting $_BUF_ on AL4S3B_FPGA_Top.u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_ONION_GPIOCTRL.WBs_RST_i[0].

7.62. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port AL4S3B_FPGA_Top.io_pad[0] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[1] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[2] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[3] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[4] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[5] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[6] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[7] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[8] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[9] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[10] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[11] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[12] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[13] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[14] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[15] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[16] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[17] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[18] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[19] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[20] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[21] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[22] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[23] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[24] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[25] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[26] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[27] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[28] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[29] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[30] using bipad.
Mapping port AL4S3B_FPGA_Top.io_pad[31] using bipad.

7.63. Executing SPLITNETS pass (splitting up multi-bit signals).

7.64. Executing SETUNDEF pass (replace undef values with defined constants).

7.65. Executing HILOMAP pass (mapping to constant drivers).

7.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..
Removed 0 unused cells and 412 unused wires.
<suppressed ~379 debug messages>

7.67. Executing CHECK pass (checking for obvious problems).
checking module AL4S3B_FPGA_Top..
found and reported 0 problems.

8. Printing statistics.

=== AL4S3B_FPGA_Top ===

   Number of wires:                391
   Number of wire bits:            391
   Number of public wires:         391
   Number of public wire bits:     391
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                298
     LUT2                           27
     LUT3                          128
     LUT4                            4
     bipad                          32
     dffc                           67
     dffp                            3
     gclkbuff                        2
     logic_0                         1
     logic_1                         1
     mux4x0                         32
     qlal4s3b_cell_macro             1

Loading PCF from '/home/rps/embedded-system/inter-chip/esp32-fpga/sevenseg/codes/fpga/rtl/quickfeather.pcf'...
Loading pinmap CSV from '/root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/pinmap_PU64.csv'...
Processing cells...
  type       | net        | pad        | loc      | type     | instance
 ------------+------------+------------+----------+----------+-----------
  bipad      | io_pad(0)  |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[0]
  bipad      | io_pad(10) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[10]
  bipad      | io_pad(11) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[11]
  bipad      | io_pad(12) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[12]
  bipad      | io_pad(13) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[13]
  bipad      | io_pad(14) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[14]
  bipad      | io_pad(15) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[15]
  bipad      | io_pad(16) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[16]
  bipad      | io_pad(17) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[17]
  bipad      | io_pad(18) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[18]
  bipad      | io_pad(19) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[19]
  bipad      | io_pad(1)  |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[1]
  bipad      | io_pad(20) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[20]
  bipad      | io_pad(21) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[21]
  bipad      | io_pad(22) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[22]
  bipad      | io_pad(23) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[23]
  bipad      | io_pad(24) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[24]
  bipad      | io_pad(25) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[25]
  bipad      | io_pad(26) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[26]
  bipad      | io_pad(27) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[27]
  bipad      | io_pad(28) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[28]
  bipad      | io_pad(29) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[29]
  bipad      | io_pad(2)  |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[2]
  bipad      | io_pad(30) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[30]
  bipad      | io_pad(31) |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[31]
  bipad      | io_pad(3)  |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[3]
  bipad      | io_pad(4)  |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[4]
  bipad      | io_pad(5)  |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[5]
  bipad      | io_pad(6)  |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[6]
  bipad      | io_pad(7)  |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[7]
  bipad      | io_pad(8)  |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[8]
  bipad      | io_pad(9)  |            |          |          | $iopadmap$AL4S3B_FPGA_Top.io_pad[9]

9. Executing Verilog backend.
Dumping module `\AL4S3B_FPGA_Top'.

10. Executing TECHMAP pass (map to technology primitives).

10.1. Executing Verilog-2005 frontend: /root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

10.2. Continuing TECHMAP pass.
Using template logic_0 for cells of type logic_0.
Using template logic_1 for cells of type logic_1.
No more expansions possible.
<suppressed ~2 debug messages>

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
Using template $paramod$0dee8c45763e54f30353b4988d9129c450b64183\LUT3 for cells of type LUT3.
Using template $paramod$08b61d33fc5053edb3ff48cc7932a6bed21127f8\LUT3 for cells of type LUT3.
Using template $paramod$bf21fee4b6975de7353dd955d4b3a8eef751c7c5\LUT2 for cells of type LUT2.
Using template $paramod$5439f95b730483be4c800922bcebe9a105e90f4d\LUT4 for cells of type LUT4.
Using template $paramod$ef89328d7363dd7125c1eba8428f7d9cbe4f3212\LUT2 for cells of type LUT2.
Using template $paramod$d0072a8af4321893630082a1108feac18ea2649c\LUT3 for cells of type LUT3.
Using template $paramod\LUT3\INIT=9'000000001\EQN=8'00110000 for cells of type LUT3.
Using template $paramod$03eed137224500a5a8c1bb8d02f1b39dd96a7b82\LUT2 for cells of type LUT2.
Using template gclkbuff for cells of type gclkbuff.
Using template $paramod$5e72dc4e5623af7d91f16d2f3df3af922e71a50e\LUT4 for cells of type LUT4.
Using template $paramod$a29fbc6a90f3f74f03beb13f1e9f6984833d21cb\LUT4 for cells of type LUT4.
Using template dffc for cells of type dffc.
Using template $paramod$0bac8de66bcfb448c202f31a4c603d45054ce4da\LUT4 for cells of type LUT4.
Using template $paramod$73295daa79cd8f21300ad173a8fb0822f56672dc\LUT3 for cells of type LUT3.
Using template $paramod$a3585111a807d9eb68f35b3cdf72c072f00fd2ee\LUT2 for cells of type LUT2.
Using template $paramod\bipad\IO_PAD=0'\IO_LOC=0'\IO_TYPE=0' for cells of type bipad.
Using template mux4x0 for cells of type mux4x0.
Using template $paramod$e64d32d20d7efced7d6e79c229f687bbe4091c0f\LUT3 for cells of type LUT3.
Using template $paramod$8a2b710cf07fc1a26795eace150f0e78d8dba185\LUT3 for cells of type LUT3.
Using template $paramod$02607b82793e91b0263b969f41023647c9b4f131\LUT3 for cells of type LUT3.
Using template $paramod$730adfb485ed6cef87eb6b434905db0ddfa9b600\LUT2 for cells of type LUT2.
Using template dffp for cells of type dffp.
Using template $paramod$8daedccb3d21aa07897a5e78282e1f15fb3db8e6\LUT3 for cells of type LUT3.
Using template $paramod$b7420168b4c7f5b0c647cfee87c3adf66c456bf4\LUT3 for cells of type LUT3.
Using template $paramod$88388c6c6a4eecfc7de7604fe66ccab36e5a053a\LUT2 for cells of type LUT2.
Using template $paramod$5312816914ac0257eca33ac3be87fd42e64349ca\LUT3 for cells of type LUT3.
Using template qlal4s3b_cell_macro for cells of type qlal4s3b_cell_macro.
Using template $paramod$72dd4379b7d27e2d3f8bb7b284d236064f19b288\LUT3 for cells of type LUT3.
No more expansions possible.
<suppressed ~597 debug messages>

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend: /root/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v
Parsing Verilog input from `/root/symbiflow/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v' to AST representation.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Successfully finished Verilog frontend.

12.2. Continuing TECHMAP pass.
No more expansions possible.

13. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_Top.
<suppressed ~837 debug messages>

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_Top..
Removed 0 unused cells and 468 unused wires.
<suppressed ~1 debug messages>

15. Executing SETUNDEF pass (replace undef values with defined constants).

16. Printing statistics.

=== AL4S3B_FPGA_Top ===

   Number of wires:               2222
   Number of wire bits:           2289
   Number of public wires:        2210
   Number of public wire bits:    2210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                296
     ASSP                            1
     BIDIR_CELL                     32
     C_FRAG                          4
     GMUX_IC                         2
     Q_FRAG                         70
     T_FRAG                        187

17. Executing JSON backend.

18. Executing Verilog backend.
Dumping module `\AL4S3B_FPGA_Top'.

Warnings: 19 unique messages, 22 total
End of script. Logfile hash: 5abeb8d08b, CPU: user 3.12s system 0.44s, MEM: 238.47 MB peak
Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os)
Time spent: 50% 21x read_verilog (1 sec), 11% 4x write_verilog (0 sec), ...
