Analysis & Elaboration report for CPU_FINAL_V2
Wed Jun 12 18:22:15 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: CPU:C1|controller:a3
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "CPU:C1|ALU:b2|logic:l1"
  7. Port Connectivity Checks: "CPU:C1|ALU:b2|arith:a1"
  8. Port Connectivity Checks: "CPU:C1|ALU:b2"
  9. Port Connectivity Checks: "CPU:C1|muxA:b1"
 10. Port Connectivity Checks: "CPU:C1|datamem:a9"
 11. Port Connectivity Checks: "CPU:C1|register_bank:reg_bank"
 12. Port Connectivity Checks: "CPU:C1|muxB:a5"
 13. Port Connectivity Checks: "CPU:C1|PC:a4"
 14. Port Connectivity Checks: "CPU:C1|insReg:a2"
 15. Port Connectivity Checks: "CPU:C1|instmem:a1"
 16. Port Connectivity Checks: "CPU:C1"
 17. Analysis & Elaboration Messages
 18. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Jun 12 18:22:15 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; CPU_FINAL_V2                                ;
; Top-level Entity Name              ; tb_CPU                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:C1|controller:a3 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; reset          ; 000   ; Unsigned Binary                          ;
; load           ; 010   ; Unsigned Binary                          ;
; execute        ; 100   ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; tb_CPU             ; CPU_FINAL_V2       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:C1|ALU:b2|logic:l1"                                                                                                                                                   ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outlu ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (64 bits) it drives.  The 32 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:C1|ALU:b2|arith:a1"                                                                                                                                                   ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; outau ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (64 bits) it drives.  The 32 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:C1|ALU:b2"                                                                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; outALU ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "outALU[63..32]" have no fanouts ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:C1|muxA:b1"                                                                                                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..12]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:C1|datamem:a9"                                                                                                                                         ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                           ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; dataDM        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "dataDM[31..1]" will be connected to GND.  ;
; addDM         ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "addDM[31..12]" will be connected to GND. ;
; outDM[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:C1|register_bank:reg_bank"                                                                                                                                                            ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (5 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write_enable  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                      ;
+---------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:C1|muxB:a5"                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..1]" will be connected to GND.   ;
; in2  ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..12]" will be connected to GND. ;
; outB ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (12 bits) it drives; bit(s) "outB[31..12]" have no fanouts                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:C1|PC:a4"                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; execadd ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (1 bits) it drives; bit(s) "execadd[11..1]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:C1|insReg:a2"                                                                                                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; insin ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:C1|instmem:a1"                                                                                                                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataIM ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; outIM  ; Output ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:C1"                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; za   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; eq   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lt   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 12 18:22:03 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_FINAL_V2 -c CPU_FINAL_V2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arith.v
    Info (12023): Found entity 1: arith File: C:/Users/artur/Downloads/CPU_FINAL_V2/arith.v Line: 1
Warning (10463): Verilog HDL Declaration warning at logic.v(1): "logic" is SystemVerilog-2005 keyword File: C:/Users/artur/Downloads/CPU_FINAL_V2/logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file logic.v
    Info (12023): Found entity 1: logic File: C:/Users/artur/Downloads/CPU_FINAL_V2/logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/artur/Downloads/CPU_FINAL_V2/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_bank.v
    Info (12023): Found entity 1: register_bank File: C:/Users/artur/Downloads/CPU_FINAL_V2/register_bank.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instmem.v
    Info (12023): Found entity 1: instmem File: C:/Users/artur/Downloads/CPU_FINAL_V2/instmem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file insreg.v
    Info (12023): Found entity 1: insReg File: C:/Users/artur/Downloads/CPU_FINAL_V2/insReg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/artur/Downloads/CPU_FINAL_V2/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxb.v
    Info (12023): Found entity 1: muxB File: C:/Users/artur/Downloads/CPU_FINAL_V2/muxB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamem.v
    Info (12023): Found entity 1: datamem File: C:/Users/artur/Downloads/CPU_FINAL_V2/datamem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxa.v
    Info (12023): Found entity 1: muxA File: C:/Users/artur/Downloads/CPU_FINAL_V2/muxA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_cpu.v
    Info (12023): Found entity 1: tb_CPU File: C:/Users/artur/Downloads/CPU_FINAL_V2/tb_CPU.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(64): created implicit net for "execaddd" File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 64
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(86): created implicit net for "dataCoutd" File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 86
Info (12127): Elaborating entity "tb_CPU" for the top level hierarchy
Warning (10755): Verilog HDL warning at tb_CPU.v(39): assignments to clk create a combinational loop File: C:/Users/artur/Downloads/CPU_FINAL_V2/tb_CPU.v Line: 39
Warning (10175): Verilog HDL warning at tb_CPU.v(68): ignoring unsupported system task File: C:/Users/artur/Downloads/CPU_FINAL_V2/tb_CPU.v Line: 68
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:C1" File: C:/Users/artur/Downloads/CPU_FINAL_V2/tb_CPU.v Line: 27
Info (12128): Elaborating entity "instmem" for hierarchy "CPU:C1|instmem:a1" File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 30
Info (12128): Elaborating entity "insReg" for hierarchy "CPU:C1|insReg:a2" File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 38
Info (12128): Elaborating entity "controller" for hierarchy "CPU:C1|controller:a3" File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 61
Warning (10199): Verilog HDL Case Statement warning at controller.v(153): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 153
Warning (10199): Verilog HDL Case Statement warning at controller.v(167): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 167
Warning (10199): Verilog HDL Case Statement warning at controller.v(181): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 181
Warning (10199): Verilog HDL Case Statement warning at controller.v(195): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 195
Warning (10199): Verilog HDL Case Statement warning at controller.v(208): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 208
Warning (10199): Verilog HDL Case Statement warning at controller.v(222): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 222
Warning (10199): Verilog HDL Case Statement warning at controller.v(235): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 235
Warning (10199): Verilog HDL Case Statement warning at controller.v(249): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 249
Warning (10199): Verilog HDL Case Statement warning at controller.v(263): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 263
Warning (10199): Verilog HDL Case Statement warning at controller.v(277): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 277
Warning (10199): Verilog HDL Case Statement warning at controller.v(291): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 291
Warning (10199): Verilog HDL Case Statement warning at controller.v(305): case item expression never matches the case expression File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 305
Warning (10240): Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable "loadPC", which holds its previous value in one or more paths through the always construct File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at controller.v(48): inferring latch(es) for variable "incPC", which holds its previous value in one or more paths through the always construct File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 48
Info (10041): Inferred latch for "incPC" at controller.v(64) File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 64
Info (10041): Inferred latch for "loadPC" at controller.v(64) File: C:/Users/artur/Downloads/CPU_FINAL_V2/controller.v Line: 64
Info (12128): Elaborating entity "PC" for hierarchy "CPU:C1|PC:a4" File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 64
Info (12128): Elaborating entity "muxB" for hierarchy "CPU:C1|muxB:a5" File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 67
Info (12128): Elaborating entity "register_bank" for hierarchy "CPU:C1|register_bank:reg_bank" File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 81
Info (12128): Elaborating entity "datamem" for hierarchy "CPU:C1|datamem:a9" File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 89
Info (12128): Elaborating entity "muxA" for hierarchy "CPU:C1|muxA:b1" File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 100
Warning (10230): Verilog HDL assignment warning at muxA.v(14): truncated value with size 48 to match size of target (32) File: C:/Users/artur/Downloads/CPU_FINAL_V2/muxA.v Line: 14
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:C1|ALU:b2" File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at ALU.v(25): variable "outau" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v Line: 25
Warning (10235): Verilog HDL Always Construct warning at ALU.v(27): variable "outlu" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v Line: 27
Warning (10235): Verilog HDL Always Construct warning at ALU.v(32): variable "tza" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at ALU.v(33): variable "tzb" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at ALU.v(34): variable "teq" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at ALU.v(35): variable "tgt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at ALU.v(36): variable "tlt" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v Line: 36
Info (12128): Elaborating entity "arith" for hierarchy "CPU:C1|ALU:b2|arith:a1" File: C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v Line: 19
Info (12128): Elaborating entity "logic" for hierarchy "CPU:C1|ALU:b2|logic:l1" File: C:/Users/artur/Downloads/CPU_FINAL_V2/ALU.v Line: 20
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "CPU:C1|outIMd[31]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[30]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[29]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[28]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[27]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[26]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[25]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[24]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[23]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[22]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[21]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[20]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[19]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[18]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[17]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
    Warning (12110): Net "CPU:C1|outIMd[16]" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/CPU.v Line: 18
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/artur/Downloads/CPU_FINAL_V2/tb_CPU.v Line: 4
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/artur/Downloads/CPU_FINAL_V2/output_files/CPU_FINAL_V2.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4714 megabytes
    Info: Processing ended: Wed Jun 12 18:22:15 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:15


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/artur/Downloads/CPU_FINAL_V2/output_files/CPU_FINAL_V2.map.smsg.


