# VLSI-Design-Flow-Tools
## Course: VLSI Design Flow
## Institute: IIITD
## Semester: Winter 2022
## Advisor: Dr Sneh Saurabh

### Assignment 1
Basics of Linux

### Assignment 2
BAMBU for HLS

### Assignment 3
ICARUS Verilog and gtkwave for RTL creation and simulation

### Assignment 4
Yosys and .sdc commands for Logic Synthesis

### Assignment 5
OpenSTA for Static Timing Analysis

### Assignment 6
CEC tool for Equivalence

### Assignment 7
Atalanta for Stuck at Fault Detection

### Assignment 8
openROAD for Physical Design
