INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/EEEN402_FPGA_low_latency/project_2_dataflow_2_bit/project_2_dataflow_2_bit.srcs/sources_1/new/mux_dataflow_2bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_dataflow_2bit'
