Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 11 13:25:24 2022
| Host         : DESKTOP-LF8951D running 64-bit major release  (build 9200)
| Command      : report_drc -file projectTop_drc_opted.rpt -pb projectTop_drc_opted.pb -rpx projectTop_drc_opted.rpx
| Design       : projectTop
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+---------+----------+-----------------------------+------------+
| Rule    | Severity | Description                 | Violations |
+---------+----------+-----------------------------+------------+
| DPIP-1  | Warning  | Input pipelining            | 1          |
| DPOP-1  | Warning  | PREG Output pipelining      | 1          |
| DPREG-4 | Warning  | DSP48E1_PregDynOpmodeZmuxP: | 1          |
+---------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP ust/math/multOp input ust/math/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP ust/math/multOp output ust/math/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPREG-4#1 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell ust/math/multOp with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>


