// Seed: 2335464751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wor id_5;
  inout tri0 id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_13;
  ;
  assign id_10 = id_2;
  assign id_4  = id_10 - id_13;
  assign id_5  = id_9 !=? 1 - id_13;
  logic id_14;
  logic id_15;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    output wire id_2,
    output supply1 id_3
);
  assign id_0 = 1;
  logic id_5;
  bit   id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_1 = -1;
  final id_1.id_6 <= id_6;
endmodule
