// Seed: 2660843524
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3(
      1, id_2
  );
  assign id_1 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    output uwire id_3,
    output wire id_4,
    output uwire id_5,
    output uwire id_6,
    input tri0 id_7,
    output supply0 id_8,
    output wor id_9,
    output tri1 id_10,
    output supply0 id_11,
    input tri1 id_12,
    input tri1 id_13,
    input wor id_14
);
  assign id_8 = 1'b0;
  and primCall (id_10, id_12, id_13, id_14, id_2, id_7);
  assign id_11 = -1;
  module_0 modCall_1 ();
  wire id_16;
  wire id_17;
  assign id_6 = 1'h0;
endmodule
