// Seed: 381604470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_8 = id_7 & id_4, id_9;
  logic id_10;
  logic id_11, id_12;
  assign id_10 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output logic [7:0] id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_1,
      id_5,
      id_10,
      id_3,
      id_12
  );
  output wire id_2;
  inout wire id_1;
  assign id_9[1] = -1'h0;
endmodule
