--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/vmware-shared/sandbox/ece453/l3/iseconfig/filter.filter -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml ece453_top_level.twx ece453_top_level.ncd -o
ece453_top_level.twr ece453_top_level.pcf

Design file:              ece453_top_level.ncd
Physical constraint file: ece453_top_level.pcf
Device,package,speed:     xc3s1500,fg676,-4 (PRODUCTION 1.39 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FPGA_CLK1
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
MZB_A<0>      |    1.463(R)|    0.034(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<1>      |    1.493(R)|    0.010(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<2>      |    1.300(R)|    0.143(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<3>      |    1.211(R)|    0.206(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<4>      |    1.052(R)|    0.337(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<5>      |    0.858(R)|    0.508(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<6>      |    0.178(R)|    1.051(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<7>      |    0.158(R)|    1.076(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<8>      |   -0.173(R)|    1.340(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<9>      |    0.167(R)|    1.053(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<10>     |   -0.120(R)|    1.277(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<11>     |    0.542(R)|    0.742(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<12>     |    0.242(R)|    0.985(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<13>     |    0.293(R)|    0.928(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<14>     |    0.797(R)|    0.524(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<15>     |    0.742(R)|    0.582(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<16>     |    0.763(R)|    0.554(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<17>     |    0.276(R)|    0.945(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<18>     |    0.285(R)|    0.939(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<19>     |    0.600(R)|    0.678(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<20>     |    0.234(R)|    0.994(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<21>     |   -0.151(R)|    1.314(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<22>     |    0.183(R)|    1.047(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<23>     |    0.533(R)|    0.764(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_AS   |    1.478(R)|   -0.003(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE0_B|    1.855(R)|   -0.323(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE1_B|    1.462(R)|   -0.018(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE2_B|    1.147(R)|    0.234(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE3_B|    1.033(R)|    0.355(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_RS5_B|    2.254(R)|   -1.002(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_WS5_B|    2.197(R)|   -0.953(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<0>      |    0.566(R)|    0.722(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>      |    0.597(R)|    0.697(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>      |    0.213(R)|    1.011(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>      |    0.545(R)|    0.734(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>      |    0.505(R)|    0.794(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>      |    0.886(R)|    0.469(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>      |   -0.129(R)|    1.279(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>      |    0.770(R)|    0.539(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>      |    0.731(R)|    0.583(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>      |    0.240(R)|    0.991(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>     |    0.730(R)|    0.583(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>     |    0.961(R)|    0.402(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>     |    0.965(R)|    0.439(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>     |    0.702(R)|    0.611(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>     |    0.298(R)|    0.943(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>     |    1.074(R)|    0.331(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>     |    0.979(R)|    0.414(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>     |    1.400(R)|    0.073(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>     |    0.730(R)|    0.595(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>     |    1.290(R)|    0.160(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>     |    0.527(R)|    0.755(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>     |    1.604(R)|   -0.093(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>     |    0.724(R)|    0.590(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>     |    0.753(R)|    0.557(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>     |    1.510(R)|   -0.055(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>     |    0.782(R)|    0.519(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>     |    0.781(R)|    0.521(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>     |    1.101(R)|    0.264(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>     |    1.250(R)|    0.198(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>     |    1.733(R)|   -0.191(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>     |    0.857(R)|    0.491(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>     |    0.653(R)|    0.679(R)|FPGA_CLK1_BUFGP   |   0.000|
--------------+------------+------------+------------------+--------+

Clock FPGA_CLK1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MZB_D<0>    |   13.207(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>    |   13.224(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>    |   12.703(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>    |   13.594(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>    |   12.702(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>    |   12.345(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>    |   13.058(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>    |   13.441(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>    |   14.127(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>    |   14.177(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>   |   14.489(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>   |   14.914(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>   |   14.547(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>   |   15.255(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>   |   14.897(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>   |   14.898(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>   |   13.251(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>   |   13.596(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>   |   13.220(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>   |   13.211(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>   |   13.218(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>   |   13.901(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>   |   12.682(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>   |   13.062(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>   |   13.023(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>   |   13.365(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>   |   13.059(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>   |   13.774(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>   |   13.802(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>   |   14.178(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>   |   14.830(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>   |   14.548(R)|FPGA_CLK1_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock FPGA_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA_CLK1      |   19.496|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+----------------+---------+
Source Pad     |Destination Pad |  Delay  |
---------------+----------------+---------+
MZB_A<0>       |ACC_PORT_PIN<17>|    9.684|
MZB_A<1>       |ACC_PORT_PIN<18>|   10.688|
MZB_A<2>       |ACC_PORT_PIN<19>|   10.915|
MZB_CPLD_BE0_B |ACC_PORT_PIN<12>|   13.915|
MZB_CPLD_BE1_B |ACC_PORT_PIN<13>|   12.842|
MZB_CPLD_BE2_B |ACC_PORT_PIN<14>|   12.958|
MZB_CPLD_BE3_B |ACC_PORT_PIN<15>|   13.530|
MZB_CPLD_CLK0  |ACC_PORT_PIN<9> |    9.934|
MZB_CPLD_RS5_B |ACC_PORT_PIN<10>|   10.375|
MZB_CPLD_WS5_B |ACC_PORT_PIN<11>|    9.783|
MZB_D<0>       |ACC_PORT_PIN<20>|   12.123|
MZB_D<8>       |ACC_PORT_PIN<21>|   10.679|
MZB_D<16>      |ACC_PORT_PIN<22>|    9.847|
MZB_D<24>      |ACC_PORT_PIN<23>|   10.504|
---------------+----------------+---------+


Analysis completed Wed Feb 08 17:22:22 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



