# Reading C:/Modeltech_pe_edu_10.0c/tcl/vsim/pref.tcl 
# OpenFile D:/Courses/EHD/VHDL/HalfAdder.vhd 
#  
vcom -reportprogress 300 -work work D:/Courses/EHD/VHDL/HalfAdder.vhd
# Model Technology ModelSim PE Student Edition vcom 10.0c Compiler 2011.07 Jul 22 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ha
# -- Compiling architecture df of ha
# ** Error: D:/Courses/EHD/VHDL/HalfAdder.vhd(15): Labels do not match: 'df' and 'behave'.
# ** Error: D:/Courses/EHD/VHDL/HalfAdder.vhd(15): VHDL Compiler exiting
vcom -reportprogress 300 -work work D:/Courses/EHD/VHDL/HalfAdder.vhd
# Model Technology ModelSim PE Student Edition vcom 10.0c Compiler 2011.07 Jul 22 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ha
# -- Compiling architecture df of ha
# ** Error: D:/Courses/EHD/VHDL/HalfAdder.vhd(15): Labels do not match: 'df' and 'behave'.
# ** Error: D:/Courses/EHD/VHDL/HalfAdder.vhd(15): VHDL Compiler exiting
vcom -reportprogress 300 -work work D:/Courses/EHD/VHDL/HalfAdder.vhd
# Model Technology ModelSim PE Student Edition vcom 10.0c Compiler 2011.07 Jul 22 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ha
# -- Compiling architecture df of ha
vcom -reportprogress 300 -work work D:/Courses/EHD/VHDL/HalfAdder.vhd
# Model Technology ModelSim PE Student Edition vcom 10.0c Compiler 2011.07 Jul 22 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ha
# -- Compiling architecture df of ha
