# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../src/fixed/uart/fifo/fifo_sim_netlist.v" \
"../../../../../src/user/dmem.v" \
"../../../../../src/fixed/outmem.v" \
"../../../../../src/fixed/uart_Controller.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
