#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri May  3 16:21:01 2024
# Process ID: 22248
# Current directory: G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3812 G:\CS1050 - Computer Organization and Digital Design\Labs\Nanoprocessor_Design Competition\Nanoprocessor_Project\Nanoprocessor_Project.xpr
# Log file: G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/vivado.log
# Journal file: G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 790.441 ; gain = 94.289
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nanoprocessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 899.539 ; gain = 87.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk0' of component 'Slow_Clk' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:145]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:34' bound to instance 'Register_Bank_0' of component 'Register_Bank' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:149]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:51]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (3#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Reg' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (4#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:93]
INFO: [Synth 8-3491] module 'Reg' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:102]
INFO: [Synth 8-3491] module 'Reg' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:111]
INFO: [Synth 8-3491] module 'Reg' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:120]
INFO: [Synth 8-3491] module 'Reg' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:129]
INFO: [Synth 8-3491] module 'Reg' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:138]
INFO: [Synth 8-3491] module 'Reg' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (5#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Register_Bank.vhd:51]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_Bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:35' bound to instance 'Mux_8_Way_4_Bit_A' of component 'Mux_8_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Mux_8_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Mux_2_Way_4_Bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:34' bound to instance 'Mux_2_Way_4_Bit_0_0' of component 'Mux_2_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Mux_2_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_Way_4_Bit' (6#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2_Way_4_Bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:34' bound to instance 'Mux_2_Way_4_Bit_0_1' of component 'Mux_2_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:60]
INFO: [Synth 8-3491] module 'Mux_2_Way_4_Bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:34' bound to instance 'Mux_2_Way_4_Bit_0_2' of component 'Mux_2_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:66]
INFO: [Synth 8-3491] module 'Mux_2_Way_4_Bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:34' bound to instance 'Mux_2_Way_4_Bit_0_3' of component 'Mux_2_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:72]
INFO: [Synth 8-3491] module 'Mux_2_Way_4_Bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:34' bound to instance 'Mux_2_Way_4_Bit_1_0' of component 'Mux_2_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:79]
INFO: [Synth 8-3491] module 'Mux_2_Way_4_Bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:34' bound to instance 'Mux_2_Way_4_Bit_1_1' of component 'Mux_2_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:85]
INFO: [Synth 8-3491] module 'Mux_2_Way_4_Bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:34' bound to instance 'Mux_2_Way_4_Bit_2_0' of component 'Mux_2_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_Way_4_Bit' (7#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:43]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_Bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:35' bound to instance 'Mux_8_Way_4_Bit_B' of component 'Mux_8_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:176]
INFO: [Synth 8-3491] module 'Mux_2_Way_4_Bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:34' bound to instance 'Mux_2_Way_4_Bit_0' of component 'Mux_2_Way_4_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:188]
INFO: [Synth 8-3491] module 'Add_Sub_4bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Add_Sub_4bit.vhd:35' bound to instance 'Add_Sub_4bit_0' of component 'Add_Sub_4bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Add_Sub_4bit.vhd:63]
INFO: [Synth 8-638] synthesizing module 'FA' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Add_Sub_4bit.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Add_Sub_4bit.vhd:81]
INFO: [Synth 8-3491] module 'FA' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Add_Sub_4bit.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4bit' (10#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Add_Sub_4bit.vhd:46]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:202]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-226] default block is never used [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Instruction_Decoder.vhd:66]
WARNING: [Synth 8-614] signal 'Reg_Check' is read in the process but is not in the sensitivity list [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Instruction_Decoder.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (11#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Adder_3bit.vhd:34' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:214]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Adder_3bit.vhd:57]
INFO: [Synth 8-3491] module 'FA' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Adder_3bit.vhd:65]
INFO: [Synth 8-3491] module 'FA' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Adder_3bit.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (12#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Adder_3bit.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_Way_3_Bit' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_3_Bit.vhd:34' bound to instance 'Mux_2_Way_3_Bit_0' of component 'Mux_2_Way_3_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:220]
INFO: [Synth 8-638] synthesizing module 'Mux_2_Way_3_Bit' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_3_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_Way_3_Bit' (13#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Mux_2_Way_3_Bit.vhd:41]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Program_Counter.vhd:51]
INFO: [Synth 8-638] synthesizing module 'D_FF' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (14#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Program_Counter.vhd:57]
INFO: [Synth 8-3491] module 'D_FF' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Program_Counter.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (15#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'LUT' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/LUT.vhd:34' bound to instance 'Program_ROM' of component 'LUT' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:234]
INFO: [Synth 8-638] synthesizing module 'LUT' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/LUT.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT' (16#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/LUT.vhd:39]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'LUT_for_7Seg' of component 'LUT_16_7' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:238]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (17#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor' (18#1) [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/sources_1/new/Nanoprocessor.vhd:45]
WARNING: [Synth 8-3917] design Nanoprocessor has port Anode_activate[3] driven by constant 0
WARNING: [Synth 8-3917] design Nanoprocessor has port Anode_activate[2] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor has port Anode_activate[1] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor has port Anode_activate[0] driven by constant 1
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 931.445 ; gain = 119.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 931.445 ; gain = 119.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 931.445 ; gain = 119.348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [G:/CS1050 - Computer Organization and Digital Design/Labs/Nanoprocessor_Design Competition/Nanoprocessor_Project/Nanoprocessor_Project.srcs/constrs_1/new/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1295.680 ; gain = 483.582
84 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1295.680 ; gain = 483.582
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  3 17:13:32 2024...
