-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accelerator_matmul_10ul_1ul_8ul_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    agg_result_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_0_ce0 : OUT STD_LOGIC;
    agg_result_0_we0 : OUT STD_LOGIC;
    agg_result_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_0_ce1 : OUT STD_LOGIC;
    agg_result_0_we1 : OUT STD_LOGIC;
    agg_result_0_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    agg_result_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_1_ce0 : OUT STD_LOGIC;
    agg_result_1_we0 : OUT STD_LOGIC;
    agg_result_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_1_ce1 : OUT STD_LOGIC;
    agg_result_1_we1 : OUT STD_LOGIC;
    agg_result_1_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    agg_result_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_2_ce0 : OUT STD_LOGIC;
    agg_result_2_we0 : OUT STD_LOGIC;
    agg_result_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_2_ce1 : OUT STD_LOGIC;
    agg_result_2_we1 : OUT STD_LOGIC;
    agg_result_2_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    agg_result_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_3_ce0 : OUT STD_LOGIC;
    agg_result_3_we0 : OUT STD_LOGIC;
    agg_result_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_3_ce1 : OUT STD_LOGIC;
    agg_result_3_we1 : OUT STD_LOGIC;
    agg_result_3_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    agg_result_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_4_ce0 : OUT STD_LOGIC;
    agg_result_4_we0 : OUT STD_LOGIC;
    agg_result_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_4_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_4_ce1 : OUT STD_LOGIC;
    agg_result_4_we1 : OUT STD_LOGIC;
    agg_result_4_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_4_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    agg_result_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_5_ce0 : OUT STD_LOGIC;
    agg_result_5_we0 : OUT STD_LOGIC;
    agg_result_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_5_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_5_ce1 : OUT STD_LOGIC;
    agg_result_5_we1 : OUT STD_LOGIC;
    agg_result_5_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_5_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    agg_result_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_6_ce0 : OUT STD_LOGIC;
    agg_result_6_we0 : OUT STD_LOGIC;
    agg_result_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_6_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_6_ce1 : OUT STD_LOGIC;
    agg_result_6_we1 : OUT STD_LOGIC;
    agg_result_6_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_6_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    agg_result_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_7_ce0 : OUT STD_LOGIC;
    agg_result_7_we0 : OUT STD_LOGIC;
    agg_result_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_7_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    agg_result_7_ce1 : OUT STD_LOGIC;
    agg_result_7_we1 : OUT STD_LOGIC;
    agg_result_7_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_7_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    A_0_read : IN STD_LOGIC_VECTOR (63 downto 0);
    A_0_read_96 : IN STD_LOGIC_VECTOR (63 downto 0);
    A_0_read_97 : IN STD_LOGIC_VECTOR (63 downto 0);
    A_0_read_98 : IN STD_LOGIC_VECTOR (63 downto 0);
    A_0_read_99 : IN STD_LOGIC_VECTOR (63 downto 0);
    A_0_read_100 : IN STD_LOGIC_VECTOR (63 downto 0);
    A_0_read_101 : IN STD_LOGIC_VECTOR (63 downto 0);
    A_0_read_102 : IN STD_LOGIC_VECTOR (63 downto 0);
    A_0_read_103 : IN STD_LOGIC_VECTOR (63 downto 0);
    A_0_read_104 : IN STD_LOGIC_VECTOR (63 downto 0);
    B_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    B_0_ce0 : OUT STD_LOGIC;
    B_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8521_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8521_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8521_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8521_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8521_p_ce : OUT STD_LOGIC;
    grp_fu_8613_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8613_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8613_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8613_p_ce : OUT STD_LOGIC );
end;


architecture behav of accelerator_matmul_10ul_1ul_8ul_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_idle : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_ready : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_we0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce1 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_we0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce1 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_we0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce1 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_we0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce1 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_we0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce1 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_we0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce1 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_we0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce1 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_we0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce1 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_ce0 : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_ce : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_ce : STD_LOGIC;
    signal grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal agg_result_0_we1_local : STD_LOGIC;
    signal agg_result_0_ce1_local : STD_LOGIC;
    signal agg_result_0_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_0_we0_local : STD_LOGIC;
    signal agg_result_0_ce0_local : STD_LOGIC;
    signal agg_result_0_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_1_we1_local : STD_LOGIC;
    signal agg_result_1_ce1_local : STD_LOGIC;
    signal agg_result_1_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_1_we0_local : STD_LOGIC;
    signal agg_result_1_ce0_local : STD_LOGIC;
    signal agg_result_1_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_2_we1_local : STD_LOGIC;
    signal agg_result_2_ce1_local : STD_LOGIC;
    signal agg_result_2_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_2_we0_local : STD_LOGIC;
    signal agg_result_2_ce0_local : STD_LOGIC;
    signal agg_result_2_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_3_we1_local : STD_LOGIC;
    signal agg_result_3_ce1_local : STD_LOGIC;
    signal agg_result_3_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_3_we0_local : STD_LOGIC;
    signal agg_result_3_ce0_local : STD_LOGIC;
    signal agg_result_3_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_4_we1_local : STD_LOGIC;
    signal agg_result_4_ce1_local : STD_LOGIC;
    signal agg_result_4_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_4_we0_local : STD_LOGIC;
    signal agg_result_4_ce0_local : STD_LOGIC;
    signal agg_result_4_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_5_we1_local : STD_LOGIC;
    signal agg_result_5_ce1_local : STD_LOGIC;
    signal agg_result_5_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_5_we0_local : STD_LOGIC;
    signal agg_result_5_ce0_local : STD_LOGIC;
    signal agg_result_5_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_6_we1_local : STD_LOGIC;
    signal agg_result_6_ce1_local : STD_LOGIC;
    signal agg_result_6_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_6_we0_local : STD_LOGIC;
    signal agg_result_6_ce0_local : STD_LOGIC;
    signal agg_result_6_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_7_we1_local : STD_LOGIC;
    signal agg_result_7_ce1_local : STD_LOGIC;
    signal agg_result_7_address1_local : STD_LOGIC_VECTOR (3 downto 0);
    signal agg_result_7_we0_local : STD_LOGIC;
    signal agg_result_7_ce0_local : STD_LOGIC;
    signal agg_result_7_address0_local : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1024_ce : STD_LOGIC;
    signal grp_fu_1028_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component accelerator_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_0_read : IN STD_LOGIC_VECTOR (63 downto 0);
        A_0_read_38 : IN STD_LOGIC_VECTOR (63 downto 0);
        A_0_read_39 : IN STD_LOGIC_VECTOR (63 downto 0);
        A_0_read_40 : IN STD_LOGIC_VECTOR (63 downto 0);
        A_0_read_41 : IN STD_LOGIC_VECTOR (63 downto 0);
        A_0_read_42 : IN STD_LOGIC_VECTOR (63 downto 0);
        A_0_read_43 : IN STD_LOGIC_VECTOR (63 downto 0);
        A_0_read_44 : IN STD_LOGIC_VECTOR (63 downto 0);
        A_0_read_45 : IN STD_LOGIC_VECTOR (63 downto 0);
        A_0_read_46 : IN STD_LOGIC_VECTOR (63 downto 0);
        agg_result_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_0_ce0 : OUT STD_LOGIC;
        agg_result_0_we0 : OUT STD_LOGIC;
        agg_result_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_0_ce1 : OUT STD_LOGIC;
        agg_result_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        agg_result_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_1_ce0 : OUT STD_LOGIC;
        agg_result_1_we0 : OUT STD_LOGIC;
        agg_result_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_1_ce1 : OUT STD_LOGIC;
        agg_result_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        agg_result_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_2_ce0 : OUT STD_LOGIC;
        agg_result_2_we0 : OUT STD_LOGIC;
        agg_result_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_2_ce1 : OUT STD_LOGIC;
        agg_result_2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        agg_result_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_3_ce0 : OUT STD_LOGIC;
        agg_result_3_we0 : OUT STD_LOGIC;
        agg_result_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_3_ce1 : OUT STD_LOGIC;
        agg_result_3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        agg_result_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_4_ce0 : OUT STD_LOGIC;
        agg_result_4_we0 : OUT STD_LOGIC;
        agg_result_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_4_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_4_ce1 : OUT STD_LOGIC;
        agg_result_4_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        agg_result_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_5_ce0 : OUT STD_LOGIC;
        agg_result_5_we0 : OUT STD_LOGIC;
        agg_result_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_5_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_5_ce1 : OUT STD_LOGIC;
        agg_result_5_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        agg_result_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_6_ce0 : OUT STD_LOGIC;
        agg_result_6_we0 : OUT STD_LOGIC;
        agg_result_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_6_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_6_ce1 : OUT STD_LOGIC;
        agg_result_6_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        agg_result_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_7_ce0 : OUT STD_LOGIC;
        agg_result_7_we0 : OUT STD_LOGIC;
        agg_result_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_7_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        agg_result_7_ce1 : OUT STD_LOGIC;
        agg_result_7_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        B_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_0_ce0 : OUT STD_LOGIC;
        B_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1024_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1024_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1024_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1024_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1024_p_ce : OUT STD_LOGIC;
        grp_fu_1028_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1028_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1028_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1028_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932 : component accelerator_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start,
        ap_done => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done,
        ap_idle => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_idle,
        ap_ready => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_ready,
        A_0_read => A_0_read,
        A_0_read_38 => A_0_read_96,
        A_0_read_39 => A_0_read_97,
        A_0_read_40 => A_0_read_98,
        A_0_read_41 => A_0_read_99,
        A_0_read_42 => A_0_read_100,
        A_0_read_43 => A_0_read_101,
        A_0_read_44 => A_0_read_102,
        A_0_read_45 => A_0_read_103,
        A_0_read_46 => A_0_read_104,
        agg_result_0_address0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address0,
        agg_result_0_ce0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce0,
        agg_result_0_we0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_we0,
        agg_result_0_d0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_d0,
        agg_result_0_address1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address1,
        agg_result_0_ce1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce1,
        agg_result_0_q1 => agg_result_0_q1,
        agg_result_1_address0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address0,
        agg_result_1_ce0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce0,
        agg_result_1_we0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_we0,
        agg_result_1_d0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_d0,
        agg_result_1_address1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address1,
        agg_result_1_ce1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce1,
        agg_result_1_q1 => agg_result_1_q1,
        agg_result_2_address0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address0,
        agg_result_2_ce0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce0,
        agg_result_2_we0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_we0,
        agg_result_2_d0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_d0,
        agg_result_2_address1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address1,
        agg_result_2_ce1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce1,
        agg_result_2_q1 => agg_result_2_q1,
        agg_result_3_address0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address0,
        agg_result_3_ce0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce0,
        agg_result_3_we0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_we0,
        agg_result_3_d0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_d0,
        agg_result_3_address1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address1,
        agg_result_3_ce1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce1,
        agg_result_3_q1 => agg_result_3_q1,
        agg_result_4_address0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address0,
        agg_result_4_ce0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce0,
        agg_result_4_we0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_we0,
        agg_result_4_d0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_d0,
        agg_result_4_address1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address1,
        agg_result_4_ce1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce1,
        agg_result_4_q1 => agg_result_4_q1,
        agg_result_5_address0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address0,
        agg_result_5_ce0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce0,
        agg_result_5_we0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_we0,
        agg_result_5_d0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_d0,
        agg_result_5_address1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address1,
        agg_result_5_ce1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce1,
        agg_result_5_q1 => agg_result_5_q1,
        agg_result_6_address0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address0,
        agg_result_6_ce0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce0,
        agg_result_6_we0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_we0,
        agg_result_6_d0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_d0,
        agg_result_6_address1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address1,
        agg_result_6_ce1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce1,
        agg_result_6_q1 => agg_result_6_q1,
        agg_result_7_address0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address0,
        agg_result_7_ce0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce0,
        agg_result_7_we0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_we0,
        agg_result_7_d0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_d0,
        agg_result_7_address1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address1,
        agg_result_7_ce1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce1,
        agg_result_7_q1 => agg_result_7_q1,
        B_0_address0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_address0,
        B_0_ce0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_ce0,
        B_0_q0 => B_0_q0,
        grp_fu_1024_p_din0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din0,
        grp_fu_1024_p_din1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din1,
        grp_fu_1024_p_opcode => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_opcode,
        grp_fu_1024_p_dout0 => grp_fu_8521_p_dout0,
        grp_fu_1024_p_ce => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_ce,
        grp_fu_1028_p_din0 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din0,
        grp_fu_1028_p_din1 => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din1,
        grp_fu_1028_p_dout0 => grp_fu_8613_p_dout0,
        grp_fu_1028_p_ce => grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_ready = ap_const_logic_1)) then 
                    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done, ap_CS_fsm_state7)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    B_0_address0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_address0;
    B_0_ce0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_B_0_ce0;

    agg_result_0_address0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address0, ap_CS_fsm_state7, agg_result_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_0_address0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address0;
        else 
            agg_result_0_address0 <= agg_result_0_address0_local;
        end if; 
    end process;


    agg_result_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_0_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_0_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_0_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_0_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_0_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            agg_result_0_address0_local <= "XXXX";
        end if; 
    end process;


    agg_result_0_address1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address1, ap_CS_fsm_state7, agg_result_0_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_0_address1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_address1;
        else 
            agg_result_0_address1 <= agg_result_0_address1_local;
        end if; 
    end process;


    agg_result_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_0_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_0_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_0_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_0_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_0_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            agg_result_0_address1_local <= "XXXX";
        end if; 
    end process;


    agg_result_0_ce0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce0, ap_CS_fsm_state7, agg_result_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_0_ce0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce0;
        else 
            agg_result_0_ce0 <= agg_result_0_ce0_local;
        end if; 
    end process;


    agg_result_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_0_ce0_local <= ap_const_logic_1;
        else 
            agg_result_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_0_ce1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce1, ap_CS_fsm_state7, agg_result_0_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_0_ce1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_ce1;
        else 
            agg_result_0_ce1 <= agg_result_0_ce1_local;
        end if; 
    end process;


    agg_result_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_0_ce1_local <= ap_const_logic_1;
        else 
            agg_result_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_0_d0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_0_d0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_d0;
        else 
            agg_result_0_d0 <= ap_const_lv64_0;
        end if; 
    end process;

    agg_result_0_d1 <= ap_const_lv64_0;

    agg_result_0_we0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_we0, ap_CS_fsm_state7, agg_result_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_0_we0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_0_we0;
        else 
            agg_result_0_we0 <= agg_result_0_we0_local;
        end if; 
    end process;


    agg_result_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_0_we0_local <= ap_const_logic_1;
        else 
            agg_result_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_0_we1 <= agg_result_0_we1_local;

    agg_result_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_0_we1_local <= ap_const_logic_1;
        else 
            agg_result_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_1_address0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address0, ap_CS_fsm_state7, agg_result_1_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_1_address0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address0;
        else 
            agg_result_1_address0 <= agg_result_1_address0_local;
        end if; 
    end process;


    agg_result_1_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_1_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_1_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_1_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_1_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_1_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            agg_result_1_address0_local <= "XXXX";
        end if; 
    end process;


    agg_result_1_address1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address1, ap_CS_fsm_state7, agg_result_1_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_1_address1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_address1;
        else 
            agg_result_1_address1 <= agg_result_1_address1_local;
        end if; 
    end process;


    agg_result_1_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_1_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_1_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_1_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_1_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_1_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            agg_result_1_address1_local <= "XXXX";
        end if; 
    end process;


    agg_result_1_ce0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce0, ap_CS_fsm_state7, agg_result_1_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_1_ce0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce0;
        else 
            agg_result_1_ce0 <= agg_result_1_ce0_local;
        end if; 
    end process;


    agg_result_1_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_1_ce0_local <= ap_const_logic_1;
        else 
            agg_result_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_1_ce1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce1, ap_CS_fsm_state7, agg_result_1_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_1_ce1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_ce1;
        else 
            agg_result_1_ce1 <= agg_result_1_ce1_local;
        end if; 
    end process;


    agg_result_1_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_1_ce1_local <= ap_const_logic_1;
        else 
            agg_result_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_1_d0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_1_d0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_d0;
        else 
            agg_result_1_d0 <= ap_const_lv64_0;
        end if; 
    end process;

    agg_result_1_d1 <= ap_const_lv64_0;

    agg_result_1_we0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_we0, ap_CS_fsm_state7, agg_result_1_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_1_we0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_1_we0;
        else 
            agg_result_1_we0 <= agg_result_1_we0_local;
        end if; 
    end process;


    agg_result_1_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_1_we0_local <= ap_const_logic_1;
        else 
            agg_result_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_1_we1 <= agg_result_1_we1_local;

    agg_result_1_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_1_we1_local <= ap_const_logic_1;
        else 
            agg_result_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_2_address0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address0, ap_CS_fsm_state7, agg_result_2_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_2_address0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address0;
        else 
            agg_result_2_address0 <= agg_result_2_address0_local;
        end if; 
    end process;


    agg_result_2_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_2_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_2_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_2_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_2_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_2_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            agg_result_2_address0_local <= "XXXX";
        end if; 
    end process;


    agg_result_2_address1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address1, ap_CS_fsm_state7, agg_result_2_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_2_address1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_address1;
        else 
            agg_result_2_address1 <= agg_result_2_address1_local;
        end if; 
    end process;


    agg_result_2_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_2_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_2_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_2_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_2_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_2_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            agg_result_2_address1_local <= "XXXX";
        end if; 
    end process;


    agg_result_2_ce0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce0, ap_CS_fsm_state7, agg_result_2_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_2_ce0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce0;
        else 
            agg_result_2_ce0 <= agg_result_2_ce0_local;
        end if; 
    end process;


    agg_result_2_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_2_ce0_local <= ap_const_logic_1;
        else 
            agg_result_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_2_ce1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce1, ap_CS_fsm_state7, agg_result_2_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_2_ce1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_ce1;
        else 
            agg_result_2_ce1 <= agg_result_2_ce1_local;
        end if; 
    end process;


    agg_result_2_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_2_ce1_local <= ap_const_logic_1;
        else 
            agg_result_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_2_d0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_2_d0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_d0;
        else 
            agg_result_2_d0 <= ap_const_lv64_0;
        end if; 
    end process;

    agg_result_2_d1 <= ap_const_lv64_0;

    agg_result_2_we0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_we0, ap_CS_fsm_state7, agg_result_2_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_2_we0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_2_we0;
        else 
            agg_result_2_we0 <= agg_result_2_we0_local;
        end if; 
    end process;


    agg_result_2_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_2_we0_local <= ap_const_logic_1;
        else 
            agg_result_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_2_we1 <= agg_result_2_we1_local;

    agg_result_2_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_2_we1_local <= ap_const_logic_1;
        else 
            agg_result_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_3_address0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address0, ap_CS_fsm_state7, agg_result_3_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_3_address0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address0;
        else 
            agg_result_3_address0 <= agg_result_3_address0_local;
        end if; 
    end process;


    agg_result_3_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_3_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_3_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_3_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_3_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_3_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            agg_result_3_address0_local <= "XXXX";
        end if; 
    end process;


    agg_result_3_address1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address1, ap_CS_fsm_state7, agg_result_3_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_3_address1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_address1;
        else 
            agg_result_3_address1 <= agg_result_3_address1_local;
        end if; 
    end process;


    agg_result_3_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_3_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_3_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_3_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_3_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_3_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            agg_result_3_address1_local <= "XXXX";
        end if; 
    end process;


    agg_result_3_ce0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce0, ap_CS_fsm_state7, agg_result_3_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_3_ce0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce0;
        else 
            agg_result_3_ce0 <= agg_result_3_ce0_local;
        end if; 
    end process;


    agg_result_3_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_3_ce0_local <= ap_const_logic_1;
        else 
            agg_result_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_3_ce1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce1, ap_CS_fsm_state7, agg_result_3_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_3_ce1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_ce1;
        else 
            agg_result_3_ce1 <= agg_result_3_ce1_local;
        end if; 
    end process;


    agg_result_3_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_3_ce1_local <= ap_const_logic_1;
        else 
            agg_result_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_3_d0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_3_d0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_d0;
        else 
            agg_result_3_d0 <= ap_const_lv64_0;
        end if; 
    end process;

    agg_result_3_d1 <= ap_const_lv64_0;

    agg_result_3_we0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_we0, ap_CS_fsm_state7, agg_result_3_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_3_we0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_3_we0;
        else 
            agg_result_3_we0 <= agg_result_3_we0_local;
        end if; 
    end process;


    agg_result_3_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_3_we0_local <= ap_const_logic_1;
        else 
            agg_result_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_3_we1 <= agg_result_3_we1_local;

    agg_result_3_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_3_we1_local <= ap_const_logic_1;
        else 
            agg_result_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_4_address0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address0, ap_CS_fsm_state7, agg_result_4_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_4_address0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address0;
        else 
            agg_result_4_address0 <= agg_result_4_address0_local;
        end if; 
    end process;


    agg_result_4_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_4_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_4_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_4_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_4_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_4_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            agg_result_4_address0_local <= "XXXX";
        end if; 
    end process;


    agg_result_4_address1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address1, ap_CS_fsm_state7, agg_result_4_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_4_address1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_address1;
        else 
            agg_result_4_address1 <= agg_result_4_address1_local;
        end if; 
    end process;


    agg_result_4_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_4_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_4_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_4_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_4_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_4_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            agg_result_4_address1_local <= "XXXX";
        end if; 
    end process;


    agg_result_4_ce0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce0, ap_CS_fsm_state7, agg_result_4_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_4_ce0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce0;
        else 
            agg_result_4_ce0 <= agg_result_4_ce0_local;
        end if; 
    end process;


    agg_result_4_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_4_ce0_local <= ap_const_logic_1;
        else 
            agg_result_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_4_ce1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce1, ap_CS_fsm_state7, agg_result_4_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_4_ce1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_ce1;
        else 
            agg_result_4_ce1 <= agg_result_4_ce1_local;
        end if; 
    end process;


    agg_result_4_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_4_ce1_local <= ap_const_logic_1;
        else 
            agg_result_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_4_d0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_4_d0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_d0;
        else 
            agg_result_4_d0 <= ap_const_lv64_0;
        end if; 
    end process;

    agg_result_4_d1 <= ap_const_lv64_0;

    agg_result_4_we0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_we0, ap_CS_fsm_state7, agg_result_4_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_4_we0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_4_we0;
        else 
            agg_result_4_we0 <= agg_result_4_we0_local;
        end if; 
    end process;


    agg_result_4_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_4_we0_local <= ap_const_logic_1;
        else 
            agg_result_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_4_we1 <= agg_result_4_we1_local;

    agg_result_4_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_4_we1_local <= ap_const_logic_1;
        else 
            agg_result_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_5_address0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address0, ap_CS_fsm_state7, agg_result_5_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_5_address0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address0;
        else 
            agg_result_5_address0 <= agg_result_5_address0_local;
        end if; 
    end process;


    agg_result_5_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_5_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_5_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_5_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_5_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_5_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            agg_result_5_address0_local <= "XXXX";
        end if; 
    end process;


    agg_result_5_address1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address1, ap_CS_fsm_state7, agg_result_5_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_5_address1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_address1;
        else 
            agg_result_5_address1 <= agg_result_5_address1_local;
        end if; 
    end process;


    agg_result_5_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_5_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_5_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_5_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_5_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_5_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            agg_result_5_address1_local <= "XXXX";
        end if; 
    end process;


    agg_result_5_ce0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce0, ap_CS_fsm_state7, agg_result_5_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_5_ce0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce0;
        else 
            agg_result_5_ce0 <= agg_result_5_ce0_local;
        end if; 
    end process;


    agg_result_5_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_5_ce0_local <= ap_const_logic_1;
        else 
            agg_result_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_5_ce1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce1, ap_CS_fsm_state7, agg_result_5_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_5_ce1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_ce1;
        else 
            agg_result_5_ce1 <= agg_result_5_ce1_local;
        end if; 
    end process;


    agg_result_5_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_5_ce1_local <= ap_const_logic_1;
        else 
            agg_result_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_5_d0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_5_d0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_d0;
        else 
            agg_result_5_d0 <= ap_const_lv64_0;
        end if; 
    end process;

    agg_result_5_d1 <= ap_const_lv64_0;

    agg_result_5_we0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_we0, ap_CS_fsm_state7, agg_result_5_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_5_we0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_5_we0;
        else 
            agg_result_5_we0 <= agg_result_5_we0_local;
        end if; 
    end process;


    agg_result_5_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_5_we0_local <= ap_const_logic_1;
        else 
            agg_result_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_5_we1 <= agg_result_5_we1_local;

    agg_result_5_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_5_we1_local <= ap_const_logic_1;
        else 
            agg_result_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_6_address0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address0, ap_CS_fsm_state7, agg_result_6_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_6_address0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address0;
        else 
            agg_result_6_address0 <= agg_result_6_address0_local;
        end if; 
    end process;


    agg_result_6_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_6_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_6_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_6_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_6_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_6_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            agg_result_6_address0_local <= "XXXX";
        end if; 
    end process;


    agg_result_6_address1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address1, ap_CS_fsm_state7, agg_result_6_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_6_address1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_address1;
        else 
            agg_result_6_address1 <= agg_result_6_address1_local;
        end if; 
    end process;


    agg_result_6_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_6_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_6_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_6_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_6_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_6_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            agg_result_6_address1_local <= "XXXX";
        end if; 
    end process;


    agg_result_6_ce0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce0, ap_CS_fsm_state7, agg_result_6_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_6_ce0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce0;
        else 
            agg_result_6_ce0 <= agg_result_6_ce0_local;
        end if; 
    end process;


    agg_result_6_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_6_ce0_local <= ap_const_logic_1;
        else 
            agg_result_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_6_ce1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce1, ap_CS_fsm_state7, agg_result_6_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_6_ce1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_ce1;
        else 
            agg_result_6_ce1 <= agg_result_6_ce1_local;
        end if; 
    end process;


    agg_result_6_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_6_ce1_local <= ap_const_logic_1;
        else 
            agg_result_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_6_d0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_6_d0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_d0;
        else 
            agg_result_6_d0 <= ap_const_lv64_0;
        end if; 
    end process;

    agg_result_6_d1 <= ap_const_lv64_0;

    agg_result_6_we0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_we0, ap_CS_fsm_state7, agg_result_6_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_6_we0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_6_we0;
        else 
            agg_result_6_we0 <= agg_result_6_we0_local;
        end if; 
    end process;


    agg_result_6_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_6_we0_local <= ap_const_logic_1;
        else 
            agg_result_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_6_we1 <= agg_result_6_we1_local;

    agg_result_6_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_6_we1_local <= ap_const_logic_1;
        else 
            agg_result_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_7_address0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address0, ap_CS_fsm_state7, agg_result_7_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_7_address0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address0;
        else 
            agg_result_7_address0 <= agg_result_7_address0_local;
        end if; 
    end process;


    agg_result_7_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_7_address0_local <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_7_address0_local <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_7_address0_local <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_7_address0_local <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_7_address0_local <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            agg_result_7_address0_local <= "XXXX";
        end if; 
    end process;


    agg_result_7_address1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address1, ap_CS_fsm_state7, agg_result_7_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_7_address1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_address1;
        else 
            agg_result_7_address1 <= agg_result_7_address1_local;
        end if; 
    end process;


    agg_result_7_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            agg_result_7_address1_local <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            agg_result_7_address1_local <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            agg_result_7_address1_local <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            agg_result_7_address1_local <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            agg_result_7_address1_local <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            agg_result_7_address1_local <= "XXXX";
        end if; 
    end process;


    agg_result_7_ce0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce0, ap_CS_fsm_state7, agg_result_7_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_7_ce0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce0;
        else 
            agg_result_7_ce0 <= agg_result_7_ce0_local;
        end if; 
    end process;


    agg_result_7_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_7_ce0_local <= ap_const_logic_1;
        else 
            agg_result_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_7_ce1_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce1, ap_CS_fsm_state7, agg_result_7_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_7_ce1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_ce1;
        else 
            agg_result_7_ce1 <= agg_result_7_ce1_local;
        end if; 
    end process;


    agg_result_7_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_7_ce1_local <= ap_const_logic_1;
        else 
            agg_result_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    agg_result_7_d0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_7_d0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_d0;
        else 
            agg_result_7_d0 <= ap_const_lv64_0;
        end if; 
    end process;

    agg_result_7_d1 <= ap_const_lv64_0;

    agg_result_7_we0_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_we0, ap_CS_fsm_state7, agg_result_7_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            agg_result_7_we0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_agg_result_7_we0;
        else 
            agg_result_7_we0 <= agg_result_7_we0_local;
        end if; 
    end process;


    agg_result_7_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_7_we0_local <= ap_const_logic_1;
        else 
            agg_result_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_7_we1 <= agg_result_7_we1_local;

    agg_result_7_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            agg_result_7_we1_local <= ap_const_logic_1;
        else 
            agg_result_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done)
    begin
        if ((grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done, ap_CS_fsm_state7)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1024_ce_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_ce, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1024_ce <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_ce;
        else 
            grp_fu_1024_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1028_ce_assign_proc : process(grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_ce, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_1028_ce <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_ce;
        else 
            grp_fu_1028_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_8521_p_ce <= grp_fu_1024_ce;
    grp_fu_8521_p_din0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din0;
    grp_fu_8521_p_din1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_din1;
    grp_fu_8521_p_opcode <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1024_p_opcode;
    grp_fu_8613_p_ce <= grp_fu_1028_ce;
    grp_fu_8613_p_din0 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din0;
    grp_fu_8613_p_din1 <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_grp_fu_1028_p_din1;
    grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start <= grp_matmul_10ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_932_ap_start_reg;
end behav;
