Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_sobel_filter_top_0_wrapper_xst.prj"
Verilog Include Directory          : {"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/" "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_lib/edk/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_sobel_filter_top_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_sobel_filter_top_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/CONTROL_BUS_if.v" into library sobel_filter_top_v1_02_a
Parsing module <CONTROL_BUS_if>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/INPUT_STREAM_if.v" into library sobel_filter_top_v1_02_a
Parsing module <INPUT_STREAM_if>.
Parsing module <INPUT_STREAM_fifo>.
Parsing module <INPUT_STREAM_reg_slice>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/OUTPUT_STREAM_if.v" into library sobel_filter_top_v1_02_a
Parsing module <OUTPUT_STREAM_if>.
Parsing module <OUTPUT_STREAM_fifo>.
Parsing module <OUTPUT_STREAM_reg_slice>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_0_ram.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_buff_A_M_0_ram>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_0.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_buff_A_M_0>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_1_ram.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_buff_A_M_1_ram>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_1.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_buff_A_M_1>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_2_ram.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_buff_A_M_2_ram>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_2.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_buff_A_M_2>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_grp_fu_579_ACMP_mul_1.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_grp_fu_579_ACMP_mul_1>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_grp_fu_683_ACMP_mul_2.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_grp_fu_683_ACMP_mul_2>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_ap_rst_if.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_ap_rst_if>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_top.v" into library sobel_filter_top_v1_02_a
Parsing module <sobel_filter_top>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/hdl/system_sobel_filter_top_0_wrapper.v" into library work
Parsing module <system_sobel_filter_top_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_sobel_filter_top_0_wrapper>.

Elaborating module <sobel_filter_top(RESET_ACTIVE_LOW=1,C_S_AXI_CONTROL_BUS_ADDR_WIDTH=32,C_S_AXI_CONTROL_BUS_DATA_WIDTH=32)>.

Elaborating module <sobel_filter>.

Elaborating module <sobel_filter_buff_A_M_0(DataWidth=8,AddressRange=1920,AddressWidth=11)>.

Elaborating module <sobel_filter_buff_A_M_0_ram>.

Elaborating module <sobel_filter_buff_A_M_1(DataWidth=8,AddressRange=1920,AddressWidth=11)>.

Elaborating module <sobel_filter_buff_A_M_1_ram>.

Elaborating module <sobel_filter_buff_A_M_2(DataWidth=8,AddressRange=1920,AddressWidth=11)>.

Elaborating module <sobel_filter_buff_A_M_2_ram>.

Elaborating module <sobel_filter_grp_fu_579_ACMP_mul_1(ID=1,NUM_STAGE=2,din0_WIDTH=8,din1_WIDTH=5,dout_WIDTH=13)>.

Elaborating module <sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0>.

Elaborating module <sobel_filter_grp_fu_683_ACMP_mul_2(ID=2,NUM_STAGE=2,din0_WIDTH=8,din1_WIDTH=5,dout_WIDTH=13)>.

Elaborating module <sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter.v" Line 823: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter.v" Line 1361: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter.v" Line 1362: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter.v" Line 1365: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter.v" Line 1368: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter.v" Line 1369: Result of 64-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter.v" Line 1377: Result of 13-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter.v" Line 1380: Result of 13-bit expression is truncated to fit in 8-bit target.

Elaborating module <CONTROL_BUS_if(C_ADDR_WIDTH=32,C_DATA_WIDTH=32)>.

Elaborating module <INPUT_STREAM_if>.

Elaborating module <INPUT_STREAM_reg_slice(N=39)>.

Elaborating module <INPUT_STREAM_fifo(DATA_BITS=32,DEPTH_BITS=4)>.

Elaborating module <INPUT_STREAM_fifo(DATA_BITS=4,DEPTH_BITS=4)>.

Elaborating module <INPUT_STREAM_fifo(DATA_BITS=1,DEPTH_BITS=4)>.

Elaborating module <OUTPUT_STREAM_if>.

Elaborating module <OUTPUT_STREAM_reg_slice(N=39)>.

Elaborating module <OUTPUT_STREAM_fifo(DATA_BITS=32,DEPTH_BITS=4)>.

Elaborating module <OUTPUT_STREAM_fifo(DATA_BITS=4,DEPTH_BITS=4)>.

Elaborating module <OUTPUT_STREAM_fifo(DATA_BITS=1,DEPTH_BITS=4)>.

Elaborating module <sobel_filter_ap_rst_if(RESET_ACTIVE_LOW=1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_sobel_filter_top_0_wrapper>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/hdl/system_sobel_filter_top_0_wrapper.v".
    Summary:
	no macro.
Unit <system_sobel_filter_top_0_wrapper> synthesized.

Synthesizing Unit <sobel_filter_top>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_top.v".
        C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 32
        C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32
        RESET_ACTIVE_LOW = 1
    Summary:
	no macro.
Unit <sobel_filter_top> synthesized.

Synthesizing Unit <sobel_filter>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st0_fsm_0 = 3'b000
        ap_ST_st1_fsm_1 = 3'b001
        ap_ST_st2_fsm_2 = 3'b010
        ap_ST_st3_fsm_3 = 3'b011
        ap_ST_pp0_stg0_fsm_4 = 3'b100
        ap_const_lv1_0 = 1'b0
        ap_const_lv31_0 = 31'b0000000000000000000000000000000
        ap_const_lv32_0 = 32'b00000000000000000000000000000000
        ap_const_lv4_F = 4'b1111
        ap_const_lv1_1 = 1'b1
        ap_const_lv32_1 = 32'b00000000000000000000000000000001
        ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111
        ap_const_lv31_1 = 31'b0000000000000000000000000000001
        ap_const_lv32_1E = 32'b00000000000000000000000000011110
        ap_const_lv30_1 = 30'b000000000000000000000000000001
        ap_const_lv32_8 = 32'b00000000000000000000000000001000
        ap_const_lv32_F = 32'b00000000000000000000000000001111
        ap_const_lv32_10 = 32'b00000000000000000000000000010000
        ap_const_lv32_17 = 32'b00000000000000000000000000010111
        ap_const_lv13_19 = 13'b0000000011001
        ap_const_lv14_6 = 14'b00000000000110
        ap_const_lv9_1 = 9'b000000001
        ap_const_lv15_7 = 15'b000000000000111
        ap_const_lv9_80 = 9'b010000000
        ap_const_lv8_10 = 8'b00010000
        ap_const_lv8_0 = 8'b00000000
        ap_const_lv32_A = 32'b00000000000000000000000000001010
        ap_const_lv8_37 = 8'b00110111
        ap_const_lv8_9B = 8'b10011011
        ap_const_lv8_FF = 8'b11111111
        ap_true = 1'b1
WARNING:Xst:647 - Input <inter_pix_data_V_dout<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inter_pix_strb_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inter_pix_user_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inter_pix_last_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inter_pix_tdest_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it10>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it4>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it5>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it6>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it7>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it8>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it9>.
    Found 11-bit register for signal <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1>.
    Found 8-bit register for signal <tmp_2_1_2_i_cast_fu_958_p1<7:0>>.
    Found 31-bit register for signal <ap_reg_ppstg_col_1_reg_353_pp0_it1>.
    Found 31-bit register for signal <ap_reg_ppstg_col_1_reg_353_pp0_it2>.
    Found 31-bit register for signal <ap_reg_ppstg_col_1_reg_353_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_1319_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_1319_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_1319_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_1319_pp0_it4>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_1319_pp0_it5>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_1319_pp0_it6>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_1319_pp0_it7>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_1319_pp0_it8>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_1319_pp0_it9>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond1_reg_1355_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond1_reg_1355_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond1_reg_1355_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond1_reg_1355_pp0_it4>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond1_reg_1355_pp0_it5>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond1_reg_1355_pp0_it6>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond1_reg_1355_pp0_it7>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond1_reg_1355_pp0_it8>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond2_reg_1362_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond2_reg_1362_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond2_reg_1362_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond2_reg_1362_pp0_it4>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond2_reg_1362_pp0_it5>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond2_reg_1362_pp0_it6>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond2_reg_1362_pp0_it7>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond2_reg_1362_pp0_it8>.
    Found 1-bit register for signal <ap_reg_ppstg_or_cond2_reg_1362_pp0_it9>.
    Found 1-bit register for signal <ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it4>.
    Found 1-bit register for signal <ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it5>.
    Found 1-bit register for signal <ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it6>.
    Found 1-bit register for signal <ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it7>.
    Found 1-bit register for signal <ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it8>.
    Found 1-bit register for signal <ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it9>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_15_reg_1328_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_15_reg_1328_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_15_reg_1328_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_15_reg_1328_pp0_it4>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_15_reg_1328_pp0_it5>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1<10>>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1<9>>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1<8>>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1<7>>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1<6>>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1<5>>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1<4>>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1<3>>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1<2>>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1<1>>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1<0>>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_17_reg_1351_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_17_reg_1351_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_tmp_17_reg_1351_pp0_it3>.
    Found 8-bit register for signal <ap_reg_ppstg_tmp_27_reg_1452_pp0_it5>.
    Found 8-bit register for signal <ap_reg_ppstg_tmp_i2_reg_1522_pp0_it9>.
    Found 11-bit register for signal <buff_A_M_1_addr_reg_1340>.
    Found 8-bit register for signal <buff_A_M_1_load_reg_1371>.
    Found 8-bit register for signal <tmp_2_0_1_i_cast_fu_867_p1<7:0>>.
    Found 8-bit register for signal <buff_C_M_0_1_fu_174>.
    Found 8-bit register for signal <buff_C_M_0_2_4_reg_1462>.
    Found 8-bit register for signal <buff_C_M_0_2_fu_178>.
    Found 8-bit register for signal <buff_C_M_1_1_1_reg_1447>.
    Found 8-bit register for signal <tmp_2_1_0_i_cast_fu_909_p1<7:0>>.
    Found 8-bit register for signal <buff_C_M_1_2_3_reg_1457>.
    Found 8-bit register for signal <buff_C_M_1_2_fu_190>.
    Found 8-bit register for signal <buff_C_M_2_1_fu_182>.
    Found 8-bit register for signal <buff_C_M_2_2_3_reg_1477>.
    Found 8-bit register for signal <tmp_2_2_1_i_cast_fu_992_p1<7:0>>.
    Found 31-bit register for signal <col_1_reg_353>.
    Found 31-bit register for signal <col_reg_1323>.
    Found 1-bit register for signal <exitcond_reg_1319>.
    Found 1-bit register for signal <icmp_reg_1304>.
    Found 8-bit register for signal <neg7_i_cast_reg_1512>.
    Found 8-bit register for signal <neg_i_cast_reg_1502>.
    Found 8-bit register for signal <retval_i5_i_cast_fu_623_p1<7:0>>.
    Found 8-bit register for signal <retval_i_i_cast1_fu_594_p1<7:0>>.
    Found 1-bit register for signal <or_cond1_reg_1355>.
    Found 1-bit register for signal <or_cond2_reg_1362>.
    Found 1-bit register for signal <output_pixel_last_V_reg_1366>.
    Found 8-bit register for signal <return_value_5_reg_1376>.
    Found 31-bit register for signal <row_1_reg_1294>.
    Found 31-bit register for signal <row_reg_342>.
    Found 1-bit register for signal <sel_tmp3_reg_1539>.
    Found 31-bit register for signal <smax3_reg_1281>.
    Found 31-bit register for signal <smax6_reg_1286>.
    Found 8-bit register for signal <temp_fu_154>.
    Found 8-bit register for signal <temp_load_reg_1421>.
    Found 8-bit register for signal <grp_fu_683_p00<7:0>>.
    Found 8-bit register for signal <retval_i5_i1_cast_fu_753_p1<7:0>>.
    Found 8-bit register for signal <retval_i_i1_cast1_fu_721_p1<7:0>>.
    Found 15-bit register for signal <tmp11_reg_1436>.
    Found 31-bit register for signal <tmp1_cast_reg_1256>.
    Found 1-bit register for signal <tmp2_reg_1261>.
    Found 16-bit register for signal <tmp4_reg_1401>.
    Found 1-bit register for signal <tmp5_reg_1266>.
    Found 15-bit register for signal <tmp7_reg_1406>.
    Found 16-bit register for signal <tmp9_reg_1431>.
    Found 1-bit register for signal <tmp_11_reg_1309>.
    Found 1-bit register for signal <tmp_13_reg_1314>.
    Found 1-bit register for signal <tmp_15_reg_1328>.
    Found 1-bit register for signal <tmp_16_reg_1335<10>>.
    Found 1-bit register for signal <tmp_16_reg_1335<9>>.
    Found 1-bit register for signal <tmp_16_reg_1335<8>>.
    Found 1-bit register for signal <tmp_16_reg_1335<7>>.
    Found 1-bit register for signal <tmp_16_reg_1335<6>>.
    Found 1-bit register for signal <tmp_16_reg_1335<5>>.
    Found 1-bit register for signal <tmp_16_reg_1335<4>>.
    Found 1-bit register for signal <tmp_16_reg_1335<3>>.
    Found 1-bit register for signal <tmp_16_reg_1335<2>>.
    Found 1-bit register for signal <tmp_16_reg_1335<1>>.
    Found 1-bit register for signal <tmp_16_reg_1335<0>>.
    Found 1-bit register for signal <tmp_17_reg_1351>.
    Found 1-bit register for signal <tmp_21_reg_1534>.
    Found 8-bit register for signal <tmp_26_reg_1416>.
    Found 8-bit register for signal <tmp_27_reg_1452>.
    Found 1-bit register for signal <tmp_29_reg_1507>.
    Found 1-bit register for signal <tmp_30_reg_1517>.
    Found 32-bit register for signal <tmp_7_reg_1276>.
    Found 1-bit register for signal <tmp_8_i_reg_1528>.
    Found 1-bit register for signal <tmp_8_reg_1299>.
    Found 31-bit register for signal <tmp_cast_reg_1251>.
    Found 8-bit register for signal <tmp_i2_reg_1522>.
    Found 32-bit register for signal <tmp_s_reg_1271>.
    Found 11-bit register for signal <x_weight_1_reg_1472>.
    Found 11-bit register for signal <x_weight_3_reg_1482>.
    Found 8-bit register for signal <x_weight_4_cast_reg_1492>.
    Found 11-bit register for signal <y_weight_2_reg_1487>.
    Found 8-bit register for signal <y_weight_5_cast_reg_1497>.
    Found 10-bit register for signal <y_weight_reg_1467>.
    Found 3-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_0> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <x_weight_1_fu_923_p0[10]_p_shl_i2_cast_fu_919_p1[10]_sub_584_OUT> created at line 1071.
    Found 9-bit subtractor for signal <x_weight_fu_883_p2> created at line 1467.
    Found 11-bit subtractor for signal <y_weight_3_fu_1037_p2> created at line 1471.
    Found 31-bit adder for signal <col_1_phi_fu_357_p4[30]_GND_3_o_add_345_OUT> created at line 897.
    Found 31-bit adder for signal <row_reg_342[30]_GND_3_o_add_408_OUT> created at line 930.
    Found 15-bit adder for signal <tmp22_cast_fu_789_p1[14]_p_shl_i1_cast_fu_735_p1[14]_add_470_OUT> created at line 972.
    Found 16-bit adder for signal <tmp3_fu_640_p2[15]_tmp_2_i_cast_fu_636_p1[15]_add_482_OUT> created at line 981.
    Found 15-bit adder for signal <tmp18_cast_fu_658_p1[14]_p_shl_i_cast_fu_606_p1[14]_add_492_OUT> created at line 987.
    Found 16-bit adder for signal <tmp8_fu_771_p2[15]_tmp_2_i1_cast_fu_767_p1[15]_add_500_OUT> created at line 990.
    Found 32-bit adder for signal <cols[31]_PWR_3_o_add_555_OUT> created at line 1053.
    Found 32-bit adder for signal <rows[31]_PWR_3_o_add_576_OUT> created at line 1068.
    Found 10-bit adder for signal <tmp26_cast_fu_899_p1[9]_tmp_6_0_1_i_cast_fu_876_p1[9]_add_616_OUT> created at line 1086.
    Found 8-bit adder for signal <buff_A_M_0_d1> created at line 1363.
    Found 9-bit adder for signal <tmp10_fu_783_p2> created at line 1423.
    Found 9-bit adder for signal <tmp14_fu_893_p2> created at line 1426.
    Found 32-bit adder for signal <tmp1_fu_376_p2> created at line 1429.
    Found 16-bit adder for signal <tmp3_fu_640_p2> created at line 1433.
    Found 9-bit adder for signal <tmp6_fu_652_p2> created at line 1434.
    Found 16-bit adder for signal <tmp8_fu_771_p2> created at line 1435.
    Found 16-bit adder for signal <tmp_5_i1_fu_819_p2> created at line 1456.
    Found 16-bit adder for signal <tmp_5_i_fu_692_p2> created at line 1457.
    Found 32-bit adder for signal <tmp_fu_366_p2> created at line 1460.
    Found 8-bit adder for signal <tmp_i2_fu_1084_p2> created at line 1461.
    Found 11-bit adder for signal <x_weight_4_fu_1028_p2> created at line 1466.
    Found 8-bit adder for signal <y_2_fu_943_p2> created at line 1468.
    Found 8-bit subtractor for signal <GND_3_o_y_weight_5_cast_fu_1042_p1[7]_sub_361_OUT> created at line 906.
    Found 11-bit adder for signal <_n1161> created at line 1080.
    Found 11-bit subtractor for signal <y_weight_1_fu_986_p2[10]_p_shl12_i_cast_fu_1002_p1[10]_sub_604_OUT> created at line 1080.
    Found 8-bit subtractor for signal <GND_3_o_x_weight_4_cast_fu_1033_p1[7]_sub_368_OUT> created at line 909.
    Found 11-bit subtractor for signal <_n1164> created at line 1074.
    Found 11-bit adder for signal <x_weight_2_fu_971_p2[10]_tmp_2_2_0_i_cast_fu_976_p1[10]_sub_591_OUT> created at line 1074.
    Found 30-bit comparator greater for signal <tmp_24_fu_440_p4[29]_GND_3_o_LessThan_355_o> created at line 903
    Found 32-bit comparator equal for signal <col_assign_cast_fu_467_p1[31]_cols[31]_equal_400_o> created at line 924
    Found 32-bit comparator greater for signal <tmp_fu_366_p2[31]_GND_3_o_LessThan_476_o> created at line 978
    Found 32-bit comparator greater for signal <tmp1_fu_376_p2[31]_GND_3_o_LessThan_486_o> created at line 984
    Found 32-bit comparator greater for signal <row_cast_fu_420_p1[31]_tmp_s_reg_1271[31]_LessThan_508_o> created at line 996
    Found 8-bit comparator greater for signal <tmp_i2_fu_1084_p2[7]_GND_3_o_LessThan_563_o> created at line 1056
    Found 32-bit comparator greater for signal <rows[31]_row_cast_fu_420_p1[31]_LessThan_566_o> created at line 1059
    Found 31-bit comparator equal for signal <exitcond3_fu_424_p2> created at line 1375
    Found 31-bit comparator equal for signal <exitcond_fu_471_p2> created at line 1376
    Found 30-bit comparator greater for signal <icmp7_fu_508_p2> created at line 1383
    Found 32-bit comparator greater for signal <tmp_15_fu_482_p2> created at line 1436
    Found 32-bit comparator greater for signal <tmp_20_fu_514_p2> created at line 1440
    Found 8-bit comparator greater for signal <tmp_i_fu_1096_p2> created at line 1462
    Summary:
	inferred  31 Adder/Subtractor(s).
	inferred 865 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sobel_filter> synthesized.

Synthesizing Unit <sobel_filter_buff_A_M_0>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_0.v".
        DataWidth = 8
        AddressRange = 1920
        AddressWidth = 11
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sobel_filter_buff_A_M_0> synthesized.

Synthesizing Unit <sobel_filter_buff_A_M_0_ram>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_0_ram.v".
        DWIDTH = 8
        AWIDTH = 11
        MEM_SIZE = 1920
    Set property "ram_style = block" for signal <ram>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 1920x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <q0>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <sobel_filter_buff_A_M_0_ram> synthesized.

Synthesizing Unit <sobel_filter_buff_A_M_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_1.v".
        DataWidth = 8
        AddressRange = 1920
        AddressWidth = 11
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sobel_filter_buff_A_M_1> synthesized.

Synthesizing Unit <sobel_filter_buff_A_M_1_ram>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_1_ram.v".
        DWIDTH = 8
        AWIDTH = 11
        MEM_SIZE = 1920
    Set property "ram_style = block" for signal <ram>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 1920x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <q0>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <sobel_filter_buff_A_M_1_ram> synthesized.

Synthesizing Unit <sobel_filter_buff_A_M_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_2.v".
        DataWidth = 8
        AddressRange = 1920
        AddressWidth = 11
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sobel_filter_buff_A_M_2> synthesized.

Synthesizing Unit <sobel_filter_buff_A_M_2_ram>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_buff_A_M_2_ram.v".
        DWIDTH = 8
        AWIDTH = 11
        MEM_SIZE = 1920
    Set property "ram_style = block" for signal <ram>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 1920x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <q1>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <sobel_filter_buff_A_M_2_ram> synthesized.

Synthesizing Unit <sobel_filter_grp_fu_579_ACMP_mul_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_grp_fu_579_ACMP_mul_1.v".
        ID = 1
        NUM_STAGE = 2
        din0_WIDTH = 8
        din1_WIDTH = 5
        dout_WIDTH = 13
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sobel_filter_grp_fu_579_ACMP_mul_1> synthesized.

Synthesizing Unit <sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0.v".
    Set property "KEEP = TRUE" for signal <a>.
    Set property "KEEP = TRUE" for signal <b>.
    Found 13-bit register for signal <p>.
    Found 8x5-bit multiplier for signal <tmp_product> created at line 18.
    Summary:
	inferred   1 Multiplier(s).
	inferred  13 D-type flip-flop(s).
Unit <sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0> synthesized.

Synthesizing Unit <sobel_filter_grp_fu_683_ACMP_mul_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_grp_fu_683_ACMP_mul_2.v".
        ID = 2
        NUM_STAGE = 2
        din0_WIDTH = 8
        din1_WIDTH = 5
        dout_WIDTH = 13
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sobel_filter_grp_fu_683_ACMP_mul_2> synthesized.

Synthesizing Unit <sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0.v".
    Set property "KEEP = TRUE" for signal <a>.
    Set property "KEEP = TRUE" for signal <b>.
    Found 13-bit register for signal <p>.
    Found 8x5-bit multiplier for signal <tmp_product> created at line 18.
    Summary:
	inferred   1 Multiplier(s).
	inferred  13 D-type flip-flop(s).
Unit <sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0> synthesized.

Synthesizing Unit <CONTROL_BUS_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/CONTROL_BUS_if.v".
        C_ADDR_WIDTH = 32
        C_DATA_WIDTH = 32
WARNING:Xst:647 - Input <AWADDR<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ARADDR<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <waddr>.
    Found 2-bit register for signal <rstate>.
    Found 32-bit register for signal <rdata>.
    Found 1-bit register for signal <ap_start>.
    Found 1-bit register for signal <ap_done>.
    Found 1-bit register for signal <gie>.
    Found 1-bit register for signal <ier>.
    Found 1-bit register for signal <isr>.
    Found 32-bit register for signal <_rows>.
    Found 32-bit register for signal <_cols>.
    Found 2-bit register for signal <wstate>.
    Found finite state machine <FSM_1> for signal <rstate>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESETN_INV_237_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <wstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESETN_INV_237_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 8-to-1 multiplexer for signal <_n0187> created at line 202.
    Summary:
	inferred 106 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <CONTROL_BUS_if> synthesized.

Synthesizing Unit <INPUT_STREAM_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/INPUT_STREAM_if.v".
    Summary:
	no macro.
Unit <INPUT_STREAM_if> synthesized.

Synthesizing Unit <INPUT_STREAM_reg_slice>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/INPUT_STREAM_if.v".
        N = 39
    Found 39-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Found 2-bit register for signal <state>.
    Found 39-bit register for signal <data_p1>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <next> created at line 336.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <INPUT_STREAM_reg_slice> synthesized.

Synthesizing Unit <INPUT_STREAM_fifo_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/INPUT_STREAM_if.v".
        DATA_BITS = 32
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><31>>.
    Found 1-bit register for signal <mem<3><30>>.
    Found 1-bit register for signal <mem<3><29>>.
    Found 1-bit register for signal <mem<3><28>>.
    Found 1-bit register for signal <mem<3><27>>.
    Found 1-bit register for signal <mem<3><26>>.
    Found 1-bit register for signal <mem<3><25>>.
    Found 1-bit register for signal <mem<3><24>>.
    Found 1-bit register for signal <mem<3><23>>.
    Found 1-bit register for signal <mem<3><22>>.
    Found 1-bit register for signal <mem<3><21>>.
    Found 1-bit register for signal <mem<3><20>>.
    Found 1-bit register for signal <mem<3><19>>.
    Found 1-bit register for signal <mem<3><18>>.
    Found 1-bit register for signal <mem<3><17>>.
    Found 1-bit register for signal <mem<3><16>>.
    Found 1-bit register for signal <mem<3><15>>.
    Found 1-bit register for signal <mem<3><14>>.
    Found 1-bit register for signal <mem<3><13>>.
    Found 1-bit register for signal <mem<3><12>>.
    Found 1-bit register for signal <mem<3><11>>.
    Found 1-bit register for signal <mem<3><10>>.
    Found 1-bit register for signal <mem<3><9>>.
    Found 1-bit register for signal <mem<3><8>>.
    Found 1-bit register for signal <mem<3><7>>.
    Found 1-bit register for signal <mem<3><6>>.
    Found 1-bit register for signal <mem<3><5>>.
    Found 1-bit register for signal <mem<3><4>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><31>>.
    Found 1-bit register for signal <mem<4><30>>.
    Found 1-bit register for signal <mem<4><29>>.
    Found 1-bit register for signal <mem<4><28>>.
    Found 1-bit register for signal <mem<4><27>>.
    Found 1-bit register for signal <mem<4><26>>.
    Found 1-bit register for signal <mem<4><25>>.
    Found 1-bit register for signal <mem<4><24>>.
    Found 1-bit register for signal <mem<4><23>>.
    Found 1-bit register for signal <mem<4><22>>.
    Found 1-bit register for signal <mem<4><21>>.
    Found 1-bit register for signal <mem<4><20>>.
    Found 1-bit register for signal <mem<4><19>>.
    Found 1-bit register for signal <mem<4><18>>.
    Found 1-bit register for signal <mem<4><17>>.
    Found 1-bit register for signal <mem<4><16>>.
    Found 1-bit register for signal <mem<4><15>>.
    Found 1-bit register for signal <mem<4><14>>.
    Found 1-bit register for signal <mem<4><13>>.
    Found 1-bit register for signal <mem<4><12>>.
    Found 1-bit register for signal <mem<4><11>>.
    Found 1-bit register for signal <mem<4><10>>.
    Found 1-bit register for signal <mem<4><9>>.
    Found 1-bit register for signal <mem<4><8>>.
    Found 1-bit register for signal <mem<4><7>>.
    Found 1-bit register for signal <mem<4><6>>.
    Found 1-bit register for signal <mem<4><5>>.
    Found 1-bit register for signal <mem<4><4>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><31>>.
    Found 1-bit register for signal <mem<5><30>>.
    Found 1-bit register for signal <mem<5><29>>.
    Found 1-bit register for signal <mem<5><28>>.
    Found 1-bit register for signal <mem<5><27>>.
    Found 1-bit register for signal <mem<5><26>>.
    Found 1-bit register for signal <mem<5><25>>.
    Found 1-bit register for signal <mem<5><24>>.
    Found 1-bit register for signal <mem<5><23>>.
    Found 1-bit register for signal <mem<5><22>>.
    Found 1-bit register for signal <mem<5><21>>.
    Found 1-bit register for signal <mem<5><20>>.
    Found 1-bit register for signal <mem<5><19>>.
    Found 1-bit register for signal <mem<5><18>>.
    Found 1-bit register for signal <mem<5><17>>.
    Found 1-bit register for signal <mem<5><16>>.
    Found 1-bit register for signal <mem<5><15>>.
    Found 1-bit register for signal <mem<5><14>>.
    Found 1-bit register for signal <mem<5><13>>.
    Found 1-bit register for signal <mem<5><12>>.
    Found 1-bit register for signal <mem<5><11>>.
    Found 1-bit register for signal <mem<5><10>>.
    Found 1-bit register for signal <mem<5><9>>.
    Found 1-bit register for signal <mem<5><8>>.
    Found 1-bit register for signal <mem<5><7>>.
    Found 1-bit register for signal <mem<5><6>>.
    Found 1-bit register for signal <mem<5><5>>.
    Found 1-bit register for signal <mem<5><4>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><31>>.
    Found 1-bit register for signal <mem<6><30>>.
    Found 1-bit register for signal <mem<6><29>>.
    Found 1-bit register for signal <mem<6><28>>.
    Found 1-bit register for signal <mem<6><27>>.
    Found 1-bit register for signal <mem<6><26>>.
    Found 1-bit register for signal <mem<6><25>>.
    Found 1-bit register for signal <mem<6><24>>.
    Found 1-bit register for signal <mem<6><23>>.
    Found 1-bit register for signal <mem<6><22>>.
    Found 1-bit register for signal <mem<6><21>>.
    Found 1-bit register for signal <mem<6><20>>.
    Found 1-bit register for signal <mem<6><19>>.
    Found 1-bit register for signal <mem<6><18>>.
    Found 1-bit register for signal <mem<6><17>>.
    Found 1-bit register for signal <mem<6><16>>.
    Found 1-bit register for signal <mem<6><15>>.
    Found 1-bit register for signal <mem<6><14>>.
    Found 1-bit register for signal <mem<6><13>>.
    Found 1-bit register for signal <mem<6><12>>.
    Found 1-bit register for signal <mem<6><11>>.
    Found 1-bit register for signal <mem<6><10>>.
    Found 1-bit register for signal <mem<6><9>>.
    Found 1-bit register for signal <mem<6><8>>.
    Found 1-bit register for signal <mem<6><7>>.
    Found 1-bit register for signal <mem<6><6>>.
    Found 1-bit register for signal <mem<6><5>>.
    Found 1-bit register for signal <mem<6><4>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><31>>.
    Found 1-bit register for signal <mem<7><30>>.
    Found 1-bit register for signal <mem<7><29>>.
    Found 1-bit register for signal <mem<7><28>>.
    Found 1-bit register for signal <mem<7><27>>.
    Found 1-bit register for signal <mem<7><26>>.
    Found 1-bit register for signal <mem<7><25>>.
    Found 1-bit register for signal <mem<7><24>>.
    Found 1-bit register for signal <mem<7><23>>.
    Found 1-bit register for signal <mem<7><22>>.
    Found 1-bit register for signal <mem<7><21>>.
    Found 1-bit register for signal <mem<7><20>>.
    Found 1-bit register for signal <mem<7><19>>.
    Found 1-bit register for signal <mem<7><18>>.
    Found 1-bit register for signal <mem<7><17>>.
    Found 1-bit register for signal <mem<7><16>>.
    Found 1-bit register for signal <mem<7><15>>.
    Found 1-bit register for signal <mem<7><14>>.
    Found 1-bit register for signal <mem<7><13>>.
    Found 1-bit register for signal <mem<7><12>>.
    Found 1-bit register for signal <mem<7><11>>.
    Found 1-bit register for signal <mem<7><10>>.
    Found 1-bit register for signal <mem<7><9>>.
    Found 1-bit register for signal <mem<7><8>>.
    Found 1-bit register for signal <mem<7><7>>.
    Found 1-bit register for signal <mem<7><6>>.
    Found 1-bit register for signal <mem<7><5>>.
    Found 1-bit register for signal <mem<7><4>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><31>>.
    Found 1-bit register for signal <mem<8><30>>.
    Found 1-bit register for signal <mem<8><29>>.
    Found 1-bit register for signal <mem<8><28>>.
    Found 1-bit register for signal <mem<8><27>>.
    Found 1-bit register for signal <mem<8><26>>.
    Found 1-bit register for signal <mem<8><25>>.
    Found 1-bit register for signal <mem<8><24>>.
    Found 1-bit register for signal <mem<8><23>>.
    Found 1-bit register for signal <mem<8><22>>.
    Found 1-bit register for signal <mem<8><21>>.
    Found 1-bit register for signal <mem<8><20>>.
    Found 1-bit register for signal <mem<8><19>>.
    Found 1-bit register for signal <mem<8><18>>.
    Found 1-bit register for signal <mem<8><17>>.
    Found 1-bit register for signal <mem<8><16>>.
    Found 1-bit register for signal <mem<8><15>>.
    Found 1-bit register for signal <mem<8><14>>.
    Found 1-bit register for signal <mem<8><13>>.
    Found 1-bit register for signal <mem<8><12>>.
    Found 1-bit register for signal <mem<8><11>>.
    Found 1-bit register for signal <mem<8><10>>.
    Found 1-bit register for signal <mem<8><9>>.
    Found 1-bit register for signal <mem<8><8>>.
    Found 1-bit register for signal <mem<8><7>>.
    Found 1-bit register for signal <mem<8><6>>.
    Found 1-bit register for signal <mem<8><5>>.
    Found 1-bit register for signal <mem<8><4>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><31>>.
    Found 1-bit register for signal <mem<9><30>>.
    Found 1-bit register for signal <mem<9><29>>.
    Found 1-bit register for signal <mem<9><28>>.
    Found 1-bit register for signal <mem<9><27>>.
    Found 1-bit register for signal <mem<9><26>>.
    Found 1-bit register for signal <mem<9><25>>.
    Found 1-bit register for signal <mem<9><24>>.
    Found 1-bit register for signal <mem<9><23>>.
    Found 1-bit register for signal <mem<9><22>>.
    Found 1-bit register for signal <mem<9><21>>.
    Found 1-bit register for signal <mem<9><20>>.
    Found 1-bit register for signal <mem<9><19>>.
    Found 1-bit register for signal <mem<9><18>>.
    Found 1-bit register for signal <mem<9><17>>.
    Found 1-bit register for signal <mem<9><16>>.
    Found 1-bit register for signal <mem<9><15>>.
    Found 1-bit register for signal <mem<9><14>>.
    Found 1-bit register for signal <mem<9><13>>.
    Found 1-bit register for signal <mem<9><12>>.
    Found 1-bit register for signal <mem<9><11>>.
    Found 1-bit register for signal <mem<9><10>>.
    Found 1-bit register for signal <mem<9><9>>.
    Found 1-bit register for signal <mem<9><8>>.
    Found 1-bit register for signal <mem<9><7>>.
    Found 1-bit register for signal <mem<9><6>>.
    Found 1-bit register for signal <mem<9><5>>.
    Found 1-bit register for signal <mem<9><4>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><31>>.
    Found 1-bit register for signal <mem<10><30>>.
    Found 1-bit register for signal <mem<10><29>>.
    Found 1-bit register for signal <mem<10><28>>.
    Found 1-bit register for signal <mem<10><27>>.
    Found 1-bit register for signal <mem<10><26>>.
    Found 1-bit register for signal <mem<10><25>>.
    Found 1-bit register for signal <mem<10><24>>.
    Found 1-bit register for signal <mem<10><23>>.
    Found 1-bit register for signal <mem<10><22>>.
    Found 1-bit register for signal <mem<10><21>>.
    Found 1-bit register for signal <mem<10><20>>.
    Found 1-bit register for signal <mem<10><19>>.
    Found 1-bit register for signal <mem<10><18>>.
    Found 1-bit register for signal <mem<10><17>>.
    Found 1-bit register for signal <mem<10><16>>.
    Found 1-bit register for signal <mem<10><15>>.
    Found 1-bit register for signal <mem<10><14>>.
    Found 1-bit register for signal <mem<10><13>>.
    Found 1-bit register for signal <mem<10><12>>.
    Found 1-bit register for signal <mem<10><11>>.
    Found 1-bit register for signal <mem<10><10>>.
    Found 1-bit register for signal <mem<10><9>>.
    Found 1-bit register for signal <mem<10><8>>.
    Found 1-bit register for signal <mem<10><7>>.
    Found 1-bit register for signal <mem<10><6>>.
    Found 1-bit register for signal <mem<10><5>>.
    Found 1-bit register for signal <mem<10><4>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><31>>.
    Found 1-bit register for signal <mem<11><30>>.
    Found 1-bit register for signal <mem<11><29>>.
    Found 1-bit register for signal <mem<11><28>>.
    Found 1-bit register for signal <mem<11><27>>.
    Found 1-bit register for signal <mem<11><26>>.
    Found 1-bit register for signal <mem<11><25>>.
    Found 1-bit register for signal <mem<11><24>>.
    Found 1-bit register for signal <mem<11><23>>.
    Found 1-bit register for signal <mem<11><22>>.
    Found 1-bit register for signal <mem<11><21>>.
    Found 1-bit register for signal <mem<11><20>>.
    Found 1-bit register for signal <mem<11><19>>.
    Found 1-bit register for signal <mem<11><18>>.
    Found 1-bit register for signal <mem<11><17>>.
    Found 1-bit register for signal <mem<11><16>>.
    Found 1-bit register for signal <mem<11><15>>.
    Found 1-bit register for signal <mem<11><14>>.
    Found 1-bit register for signal <mem<11><13>>.
    Found 1-bit register for signal <mem<11><12>>.
    Found 1-bit register for signal <mem<11><11>>.
    Found 1-bit register for signal <mem<11><10>>.
    Found 1-bit register for signal <mem<11><9>>.
    Found 1-bit register for signal <mem<11><8>>.
    Found 1-bit register for signal <mem<11><7>>.
    Found 1-bit register for signal <mem<11><6>>.
    Found 1-bit register for signal <mem<11><5>>.
    Found 1-bit register for signal <mem<11><4>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><31>>.
    Found 1-bit register for signal <mem<12><30>>.
    Found 1-bit register for signal <mem<12><29>>.
    Found 1-bit register for signal <mem<12><28>>.
    Found 1-bit register for signal <mem<12><27>>.
    Found 1-bit register for signal <mem<12><26>>.
    Found 1-bit register for signal <mem<12><25>>.
    Found 1-bit register for signal <mem<12><24>>.
    Found 1-bit register for signal <mem<12><23>>.
    Found 1-bit register for signal <mem<12><22>>.
    Found 1-bit register for signal <mem<12><21>>.
    Found 1-bit register for signal <mem<12><20>>.
    Found 1-bit register for signal <mem<12><19>>.
    Found 1-bit register for signal <mem<12><18>>.
    Found 1-bit register for signal <mem<12><17>>.
    Found 1-bit register for signal <mem<12><16>>.
    Found 1-bit register for signal <mem<12><15>>.
    Found 1-bit register for signal <mem<12><14>>.
    Found 1-bit register for signal <mem<12><13>>.
    Found 1-bit register for signal <mem<12><12>>.
    Found 1-bit register for signal <mem<12><11>>.
    Found 1-bit register for signal <mem<12><10>>.
    Found 1-bit register for signal <mem<12><9>>.
    Found 1-bit register for signal <mem<12><8>>.
    Found 1-bit register for signal <mem<12><7>>.
    Found 1-bit register for signal <mem<12><6>>.
    Found 1-bit register for signal <mem<12><5>>.
    Found 1-bit register for signal <mem<12><4>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><31>>.
    Found 1-bit register for signal <mem<13><30>>.
    Found 1-bit register for signal <mem<13><29>>.
    Found 1-bit register for signal <mem<13><28>>.
    Found 1-bit register for signal <mem<13><27>>.
    Found 1-bit register for signal <mem<13><26>>.
    Found 1-bit register for signal <mem<13><25>>.
    Found 1-bit register for signal <mem<13><24>>.
    Found 1-bit register for signal <mem<13><23>>.
    Found 1-bit register for signal <mem<13><22>>.
    Found 1-bit register for signal <mem<13><21>>.
    Found 1-bit register for signal <mem<13><20>>.
    Found 1-bit register for signal <mem<13><19>>.
    Found 1-bit register for signal <mem<13><18>>.
    Found 1-bit register for signal <mem<13><17>>.
    Found 1-bit register for signal <mem<13><16>>.
    Found 1-bit register for signal <mem<13><15>>.
    Found 1-bit register for signal <mem<13><14>>.
    Found 1-bit register for signal <mem<13><13>>.
    Found 1-bit register for signal <mem<13><12>>.
    Found 1-bit register for signal <mem<13><11>>.
    Found 1-bit register for signal <mem<13><10>>.
    Found 1-bit register for signal <mem<13><9>>.
    Found 1-bit register for signal <mem<13><8>>.
    Found 1-bit register for signal <mem<13><7>>.
    Found 1-bit register for signal <mem<13><6>>.
    Found 1-bit register for signal <mem<13><5>>.
    Found 1-bit register for signal <mem<13><4>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><31>>.
    Found 1-bit register for signal <mem<14><30>>.
    Found 1-bit register for signal <mem<14><29>>.
    Found 1-bit register for signal <mem<14><28>>.
    Found 1-bit register for signal <mem<14><27>>.
    Found 1-bit register for signal <mem<14><26>>.
    Found 1-bit register for signal <mem<14><25>>.
    Found 1-bit register for signal <mem<14><24>>.
    Found 1-bit register for signal <mem<14><23>>.
    Found 1-bit register for signal <mem<14><22>>.
    Found 1-bit register for signal <mem<14><21>>.
    Found 1-bit register for signal <mem<14><20>>.
    Found 1-bit register for signal <mem<14><19>>.
    Found 1-bit register for signal <mem<14><18>>.
    Found 1-bit register for signal <mem<14><17>>.
    Found 1-bit register for signal <mem<14><16>>.
    Found 1-bit register for signal <mem<14><15>>.
    Found 1-bit register for signal <mem<14><14>>.
    Found 1-bit register for signal <mem<14><13>>.
    Found 1-bit register for signal <mem<14><12>>.
    Found 1-bit register for signal <mem<14><11>>.
    Found 1-bit register for signal <mem<14><10>>.
    Found 1-bit register for signal <mem<14><9>>.
    Found 1-bit register for signal <mem<14><8>>.
    Found 1-bit register for signal <mem<14><7>>.
    Found 1-bit register for signal <mem<14><6>>.
    Found 1-bit register for signal <mem<14><5>>.
    Found 1-bit register for signal <mem<14><4>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><31>>.
    Found 1-bit register for signal <mem<15><30>>.
    Found 1-bit register for signal <mem<15><29>>.
    Found 1-bit register for signal <mem<15><28>>.
    Found 1-bit register for signal <mem<15><27>>.
    Found 1-bit register for signal <mem<15><26>>.
    Found 1-bit register for signal <mem<15><25>>.
    Found 1-bit register for signal <mem<15><24>>.
    Found 1-bit register for signal <mem<15><23>>.
    Found 1-bit register for signal <mem<15><22>>.
    Found 1-bit register for signal <mem<15><21>>.
    Found 1-bit register for signal <mem<15><20>>.
    Found 1-bit register for signal <mem<15><19>>.
    Found 1-bit register for signal <mem<15><18>>.
    Found 1-bit register for signal <mem<15><17>>.
    Found 1-bit register for signal <mem<15><16>>.
    Found 1-bit register for signal <mem<15><15>>.
    Found 1-bit register for signal <mem<15><14>>.
    Found 1-bit register for signal <mem<15><13>>.
    Found 1-bit register for signal <mem<15><12>>.
    Found 1-bit register for signal <mem<15><11>>.
    Found 1-bit register for signal <mem<15><10>>.
    Found 1-bit register for signal <mem<15><9>>.
    Found 1-bit register for signal <mem<15><8>>.
    Found 1-bit register for signal <mem<15><7>>.
    Found 1-bit register for signal <mem<15><6>>.
    Found 1-bit register for signal <mem<15><5>>.
    Found 1-bit register for signal <mem<15><4>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_18_o_sub_4_OUT> created at line 234.
    Found 4-bit adder for signal <index[3]_GND_18_o_add_4_OUT> created at line 236.
    Found 32-bit 16-to-1 multiplexer for signal <dout> created at line 207.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 518 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <INPUT_STREAM_fifo_1> synthesized.

Synthesizing Unit <INPUT_STREAM_fifo_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/INPUT_STREAM_if.v".
        DATA_BITS = 4
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_20_o_sub_4_OUT> created at line 234.
    Found 4-bit adder for signal <index[3]_GND_20_o_add_4_OUT> created at line 236.
    Found 4-bit 16-to-1 multiplexer for signal <dout> created at line 207.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <INPUT_STREAM_fifo_2> synthesized.

Synthesizing Unit <INPUT_STREAM_fifo_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/INPUT_STREAM_if.v".
        DATA_BITS = 1
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<7>>.
    Found 1-bit register for signal <mem<8>>.
    Found 1-bit register for signal <mem<9>>.
    Found 1-bit register for signal <mem<10>>.
    Found 1-bit register for signal <mem<11>>.
    Found 1-bit register for signal <mem<12>>.
    Found 1-bit register for signal <mem<13>>.
    Found 1-bit register for signal <mem<14>>.
    Found 1-bit register for signal <mem<15>>.
    Found 4-bit subtractor for signal <index[3]_GND_22_o_sub_4_OUT> created at line 234.
    Found 4-bit adder for signal <index[3]_GND_22_o_add_4_OUT> created at line 236.
    Found 1-bit 16-to-1 multiplexer for signal <dout> created at line 207.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <INPUT_STREAM_fifo_3> synthesized.

Synthesizing Unit <OUTPUT_STREAM_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/OUTPUT_STREAM_if.v".
    Summary:
	no macro.
Unit <OUTPUT_STREAM_if> synthesized.

Synthesizing Unit <OUTPUT_STREAM_reg_slice>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/OUTPUT_STREAM_if.v".
        N = 39
    Found 39-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Found 2-bit register for signal <state>.
    Found 39-bit register for signal <data_p1>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <next> created at line 336.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <OUTPUT_STREAM_reg_slice> synthesized.

Synthesizing Unit <OUTPUT_STREAM_fifo_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/OUTPUT_STREAM_if.v".
        DATA_BITS = 32
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><31>>.
    Found 1-bit register for signal <mem<3><30>>.
    Found 1-bit register for signal <mem<3><29>>.
    Found 1-bit register for signal <mem<3><28>>.
    Found 1-bit register for signal <mem<3><27>>.
    Found 1-bit register for signal <mem<3><26>>.
    Found 1-bit register for signal <mem<3><25>>.
    Found 1-bit register for signal <mem<3><24>>.
    Found 1-bit register for signal <mem<3><23>>.
    Found 1-bit register for signal <mem<3><22>>.
    Found 1-bit register for signal <mem<3><21>>.
    Found 1-bit register for signal <mem<3><20>>.
    Found 1-bit register for signal <mem<3><19>>.
    Found 1-bit register for signal <mem<3><18>>.
    Found 1-bit register for signal <mem<3><17>>.
    Found 1-bit register for signal <mem<3><16>>.
    Found 1-bit register for signal <mem<3><15>>.
    Found 1-bit register for signal <mem<3><14>>.
    Found 1-bit register for signal <mem<3><13>>.
    Found 1-bit register for signal <mem<3><12>>.
    Found 1-bit register for signal <mem<3><11>>.
    Found 1-bit register for signal <mem<3><10>>.
    Found 1-bit register for signal <mem<3><9>>.
    Found 1-bit register for signal <mem<3><8>>.
    Found 1-bit register for signal <mem<3><7>>.
    Found 1-bit register for signal <mem<3><6>>.
    Found 1-bit register for signal <mem<3><5>>.
    Found 1-bit register for signal <mem<3><4>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><31>>.
    Found 1-bit register for signal <mem<4><30>>.
    Found 1-bit register for signal <mem<4><29>>.
    Found 1-bit register for signal <mem<4><28>>.
    Found 1-bit register for signal <mem<4><27>>.
    Found 1-bit register for signal <mem<4><26>>.
    Found 1-bit register for signal <mem<4><25>>.
    Found 1-bit register for signal <mem<4><24>>.
    Found 1-bit register for signal <mem<4><23>>.
    Found 1-bit register for signal <mem<4><22>>.
    Found 1-bit register for signal <mem<4><21>>.
    Found 1-bit register for signal <mem<4><20>>.
    Found 1-bit register for signal <mem<4><19>>.
    Found 1-bit register for signal <mem<4><18>>.
    Found 1-bit register for signal <mem<4><17>>.
    Found 1-bit register for signal <mem<4><16>>.
    Found 1-bit register for signal <mem<4><15>>.
    Found 1-bit register for signal <mem<4><14>>.
    Found 1-bit register for signal <mem<4><13>>.
    Found 1-bit register for signal <mem<4><12>>.
    Found 1-bit register for signal <mem<4><11>>.
    Found 1-bit register for signal <mem<4><10>>.
    Found 1-bit register for signal <mem<4><9>>.
    Found 1-bit register for signal <mem<4><8>>.
    Found 1-bit register for signal <mem<4><7>>.
    Found 1-bit register for signal <mem<4><6>>.
    Found 1-bit register for signal <mem<4><5>>.
    Found 1-bit register for signal <mem<4><4>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><31>>.
    Found 1-bit register for signal <mem<5><30>>.
    Found 1-bit register for signal <mem<5><29>>.
    Found 1-bit register for signal <mem<5><28>>.
    Found 1-bit register for signal <mem<5><27>>.
    Found 1-bit register for signal <mem<5><26>>.
    Found 1-bit register for signal <mem<5><25>>.
    Found 1-bit register for signal <mem<5><24>>.
    Found 1-bit register for signal <mem<5><23>>.
    Found 1-bit register for signal <mem<5><22>>.
    Found 1-bit register for signal <mem<5><21>>.
    Found 1-bit register for signal <mem<5><20>>.
    Found 1-bit register for signal <mem<5><19>>.
    Found 1-bit register for signal <mem<5><18>>.
    Found 1-bit register for signal <mem<5><17>>.
    Found 1-bit register for signal <mem<5><16>>.
    Found 1-bit register for signal <mem<5><15>>.
    Found 1-bit register for signal <mem<5><14>>.
    Found 1-bit register for signal <mem<5><13>>.
    Found 1-bit register for signal <mem<5><12>>.
    Found 1-bit register for signal <mem<5><11>>.
    Found 1-bit register for signal <mem<5><10>>.
    Found 1-bit register for signal <mem<5><9>>.
    Found 1-bit register for signal <mem<5><8>>.
    Found 1-bit register for signal <mem<5><7>>.
    Found 1-bit register for signal <mem<5><6>>.
    Found 1-bit register for signal <mem<5><5>>.
    Found 1-bit register for signal <mem<5><4>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><31>>.
    Found 1-bit register for signal <mem<6><30>>.
    Found 1-bit register for signal <mem<6><29>>.
    Found 1-bit register for signal <mem<6><28>>.
    Found 1-bit register for signal <mem<6><27>>.
    Found 1-bit register for signal <mem<6><26>>.
    Found 1-bit register for signal <mem<6><25>>.
    Found 1-bit register for signal <mem<6><24>>.
    Found 1-bit register for signal <mem<6><23>>.
    Found 1-bit register for signal <mem<6><22>>.
    Found 1-bit register for signal <mem<6><21>>.
    Found 1-bit register for signal <mem<6><20>>.
    Found 1-bit register for signal <mem<6><19>>.
    Found 1-bit register for signal <mem<6><18>>.
    Found 1-bit register for signal <mem<6><17>>.
    Found 1-bit register for signal <mem<6><16>>.
    Found 1-bit register for signal <mem<6><15>>.
    Found 1-bit register for signal <mem<6><14>>.
    Found 1-bit register for signal <mem<6><13>>.
    Found 1-bit register for signal <mem<6><12>>.
    Found 1-bit register for signal <mem<6><11>>.
    Found 1-bit register for signal <mem<6><10>>.
    Found 1-bit register for signal <mem<6><9>>.
    Found 1-bit register for signal <mem<6><8>>.
    Found 1-bit register for signal <mem<6><7>>.
    Found 1-bit register for signal <mem<6><6>>.
    Found 1-bit register for signal <mem<6><5>>.
    Found 1-bit register for signal <mem<6><4>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><31>>.
    Found 1-bit register for signal <mem<7><30>>.
    Found 1-bit register for signal <mem<7><29>>.
    Found 1-bit register for signal <mem<7><28>>.
    Found 1-bit register for signal <mem<7><27>>.
    Found 1-bit register for signal <mem<7><26>>.
    Found 1-bit register for signal <mem<7><25>>.
    Found 1-bit register for signal <mem<7><24>>.
    Found 1-bit register for signal <mem<7><23>>.
    Found 1-bit register for signal <mem<7><22>>.
    Found 1-bit register for signal <mem<7><21>>.
    Found 1-bit register for signal <mem<7><20>>.
    Found 1-bit register for signal <mem<7><19>>.
    Found 1-bit register for signal <mem<7><18>>.
    Found 1-bit register for signal <mem<7><17>>.
    Found 1-bit register for signal <mem<7><16>>.
    Found 1-bit register for signal <mem<7><15>>.
    Found 1-bit register for signal <mem<7><14>>.
    Found 1-bit register for signal <mem<7><13>>.
    Found 1-bit register for signal <mem<7><12>>.
    Found 1-bit register for signal <mem<7><11>>.
    Found 1-bit register for signal <mem<7><10>>.
    Found 1-bit register for signal <mem<7><9>>.
    Found 1-bit register for signal <mem<7><8>>.
    Found 1-bit register for signal <mem<7><7>>.
    Found 1-bit register for signal <mem<7><6>>.
    Found 1-bit register for signal <mem<7><5>>.
    Found 1-bit register for signal <mem<7><4>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><31>>.
    Found 1-bit register for signal <mem<8><30>>.
    Found 1-bit register for signal <mem<8><29>>.
    Found 1-bit register for signal <mem<8><28>>.
    Found 1-bit register for signal <mem<8><27>>.
    Found 1-bit register for signal <mem<8><26>>.
    Found 1-bit register for signal <mem<8><25>>.
    Found 1-bit register for signal <mem<8><24>>.
    Found 1-bit register for signal <mem<8><23>>.
    Found 1-bit register for signal <mem<8><22>>.
    Found 1-bit register for signal <mem<8><21>>.
    Found 1-bit register for signal <mem<8><20>>.
    Found 1-bit register for signal <mem<8><19>>.
    Found 1-bit register for signal <mem<8><18>>.
    Found 1-bit register for signal <mem<8><17>>.
    Found 1-bit register for signal <mem<8><16>>.
    Found 1-bit register for signal <mem<8><15>>.
    Found 1-bit register for signal <mem<8><14>>.
    Found 1-bit register for signal <mem<8><13>>.
    Found 1-bit register for signal <mem<8><12>>.
    Found 1-bit register for signal <mem<8><11>>.
    Found 1-bit register for signal <mem<8><10>>.
    Found 1-bit register for signal <mem<8><9>>.
    Found 1-bit register for signal <mem<8><8>>.
    Found 1-bit register for signal <mem<8><7>>.
    Found 1-bit register for signal <mem<8><6>>.
    Found 1-bit register for signal <mem<8><5>>.
    Found 1-bit register for signal <mem<8><4>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><31>>.
    Found 1-bit register for signal <mem<9><30>>.
    Found 1-bit register for signal <mem<9><29>>.
    Found 1-bit register for signal <mem<9><28>>.
    Found 1-bit register for signal <mem<9><27>>.
    Found 1-bit register for signal <mem<9><26>>.
    Found 1-bit register for signal <mem<9><25>>.
    Found 1-bit register for signal <mem<9><24>>.
    Found 1-bit register for signal <mem<9><23>>.
    Found 1-bit register for signal <mem<9><22>>.
    Found 1-bit register for signal <mem<9><21>>.
    Found 1-bit register for signal <mem<9><20>>.
    Found 1-bit register for signal <mem<9><19>>.
    Found 1-bit register for signal <mem<9><18>>.
    Found 1-bit register for signal <mem<9><17>>.
    Found 1-bit register for signal <mem<9><16>>.
    Found 1-bit register for signal <mem<9><15>>.
    Found 1-bit register for signal <mem<9><14>>.
    Found 1-bit register for signal <mem<9><13>>.
    Found 1-bit register for signal <mem<9><12>>.
    Found 1-bit register for signal <mem<9><11>>.
    Found 1-bit register for signal <mem<9><10>>.
    Found 1-bit register for signal <mem<9><9>>.
    Found 1-bit register for signal <mem<9><8>>.
    Found 1-bit register for signal <mem<9><7>>.
    Found 1-bit register for signal <mem<9><6>>.
    Found 1-bit register for signal <mem<9><5>>.
    Found 1-bit register for signal <mem<9><4>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><31>>.
    Found 1-bit register for signal <mem<10><30>>.
    Found 1-bit register for signal <mem<10><29>>.
    Found 1-bit register for signal <mem<10><28>>.
    Found 1-bit register for signal <mem<10><27>>.
    Found 1-bit register for signal <mem<10><26>>.
    Found 1-bit register for signal <mem<10><25>>.
    Found 1-bit register for signal <mem<10><24>>.
    Found 1-bit register for signal <mem<10><23>>.
    Found 1-bit register for signal <mem<10><22>>.
    Found 1-bit register for signal <mem<10><21>>.
    Found 1-bit register for signal <mem<10><20>>.
    Found 1-bit register for signal <mem<10><19>>.
    Found 1-bit register for signal <mem<10><18>>.
    Found 1-bit register for signal <mem<10><17>>.
    Found 1-bit register for signal <mem<10><16>>.
    Found 1-bit register for signal <mem<10><15>>.
    Found 1-bit register for signal <mem<10><14>>.
    Found 1-bit register for signal <mem<10><13>>.
    Found 1-bit register for signal <mem<10><12>>.
    Found 1-bit register for signal <mem<10><11>>.
    Found 1-bit register for signal <mem<10><10>>.
    Found 1-bit register for signal <mem<10><9>>.
    Found 1-bit register for signal <mem<10><8>>.
    Found 1-bit register for signal <mem<10><7>>.
    Found 1-bit register for signal <mem<10><6>>.
    Found 1-bit register for signal <mem<10><5>>.
    Found 1-bit register for signal <mem<10><4>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><31>>.
    Found 1-bit register for signal <mem<11><30>>.
    Found 1-bit register for signal <mem<11><29>>.
    Found 1-bit register for signal <mem<11><28>>.
    Found 1-bit register for signal <mem<11><27>>.
    Found 1-bit register for signal <mem<11><26>>.
    Found 1-bit register for signal <mem<11><25>>.
    Found 1-bit register for signal <mem<11><24>>.
    Found 1-bit register for signal <mem<11><23>>.
    Found 1-bit register for signal <mem<11><22>>.
    Found 1-bit register for signal <mem<11><21>>.
    Found 1-bit register for signal <mem<11><20>>.
    Found 1-bit register for signal <mem<11><19>>.
    Found 1-bit register for signal <mem<11><18>>.
    Found 1-bit register for signal <mem<11><17>>.
    Found 1-bit register for signal <mem<11><16>>.
    Found 1-bit register for signal <mem<11><15>>.
    Found 1-bit register for signal <mem<11><14>>.
    Found 1-bit register for signal <mem<11><13>>.
    Found 1-bit register for signal <mem<11><12>>.
    Found 1-bit register for signal <mem<11><11>>.
    Found 1-bit register for signal <mem<11><10>>.
    Found 1-bit register for signal <mem<11><9>>.
    Found 1-bit register for signal <mem<11><8>>.
    Found 1-bit register for signal <mem<11><7>>.
    Found 1-bit register for signal <mem<11><6>>.
    Found 1-bit register for signal <mem<11><5>>.
    Found 1-bit register for signal <mem<11><4>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><31>>.
    Found 1-bit register for signal <mem<12><30>>.
    Found 1-bit register for signal <mem<12><29>>.
    Found 1-bit register for signal <mem<12><28>>.
    Found 1-bit register for signal <mem<12><27>>.
    Found 1-bit register for signal <mem<12><26>>.
    Found 1-bit register for signal <mem<12><25>>.
    Found 1-bit register for signal <mem<12><24>>.
    Found 1-bit register for signal <mem<12><23>>.
    Found 1-bit register for signal <mem<12><22>>.
    Found 1-bit register for signal <mem<12><21>>.
    Found 1-bit register for signal <mem<12><20>>.
    Found 1-bit register for signal <mem<12><19>>.
    Found 1-bit register for signal <mem<12><18>>.
    Found 1-bit register for signal <mem<12><17>>.
    Found 1-bit register for signal <mem<12><16>>.
    Found 1-bit register for signal <mem<12><15>>.
    Found 1-bit register for signal <mem<12><14>>.
    Found 1-bit register for signal <mem<12><13>>.
    Found 1-bit register for signal <mem<12><12>>.
    Found 1-bit register for signal <mem<12><11>>.
    Found 1-bit register for signal <mem<12><10>>.
    Found 1-bit register for signal <mem<12><9>>.
    Found 1-bit register for signal <mem<12><8>>.
    Found 1-bit register for signal <mem<12><7>>.
    Found 1-bit register for signal <mem<12><6>>.
    Found 1-bit register for signal <mem<12><5>>.
    Found 1-bit register for signal <mem<12><4>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><31>>.
    Found 1-bit register for signal <mem<13><30>>.
    Found 1-bit register for signal <mem<13><29>>.
    Found 1-bit register for signal <mem<13><28>>.
    Found 1-bit register for signal <mem<13><27>>.
    Found 1-bit register for signal <mem<13><26>>.
    Found 1-bit register for signal <mem<13><25>>.
    Found 1-bit register for signal <mem<13><24>>.
    Found 1-bit register for signal <mem<13><23>>.
    Found 1-bit register for signal <mem<13><22>>.
    Found 1-bit register for signal <mem<13><21>>.
    Found 1-bit register for signal <mem<13><20>>.
    Found 1-bit register for signal <mem<13><19>>.
    Found 1-bit register for signal <mem<13><18>>.
    Found 1-bit register for signal <mem<13><17>>.
    Found 1-bit register for signal <mem<13><16>>.
    Found 1-bit register for signal <mem<13><15>>.
    Found 1-bit register for signal <mem<13><14>>.
    Found 1-bit register for signal <mem<13><13>>.
    Found 1-bit register for signal <mem<13><12>>.
    Found 1-bit register for signal <mem<13><11>>.
    Found 1-bit register for signal <mem<13><10>>.
    Found 1-bit register for signal <mem<13><9>>.
    Found 1-bit register for signal <mem<13><8>>.
    Found 1-bit register for signal <mem<13><7>>.
    Found 1-bit register for signal <mem<13><6>>.
    Found 1-bit register for signal <mem<13><5>>.
    Found 1-bit register for signal <mem<13><4>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><31>>.
    Found 1-bit register for signal <mem<14><30>>.
    Found 1-bit register for signal <mem<14><29>>.
    Found 1-bit register for signal <mem<14><28>>.
    Found 1-bit register for signal <mem<14><27>>.
    Found 1-bit register for signal <mem<14><26>>.
    Found 1-bit register for signal <mem<14><25>>.
    Found 1-bit register for signal <mem<14><24>>.
    Found 1-bit register for signal <mem<14><23>>.
    Found 1-bit register for signal <mem<14><22>>.
    Found 1-bit register for signal <mem<14><21>>.
    Found 1-bit register for signal <mem<14><20>>.
    Found 1-bit register for signal <mem<14><19>>.
    Found 1-bit register for signal <mem<14><18>>.
    Found 1-bit register for signal <mem<14><17>>.
    Found 1-bit register for signal <mem<14><16>>.
    Found 1-bit register for signal <mem<14><15>>.
    Found 1-bit register for signal <mem<14><14>>.
    Found 1-bit register for signal <mem<14><13>>.
    Found 1-bit register for signal <mem<14><12>>.
    Found 1-bit register for signal <mem<14><11>>.
    Found 1-bit register for signal <mem<14><10>>.
    Found 1-bit register for signal <mem<14><9>>.
    Found 1-bit register for signal <mem<14><8>>.
    Found 1-bit register for signal <mem<14><7>>.
    Found 1-bit register for signal <mem<14><6>>.
    Found 1-bit register for signal <mem<14><5>>.
    Found 1-bit register for signal <mem<14><4>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><31>>.
    Found 1-bit register for signal <mem<15><30>>.
    Found 1-bit register for signal <mem<15><29>>.
    Found 1-bit register for signal <mem<15><28>>.
    Found 1-bit register for signal <mem<15><27>>.
    Found 1-bit register for signal <mem<15><26>>.
    Found 1-bit register for signal <mem<15><25>>.
    Found 1-bit register for signal <mem<15><24>>.
    Found 1-bit register for signal <mem<15><23>>.
    Found 1-bit register for signal <mem<15><22>>.
    Found 1-bit register for signal <mem<15><21>>.
    Found 1-bit register for signal <mem<15><20>>.
    Found 1-bit register for signal <mem<15><19>>.
    Found 1-bit register for signal <mem<15><18>>.
    Found 1-bit register for signal <mem<15><17>>.
    Found 1-bit register for signal <mem<15><16>>.
    Found 1-bit register for signal <mem<15><15>>.
    Found 1-bit register for signal <mem<15><14>>.
    Found 1-bit register for signal <mem<15><13>>.
    Found 1-bit register for signal <mem<15><12>>.
    Found 1-bit register for signal <mem<15><11>>.
    Found 1-bit register for signal <mem<15><10>>.
    Found 1-bit register for signal <mem<15><9>>.
    Found 1-bit register for signal <mem<15><8>>.
    Found 1-bit register for signal <mem<15><7>>.
    Found 1-bit register for signal <mem<15><6>>.
    Found 1-bit register for signal <mem<15><5>>.
    Found 1-bit register for signal <mem<15><4>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_26_o_sub_4_OUT> created at line 234.
    Found 4-bit adder for signal <index[3]_GND_26_o_add_4_OUT> created at line 236.
    Found 32-bit 16-to-1 multiplexer for signal <dout> created at line 207.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 518 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <OUTPUT_STREAM_fifo_1> synthesized.

Synthesizing Unit <OUTPUT_STREAM_fifo_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/OUTPUT_STREAM_if.v".
        DATA_BITS = 4
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_28_o_sub_4_OUT> created at line 234.
    Found 4-bit adder for signal <index[3]_GND_28_o_add_4_OUT> created at line 236.
    Found 4-bit 16-to-1 multiplexer for signal <dout> created at line 207.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <OUTPUT_STREAM_fifo_2> synthesized.

Synthesizing Unit <OUTPUT_STREAM_fifo_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/OUTPUT_STREAM_if.v".
        DATA_BITS = 1
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<7>>.
    Found 1-bit register for signal <mem<8>>.
    Found 1-bit register for signal <mem<9>>.
    Found 1-bit register for signal <mem<10>>.
    Found 1-bit register for signal <mem<11>>.
    Found 1-bit register for signal <mem<12>>.
    Found 1-bit register for signal <mem<13>>.
    Found 1-bit register for signal <mem<14>>.
    Found 1-bit register for signal <mem<15>>.
    Found 4-bit subtractor for signal <index[3]_GND_30_o_sub_4_OUT> created at line 234.
    Found 4-bit adder for signal <index[3]_GND_30_o_add_4_OUT> created at line 236.
    Found 1-bit 16-to-1 multiplexer for signal <dout> created at line 207.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <OUTPUT_STREAM_fifo_3> synthesized.

Synthesizing Unit <sobel_filter_ap_rst_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/munish/OS_zed/zynq_workspace/cf_adv7511_zed_SEG_UIO_newcores/pcores/sobel_filter_top_v1_02_a/synhdl/verilog/sobel_filter_ap_rst_if.v".
        RESET_ACTIVE_LOW = 1
    Summary:
	no macro.
Unit <sobel_filter_ap_rst_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1920x8-bit dual-port RAM                              : 3
# Multipliers                                          : 2
 8x5-bit multiplier                                    : 2
# Adders/Subtractors                                   : 41
 10-bit adder                                          : 1
 11-bit adder                                          : 3
 11-bit subtractor                                     : 4
 15-bit adder                                          : 2
 16-bit adder                                          : 6
 31-bit adder                                          : 2
 32-bit adder                                          : 4
 4-bit addsub                                          : 10
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 346
 1-bit register                                        : 205
 10-bit register                                       : 1
 11-bit register                                       : 6
 13-bit register                                       : 2
 15-bit register                                       : 2
 16-bit register                                       : 2
 31-bit register                                       : 11
 32-bit register                                       : 37
 39-bit register                                       : 4
 4-bit register                                        : 42
 5-bit register                                        : 1
 8-bit register                                        : 33
# Comparators                                          : 13
 30-bit comparator greater                             : 2
 31-bit comparator equal                               : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 6
 8-bit comparator greater                              : 2
# Multiplexers                                         : 25
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 2
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 2
 4-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1303 - From in and out of unit sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U, both signals b<3> and sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/b<4> have a KEEP attribute, signal b<3> will be lost.
WARNING:Xst:1303 - From in and out of unit sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U, both signals b<1> and sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/b<2> have a KEEP attribute, signal b<1> will be lost.
WARNING:Xst:1303 - From in and out of unit sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U, both signals b<0> and sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/b<4> have a KEEP attribute, signal b<0> will be lost.
WARNING:Xst:1303 - From in and out of unit sobel_filter_grp_fu_683_ACMP_mul_2_U/sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0_U, both signals b<4> and sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/b<4> have a KEEP attribute, signal b<4> will be lost.
WARNING:Xst:1303 - From in and out of unit sobel_filter_grp_fu_683_ACMP_mul_2_U/sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0_U, both signals b<3> and sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/b<4> have a KEEP attribute, signal b<3> will be lost.
WARNING:Xst:1303 - From in and out of unit sobel_filter_grp_fu_683_ACMP_mul_2_U/sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0_U, both signals b<2> and sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/b<2> have a KEEP attribute, signal b<2> will be lost.
WARNING:Xst:1303 - From in and out of unit sobel_filter_grp_fu_683_ACMP_mul_2_U/sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0_U, both signals b<1> and sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/b<2> have a KEEP attribute, signal b<1> will be lost.
WARNING:Xst:1303 - From in and out of unit sobel_filter_grp_fu_683_ACMP_mul_2_U/sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0_U, both signals b<0> and sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/b<4> have a KEEP attribute, signal b<0> will be lost.

Synthesizing (advanced) Unit <INPUT_STREAM_fifo_1>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <INPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <INPUT_STREAM_fifo_2>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <INPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <INPUT_STREAM_fifo_3>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <INPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <OUTPUT_STREAM_fifo_1>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <OUTPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <OUTPUT_STREAM_fifo_2>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <OUTPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <OUTPUT_STREAM_fifo_3>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <OUTPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <sobel_filter>.
INFO:Xst:3226 - The RAM <buff_A_M_2_U/sobel_filter_buff_A_M_2_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <buff_A_M_2_U/sobel_filter_buff_A_M_2_ram_U/q1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <buff_A_M_1_U/sobel_filter_buff_A_M_1_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1> |          |
    |     diA            | connected to signal <buff_A_M_1_load_reg_1371> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <buff_A_M_2_ce1> | high     |
    |     addrB          | connected to signal <ap_reg_ppstg_col_1_reg_353_pp0_it2<10:0>> |          |
    |     doB            | connected to signal <buff_A_M_2_q1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <buff_A_M_1_U/sobel_filter_buff_A_M_1_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <buff_A_M_1_U/sobel_filter_buff_A_M_1_ram_U/q0> <buff_A_M_1_load_reg_1371>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <buff_A_M_1_U/sobel_filter_buff_A_M_1_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1> |          |
    |     diA            | connected to signal <return_value_5_reg_1376> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <buff_A_M_0_ce0> | high     |
    |     addrB          | connected to signal <col_1_phi_fu_357_p4<10:0>> |          |
    |     doB            | connected to signal <buff_A_M_1_load_reg_1371> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <buff_A_M_0_U/sobel_filter_buff_A_M_0_ram_U/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <buff_A_M_0_U/sobel_filter_buff_A_M_0_ram_U/q0> <return_value_5_reg_1376>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <ap_clk>        | rise     |
    |     weA            | connected to signal <buff_A_M_0_U/sobel_filter_buff_A_M_0_ram_U/we1_0> | high     |
    |     addrA          | connected to signal <ap_reg_ppstg_col_1_reg_353_pp0_it3> |          |
    |     diA            | connected to signal <buff_A_M_0_d1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1920-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ap_clk>        | rise     |
    |     enB            | connected to signal <buff_A_M_0_ce0> | high     |
    |     addrB          | connected to signal <col_1_phi_fu_357_p4<10:0>> |          |
    |     doB            | connected to signal <return_value_5_reg_1376> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
	Multiplier <sobel_filter_grp_fu_683_ACMP_mul_2_U/sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0_U/Mmult_tmp_product> in block <sobel_filter> and adder/subtractor <Madd_tmp8_fu_771_p2[15]_tmp_2_i1_cast_fu_767_p1[15]_add_500_OUT> in block <sobel_filter> are combined into a MAC<sobel_filter_grp_fu_683_ACMP_mul_2_U/sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0_U/Maddsub_tmp_product>.
	The following registers are also absorbed by the MAC: <sobel_filter_grp_fu_683_ACMP_mul_2_U/sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0_U/p> in block <sobel_filter>, <tmp9_reg_1431> in block <sobel_filter>.
	Multiplier <sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/Mmult_tmp_product> in block <sobel_filter> and adder/subtractor <Madd_tmp3_fu_640_p2[15]_tmp_2_i_cast_fu_636_p1[15]_add_482_OUT> in block <sobel_filter> are combined into a MAC<sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/Maddsub_tmp_product>.
	The following registers are also absorbed by the MAC: <sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/p> in block <sobel_filter>, <tmp4_reg_1401> in block <sobel_filter>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/b<4> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sobel_filter_grp_fu_683_ACMP_mul_2_U/sobel_filter_grp_fu_683_ACMP_mul_2_Mul2S_0_U/a<0> may hinder XST clustering optimizations.
Unit <sobel_filter> synthesized (advanced).

Synthesizing (advanced) Unit <INPUT_STREAM_fifo_1>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <INPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <INPUT_STREAM_fifo_2>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
Unit <INPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <INPUT_STREAM_fifo_3>.
	Found 16-bit dynamic shift register for signal <dout>.
Unit <INPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <OUTPUT_STREAM_fifo_1>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <OUTPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <OUTPUT_STREAM_fifo_2>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
Unit <OUTPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <OUTPUT_STREAM_fifo_3>.
	Found 16-bit dynamic shift register for signal <dout>.
Unit <OUTPUT_STREAM_fifo_3> synthesized (advanced).
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_11> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_12> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_13> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_14> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_15> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_16> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_17> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_18> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_19> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_20> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_21> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_22> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_23> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_24> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_25> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_26> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_27> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_28> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_29> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it1_30> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_11> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_12> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_13> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_14> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_15> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_16> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_17> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_18> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_19> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_20> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_21> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_22> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_23> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_24> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_25> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_26> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_27> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_28> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_29> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it2_30> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_11> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_12> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_13> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_14> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_15> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_16> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_17> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_18> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_19> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_20> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_21> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_22> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_23> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_24> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_25> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_26> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_27> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_28> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_29> of sequential type is unconnected in block <sobel_filter>.
WARNING:Xst:2677 - Node <ap_reg_ppstg_col_1_reg_353_pp0_it3_30> of sequential type is unconnected in block <sobel_filter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 1920x8-bit dual-port block RAM                        : 3
# MACs                                                 : 2
 8x5-to-16-bit MAC                                     : 2
# Adders/Subtractors                                   : 29
 10-bit adder                                          : 1
 11-bit adder                                          : 3
 11-bit subtractor                                     : 4
 15-bit adder                                          : 2
 16-bit adder                                          : 4
 31-bit adder                                          : 2
 32-bit adder                                          : 4
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Counters                                             : 10
 4-bit updown counter                                  : 10
# Registers                                            : 1041
 Flip-Flops                                            : 1041
# Shift Registers                                      : 78
 16-bit dynamic shift register                         : 78
# Comparators                                          : 13
 30-bit comparator greater                             : 2
 31-bit comparator equal                               : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 6
 8-bit comparator greater                              : 2
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 48
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 8-to-1 multiplexer                             : 1
 39-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 5
# Xors                                                 : 2
 1-bit xor2                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <buff_A_M_1_addr_reg_1340_0> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp_16_reg_1335_0> 
INFO:Xst:2261 - The FF/Latch <buff_A_M_1_addr_reg_1340_1> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp_16_reg_1335_1> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_1_2_fu_190_0> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_1_2_3_reg_1457_0> 
INFO:Xst:2261 - The FF/Latch <buff_A_M_1_addr_reg_1340_2> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp_16_reg_1335_2> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_1_2_fu_190_1> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_1_2_3_reg_1457_1> 
INFO:Xst:2261 - The FF/Latch <buff_A_M_1_addr_reg_1340_3> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp_16_reg_1335_3> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_1_2_fu_190_2> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_1_2_3_reg_1457_2> 
INFO:Xst:2261 - The FF/Latch <buff_A_M_1_addr_reg_1340_4> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp_16_reg_1335_4> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_1_2_fu_190_3> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_1_2_3_reg_1457_3> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_0_2_4_reg_1462_0> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_0_2_fu_178_0> 
INFO:Xst:2261 - The FF/Latch <buff_A_M_1_addr_reg_1340_5> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp_16_reg_1335_5> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_1_2_fu_190_4> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_1_2_3_reg_1457_4> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_0_2_4_reg_1462_1> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_0_2_fu_178_1> 
INFO:Xst:2261 - The FF/Latch <buff_A_M_1_addr_reg_1340_6> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp_16_reg_1335_6> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_1_2_fu_190_5> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_1_2_3_reg_1457_5> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_0_2_4_reg_1462_2> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_0_2_fu_178_2> 
INFO:Xst:2261 - The FF/Latch <buff_A_M_1_addr_reg_1340_7> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp_16_reg_1335_7> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_1_2_fu_190_6> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_1_2_3_reg_1457_6> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_0_2_4_reg_1462_3> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_0_2_fu_178_3> 
INFO:Xst:2261 - The FF/Latch <buff_A_M_1_addr_reg_1340_8> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp_16_reg_1335_8> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_1_2_fu_190_7> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_1_2_3_reg_1457_7> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_0_2_4_reg_1462_4> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_0_2_fu_178_4> 
INFO:Xst:2261 - The FF/Latch <buff_A_M_1_addr_reg_1340_9> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp_16_reg_1335_9> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_0_2_4_reg_1462_5> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_0_2_fu_178_5> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_2_2_fu_170_0> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_2_2_3_reg_1477_0> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_0_2_4_reg_1462_6> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_0_2_fu_178_6> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_2_2_fu_170_1> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_2_2_3_reg_1477_1> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_0_2_4_reg_1462_7> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_0_2_fu_178_7> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_2_2_fu_170_2> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_2_2_3_reg_1477_2> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_2_2_fu_170_3> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_2_2_3_reg_1477_3> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_2_2_fu_170_4> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_2_2_3_reg_1477_4> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_2_2_fu_170_5> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_2_2_3_reg_1477_5> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_2_2_fu_170_6> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_2_2_3_reg_1477_6> 
INFO:Xst:2261 - The FF/Latch <buff_C_M_2_2_fu_170_7> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <buff_C_M_2_2_3_reg_1477_7> 
INFO:Xst:2261 - The FF/Latch <buff_A_M_1_addr_reg_1340_10> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp_16_reg_1335_10> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1_0> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1_0> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1_1> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1_1> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1_2> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1_2> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1_3> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1_3> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1_4> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1_4> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1_5> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1_5> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1_6> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1_6> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1_7> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1_7> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1_8> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1_8> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1_9> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1_9> 
INFO:Xst:2261 - The FF/Latch <ap_reg_ppstg_buff_A_M_1_addr_reg_1340_pp0_it1_10> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <ap_reg_ppstg_tmp_16_reg_1335_pp0_it1_10> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sobel_filter_top_0/CONTROL_BUS_if_U/FSM_1> on signal <rstate[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sobel_filter_top_0/CONTROL_BUS_if_U/FSM_2> on signal <wstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sobel_filter_top_0/INPUT_STREAM_if_U/rs/FSM_3> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sobel_filter_top_0/OUTPUT_STREAM_if_U/rs/FSM_4> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sobel_filter_top_0/sobel_filter_U/FSM_0> on signal <ap_CS_fsm[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 010
 010   | 011
 100   | 100
-------------------
INFO:Xst:2261 - The FF/Latch <y_weight_5_cast_reg_1497_0> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <neg7_i_cast_reg_1512_0> 
INFO:Xst:2261 - The FF/Latch <tempx_G_V_fu_166_1> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp7_reg_1406_1> 
INFO:Xst:2261 - The FF/Latch <tempx_G_V_fu_166_2> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp7_reg_1406_2> 
INFO:Xst:2261 - The FF/Latch <tempx_G_V_fu_166_3> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp7_reg_1406_3> 
INFO:Xst:2261 - The FF/Latch <tempx_G_V_fu_166_4> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp7_reg_1406_4> 
INFO:Xst:2261 - The FF/Latch <tempx_G_V_fu_166_5> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp7_reg_1406_5> 
INFO:Xst:2261 - The FF/Latch <x_weight_4_cast_reg_1492_0> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <neg_i_cast_reg_1502_0> 
INFO:Xst:2261 - The FF/Latch <tempx_G_V_fu_166_0> in Unit <sobel_filter> is equivalent to the following FF/Latch, which will be removed : <tmp7_reg_1406_0> 

Optimizing unit <system_sobel_filter_top_0_wrapper> ...

Optimizing unit <CONTROL_BUS_if> ...

Optimizing unit <INPUT_STREAM_if> ...

Optimizing unit <INPUT_STREAM_reg_slice> ...

Optimizing unit <INPUT_STREAM_fifo_1> ...

Optimizing unit <INPUT_STREAM_fifo_2> ...

Optimizing unit <INPUT_STREAM_fifo_3> ...

Optimizing unit <OUTPUT_STREAM_if> ...

Optimizing unit <OUTPUT_STREAM_fifo_1> ...

Optimizing unit <OUTPUT_STREAM_fifo_2> ...

Optimizing unit <OUTPUT_STREAM_fifo_3> ...

Optimizing unit <OUTPUT_STREAM_reg_slice> ...

Optimizing unit <sobel_filter> ...
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_38> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_37> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_36> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_35> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_34> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_33> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_32> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_31> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_30> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_29> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_28> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_27> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_26> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_25> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p1_24> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_38> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_37> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_36> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_35> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_34> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_33> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_32> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_31> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_30> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_29> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_28> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_27> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_26> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_25> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/rs/data_p2_24> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/Mshreg_dout_31_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/Mshreg_dout_30_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/Mshreg_dout_29_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/Mshreg_dout_28_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/Mshreg_dout_27_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/Mshreg_dout_26_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/Mshreg_dout_25_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/Mshreg_dout_24_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_strb_V_fifo/Mshreg_dout_3_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_strb_V_fifo/Mshreg_dout_1_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_strb_V_fifo/Mshreg_dout_0_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_strb_V_fifo/Mshreg_dout_2_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_tdest_V_fifo/Mshreg_dout_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_last_V_fifo/Mshreg_dout_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
WARNING:Xst:2677 - Node <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_user_V_fifo/Mshreg_dout_0> of sequential type is unconnected in block <system_sobel_filter_top_0_wrapper>.
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_data_V_fifo/index_0> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_strb_V_fifo/index_0> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_tdest_V_fifo/index_0> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_last_V_fifo/index_0> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_user_V_fifo/index_0> 
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_data_V_fifo/index_1> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_strb_V_fifo/index_1> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_tdest_V_fifo/index_1> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_last_V_fifo/index_1> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_user_V_fifo/index_1> 
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_data_V_fifo/index_2> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_strb_V_fifo/index_2> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_tdest_V_fifo/index_2> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_last_V_fifo/index_2> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_user_V_fifo/index_2> 
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_data_V_fifo/index_3> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_strb_V_fifo/index_3> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_tdest_V_fifo/index_3> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_last_V_fifo/index_3> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_user_V_fifo/index_3> 
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_user_V_fifo/full> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/full> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_strb_V_fifo/full> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_tdest_V_fifo/full> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_last_V_fifo/full> 
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_data_V_fifo/full> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_strb_V_fifo/full> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_tdest_V_fifo/full> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_last_V_fifo/full> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_user_V_fifo/full> 
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/empty> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_strb_V_fifo/empty> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_tdest_V_fifo/empty> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_last_V_fifo/empty> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_user_V_fifo/empty> 
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/index_0> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_strb_V_fifo/index_0> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_tdest_V_fifo/index_0> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_last_V_fifo/index_0> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_user_V_fifo/index_0> 
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/index_1> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_strb_V_fifo/index_1> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_tdest_V_fifo/index_1> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_last_V_fifo/index_1> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_user_V_fifo/index_1> 
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/index_2> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_strb_V_fifo/index_2> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_tdest_V_fifo/index_2> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_last_V_fifo/index_2> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_user_V_fifo/index_2> 
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_data_V_fifo/index_3> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_strb_V_fifo/index_3> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_tdest_V_fifo/index_3> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_last_V_fifo/index_3> <sobel_filter_top_0/INPUT_STREAM_if_U/inter_pix_user_V_fifo/index_3> 
INFO:Xst:2261 - The FF/Latch <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_data_V_fifo/empty> in Unit <system_sobel_filter_top_0_wrapper> is equivalent to the following 4 FFs/Latches, which will be removed : <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_strb_V_fifo/empty> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_tdest_V_fifo/empty> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_last_V_fifo/empty> <sobel_filter_top_0/OUTPUT_STREAM_if_U/out_pix_user_V_fifo/empty> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_sobel_filter_top_0_wrapper, actual ratio is 3.

Final Macro Processing ...

Processing Unit <system_sobel_filter_top_0_wrapper> :
	Found 9-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_output_pixel_last_V_reg_1366_pp0_it9_0>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_tmp_15_reg_1328_pp0_it5_0>.
	Found 9-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_or_cond2_reg_1362_pp0_it9_0>.
	Found 8-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_or_cond1_reg_1355_pp0_it8_0>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_col_1_reg_353_pp0_it2_10>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_col_1_reg_353_pp0_it2_9>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_col_1_reg_353_pp0_it2_8>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_col_1_reg_353_pp0_it2_7>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_col_1_reg_353_pp0_it2_6>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_col_1_reg_353_pp0_it2_5>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_col_1_reg_353_pp0_it2_4>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_col_1_reg_353_pp0_it2_3>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_col_1_reg_353_pp0_it2_2>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_col_1_reg_353_pp0_it2_1>.
	Found 2-bit shift register for signal <sobel_filter_top_0/sobel_filter_U/ap_reg_ppstg_col_1_reg_353_pp0_it2_0>.
Unit <system_sobel_filter_top_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 893
 Flip-Flops                                            : 893
# Shift Registers                                      : 15
 2-bit shift register                                  : 12
 8-bit shift register                                  : 1
 9-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_sobel_filter_top_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1545
#      GND                         : 1
#      INV                         : 80
#      LUT1                        : 95
#      LUT2                        : 79
#      LUT3                        : 207
#      LUT4                        : 172
#      LUT5                        : 161
#      LUT6                        : 92
#      MUXCY                       : 382
#      VCC                         : 1
#      XORCY                       : 275
# FlipFlops/Latches                : 908
#      FD                          : 3
#      FDC                         : 2
#      FDE                         : 711
#      FDP                         : 2
#      FDPE                        : 8
#      FDR                         : 15
#      FDRE                        : 165
#      FDS                         : 2
# RAMS                             : 3
#      RAMB18E1                    : 3
# Shift Registers                  : 78
#      SRLC16E                     : 78
# DSPs                             : 6
#      DSP48E1                     : 6

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             908  out of  106400     0%  
 Number of Slice LUTs:                  964  out of  53200     1%  
    Number used as Logic:               886  out of  53200     1%  
    Number used as Memory:               78  out of  17400     0%  
       Number used as SRL:               78

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1367
   Number with an unused Flip Flop:     459  out of   1367    33%  
   Number with an unused LUT:           403  out of   1367    29%  
   Number of fully used LUT-FF pairs:   505  out of   1367    36%  
   Number of unique control sets:        38

IO Utilization: 
 Number of IOs:                         233
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    140     1%  
    Number using Block RAM only:          2
 Number of DSP48E1s:                      6  out of    220     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                       | Load  |
-----------------------------------+-------------------------------------------------------------+-------+
s_axi_CONTROL_BUS_ACLK             | NONE(sobel_filter_top_0/CONTROL_BUS_if_U/wstate_FSM_FFd2)   | 109   |
SYS_CLK                            | NONE(sobel_filter_top_0/INPUT_STREAM_if_U/rs/state_FSM_FFd1)| 886   |
-----------------------------------+-------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                         | Buffer(FF name)                                                                            | Load  |
---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+
sobel_filter_top_0/sobel_filter_U/buff_A_M_1_U/sobel_filter_buff_A_M_1_ram_U/we1_0(sobel_filter_top_0/sobel_filter_U/buff_A_M_1_ce11:O)| NONE(sobel_filter_top_0/sobel_filter_U/buff_A_M_2_U/sobel_filter_buff_A_M_2_ram_U/Mram_ram)| 4     |
sobel_filter_top_0/sobel_filter_U/buff_A_M_0_U/sobel_filter_buff_A_M_0_ram_U/we1_0(sobel_filter_top_0/sobel_filter_U/buff_A_M_0_ce11:O)| NONE(sobel_filter_top_0/sobel_filter_U/buff_A_M_0_U/sobel_filter_buff_A_M_0_ram_U/Mram_ram)| 2     |
---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.408ns (Maximum Frequency: 184.911MHz)
   Minimum input arrival time before clock: 1.507ns
   Maximum output required time after clock: 0.840ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 's_axi_CONTROL_BUS_ACLK'
  Clock period: 2.221ns (frequency: 450.342MHz)
  Total number of paths / destination ports: 626 / 237
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 2)
  Source:            sobel_filter_top_0/CONTROL_BUS_if_U/waddr_0 (FF)
  Destination:       sobel_filter_top_0/CONTROL_BUS_if_U/_cols_31 (FF)
  Source Clock:      s_axi_CONTROL_BUS_ACLK rising
  Destination Clock: s_axi_CONTROL_BUS_ACLK rising

  Data Path: sobel_filter_top_0/CONTROL_BUS_if_U/waddr_0 to sobel_filter_top_0/CONTROL_BUS_if_U/_cols_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.282   0.635  sobel_filter_top_0/CONTROL_BUS_if_U/waddr_0 (sobel_filter_top_0/CONTROL_BUS_if_U/waddr_0)
     LUT4:I0->O            6   0.053   0.446  sobel_filter_top_0/CONTROL_BUS_if_U/GND_15_o_WDATA[0]_MUX_378_o21 (sobel_filter_top_0/CONTROL_BUS_if_U/GND_15_o_WDATA[0]_MUX_378_o_bdd2)
     LUT4:I3->O           32   0.053   0.552  sobel_filter_top_0/CONTROL_BUS_if_U/w_hs_waddr[4]_AND_737_o21 (sobel_filter_top_0/CONTROL_BUS_if_U/w_hs_waddr[4]_AND_737_o)
     FDE:CE                    0.200          sobel_filter_top_0/CONTROL_BUS_if_U/_rows_0
    ----------------------------------------
    Total                      2.221ns (0.588ns logic, 1.633ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_CLK'
  Clock period: 5.408ns (frequency: 184.911MHz)
  Total number of paths / destination ports: 31160 / 2356
-------------------------------------------------------------------------
Delay:               5.408ns (Levels of Logic = 0)
  Source:            sobel_filter_top_0/sobel_filter_U/Madd_tmp3_fu_640_p21 (DSP)
  Destination:       sobel_filter_top_0/sobel_filter_U/sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/Maddsub_tmp_product (DSP)
  Source Clock:      SYS_CLK rising
  Destination Clock: SYS_CLK rising

  Data Path: sobel_filter_top_0/sobel_filter_U/Madd_tmp3_fu_640_p21 to sobel_filter_top_0/sobel_filter_U/sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/Maddsub_tmp_product
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->PCOUT47    1   4.008   0.000  sobel_filter_top_0/sobel_filter_U/Madd_tmp3_fu_640_p21 (sobel_filter_top_0/sobel_filter_U/Madd_tmp3_fu_640_p21_PCOUT_to_sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/Maddsub_tmp_product_PCIN_47)
     DSP48E1:PCIN47            1.400          sobel_filter_top_0/sobel_filter_U/sobel_filter_grp_fu_579_ACMP_mul_1_U/sobel_filter_grp_fu_579_ACMP_mul_1_MulnS_0_U/Maddsub_tmp_product
    ----------------------------------------
    Total                      5.408ns (5.408ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_axi_CONTROL_BUS_ACLK'
  Total number of paths / destination ports: 460 / 250
-------------------------------------------------------------------------
Offset:              1.507ns (Levels of Logic = 2)
  Source:            s_axi_CONTROL_BUS_WVALID (PAD)
  Destination:       sobel_filter_top_0/CONTROL_BUS_if_U/_cols_31 (FF)
  Destination Clock: s_axi_CONTROL_BUS_ACLK rising

  Data Path: s_axi_CONTROL_BUS_WVALID to sobel_filter_top_0/CONTROL_BUS_if_U/_cols_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I1->O            6   0.053   0.446  sobel_filter_top_0/CONTROL_BUS_if_U/GND_15_o_WDATA[0]_MUX_378_o21 (sobel_filter_top_0/CONTROL_BUS_if_U/GND_15_o_WDATA[0]_MUX_378_o_bdd2)
     LUT4:I3->O           32   0.053   0.552  sobel_filter_top_0/CONTROL_BUS_if_U/w_hs_waddr[4]_AND_737_o21 (sobel_filter_top_0/CONTROL_BUS_if_U/w_hs_waddr[4]_AND_737_o)
     FDE:CE                    0.200          sobel_filter_top_0/CONTROL_BUS_if_U/_rows_0
    ----------------------------------------
    Total                      1.507ns (0.509ns logic, 0.998ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYS_CLK'
  Total number of paths / destination ports: 175 / 173
-------------------------------------------------------------------------
Offset:              1.196ns (Levels of Logic = 2)
  Source:            SYS_RESET (PAD)
  Destination:       sobel_filter_top_0/sobel_filter_U/ap_CS_fsm_FSM_FFd2 (FF)
  Destination Clock: SYS_CLK rising

  Data Path: SYS_RESET to sobel_filter_top_0/sobel_filter_U/ap_CS_fsm_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.053   0.739  sobel_filter_top_0/sobel_filter_U/GND_3_o_PWR_3_o_OR_214_o1 (sobel_filter_top_0/sobel_filter_U/GND_3_o_PWR_3_o_OR_214_o_0)
     LUT6:I0->O            1   0.053   0.000  sobel_filter_top_0/sobel_filter_U/ap_CS_fsm_FSM_FFd2_rstpot (sobel_filter_top_0/sobel_filter_U/ap_CS_fsm_FSM_FFd2_rstpot)
     FD:D                      0.011          sobel_filter_top_0/sobel_filter_U/ap_CS_fsm_FSM_FFd2
    ----------------------------------------
    Total                      1.196ns (0.457ns logic, 0.739ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_axi_CONTROL_BUS_ACLK'
  Total number of paths / destination ports: 40 / 38
-------------------------------------------------------------------------
Offset:              0.840ns (Levels of Logic = 1)
  Source:            sobel_filter_top_0/CONTROL_BUS_if_U/wstate_FSM_FFd1 (FF)
  Destination:       s_axi_CONTROL_BUS_AWREADY (PAD)
  Source Clock:      s_axi_CONTROL_BUS_ACLK rising

  Data Path: sobel_filter_top_0/CONTROL_BUS_if_U/wstate_FSM_FFd1 to s_axi_CONTROL_BUS_AWREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.282   0.505  sobel_filter_top_0/CONTROL_BUS_if_U/wstate_FSM_FFd1 (sobel_filter_top_0/CONTROL_BUS_if_U/wstate_FSM_FFd1)
     LUT2:I0->O            0   0.053   0.000  sobel_filter_top_0/CONTROL_BUS_if_U/AWREADY1 (s_axi_CONTROL_BUS_AWREADY)
    ----------------------------------------
    Total                      0.840ns (0.335ns logic, 0.505ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_CLK'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            sobel_filter_top_0/OUTPUT_STREAM_if_U/rs/data_p1_31 (FF)
  Destination:       OUTPUT_STREAM_TDATA<31> (PAD)
  Source Clock:      SYS_CLK rising

  Data Path: sobel_filter_top_0/OUTPUT_STREAM_if_U/rs/data_p1_31 to OUTPUT_STREAM_TDATA<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.282   0.000  sobel_filter_top_0/OUTPUT_STREAM_if_U/rs/data_p1_31 (sobel_filter_top_0/OUTPUT_STREAM_if_U/rs/data_p1_31)
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SYS_CLK
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
SYS_CLK               |    5.408|         |         |         |
s_axi_CONTROL_BUS_ACLK|    3.888|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_axi_CONTROL_BUS_ACLK
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
SYS_CLK               |    2.463|         |         |         |
s_axi_CONTROL_BUS_ACLK|    2.221|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 14.64 secs
 
--> 


Total memory usage is 520312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  136 (   0 filtered)
Number of infos    :   72 (   0 filtered)

