HPS_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/HPS/ip/HPS_processing_system7_0_0/sim/HPS_processing_system7_0_0.v,incdir="$ref_dir/../../../../project_LCD.srcs/sources_1/bd/HPS/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_LCD.srcs/sources_1/bd/HPS/ipshared/70cf/hdl"incdir="../../../../project_LCD.srcs/sources_1/bd/HPS/ipshared/ec67/hdl"incdir="../../../../project_LCD.srcs/sources_1/bd/HPS/ipshared/70cf/hdl"incdir="../../../../project_LCD.srcs/sources_1/bd/HPS/ip/HPS_processing_system7_0_0"
HPS.v,verilog,xil_defaultlib,../../../bd/HPS/sim/HPS.v,incdir="$ref_dir/../../../../project_LCD.srcs/sources_1/bd/HPS/ipshared/ec67/hdl"incdir="$ref_dir/../../../../project_LCD.srcs/sources_1/bd/HPS/ipshared/70cf/hdl"incdir="../../../../project_LCD.srcs/sources_1/bd/HPS/ipshared/ec67/hdl"incdir="../../../../project_LCD.srcs/sources_1/bd/HPS/ipshared/70cf/hdl"incdir="../../../../project_LCD.srcs/sources_1/bd/HPS/ip/HPS_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
