$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 1 % en $end
  $var wire 8 & count [7:0] $end
  $scope module counter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % en $end
   $var wire 8 & count [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#620
1#
1$
0%
b00000000 &
#621
0#
#622
1#
#623
0#
#624
1#
0$
1%
b00000001 &
#625
0#
#626
1#
b00000010 &
#627
0#
#628
1#
b00000011 &
#629
0#
#630
1#
b00000100 &
#631
0#
#632
1#
1$
b00000000 &
#633
0#
#634
1#
0$
b00000001 &
#635
0#
#636
1#
b00000010 &
#637
0#
#638
1#
b00000011 &
#639
0#
#640
1#
b00000100 &
#641
0#
#642
1#
b00000101 &
#643
0#
#644
1#
b00000110 &
#645
0#
#646
1#
b00000111 &
#647
0#
#648
1#
b00001000 &
#649
0#
