
AMS-CB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a70  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003bfc  08003bfc  00013bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c68  08003c68  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08003c68  08003c68  00013c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c70  08003c70  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c70  08003c70  00013c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c74  08003c74  00013c74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08003c78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  20000010  08003c88  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  08003c88  0002025c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b1ae  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f00  00000000  00000000  0003b1ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00013d76  00000000  00000000  0003e0ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001280  00000000  00000000  00051e68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000013d8  00000000  00000000  000530e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022217  00000000  00000000  000544c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d1cc  00000000  00000000  000766d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ced5b  00000000  00000000  000938a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001625fe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000030dc  00000000  00000000  00162650  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000010 	.word	0x20000010
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08003be4 	.word	0x08003be4

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000014 	.word	0x20000014
 80001c8:	08003be4 	.word	0x08003be4

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b974 	b.w	80004cc <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	4604      	mov	r4, r0
 8000204:	468e      	mov	lr, r1
 8000206:	2b00      	cmp	r3, #0
 8000208:	d14d      	bne.n	80002a6 <__udivmoddi4+0xaa>
 800020a:	428a      	cmp	r2, r1
 800020c:	4694      	mov	ip, r2
 800020e:	d969      	bls.n	80002e4 <__udivmoddi4+0xe8>
 8000210:	fab2 f282 	clz	r2, r2
 8000214:	b152      	cbz	r2, 800022c <__udivmoddi4+0x30>
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	f1c2 0120 	rsb	r1, r2, #32
 800021e:	fa20 f101 	lsr.w	r1, r0, r1
 8000222:	fa0c fc02 	lsl.w	ip, ip, r2
 8000226:	ea41 0e03 	orr.w	lr, r1, r3
 800022a:	4094      	lsls	r4, r2
 800022c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000230:	0c21      	lsrs	r1, r4, #16
 8000232:	fbbe f6f8 	udiv	r6, lr, r8
 8000236:	fa1f f78c 	uxth.w	r7, ip
 800023a:	fb08 e316 	mls	r3, r8, r6, lr
 800023e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000242:	fb06 f107 	mul.w	r1, r6, r7
 8000246:	4299      	cmp	r1, r3
 8000248:	d90a      	bls.n	8000260 <__udivmoddi4+0x64>
 800024a:	eb1c 0303 	adds.w	r3, ip, r3
 800024e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000252:	f080 811f 	bcs.w	8000494 <__udivmoddi4+0x298>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 811c 	bls.w	8000494 <__udivmoddi4+0x298>
 800025c:	3e02      	subs	r6, #2
 800025e:	4463      	add	r3, ip
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0f8 	udiv	r0, r3, r8
 8000268:	fb08 3310 	mls	r3, r8, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 f707 	mul.w	r7, r0, r7
 8000274:	42a7      	cmp	r7, r4
 8000276:	d90a      	bls.n	800028e <__udivmoddi4+0x92>
 8000278:	eb1c 0404 	adds.w	r4, ip, r4
 800027c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000280:	f080 810a 	bcs.w	8000498 <__udivmoddi4+0x29c>
 8000284:	42a7      	cmp	r7, r4
 8000286:	f240 8107 	bls.w	8000498 <__udivmoddi4+0x29c>
 800028a:	4464      	add	r4, ip
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000292:	1be4      	subs	r4, r4, r7
 8000294:	2600      	movs	r6, #0
 8000296:	b11d      	cbz	r5, 80002a0 <__udivmoddi4+0xa4>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c5 4300 	strd	r4, r3, [r5]
 80002a0:	4631      	mov	r1, r6
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xc2>
 80002aa:	2d00      	cmp	r5, #0
 80002ac:	f000 80ef 	beq.w	800048e <__udivmoddi4+0x292>
 80002b0:	2600      	movs	r6, #0
 80002b2:	e9c5 0100 	strd	r0, r1, [r5]
 80002b6:	4630      	mov	r0, r6
 80002b8:	4631      	mov	r1, r6
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f683 	clz	r6, r3
 80002c2:	2e00      	cmp	r6, #0
 80002c4:	d14a      	bne.n	800035c <__udivmoddi4+0x160>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd4>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80f9 	bhi.w	80004c2 <__udivmoddi4+0x2c6>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	469e      	mov	lr, r3
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa4>
 80002de:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa4>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xec>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 8092 	bne.w	8000416 <__udivmoddi4+0x21a>
 80002f2:	eba1 010c 	sub.w	r1, r1, ip
 80002f6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fa:	fa1f fe8c 	uxth.w	lr, ip
 80002fe:	2601      	movs	r6, #1
 8000300:	0c20      	lsrs	r0, r4, #16
 8000302:	fbb1 f3f7 	udiv	r3, r1, r7
 8000306:	fb07 1113 	mls	r1, r7, r3, r1
 800030a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030e:	fb0e f003 	mul.w	r0, lr, r3
 8000312:	4288      	cmp	r0, r1
 8000314:	d908      	bls.n	8000328 <__udivmoddi4+0x12c>
 8000316:	eb1c 0101 	adds.w	r1, ip, r1
 800031a:	f103 38ff 	add.w	r8, r3, #4294967295
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x12a>
 8000320:	4288      	cmp	r0, r1
 8000322:	f200 80cb 	bhi.w	80004bc <__udivmoddi4+0x2c0>
 8000326:	4643      	mov	r3, r8
 8000328:	1a09      	subs	r1, r1, r0
 800032a:	b2a4      	uxth	r4, r4
 800032c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000330:	fb07 1110 	mls	r1, r7, r0, r1
 8000334:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000338:	fb0e fe00 	mul.w	lr, lr, r0
 800033c:	45a6      	cmp	lr, r4
 800033e:	d908      	bls.n	8000352 <__udivmoddi4+0x156>
 8000340:	eb1c 0404 	adds.w	r4, ip, r4
 8000344:	f100 31ff 	add.w	r1, r0, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x154>
 800034a:	45a6      	cmp	lr, r4
 800034c:	f200 80bb 	bhi.w	80004c6 <__udivmoddi4+0x2ca>
 8000350:	4608      	mov	r0, r1
 8000352:	eba4 040e 	sub.w	r4, r4, lr
 8000356:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035a:	e79c      	b.n	8000296 <__udivmoddi4+0x9a>
 800035c:	f1c6 0720 	rsb	r7, r6, #32
 8000360:	40b3      	lsls	r3, r6
 8000362:	fa22 fc07 	lsr.w	ip, r2, r7
 8000366:	ea4c 0c03 	orr.w	ip, ip, r3
 800036a:	fa20 f407 	lsr.w	r4, r0, r7
 800036e:	fa01 f306 	lsl.w	r3, r1, r6
 8000372:	431c      	orrs	r4, r3
 8000374:	40f9      	lsrs	r1, r7
 8000376:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037a:	fa00 f306 	lsl.w	r3, r0, r6
 800037e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000382:	0c20      	lsrs	r0, r4, #16
 8000384:	fa1f fe8c 	uxth.w	lr, ip
 8000388:	fb09 1118 	mls	r1, r9, r8, r1
 800038c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000390:	fb08 f00e 	mul.w	r0, r8, lr
 8000394:	4288      	cmp	r0, r1
 8000396:	fa02 f206 	lsl.w	r2, r2, r6
 800039a:	d90b      	bls.n	80003b4 <__udivmoddi4+0x1b8>
 800039c:	eb1c 0101 	adds.w	r1, ip, r1
 80003a0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a4:	f080 8088 	bcs.w	80004b8 <__udivmoddi4+0x2bc>
 80003a8:	4288      	cmp	r0, r1
 80003aa:	f240 8085 	bls.w	80004b8 <__udivmoddi4+0x2bc>
 80003ae:	f1a8 0802 	sub.w	r8, r8, #2
 80003b2:	4461      	add	r1, ip
 80003b4:	1a09      	subs	r1, r1, r0
 80003b6:	b2a4      	uxth	r4, r4
 80003b8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003bc:	fb09 1110 	mls	r1, r9, r0, r1
 80003c0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c8:	458e      	cmp	lr, r1
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1e2>
 80003cc:	eb1c 0101 	adds.w	r1, ip, r1
 80003d0:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d4:	d26c      	bcs.n	80004b0 <__udivmoddi4+0x2b4>
 80003d6:	458e      	cmp	lr, r1
 80003d8:	d96a      	bls.n	80004b0 <__udivmoddi4+0x2b4>
 80003da:	3802      	subs	r0, #2
 80003dc:	4461      	add	r1, ip
 80003de:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e2:	fba0 9402 	umull	r9, r4, r0, r2
 80003e6:	eba1 010e 	sub.w	r1, r1, lr
 80003ea:	42a1      	cmp	r1, r4
 80003ec:	46c8      	mov	r8, r9
 80003ee:	46a6      	mov	lr, r4
 80003f0:	d356      	bcc.n	80004a0 <__udivmoddi4+0x2a4>
 80003f2:	d053      	beq.n	800049c <__udivmoddi4+0x2a0>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x212>
 80003f6:	ebb3 0208 	subs.w	r2, r3, r8
 80003fa:	eb61 010e 	sbc.w	r1, r1, lr
 80003fe:	fa01 f707 	lsl.w	r7, r1, r7
 8000402:	fa22 f306 	lsr.w	r3, r2, r6
 8000406:	40f1      	lsrs	r1, r6
 8000408:	431f      	orrs	r7, r3
 800040a:	e9c5 7100 	strd	r7, r1, [r5]
 800040e:	2600      	movs	r6, #0
 8000410:	4631      	mov	r1, r6
 8000412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000416:	f1c2 0320 	rsb	r3, r2, #32
 800041a:	40d8      	lsrs	r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa21 f303 	lsr.w	r3, r1, r3
 8000424:	4091      	lsls	r1, r2
 8000426:	4301      	orrs	r1, r0
 8000428:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800042c:	fa1f fe8c 	uxth.w	lr, ip
 8000430:	fbb3 f0f7 	udiv	r0, r3, r7
 8000434:	fb07 3610 	mls	r6, r7, r0, r3
 8000438:	0c0b      	lsrs	r3, r1, #16
 800043a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043e:	fb00 f60e 	mul.w	r6, r0, lr
 8000442:	429e      	cmp	r6, r3
 8000444:	fa04 f402 	lsl.w	r4, r4, r2
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x260>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000452:	d22f      	bcs.n	80004b4 <__udivmoddi4+0x2b8>
 8000454:	429e      	cmp	r6, r3
 8000456:	d92d      	bls.n	80004b4 <__udivmoddi4+0x2b8>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1b9b      	subs	r3, r3, r6
 800045e:	b289      	uxth	r1, r1
 8000460:	fbb3 f6f7 	udiv	r6, r3, r7
 8000464:	fb07 3316 	mls	r3, r7, r6, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb06 f30e 	mul.w	r3, r6, lr
 8000470:	428b      	cmp	r3, r1
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x28a>
 8000474:	eb1c 0101 	adds.w	r1, ip, r1
 8000478:	f106 38ff 	add.w	r8, r6, #4294967295
 800047c:	d216      	bcs.n	80004ac <__udivmoddi4+0x2b0>
 800047e:	428b      	cmp	r3, r1
 8000480:	d914      	bls.n	80004ac <__udivmoddi4+0x2b0>
 8000482:	3e02      	subs	r6, #2
 8000484:	4461      	add	r1, ip
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800048c:	e738      	b.n	8000300 <__udivmoddi4+0x104>
 800048e:	462e      	mov	r6, r5
 8000490:	4628      	mov	r0, r5
 8000492:	e705      	b.n	80002a0 <__udivmoddi4+0xa4>
 8000494:	4606      	mov	r6, r0
 8000496:	e6e3      	b.n	8000260 <__udivmoddi4+0x64>
 8000498:	4618      	mov	r0, r3
 800049a:	e6f8      	b.n	800028e <__udivmoddi4+0x92>
 800049c:	454b      	cmp	r3, r9
 800049e:	d2a9      	bcs.n	80003f4 <__udivmoddi4+0x1f8>
 80004a0:	ebb9 0802 	subs.w	r8, r9, r2
 80004a4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a8:	3801      	subs	r0, #1
 80004aa:	e7a3      	b.n	80003f4 <__udivmoddi4+0x1f8>
 80004ac:	4646      	mov	r6, r8
 80004ae:	e7ea      	b.n	8000486 <__udivmoddi4+0x28a>
 80004b0:	4620      	mov	r0, r4
 80004b2:	e794      	b.n	80003de <__udivmoddi4+0x1e2>
 80004b4:	4640      	mov	r0, r8
 80004b6:	e7d1      	b.n	800045c <__udivmoddi4+0x260>
 80004b8:	46d0      	mov	r8, sl
 80004ba:	e77b      	b.n	80003b4 <__udivmoddi4+0x1b8>
 80004bc:	3b02      	subs	r3, #2
 80004be:	4461      	add	r1, ip
 80004c0:	e732      	b.n	8000328 <__udivmoddi4+0x12c>
 80004c2:	4630      	mov	r0, r6
 80004c4:	e709      	b.n	80002da <__udivmoddi4+0xde>
 80004c6:	4464      	add	r4, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e742      	b.n	8000352 <__udivmoddi4+0x156>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <send_CAN>:
		data64 |= data[i]<<(i*8);
	}
	return data64;
}

HAL_StatusTypeDef send_CAN(uint32_t addres, uint8_t *TxBuffer){
 80004d0:	b508      	push	{r3, lr}
 80004d2:	460a      	mov	r2, r1
	static uint32_t TxMailbox[20];
	static CAN_TxHeaderTypeDef TxHeader;
	TxHeader.ExtId = addres;   			// ID of the message
 80004d4:	4906      	ldr	r1, [pc, #24]	; (80004f0 <send_CAN+0x20>)
 80004d6:	6048      	str	r0, [r1, #4]
	TxHeader.DLC = 8;         			// Data Length Code (number of bytes in data field)
 80004d8:	2308      	movs	r3, #8
 80004da:	610b      	str	r3, [r1, #16]
	TxHeader.IDE = CAN_ID_EXT; 			// Extended ID type
 80004dc:	2304      	movs	r3, #4
 80004de:	608b      	str	r3, [r1, #8]
	TxHeader.RTR = CAN_RTR_DATA; 		// Data frame, not remote frame
 80004e0:	2300      	movs	r3, #0
 80004e2:	60cb      	str	r3, [r1, #12]
	TxHeader.TransmitGlobalTime = DISABLE; // Disable time stamp
 80004e4:	750b      	strb	r3, [r1, #20]
    // Transmit CAN message
	//HAL_CAN_WakeUp(&hcan1);
	//HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, (uint32_t *)CAN_TX_MAILBOX0);
	HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxBuffer, TxMailbox);
 80004e6:	4b03      	ldr	r3, [pc, #12]	; (80004f4 <send_CAN+0x24>)
 80004e8:	4803      	ldr	r0, [pc, #12]	; (80004f8 <send_CAN+0x28>)
 80004ea:	f001 f9e2 	bl	80018b2 <HAL_CAN_AddTxMessage>
    return status;
}
 80004ee:	bd08      	pop	{r3, pc}
 80004f0:	2000002c 	.word	0x2000002c
 80004f4:	20000044 	.word	0x20000044
 80004f8:	200000b0 	.word	0x200000b0

080004fc <read_CAN>:

uint16_t read_CAN(uint8_t *RxData){			// LSB first
 80004fc:	b510      	push	{r4, lr}
 80004fe:	b088      	sub	sp, #32
 8000500:	4604      	mov	r4, r0
	CAN_RxHeaderTypeDef RxHeader;
	// Check if a message is received in CAN RX FIFO 0
	if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0) {
 8000502:	2100      	movs	r1, #0
 8000504:	4810      	ldr	r0, [pc, #64]	; (8000548 <read_CAN+0x4c>)
 8000506:	f001 faee 	bl	8001ae6 <HAL_CAN_GetRxFifoFillLevel>
 800050a:	b130      	cbz	r0, 800051a <read_CAN+0x1e>
	  if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 800050c:	4623      	mov	r3, r4
 800050e:	aa01      	add	r2, sp, #4
 8000510:	2100      	movs	r1, #0
 8000512:	480d      	ldr	r0, [pc, #52]	; (8000548 <read_CAN+0x4c>)
 8000514:	f001 fa42 	bl	800199c <HAL_CAN_GetRxMessage>
 8000518:	b138      	cbz	r0, 800052a <read_CAN+0x2e>
		// Process the received message
	    return (uint16_t)(RxHeader.ExtId);
	  }
	}
	// Check if a message is received in CAN RX FIFO 1
	if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1) > 0) {
 800051a:	2101      	movs	r1, #1
 800051c:	480a      	ldr	r0, [pc, #40]	; (8000548 <read_CAN+0x4c>)
 800051e:	f001 fae2 	bl	8001ae6 <HAL_CAN_GetRxFifoFillLevel>
 8000522:	b928      	cbnz	r0, 8000530 <read_CAN+0x34>
	  if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
		// Process the received message
	    return (uint16_t)(RxHeader.ExtId);
	  }
	}
	return 0;
 8000524:	2000      	movs	r0, #0
}
 8000526:	b008      	add	sp, #32
 8000528:	bd10      	pop	{r4, pc}
	    return (uint16_t)(RxHeader.ExtId);
 800052a:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 800052e:	e7fa      	b.n	8000526 <read_CAN+0x2a>
	  if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000530:	4623      	mov	r3, r4
 8000532:	aa01      	add	r2, sp, #4
 8000534:	2100      	movs	r1, #0
 8000536:	4804      	ldr	r0, [pc, #16]	; (8000548 <read_CAN+0x4c>)
 8000538:	f001 fa30 	bl	800199c <HAL_CAN_GetRxMessage>
 800053c:	b108      	cbz	r0, 8000542 <read_CAN+0x46>
	return 0;
 800053e:	2000      	movs	r0, #0
 8000540:	e7f1      	b.n	8000526 <read_CAN+0x2a>
	    return (uint16_t)(RxHeader.ExtId);
 8000542:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 8000546:	e7ee      	b.n	8000526 <read_CAN+0x2a>
 8000548:	200000b0 	.word	0x200000b0

0800054c <FIFO_ovf>:

uint8_t FIFO_ovf(){
 800054c:	b508      	push	{r3, lr}
	// check if FIFO is full
	if ((HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) >= 3) || (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1) >= 3)) {
 800054e:	2100      	movs	r1, #0
 8000550:	4807      	ldr	r0, [pc, #28]	; (8000570 <FIFO_ovf+0x24>)
 8000552:	f001 fac8 	bl	8001ae6 <HAL_CAN_GetRxFifoFillLevel>
 8000556:	2802      	cmp	r0, #2
 8000558:	d901      	bls.n	800055e <FIFO_ovf+0x12>
		return 1;
 800055a:	2001      	movs	r0, #1
	}else{
		return 0;
	}
}
 800055c:	bd08      	pop	{r3, pc}
	if ((HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) >= 3) || (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1) >= 3)) {
 800055e:	2101      	movs	r1, #1
 8000560:	4803      	ldr	r0, [pc, #12]	; (8000570 <FIFO_ovf+0x24>)
 8000562:	f001 fac0 	bl	8001ae6 <HAL_CAN_GetRxFifoFillLevel>
 8000566:	2802      	cmp	r0, #2
 8000568:	d8f7      	bhi.n	800055a <FIFO_ovf+0xe>
		return 0;
 800056a:	2000      	movs	r0, #0
 800056c:	e7f6      	b.n	800055c <FIFO_ovf+0x10>
 800056e:	bf00      	nop
 8000570:	200000b0 	.word	0x200000b0

08000574 <send_data2ECU>:

HAL_StatusTypeDef send_data2ECU(uint32_t GPIO_Input, uint8_t error_codes){		// 8*Bytes for TxData, LSB first
 8000574:	b500      	push	{lr}
 8000576:	b083      	sub	sp, #12
 8000578:	4602      	mov	r2, r0
 800057a:	468e      	mov	lr, r1
	uint8_t can_data[] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};		// LSB first
 800057c:	4b18      	ldr	r3, [pc, #96]	; (80005e0 <send_data2ECU+0x6c>)
 800057e:	46ec      	mov	ip, sp
 8000580:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000584:	e88c 0003 	stmia.w	ip, {r0, r1}
	can_data[0] |= (GPIO_Input&V_FB_AIR_positive_Pin) >> (3-0);
 8000588:	f3c2 03c0 	ubfx	r3, r2, #3, #1
 800058c:	f88d 3000 	strb.w	r3, [sp]
	can_data[0] |= (GPIO_Input&V_FB_AIR_negative_Pin) >> (1-1);
 8000590:	f002 0102 	and.w	r1, r2, #2
 8000594:	430b      	orrs	r3, r1
 8000596:	f88d 3000 	strb.w	r3, [sp]
	can_data[0] |= (GPIO_Input&V_FB_PC_Relay_Pin)	  >> (4-2);
 800059a:	0891      	lsrs	r1, r2, #2
 800059c:	f001 0104 	and.w	r1, r1, #4
 80005a0:	430b      	orrs	r3, r1
 80005a2:	f88d 3000 	strb.w	r3, [sp]
	can_data[0] |= (GPIO_Input&Charger_Con_Pin)       >> (10-4);
 80005a6:	0992      	lsrs	r2, r2, #6
 80005a8:	f002 0210 	and.w	r2, r2, #16
 80005ac:	4313      	orrs	r3, r2
 80005ae:	f88d 3000 	strb.w	r3, [sp]
	can_data[1] |= error_codes;
 80005b2:	f88d e001 	strb.w	lr, [sp, #1]
	uint16_t total_volt = battery_values.totalVoltage;
 80005b6:	4a0b      	ldr	r2, [pc, #44]	; (80005e4 <send_data2ECU+0x70>)
 80005b8:	8813      	ldrh	r3, [r2, #0]
	can_data[2] = total_volt&0xFF;
 80005ba:	f88d 3002 	strb.w	r3, [sp, #2]
	can_data[3] = total_volt>>8;
 80005be:	0a1b      	lsrs	r3, r3, #8
 80005c0:	f88d 3003 	strb.w	r3, [sp, #3]
	uint16_t max_temp = battery_values.highestCellTemp;
 80005c4:	8913      	ldrh	r3, [r2, #8]
	can_data[4] = max_temp&0xFF;
 80005c6:	f88d 3004 	strb.w	r3, [sp, #4]
	can_data[5] = max_temp>>8;
 80005ca:	0a1b      	lsrs	r3, r3, #8
 80005cc:	f88d 3005 	strb.w	r3, [sp, #5]

	return send_CAN(ext_addr_ECU, can_data);
 80005d0:	4661      	mov	r1, ip
 80005d2:	f44f 7044 	mov.w	r0, #784	; 0x310
 80005d6:	f7ff ff7b 	bl	80004d0 <send_CAN>
}
 80005da:	b003      	add	sp, #12
 80005dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80005e0:	08003bfc 	.word	0x08003bfc
 80005e4:	20000094 	.word	0x20000094

080005e8 <delay_1us>:
static const uint8_t CFGAR[] = {0xF9, 0x00, 0xF0, 0xFF, 0x00, 0x00}; // data for CRFA, ADCOPT = 1, REFON = 1, GPIOx = 1
static const uint8_t CFGBR[] = {0x0F, 0x00, 0x00, 0x00, 0x00, 0x00}; // data for CRFB
static const uint8_t RDCV[] = {RDCVA, RDCVB, RDCVC, RDCVD, RDCVE, RDCVF};	// Read Voltages Register
static const uint8_t RDAUX[] = {RDAUXA, RDAUXB, RDAUXC, RDAUXD};

void delay_1us(){	// delay 960ns + pin delay 45ns = 1050ns
 80005e8:	b082      	sub	sp, #8
	for(volatile uint32_t i=0; i<5; i++);	// 100ns per cycle
 80005ea:	2300      	movs	r3, #0
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	e002      	b.n	80005f6 <delay_1us+0xe>
 80005f0:	9b01      	ldr	r3, [sp, #4]
 80005f2:	3301      	adds	r3, #1
 80005f4:	9301      	str	r3, [sp, #4]
 80005f6:	9b01      	ldr	r3, [sp, #4]
 80005f8:	2b04      	cmp	r3, #4
 80005fa:	d9f9      	bls.n	80005f0 <delay_1us+0x8>
}
 80005fc:	b002      	add	sp, #8
 80005fe:	4770      	bx	lr

08000600 <wake_up>:

void wake_up(){
 8000600:	b530      	push	{r4, r5, lr}
 8000602:	b083      	sub	sp, #12
	for(uint8_t i=0; i<num_of_clients+2; i++){
 8000604:	2400      	movs	r4, #0
 8000606:	e00b      	b.n	8000620 <wake_up+0x20>
		GPIOB->BSRR = ISO_SPI_CS1_Pin<<16;	// CS low
 8000608:	4d0c      	ldr	r5, [pc, #48]	; (800063c <wake_up+0x3c>)
 800060a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800060e:	61ab      	str	r3, [r5, #24]
		delay_1us();
 8000610:	f7ff ffea 	bl	80005e8 <delay_1us>
		GPIOB->BSRR = ISO_SPI_CS1_Pin;	// CS high
 8000614:	2302      	movs	r3, #2
 8000616:	61ab      	str	r3, [r5, #24]
		delay_1us();
 8000618:	f7ff ffe6 	bl	80005e8 <delay_1us>
	for(uint8_t i=0; i<num_of_clients+2; i++){
 800061c:	3401      	adds	r4, #1
 800061e:	b2e4      	uxtb	r4, r4
 8000620:	2c06      	cmp	r4, #6
 8000622:	d9f1      	bls.n	8000608 <wake_up+0x8>
	}
	for(volatile uint32_t i=0; i<100; i++);	// 100ns per cycle, 10us, communication ready time
 8000624:	2300      	movs	r3, #0
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	e002      	b.n	8000630 <wake_up+0x30>
 800062a:	9b01      	ldr	r3, [sp, #4]
 800062c:	3301      	adds	r3, #1
 800062e:	9301      	str	r3, [sp, #4]
 8000630:	9b01      	ldr	r3, [sp, #4]
 8000632:	2b63      	cmp	r3, #99	; 0x63
 8000634:	d9f9      	bls.n	800062a <wake_up+0x2a>
}
 8000636:	b003      	add	sp, #12
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	bf00      	nop
 800063c:	48000400 	.word	0x48000400

08000640 <SPI_Transceive>:

HAL_StatusTypeDef SPI_Transceive(uint8_t *tx_data, uint8_t *rx_data, uint16_t size) {
 8000640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000642:	b083      	sub	sp, #12
 8000644:	4604      	mov	r4, r0
 8000646:	460d      	mov	r5, r1
 8000648:	4616      	mov	r6, r2
	GPIOB->BSRR = ISO_SPI_CS1_Pin<<16;	// CS low
 800064a:	4f09      	ldr	r7, [pc, #36]	; (8000670 <SPI_Transceive+0x30>)
 800064c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000650:	61bb      	str	r3, [r7, #24]
	delay_1us();
 8000652:	f7ff ffc9 	bl	80005e8 <delay_1us>
	HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, size, 200);
 8000656:	23c8      	movs	r3, #200	; 0xc8
 8000658:	9300      	str	r3, [sp, #0]
 800065a:	4633      	mov	r3, r6
 800065c:	462a      	mov	r2, r5
 800065e:	4621      	mov	r1, r4
 8000660:	4804      	ldr	r0, [pc, #16]	; (8000674 <SPI_Transceive+0x34>)
 8000662:	f002 fc71 	bl	8002f48 <HAL_SPI_TransmitReceive>
	GPIOB->BSRR = ISO_SPI_CS1_Pin;	// CS high
 8000666:	2302      	movs	r3, #2
 8000668:	61bb      	str	r3, [r7, #24]
	return status;
}
 800066a:	b003      	add	sp, #12
 800066c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800066e:	bf00      	nop
 8000670:	48000400 	.word	0x48000400
 8000674:	200000d8 	.word	0x200000d8

08000678 <generatePEC>:
	uint16_t dat[] = {0x0001};
    return (uint16_t)(HAL_CRC_Calculate(&hcrc, (uint32_t *)dat, 1)) & 0xFE;
}
*/
// Function to generate 15-bit packet error code
uint16_t generatePEC(uint8_t data[], size_t length) {
 8000678:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    // Initial value of PEC
    uint16_t pec = 0x0010;
    // Characteristic polynomial: x^15 + x^14 + x^10 + x^8 + x^7 + x^4 + x^3 + 1
    for (size_t i = 0; i < length; ++i) {
 800067c:	f04f 0e00 	mov.w	lr, #0
    uint16_t pec = 0x0010;
 8000680:	2310      	movs	r3, #16
    for (size_t i = 0; i < length; ++i) {
 8000682:	e03e      	b.n	8000702 <generatePEC+0x8a>
            for (int bit = 7; bit >= 0; --bit) {
                uint16_t in0 = ((data[i] >> bit) & 0x01) ^ ((pec >> 14) & 0x01);
 8000684:	f810 200e 	ldrb.w	r2, [r0, lr]
 8000688:	fa42 f20c 	asr.w	r2, r2, ip
 800068c:	ea82 3293 	eor.w	r2, r2, r3, lsr #14
                uint16_t in3 = in0 ^ ((pec >> 2) & 0x01);
 8000690:	f3c3 0480 	ubfx	r4, r3, #2, #1
 8000694:	f002 0201 	and.w	r2, r2, #1
 8000698:	4054      	eors	r4, r2
                uint16_t in4 = in0 ^ ((pec >> 3) & 0x01);
 800069a:	f3c3 05c0 	ubfx	r5, r3, #3, #1
 800069e:	4055      	eors	r5, r2
                uint16_t in7 = in0 ^ ((pec >> 6) & 0x01);
 80006a0:	f3c3 1680 	ubfx	r6, r3, #6, #1
 80006a4:	4056      	eors	r6, r2
                uint16_t in8 = in0 ^ ((pec >> 7) & 0x01);
 80006a6:	f3c3 17c0 	ubfx	r7, r3, #7, #1
 80006aa:	4057      	eors	r7, r2
                uint16_t in10 = in0 ^ ((pec >> 9) & 0x01);
 80006ac:	f3c3 2840 	ubfx	r8, r3, #9, #1
 80006b0:	ea82 0808 	eor.w	r8, r2, r8
                uint16_t in14 = in0 ^ ((pec >> 13) & 0x01);
 80006b4:	f3c3 3940 	ubfx	r9, r3, #13, #1
 80006b8:	ea82 0909 	eor.w	r9, r2, r9
                pec <<= 1;
 80006bc:	005b      	lsls	r3, r3, #1
                pec = (pec & 0x3FFF) | (in14 << 14);
 80006be:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80006c2:	ea43 3389 	orr.w	r3, r3, r9, lsl #14
                pec = (pec & 0xFBFF) | (in10 << 10);
 80006c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80006ca:	ea43 2388 	orr.w	r3, r3, r8, lsl #10
                pec = (pec & 0xFEFF) | (in8 << 8);
 80006ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80006d2:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
                pec = (pec & 0xFF7F) | (in7 << 7);
 80006d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80006da:	ea43 13c6 	orr.w	r3, r3, r6, lsl #7
                pec = (pec & 0xFFEF) | (in4 << 4);
 80006de:	f023 0310 	bic.w	r3, r3, #16
 80006e2:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
                pec = (pec & 0xFFF7) | (in3 << 3);
 80006e6:	f023 0308 	bic.w	r3, r3, #8
 80006ea:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
                pec = (pec & 0xFFFE) | (in0 << 0);
 80006ee:	f023 0301 	bic.w	r3, r3, #1
 80006f2:	4313      	orrs	r3, r2
            for (int bit = 7; bit >= 0; --bit) {
 80006f4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80006f8:	f1bc 0f00 	cmp.w	ip, #0
 80006fc:	dac2      	bge.n	8000684 <generatePEC+0xc>
    for (size_t i = 0; i < length; ++i) {
 80006fe:	f10e 0e01 	add.w	lr, lr, #1
 8000702:	458e      	cmp	lr, r1
 8000704:	d202      	bcs.n	800070c <generatePEC+0x94>
            for (int bit = 7; bit >= 0; --bit) {
 8000706:	f04f 0c07 	mov.w	ip, #7
 800070a:	e7f5      	b.n	80006f8 <generatePEC+0x80>
            }
        }
    pec <<=1;
    return pec;
}
 800070c:	0058      	lsls	r0, r3, #1
 800070e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000712 <Command>:


HAL_StatusTypeDef Command(uint16_t command){	// checked
 8000712:	b530      	push	{r4, r5, lr}
 8000714:	b085      	sub	sp, #20
	uint8_t tx_data[4];
	uint8_t crc_data[2];
	crc_data[0] = command>>8;
 8000716:	0a05      	lsrs	r5, r0, #8
 8000718:	f88d 5008 	strb.w	r5, [sp, #8]
	crc_data[1] = command&0xFF;
 800071c:	b2c4      	uxtb	r4, r0
 800071e:	f88d 4009 	strb.w	r4, [sp, #9]
	uint16_t crc = generatePEC(crc_data, 2);
 8000722:	2102      	movs	r1, #2
 8000724:	a802      	add	r0, sp, #8
 8000726:	f7ff ffa7 	bl	8000678 <generatePEC>
	tx_data[0] = command>>8;
 800072a:	f88d 500c 	strb.w	r5, [sp, #12]
	tx_data[1] = command&0xFF;
 800072e:	f88d 400d 	strb.w	r4, [sp, #13]
	tx_data[2] = crc>>8;
 8000732:	0a03      	lsrs	r3, r0, #8
 8000734:	f88d 300e 	strb.w	r3, [sp, #14]
	tx_data[3] = crc&0xFF;
 8000738:	f88d 000f 	strb.w	r0, [sp, #15]
	uint8_t rx_data[4];
	return SPI_Transceive(tx_data, rx_data, 4);
 800073c:	2204      	movs	r2, #4
 800073e:	eb0d 0102 	add.w	r1, sp, r2
 8000742:	a803      	add	r0, sp, #12
 8000744:	f7ff ff7c 	bl	8000640 <SPI_Transceive>
}
 8000748:	b005      	add	sp, #20
 800074a:	bd30      	pop	{r4, r5, pc}

0800074c <Write_Registergroup>:

HAL_StatusTypeDef Write_Registergroup(uint16_t command, uint8_t *data){		// write data to every single client, data length: 6*num_of_clients
 800074c:	b570      	push	{r4, r5, r6, lr}
 800074e:	b098      	sub	sp, #96	; 0x60
 8000750:	460d      	mov	r5, r1
	uint8_t tx_data[4+num_of_clients*8];
	uint8_t crc_data[2];
	crc_data[0] = command>>8;
 8000752:	0a06      	lsrs	r6, r0, #8
 8000754:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
	crc_data[1] = command&0xFF;
 8000758:	b2c4      	uxtb	r4, r0
 800075a:	f88d 4031 	strb.w	r4, [sp, #49]	; 0x31
	uint16_t crc = generatePEC(crc_data, 2);
 800075e:	2102      	movs	r1, #2
 8000760:	a80c      	add	r0, sp, #48	; 0x30
 8000762:	f7ff ff89 	bl	8000678 <generatePEC>
	tx_data[0] = command>>8;
 8000766:	f88d 6034 	strb.w	r6, [sp, #52]	; 0x34
	tx_data[1] = command&0xFF;
 800076a:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
	tx_data[2] = crc>>8;
 800076e:	0a03      	lsrs	r3, r0, #8
 8000770:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
	tx_data[3] = crc&0xFF;
 8000774:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
	for(uint16_t i=0; i<num_of_clients; i++){
 8000778:	2400      	movs	r4, #0
 800077a:	e023      	b.n	80007c4 <Write_Registergroup+0x78>
		for(uint16_t j=0; j<6; j++){
			tx_data[4+i*8+j] = data[i*6+j];
 800077c:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8000780:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8000784:	00e3      	lsls	r3, r4, #3
 8000786:	3304      	adds	r3, #4
 8000788:	4413      	add	r3, r2
 800078a:	5c69      	ldrb	r1, [r5, r1]
 800078c:	3360      	adds	r3, #96	; 0x60
 800078e:	446b      	add	r3, sp
 8000790:	f803 1c2c 	strb.w	r1, [r3, #-44]
		for(uint16_t j=0; j<6; j++){
 8000794:	3201      	adds	r2, #1
 8000796:	b292      	uxth	r2, r2
 8000798:	2a05      	cmp	r2, #5
 800079a:	d9ef      	bls.n	800077c <Write_Registergroup+0x30>
		}
		uint16_t crc = generatePEC(&data[i*6], 6);
 800079c:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 80007a0:	2106      	movs	r1, #6
 80007a2:	eb05 0040 	add.w	r0, r5, r0, lsl #1
 80007a6:	f7ff ff67 	bl	8000678 <generatePEC>
		tx_data[4+i*8+6] = crc>>8;
 80007aa:	00e3      	lsls	r3, r4, #3
 80007ac:	f103 026a 	add.w	r2, r3, #106	; 0x6a
 80007b0:	446a      	add	r2, sp
 80007b2:	0a01      	lsrs	r1, r0, #8
 80007b4:	f802 1c2c 	strb.w	r1, [r2, #-44]
		tx_data[4+i*8+7] = crc&0xFF;
 80007b8:	336b      	adds	r3, #107	; 0x6b
 80007ba:	446b      	add	r3, sp
 80007bc:	f803 0c2c 	strb.w	r0, [r3, #-44]
	for(uint16_t i=0; i<num_of_clients; i++){
 80007c0:	3401      	adds	r4, #1
 80007c2:	b2a4      	uxth	r4, r4
 80007c4:	2c04      	cmp	r4, #4
 80007c6:	d801      	bhi.n	80007cc <Write_Registergroup+0x80>
		for(uint16_t j=0; j<6; j++){
 80007c8:	2200      	movs	r2, #0
 80007ca:	e7e5      	b.n	8000798 <Write_Registergroup+0x4c>
	}
	uint8_t rx_data[sizeof(tx_data)];
	return SPI_Transceive(tx_data, rx_data, sizeof(tx_data));
 80007cc:	222c      	movs	r2, #44	; 0x2c
 80007ce:	a901      	add	r1, sp, #4
 80007d0:	a80d      	add	r0, sp, #52	; 0x34
 80007d2:	f7ff ff35 	bl	8000640 <SPI_Transceive>
}
 80007d6:	b018      	add	sp, #96	; 0x60
 80007d8:	bd70      	pop	{r4, r5, r6, pc}

080007da <Read_Registergroup>:

HAL_StatusTypeDef Read_Registergroup(uint16_t command, uint8_t *buffer){		// checked, read data for every single client, data length: 6*num_of_clients
 80007da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80007de:	b099      	sub	sp, #100	; 0x64
 80007e0:	460c      	mov	r4, r1
	uint8_t tx_data[4+num_of_clients*8];
	for(uint16_t i=0; i<sizeof(tx_data)-4; i++){
 80007e2:	2300      	movs	r3, #0
 80007e4:	e007      	b.n	80007f6 <Read_Registergroup+0x1c>
		tx_data[i+4] = dummy;
 80007e6:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80007ea:	446a      	add	r2, sp
 80007ec:	21aa      	movs	r1, #170	; 0xaa
 80007ee:	f802 1c2c 	strb.w	r1, [r2, #-44]
	for(uint16_t i=0; i<sizeof(tx_data)-4; i++){
 80007f2:	3301      	adds	r3, #1
 80007f4:	b29b      	uxth	r3, r3
 80007f6:	2b27      	cmp	r3, #39	; 0x27
 80007f8:	d9f5      	bls.n	80007e6 <Read_Registergroup+0xc>
	}
	uint8_t crc_data[2];
	crc_data[0] = command>>8;
 80007fa:	0a06      	lsrs	r6, r0, #8
 80007fc:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
	crc_data[1] = command&0xFF;
 8000800:	b2c5      	uxtb	r5, r0
 8000802:	f88d 5031 	strb.w	r5, [sp, #49]	; 0x31
	uint16_t crc = generatePEC(crc_data, 2);
 8000806:	2102      	movs	r1, #2
 8000808:	a80c      	add	r0, sp, #48	; 0x30
 800080a:	f7ff ff35 	bl	8000678 <generatePEC>
	tx_data[0] = command>>8;
 800080e:	f88d 6034 	strb.w	r6, [sp, #52]	; 0x34
	tx_data[1] = command&0xFF;
 8000812:	f88d 5035 	strb.w	r5, [sp, #53]	; 0x35
	tx_data[2] = crc>>8;
 8000816:	0a03      	lsrs	r3, r0, #8
 8000818:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
	tx_data[3] = crc&0xFF;
 800081c:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
	uint8_t rx_data[sizeof(tx_data)];
	HAL_StatusTypeDef status = SPI_Transceive(tx_data, rx_data, sizeof(tx_data));		// read data
 8000820:	222c      	movs	r2, #44	; 0x2c
 8000822:	a901      	add	r1, sp, #4
 8000824:	a80d      	add	r0, sp, #52	; 0x34
 8000826:	f7ff ff0b 	bl	8000640 <SPI_Transceive>
 800082a:	4680      	mov	r8, r0
	uint16_t not_valid;
	for(uint16_t i=0; i<num_of_clients; i++){
 800082c:	2700      	movs	r7, #0
 800082e:	e011      	b.n	8000854 <Read_Registergroup+0x7a>
		crc = generatePEC(&rx_data[4+i*8], 6);
		not_valid = (rx_data[10+i*8]<<8 | rx_data[11+i*8])-crc;		// check crc
		for(uint16_t j=0; j<6; j++){			// write to buffer
			buffer[i*6+j] = rx_data[4+i*8+j];
 8000830:	18f1      	adds	r1, r6, r3
 8000832:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 8000836:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800083a:	3160      	adds	r1, #96	; 0x60
 800083c:	4469      	add	r1, sp
 800083e:	f811 1c5c 	ldrb.w	r1, [r1, #-92]
 8000842:	54a1      	strb	r1, [r4, r2]
		for(uint16_t j=0; j<6; j++){			// write to buffer
 8000844:	3301      	adds	r3, #1
 8000846:	b29b      	uxth	r3, r3
 8000848:	2b05      	cmp	r3, #5
 800084a:	d9f1      	bls.n	8000830 <Read_Registergroup+0x56>
		}
		if(not_valid){
 800084c:	4584      	cmp	ip, r0
 800084e:	d11c      	bne.n	800088a <Read_Registergroup+0xb0>
	for(uint16_t i=0; i<num_of_clients; i++){
 8000850:	3701      	adds	r7, #1
 8000852:	b2bf      	uxth	r7, r7
 8000854:	2f04      	cmp	r7, #4
 8000856:	d81a      	bhi.n	800088e <Read_Registergroup+0xb4>
		crc = generatePEC(&rx_data[4+i*8], 6);
 8000858:	463d      	mov	r5, r7
 800085a:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 800085e:	f109 0604 	add.w	r6, r9, #4
 8000862:	2106      	movs	r1, #6
 8000864:	ab01      	add	r3, sp, #4
 8000866:	1998      	adds	r0, r3, r6
 8000868:	f7ff ff06 	bl	8000678 <generatePEC>
		not_valid = (rx_data[10+i*8]<<8 | rx_data[11+i*8])-crc;		// check crc
 800086c:	f109 036a 	add.w	r3, r9, #106	; 0x6a
 8000870:	446b      	add	r3, sp
 8000872:	f813 3c5c 	ldrb.w	r3, [r3, #-92]
 8000876:	f109 026b 	add.w	r2, r9, #107	; 0x6b
 800087a:	eb0d 0902 	add.w	r9, sp, r2
 800087e:	f819 cc5c 	ldrb.w	ip, [r9, #-92]
 8000882:	ea4c 2c03 	orr.w	ip, ip, r3, lsl #8
		for(uint16_t j=0; j<6; j++){			// write to buffer
 8000886:	2300      	movs	r3, #0
 8000888:	e7de      	b.n	8000848 <Read_Registergroup+0x6e>
			return HAL_ERROR;
 800088a:	f04f 0801 	mov.w	r8, #1
		}
	}
	return status;
}
 800088e:	4640      	mov	r0, r8
 8000890:	b019      	add	sp, #100	; 0x64
 8000892:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08000898 <Read_Voltages>:

HAL_StatusTypeDef Read_Voltages(uint8_t *buffer){		// checked, num_of_clients * 36
 8000898:	b5f0      	push	{r4, r5, r6, r7, lr}
 800089a:	b089      	sub	sp, #36	; 0x24
 800089c:	4605      	mov	r5, r0
 800089e:	2700      	movs	r7, #0
	HAL_StatusTypeDef status;
	uint8_t sbuffer[num_of_clients*6];		// short buffer for a single transmission
	wake_up();
 80008a0:	f7ff feae 	bl	8000600 <wake_up>
	Command(ADCV);
 80008a4:	f44f 7058 	mov.w	r0, #864	; 0x360
 80008a8:	f7ff ff33 	bl	8000712 <Command>
	HAL_Delay(3);
 80008ac:	2003      	movs	r0, #3
 80008ae:	f000 fe95 	bl	80015dc <HAL_Delay>
	for(uint16_t i=0; i<6; i++){
 80008b2:	463e      	mov	r6, r7
 80008b4:	e02b      	b.n	800090e <Read_Voltages+0x76>
				for(uint16_t k=0;k<6; k++){
					buffer[j*36+i*6+k] = sbuffer[j*6+k];
				}
			}
		}else{
			for(uint16_t j=0; j<(num_of_clients*36); j++){
 80008b6:	2300      	movs	r3, #0
 80008b8:	e022      	b.n	8000900 <Read_Voltages+0x68>
					buffer[j*36+i*6+k] = sbuffer[j*6+k];
 80008ba:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 80008be:	eb01 0042 	add.w	r0, r1, r2, lsl #1
 80008c2:	eb0c 03cc 	add.w	r3, ip, ip, lsl #3
 80008c6:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80008ca:	0052      	lsls	r2, r2, #1
 80008cc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80008d0:	440b      	add	r3, r1
 80008d2:	f100 0220 	add.w	r2, r0, #32
 80008d6:	446a      	add	r2, sp
 80008d8:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 80008dc:	54ea      	strb	r2, [r5, r3]
				for(uint16_t k=0;k<6; k++){
 80008de:	3101      	adds	r1, #1
 80008e0:	b289      	uxth	r1, r1
 80008e2:	2905      	cmp	r1, #5
 80008e4:	d9e9      	bls.n	80008ba <Read_Voltages+0x22>
			for(uint16_t j=0; j<num_of_clients; j++){
 80008e6:	f10c 0c01 	add.w	ip, ip, #1
 80008ea:	fa1f fc8c 	uxth.w	ip, ip
 80008ee:	f1bc 0f04 	cmp.w	ip, #4
 80008f2:	d80a      	bhi.n	800090a <Read_Voltages+0x72>
				for(uint16_t k=0;k<6; k++){
 80008f4:	2100      	movs	r1, #0
 80008f6:	e7f4      	b.n	80008e2 <Read_Voltages+0x4a>
				buffer[j] = 0;
 80008f8:	2200      	movs	r2, #0
 80008fa:	54ea      	strb	r2, [r5, r3]
			for(uint16_t j=0; j<(num_of_clients*36); j++){
 80008fc:	3301      	adds	r3, #1
 80008fe:	b29b      	uxth	r3, r3
 8000900:	2bb3      	cmp	r3, #179	; 0xb3
 8000902:	d9f9      	bls.n	80008f8 <Read_Voltages+0x60>
			}
			return status;
		}
	}
	return status;
}
 8000904:	4638      	mov	r0, r7
 8000906:	b009      	add	sp, #36	; 0x24
 8000908:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for(uint16_t i=0; i<6; i++){
 800090a:	3601      	adds	r6, #1
 800090c:	b2b6      	uxth	r6, r6
 800090e:	2e05      	cmp	r6, #5
 8000910:	d8f8      	bhi.n	8000904 <Read_Voltages+0x6c>
		status = Read_Registergroup(RDCV[i], sbuffer);
 8000912:	4634      	mov	r4, r6
 8000914:	4669      	mov	r1, sp
 8000916:	4b05      	ldr	r3, [pc, #20]	; (800092c <Read_Voltages+0x94>)
 8000918:	5d98      	ldrb	r0, [r3, r6]
 800091a:	f7ff ff5e 	bl	80007da <Read_Registergroup>
		if(status==HAL_OK){
 800091e:	4607      	mov	r7, r0
 8000920:	2800      	cmp	r0, #0
 8000922:	d1c8      	bne.n	80008b6 <Read_Voltages+0x1e>
			for(uint16_t j=0; j<num_of_clients; j++){
 8000924:	f04f 0c00 	mov.w	ip, #0
 8000928:	e7e1      	b.n	80008ee <Read_Voltages+0x56>
 800092a:	bf00      	nop
 800092c:	08003c18 	.word	0x08003c18

08000930 <Read_Temp>:

HAL_StatusTypeDef Read_Temp(uint8_t *buffer){		// buffer num_of_clients * 20
 8000930:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000932:	b089      	sub	sp, #36	; 0x24
 8000934:	4604      	mov	r4, r0
 8000936:	2500      	movs	r5, #0
	HAL_StatusTypeDef status;
	uint8_t sbuffer[num_of_clients*6];		// short buffer for a single transmission
	wake_up();
 8000938:	f7ff fe62 	bl	8000600 <wake_up>
	Command(ADAX);
 800093c:	f44f 609c 	mov.w	r0, #1248	; 0x4e0
 8000940:	f7ff fee7 	bl	8000712 <Command>
	HAL_Delay(3);
 8000944:	2003      	movs	r0, #3
 8000946:	f000 fe49 	bl	80015dc <HAL_Delay>
	for(uint16_t i=0; i<4; i++){
 800094a:	462f      	mov	r7, r5
 800094c:	e047      	b.n	80009de <Read_Temp+0xae>
		status = Read_Registergroup(RDAUX[i], sbuffer);
		if(status==HAL_OK){
			if(i<3){		// Register AUXA - AUXC
				for(uint16_t j=0; j<num_of_clients; j++){		// read 6 Bytes
					for(uint16_t k=0;k<6; k++){
						buffer[j*20+i*6+k] = sbuffer[j*6+k];
 800094e:	eb0c 024c 	add.w	r2, ip, ip, lsl #1
 8000952:	eb01 0042 	add.w	r0, r1, r2, lsl #1
 8000956:	eb0c 038c 	add.w	r3, ip, ip, lsl #2
 800095a:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 800095e:	0052      	lsls	r2, r2, #1
 8000960:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000964:	440b      	add	r3, r1
 8000966:	f100 0220 	add.w	r2, r0, #32
 800096a:	446a      	add	r2, sp
 800096c:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 8000970:	54e2      	strb	r2, [r4, r3]
					for(uint16_t k=0;k<6; k++){
 8000972:	3101      	adds	r1, #1
 8000974:	b289      	uxth	r1, r1
 8000976:	2905      	cmp	r1, #5
 8000978:	d9e9      	bls.n	800094e <Read_Temp+0x1e>
				for(uint16_t j=0; j<num_of_clients; j++){		// read 6 Bytes
 800097a:	f10c 0c01 	add.w	ip, ip, #1
 800097e:	fa1f fc8c 	uxth.w	ip, ip
 8000982:	f1bc 0f04 	cmp.w	ip, #4
 8000986:	d828      	bhi.n	80009da <Read_Temp+0xaa>
					for(uint16_t k=0;k<6; k++){
 8000988:	2100      	movs	r1, #0
 800098a:	e7f4      	b.n	8000976 <Read_Temp+0x46>
					}
				}
			}else{			// Register AUXD
				for(uint16_t j=0; j<num_of_clients; j++){		// read 2 Bytes
					for(uint16_t k=0;k<2; k++){
						buffer[j*20+i*6+k] = sbuffer[j*6+k];
 800098c:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8000990:	eb01 0c42 	add.w	ip, r1, r2, lsl #1
 8000994:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8000998:	eb06 0246 	add.w	r2, r6, r6, lsl #1
 800099c:	0052      	lsls	r2, r2, #1
 800099e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80009a2:	440b      	add	r3, r1
 80009a4:	f10c 0220 	add.w	r2, ip, #32
 80009a8:	446a      	add	r2, sp
 80009aa:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 80009ae:	54e2      	strb	r2, [r4, r3]
					for(uint16_t k=0;k<2; k++){
 80009b0:	3101      	adds	r1, #1
 80009b2:	b289      	uxth	r1, r1
 80009b4:	2901      	cmp	r1, #1
 80009b6:	d9e9      	bls.n	800098c <Read_Temp+0x5c>
				for(uint16_t j=0; j<num_of_clients; j++){		// read 2 Bytes
 80009b8:	3001      	adds	r0, #1
 80009ba:	b280      	uxth	r0, r0
 80009bc:	2804      	cmp	r0, #4
 80009be:	d80c      	bhi.n	80009da <Read_Temp+0xaa>
					for(uint16_t k=0;k<2; k++){
 80009c0:	2100      	movs	r1, #0
 80009c2:	e7f7      	b.n	80009b4 <Read_Temp+0x84>
					}
				}
			}
		}else{
			for(uint16_t j=0; j<(num_of_clients*20); j++){
				buffer[j] = 0;
 80009c4:	2200      	movs	r2, #0
 80009c6:	54e2      	strb	r2, [r4, r3]
			for(uint16_t j=0; j<(num_of_clients*20); j++){
 80009c8:	3301      	adds	r3, #1
 80009ca:	b29b      	uxth	r3, r3
 80009cc:	2b63      	cmp	r3, #99	; 0x63
 80009ce:	d9f9      	bls.n	80009c4 <Read_Temp+0x94>
		}else{
			j++;
		}
	}
	return status;
}
 80009d0:	4628      	mov	r0, r5
 80009d2:	b009      	add	sp, #36	; 0x24
 80009d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
			for(uint16_t j=0; j<(num_of_clients*20); j++){
 80009d6:	2300      	movs	r3, #0
 80009d8:	e7f8      	b.n	80009cc <Read_Temp+0x9c>
	for(uint16_t i=0; i<4; i++){
 80009da:	3701      	adds	r7, #1
 80009dc:	b2bf      	uxth	r7, r7
 80009de:	2f03      	cmp	r7, #3
 80009e0:	d80d      	bhi.n	80009fe <Read_Temp+0xce>
		status = Read_Registergroup(RDAUX[i], sbuffer);
 80009e2:	463e      	mov	r6, r7
 80009e4:	4669      	mov	r1, sp
 80009e6:	4b13      	ldr	r3, [pc, #76]	; (8000a34 <Read_Temp+0x104>)
 80009e8:	5dd8      	ldrb	r0, [r3, r7]
 80009ea:	f7ff fef6 	bl	80007da <Read_Registergroup>
		if(status==HAL_OK){
 80009ee:	4605      	mov	r5, r0
 80009f0:	2800      	cmp	r0, #0
 80009f2:	d1f0      	bne.n	80009d6 <Read_Temp+0xa6>
			if(i<3){		// Register AUXA - AUXC
 80009f4:	2f02      	cmp	r7, #2
 80009f6:	d8e1      	bhi.n	80009bc <Read_Temp+0x8c>
				for(uint16_t j=0; j<num_of_clients; j++){		// read 6 Bytes
 80009f8:	f04f 0c00 	mov.w	ip, #0
 80009fc:	e7c1      	b.n	8000982 <Read_Temp+0x52>
	for(uint16_t i=10; i<16*num_of_clients; i++){
 80009fe:	210a      	movs	r1, #10
	uint16_t j=12;
 8000a00:	220c      	movs	r2, #12
 8000a02:	e003      	b.n	8000a0c <Read_Temp+0xdc>
			j+=3;
 8000a04:	3203      	adds	r2, #3
 8000a06:	b292      	uxth	r2, r2
	for(uint16_t i=10; i<16*num_of_clients; i++){
 8000a08:	3101      	adds	r1, #1
 8000a0a:	b289      	uxth	r1, r1
 8000a0c:	294f      	cmp	r1, #79	; 0x4f
 8000a0e:	d8df      	bhi.n	80009d0 <Read_Temp+0xa0>
		buffer[i] = buffer[j];
 8000a10:	5ca3      	ldrb	r3, [r4, r2]
 8000a12:	5463      	strb	r3, [r4, r1]
		if((j%20==9) || (j%20==17)){
 8000a14:	4b08      	ldr	r3, [pc, #32]	; (8000a38 <Read_Temp+0x108>)
 8000a16:	fba3 0302 	umull	r0, r3, r3, r2
 8000a1a:	091b      	lsrs	r3, r3, #4
 8000a1c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000a20:	eba2 0383 	sub.w	r3, r2, r3, lsl #2
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	2b09      	cmp	r3, #9
 8000a28:	d0ec      	beq.n	8000a04 <Read_Temp+0xd4>
 8000a2a:	2b11      	cmp	r3, #17
 8000a2c:	d0ea      	beq.n	8000a04 <Read_Temp+0xd4>
			j++;
 8000a2e:	3201      	adds	r2, #1
 8000a30:	b292      	uxth	r2, r2
 8000a32:	e7e9      	b.n	8000a08 <Read_Temp+0xd8>
 8000a34:	08003c14 	.word	0x08003c14
 8000a38:	cccccccd 	.word	0xcccccccd

08000a3c <ADBMS_HW_Init>:

HAL_StatusTypeDef ADBMS_HW_Init(){
 8000a3c:	b510      	push	{r4, lr}
 8000a3e:	b0a0      	sub	sp, #128	; 0x80
	uint8_t config_data_A[num_of_clients*6];
	uint8_t config_data_B[num_of_clients*6];
	for(uint16_t i=0; i<num_of_clients; i++){
 8000a40:	2100      	movs	r1, #0
 8000a42:	e013      	b.n	8000a6c <ADBMS_HW_Init+0x30>
		for(uint16_t j=0; j<6; j++){
			config_data_A[i*6+j] = CFGAR[j];
 8000a44:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8000a48:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8000a4c:	482c      	ldr	r0, [pc, #176]	; (8000b00 <ADBMS_HW_Init+0xc4>)
 8000a4e:	5cc0      	ldrb	r0, [r0, r3]
 8000a50:	3280      	adds	r2, #128	; 0x80
 8000a52:	446a      	add	r2, sp
 8000a54:	f802 0c20 	strb.w	r0, [r2, #-32]
			config_data_B[i*6+j] = CFGBR[j];
 8000a58:	482a      	ldr	r0, [pc, #168]	; (8000b04 <ADBMS_HW_Init+0xc8>)
 8000a5a:	5cc0      	ldrb	r0, [r0, r3]
 8000a5c:	f802 0c40 	strb.w	r0, [r2, #-64]
		for(uint16_t j=0; j<6; j++){
 8000a60:	3301      	adds	r3, #1
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	2b05      	cmp	r3, #5
 8000a66:	d9ed      	bls.n	8000a44 <ADBMS_HW_Init+0x8>
	for(uint16_t i=0; i<num_of_clients; i++){
 8000a68:	3101      	adds	r1, #1
 8000a6a:	b289      	uxth	r1, r1
 8000a6c:	2904      	cmp	r1, #4
 8000a6e:	d801      	bhi.n	8000a74 <ADBMS_HW_Init+0x38>
		for(uint16_t j=0; j<6; j++){
 8000a70:	2300      	movs	r3, #0
 8000a72:	e7f7      	b.n	8000a64 <ADBMS_HW_Init+0x28>
		}
	}
	wake_up();
 8000a74:	f7ff fdc4 	bl	8000600 <wake_up>
	HAL_Delay(1);		// timeout for stability
 8000a78:	2001      	movs	r0, #1
 8000a7a:	f000 fdaf 	bl	80015dc <HAL_Delay>
	HAL_StatusTypeDef status = HAL_OK;
	status |= Write_Registergroup(WRCFGA, config_data_A);
 8000a7e:	a918      	add	r1, sp, #96	; 0x60
 8000a80:	2001      	movs	r0, #1
 8000a82:	f7ff fe63 	bl	800074c <Write_Registergroup>
 8000a86:	4604      	mov	r4, r0
	status |= Write_Registergroup(WRCFGB, config_data_B);
 8000a88:	a910      	add	r1, sp, #64	; 0x40
 8000a8a:	2024      	movs	r0, #36	; 0x24
 8000a8c:	f7ff fe5e 	bl	800074c <Write_Registergroup>
 8000a90:	4304      	orrs	r4, r0
 8000a92:	b2e4      	uxtb	r4, r4
	uint8_t read_data_A[num_of_clients*6];
	uint8_t read_data_B[num_of_clients*6];
	status |= Read_Registergroup(RDCFGA, read_data_A);
 8000a94:	a908      	add	r1, sp, #32
 8000a96:	2002      	movs	r0, #2
 8000a98:	f7ff fe9f 	bl	80007da <Read_Registergroup>
 8000a9c:	4304      	orrs	r4, r0
 8000a9e:	b2e4      	uxtb	r4, r4
	status |= Read_Registergroup(RDCFGB, read_data_B);
 8000aa0:	4669      	mov	r1, sp
 8000aa2:	2026      	movs	r0, #38	; 0x26
 8000aa4:	f7ff fe99 	bl	80007da <Read_Registergroup>
 8000aa8:	4320      	orrs	r0, r4

	if(status != HAL_OK){
 8000aaa:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8000aae:	d124      	bne.n	8000afa <ADBMS_HW_Init+0xbe>
		return status;
	}
	uint8_t not_valid = 0;
	for(uint16_t i=0; i<num_of_clients; i++){
 8000ab0:	2400      	movs	r4, #0
 8000ab2:	e001      	b.n	8000ab8 <ADBMS_HW_Init+0x7c>
 8000ab4:	3401      	adds	r4, #1
 8000ab6:	b2a4      	uxth	r4, r4
 8000ab8:	2c04      	cmp	r4, #4
 8000aba:	d81c      	bhi.n	8000af6 <ADBMS_HW_Init+0xba>
		for(uint16_t j=1; j<6; j++){
 8000abc:	2101      	movs	r1, #1
 8000abe:	2905      	cmp	r1, #5
 8000ac0:	d8f8      	bhi.n	8000ab4 <ADBMS_HW_Init+0x78>
			not_valid += (config_data_A[i*6+j] - read_data_A[i*6+j]);
 8000ac2:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8000ac6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8000aca:	3380      	adds	r3, #128	; 0x80
 8000acc:	446b      	add	r3, sp
 8000ace:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 8000ad2:	f813 cc60 	ldrb.w	ip, [r3, #-96]
 8000ad6:	eba2 020c 	sub.w	r2, r2, ip
 8000ada:	fa50 f082 	uxtab	r0, r0, r2
			not_valid += (config_data_B[i*6+j] - read_data_B[i*6+j]);
 8000ade:	f813 2c40 	ldrb.w	r2, [r3, #-64]
 8000ae2:	f813 3c80 	ldrb.w	r3, [r3, #-128]
 8000ae6:	1ad2      	subs	r2, r2, r3
 8000ae8:	b2d2      	uxtb	r2, r2
 8000aea:	fa52 f080 	uxtab	r0, r2, r0
 8000aee:	b2c0      	uxtb	r0, r0
		for(uint16_t j=1; j<6; j++){
 8000af0:	3101      	adds	r1, #1
 8000af2:	b289      	uxth	r1, r1
 8000af4:	e7e3      	b.n	8000abe <ADBMS_HW_Init+0x82>
		}
	}
	if(not_valid){
 8000af6:	b100      	cbz	r0, 8000afa <ADBMS_HW_Init+0xbe>
		return HAL_ERROR;
 8000af8:	2001      	movs	r0, #1
	}else{
		return HAL_OK;
	}
}
 8000afa:	b020      	add	sp, #128	; 0x80
 8000afc:	bd10      	pop	{r4, pc}
 8000afe:	bf00      	nop
 8000b00:	08003c04 	.word	0x08003c04
 8000b04:	08003c0c 	.word	0x08003c0c

08000b08 <calc_Battery_values>:

	battery_values.actualCurrent = 0;
	battery_values.status = BATTERY_ERROR;
}

BatterySystemTypeDef* calc_Battery_values(uint8_t *volt_buffer, uint8_t *temp_buffer){
 8000b08:	b510      	push	{r4, lr}
 8000b0a:	460c      	mov	r4, r1

	// get total, mean, min, max
	uint32_t total = 0;
	uint16_t min = 50000;
	uint16_t max = 0;
	for(uint16_t i = 0; i<(18*num_of_clients); i++){
 8000b0c:	2300      	movs	r3, #0
	uint16_t max = 0;
 8000b0e:	469e      	mov	lr, r3
	uint16_t min = 50000;
 8000b10:	f24c 3150 	movw	r1, #50000	; 0xc350
	uint32_t total = 0;
 8000b14:	469c      	mov	ip, r3
	for(uint16_t i = 0; i<(18*num_of_clients); i++){
 8000b16:	e001      	b.n	8000b1c <calc_Battery_values+0x14>
 8000b18:	3301      	adds	r3, #1
 8000b1a:	b29b      	uxth	r3, r3
 8000b1c:	2b59      	cmp	r3, #89	; 0x59
 8000b1e:	d809      	bhi.n	8000b34 <calc_Battery_values+0x2c>
		total += volt_data[i];
 8000b20:	f830 2013 	ldrh.w	r2, [r0, r3, lsl #1]
 8000b24:	4494      	add	ip, r2
		if(volt_data[i] < min){
 8000b26:	428a      	cmp	r2, r1
 8000b28:	d200      	bcs.n	8000b2c <calc_Battery_values+0x24>
			min = volt_data[i];
 8000b2a:	4611      	mov	r1, r2
		}
		if(volt_data[i] > max){
 8000b2c:	4572      	cmp	r2, lr
 8000b2e:	d9f3      	bls.n	8000b18 <calc_Battery_values+0x10>
			max = volt_data[i];
 8000b30:	4696      	mov	lr, r2
 8000b32:	e7f1      	b.n	8000b18 <calc_Battery_values+0x10>
		}
	}
	battery_values.meanCellVoltage = (uint16_t)(total / (18*num_of_clients));
 8000b34:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8000b38:	4a17      	ldr	r2, [pc, #92]	; (8000b98 <calc_Battery_values+0x90>)
 8000b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b3e:	f3c3 134f 	ubfx	r3, r3, #5, #16
 8000b42:	4a16      	ldr	r2, [pc, #88]	; (8000b9c <calc_Battery_values+0x94>)
 8000b44:	80d3      	strh	r3, [r2, #6]
	battery_values.totalVoltage = (uint16_t)(total /= 1000); 		// total voltage in 0.1V/bit
 8000b46:	4b16      	ldr	r3, [pc, #88]	; (8000ba0 <calc_Battery_values+0x98>)
 8000b48:	fba3 030c 	umull	r0, r3, r3, ip
 8000b4c:	f3c3 138f 	ubfx	r3, r3, #6, #16
 8000b50:	8013      	strh	r3, [r2, #0]
	battery_values.lowestCellVoltage = min;
 8000b52:	8091      	strh	r1, [r2, #4]
	battery_values.highestCellVoltage = max;
 8000b54:	f8a2 e002 	strh.w	lr, [r2, #2]

	total = 0;
	min = 50000;
	max = 0;
	for(uint16_t i = 0; i<(8*num_of_clients); i++){
 8000b58:	2300      	movs	r3, #0
	max = 0;
 8000b5a:	4619      	mov	r1, r3
	min = 50000;
 8000b5c:	f24c 3c50 	movw	ip, #50000	; 0xc350
	total = 0;
 8000b60:	4618      	mov	r0, r3
	for(uint16_t i = 0; i<(8*num_of_clients); i++){
 8000b62:	e001      	b.n	8000b68 <calc_Battery_values+0x60>
 8000b64:	3301      	adds	r3, #1
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	2b27      	cmp	r3, #39	; 0x27
 8000b6a:	d809      	bhi.n	8000b80 <calc_Battery_values+0x78>
		total += temp_data[i];
 8000b6c:	f834 2013 	ldrh.w	r2, [r4, r3, lsl #1]
 8000b70:	4410      	add	r0, r2
		if(temp_data[i] < min){
 8000b72:	4562      	cmp	r2, ip
 8000b74:	d200      	bcs.n	8000b78 <calc_Battery_values+0x70>
			min = temp_data[i];
 8000b76:	4694      	mov	ip, r2
		}
		if(temp_data[i] > max){
 8000b78:	428a      	cmp	r2, r1
 8000b7a:	d9f3      	bls.n	8000b64 <calc_Battery_values+0x5c>
			max = temp_data[i];
 8000b7c:	4611      	mov	r1, r2
 8000b7e:	e7f1      	b.n	8000b64 <calc_Battery_values+0x5c>
		}
	}
	battery_values.meanCellTemp = (uint16_t)(total / (8*num_of_clients));
 8000b80:	4b08      	ldr	r3, [pc, #32]	; (8000ba4 <calc_Battery_values+0x9c>)
 8000b82:	fba3 2300 	umull	r2, r3, r3, r0
 8000b86:	f3c3 134f 	ubfx	r3, r3, #5, #16
 8000b8a:	4804      	ldr	r0, [pc, #16]	; (8000b9c <calc_Battery_values+0x94>)
 8000b8c:	8183      	strh	r3, [r0, #12]
	battery_values.lowestCellTemp = min;
 8000b8e:	f8a0 c00a 	strh.w	ip, [r0, #10]
	battery_values.highestCellTemp = max;
 8000b92:	8101      	strh	r1, [r0, #8]
	return &battery_values;
}
 8000b94:	bd10      	pop	{r4, pc}
 8000b96:	bf00      	nop
 8000b98:	b60b60b7 	.word	0xb60b60b7
 8000b9c:	20000094 	.word	0x20000094
 8000ba0:	10624dd3 	.word	0x10624dd3
 8000ba4:	cccccccd 	.word	0xcccccccd

08000ba8 <refresh_SDC>:

Battery_StatusTypeDef refresh_SDC(Battery_StatusTypeDef status){
	if(SDC_IN_GPIO_Port->IDR & SDC_IN_Pin){
 8000ba8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bac:	691b      	ldr	r3, [r3, #16]
 8000bae:	f013 0f01 	tst.w	r3, #1
 8000bb2:	d106      	bne.n	8000bc2 <refresh_SDC+0x1a>
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
		return BATTERY_ERROR;
	}
	if (status == BATTERY_OK){
 8000bb4:	b960      	cbnz	r0, 8000bd0 <refresh_SDC+0x28>
		// SDC OK
		// reset tim7 timeout counter
		TIM7->CNT = 0;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	4a0d      	ldr	r2, [pc, #52]	; (8000bf0 <refresh_SDC+0x48>)
 8000bba:	6253      	str	r3, [r2, #36]	; 0x24
		error_counter = 0;
 8000bbc:	4a0d      	ldr	r2, [pc, #52]	; (8000bf4 <refresh_SDC+0x4c>)
 8000bbe:	7013      	strb	r3, [r2, #0]
 8000bc0:	4770      	bx	lr
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
 8000bc2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000bc6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000bca:	619a      	str	r2, [r3, #24]
		return BATTERY_ERROR;
 8000bcc:	2001      	movs	r0, #1
 8000bce:	4770      	bx	lr
	}else{
		// SDC error
		error_counter++;
 8000bd0:	4a08      	ldr	r2, [pc, #32]	; (8000bf4 <refresh_SDC+0x4c>)
 8000bd2:	7813      	ldrb	r3, [r2, #0]
 8000bd4:	3301      	adds	r3, #1
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	7013      	strb	r3, [r2, #0]
		if(error_counter >= 3){
 8000bda:	2b02      	cmp	r3, #2
 8000bdc:	d801      	bhi.n	8000be2 <refresh_SDC+0x3a>
			SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
			return status;
		}
	}
	return BATTERY_OK;
 8000bde:	2000      	movs	r0, #0
}
 8000be0:	4770      	bx	lr
			SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
 8000be2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000be6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000bea:	619a      	str	r2, [r3, #24]
			return status;
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	40001400 	.word	0x40001400
 8000bf4:	20000000 	.word	0x20000000

08000bf8 <check_battery>:
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
		return BATTERY_ERROR;
	}
}

Battery_StatusTypeDef check_battery(uint8_t *volt_buffer, uint8_t *temp_buffer){
 8000bf8:	b508      	push	{r3, lr}
	calc_Battery_values(volt_buffer, temp_buffer);
 8000bfa:	f7ff ff85 	bl	8000b08 <calc_Battery_values>
	// check limits
	Battery_StatusTypeDef status = BATTERY_OK;
	if((battery_values.highestCellVoltage > MAX_VOLT) || (battery_values.lowestCellVoltage < MIN_VOLT)){
 8000bfe:	4b12      	ldr	r3, [pc, #72]	; (8000c48 <check_battery+0x50>)
 8000c00:	885a      	ldrh	r2, [r3, #2]
 8000c02:	f24a 4310 	movw	r3, #42000	; 0xa410
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d807      	bhi.n	8000c1a <check_battery+0x22>
 8000c0a:	4b0f      	ldr	r3, [pc, #60]	; (8000c48 <check_battery+0x50>)
 8000c0c:	889a      	ldrh	r2, [r3, #4]
 8000c0e:	f247 532f 	movw	r3, #29999	; 0x752f
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d915      	bls.n	8000c42 <check_battery+0x4a>
	Battery_StatusTypeDef status = BATTERY_OK;
 8000c16:	2000      	movs	r0, #0
 8000c18:	e000      	b.n	8000c1c <check_battery+0x24>
		status |= BATTERY_VOLT_ERROR;
 8000c1a:	2005      	movs	r0, #5
	}
	if((battery_values.highestCellTemp > MAX_TEMP) || (battery_values.lowestCellTemp < MIN_TEMP)){
 8000c1c:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <check_battery+0x50>)
 8000c1e:	891a      	ldrh	r2, [r3, #8]
 8000c20:	f244 1355 	movw	r3, #16725	; 0x4155
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d805      	bhi.n	8000c34 <check_battery+0x3c>
 8000c28:	4b07      	ldr	r3, [pc, #28]	; (8000c48 <check_battery+0x50>)
 8000c2a:	895a      	ldrh	r2, [r3, #10]
 8000c2c:	f241 73e2 	movw	r3, #6114	; 0x17e2
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d801      	bhi.n	8000c38 <check_battery+0x40>
		status |= BATTERY_TEMP_ERROR;
 8000c34:	f040 0003 	orr.w	r0, r0, #3
	}
	battery_values.status = refresh_SDC(status);
 8000c38:	f7ff ffb6 	bl	8000ba8 <refresh_SDC>
 8000c3c:	4b02      	ldr	r3, [pc, #8]	; (8000c48 <check_battery+0x50>)
 8000c3e:	7418      	strb	r0, [r3, #16]
	return battery_values.status;
}
 8000c40:	bd08      	pop	{r3, pc}
		status |= BATTERY_VOLT_ERROR;
 8000c42:	2005      	movs	r0, #5
 8000c44:	e7ea      	b.n	8000c1c <check_battery+0x24>
 8000c46:	bf00      	nop
 8000c48:	20000094 	.word	0x20000094

08000c4c <SDC_reset>:
	if(SDC_IN_GPIO_Port->IDR & SDC_IN_Pin){
 8000c4c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c50:	691b      	ldr	r3, [r3, #16]
 8000c52:	f013 0f01 	tst.w	r3, #1
 8000c56:	d006      	beq.n	8000c66 <SDC_reset+0x1a>
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
 8000c58:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c5c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000c60:	619a      	str	r2, [r3, #24]
		return BATTERY_ERROR;
 8000c62:	2001      	movs	r0, #1
}
 8000c64:	4770      	bx	lr
Battery_StatusTypeDef SDC_reset(){
 8000c66:	b510      	push	{r4, lr}
 8000c68:	b0c6      	sub	sp, #280	; 0x118
	error_counter = 2;
 8000c6a:	4b14      	ldr	r3, [pc, #80]	; (8000cbc <SDC_reset+0x70>)
 8000c6c:	2202      	movs	r2, #2
 8000c6e:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef status_hw = ADBMS_HW_Init();
 8000c70:	f7ff fee4 	bl	8000a3c <ADBMS_HW_Init>
 8000c74:	4604      	mov	r4, r0
	status_hw |= Read_Voltages(volt_buffer);
 8000c76:	a819      	add	r0, sp, #100	; 0x64
 8000c78:	f7ff fe0e 	bl	8000898 <Read_Voltages>
 8000c7c:	4304      	orrs	r4, r0
 8000c7e:	b2e4      	uxtb	r4, r4
	status_hw |= Read_Temp(temp_buffer);
 8000c80:	4668      	mov	r0, sp
 8000c82:	f7ff fe55 	bl	8000930 <Read_Temp>
 8000c86:	4320      	orrs	r0, r4
 8000c88:	b2c4      	uxtb	r4, r0
	status_hw |= check_battery(volt_buffer, temp_buffer);
 8000c8a:	4669      	mov	r1, sp
 8000c8c:	a819      	add	r0, sp, #100	; 0x64
 8000c8e:	f7ff ffb3 	bl	8000bf8 <check_battery>
 8000c92:	4320      	orrs	r0, r4
	if(status_hw == HAL_OK){
 8000c94:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 8000c98:	d109      	bne.n	8000cae <SDC_reset+0x62>
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin;	// SDC high
 8000c9a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ca2:	619a      	str	r2, [r3, #24]
		TIM7->CNT = 0;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <SDC_reset+0x74>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000caa:	b046      	add	sp, #280	; 0x118
 8000cac:	bd10      	pop	{r4, pc}
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
 8000cae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cb2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000cb6:	619a      	str	r2, [r3, #24]
		return BATTERY_ERROR;
 8000cb8:	2001      	movs	r0, #1
 8000cba:	e7f6      	b.n	8000caa <SDC_reset+0x5e>
 8000cbc:	20000000 	.word	0x20000000
 8000cc0:	40001400 	.word	0x40001400

08000cc4 <set_relays>:

void set_relays(uint8_t CAN_Data){
	static uint64_t last_value = 0;
	if(last_value != CAN_Data){
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	4b16      	ldr	r3, [pc, #88]	; (8000d20 <set_relays+0x5c>)
 8000cc8:	6819      	ldr	r1, [r3, #0]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	bf08      	it	eq
 8000cd0:	4288      	cmpeq	r0, r1
 8000cd2:	d011      	beq.n	8000cf8 <set_relays+0x34>
		if(CAN_Data & AIR_positive){
 8000cd4:	f010 0f01 	tst.w	r0, #1
 8000cd8:	d012      	beq.n	8000d00 <set_relays+0x3c>
			Drive_AIR_positive_GPIO_Port->BSRR = Drive_AIR_positive_Pin;	// high
 8000cda:	4b12      	ldr	r3, [pc, #72]	; (8000d24 <set_relays+0x60>)
 8000cdc:	2110      	movs	r1, #16
 8000cde:	6199      	str	r1, [r3, #24]
		}else{
			Drive_AIR_positive_GPIO_Port->BSRR = Drive_AIR_positive_Pin<<16;	// low
		}
		if(CAN_Data & AIR_negative){
 8000ce0:	f010 0f02 	tst.w	r0, #2
 8000ce4:	d011      	beq.n	8000d0a <set_relays+0x46>
			Drive_AIR_negative_GPIO_Port->BSRR = Drive_AIR_negative_Pin;	// high
 8000ce6:	4b0f      	ldr	r3, [pc, #60]	; (8000d24 <set_relays+0x60>)
 8000ce8:	2120      	movs	r1, #32
 8000cea:	6199      	str	r1, [r3, #24]
		}else{
			Drive_AIR_negative_GPIO_Port->BSRR = Drive_AIR_negative_Pin<<16;	// low
		}
		if(CAN_Data & Precharge_Relay){
 8000cec:	f010 0f04 	tst.w	r0, #4
 8000cf0:	d010      	beq.n	8000d14 <set_relays+0x50>
			Drive_Precharge_Relay_GPIO_Port->BSRR = Drive_Precharge_Relay_Pin;	// high
 8000cf2:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <set_relays+0x60>)
 8000cf4:	2140      	movs	r1, #64	; 0x40
 8000cf6:	6199      	str	r1, [r3, #24]
		}else{
			Drive_Precharge_Relay_GPIO_Port->BSRR = Drive_Precharge_Relay_Pin<<16;	// low
		}
	}
	last_value = CAN_Data;
 8000cf8:	4b09      	ldr	r3, [pc, #36]	; (8000d20 <set_relays+0x5c>)
 8000cfa:	6018      	str	r0, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
}
 8000cfe:	4770      	bx	lr
			Drive_AIR_positive_GPIO_Port->BSRR = Drive_AIR_positive_Pin<<16;	// low
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <set_relays+0x60>)
 8000d02:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
 8000d06:	6199      	str	r1, [r3, #24]
 8000d08:	e7ea      	b.n	8000ce0 <set_relays+0x1c>
			Drive_AIR_negative_GPIO_Port->BSRR = Drive_AIR_negative_Pin<<16;	// low
 8000d0a:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <set_relays+0x60>)
 8000d0c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8000d10:	6199      	str	r1, [r3, #24]
 8000d12:	e7eb      	b.n	8000cec <set_relays+0x28>
			Drive_Precharge_Relay_GPIO_Port->BSRR = Drive_Precharge_Relay_Pin<<16;	// low
 8000d14:	4b03      	ldr	r3, [pc, #12]	; (8000d24 <set_relays+0x60>)
 8000d16:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8000d1a:	6199      	str	r1, [r3, #24]
 8000d1c:	e7ec      	b.n	8000cf8 <set_relays+0x34>
 8000d1e:	bf00      	nop
 8000d20:	200000a8 	.word	0x200000a8
 8000d24:	48000400 	.word	0x48000400

08000d28 <balancing>:

uint8_t balancing(){
	// do some balancing
	return 1;

}
 8000d28:	2001      	movs	r0, #1
 8000d2a:	4770      	bx	lr

08000d2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d2c:	b570      	push	{r4, r5, r6, lr}
 8000d2e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	2400      	movs	r4, #0
 8000d32:	9403      	str	r4, [sp, #12]
 8000d34:	9404      	str	r4, [sp, #16]
 8000d36:	9405      	str	r4, [sp, #20]
 8000d38:	9406      	str	r4, [sp, #24]
 8000d3a:	9407      	str	r4, [sp, #28]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3c:	4b27      	ldr	r3, [pc, #156]	; (8000ddc <MX_GPIO_Init+0xb0>)
 8000d3e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d40:	f042 0204 	orr.w	r2, r2, #4
 8000d44:	64da      	str	r2, [r3, #76]	; 0x4c
 8000d46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d48:	f002 0204 	and.w	r2, r2, #4
 8000d4c:	9200      	str	r2, [sp, #0]
 8000d4e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d52:	f042 0201 	orr.w	r2, r2, #1
 8000d56:	64da      	str	r2, [r3, #76]	; 0x4c
 8000d58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d5a:	f002 0201 	and.w	r2, r2, #1
 8000d5e:	9201      	str	r2, [sp, #4]
 8000d60:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d64:	f042 0202 	orr.w	r2, r2, #2
 8000d68:	64da      	str	r2, [r3, #76]	; 0x4c
 8000d6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d6c:	f003 0302 	and.w	r3, r3, #2
 8000d70:	9302      	str	r3, [sp, #8]
 8000d72:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ISO_SPI_CS2_Pin|ISO_SPI_CS1_Pin, GPIO_PIN_SET);
 8000d74:	4d1a      	ldr	r5, [pc, #104]	; (8000de0 <MX_GPIO_Init+0xb4>)
 8000d76:	2201      	movs	r2, #1
 8000d78:	2103      	movs	r1, #3
 8000d7a:	4628      	mov	r0, r5
 8000d7c:	f001 f80a 	bl	8001d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SDC_Out_Pin|Charge_EN_Pin, GPIO_PIN_RESET);
 8000d80:	4622      	mov	r2, r4
 8000d82:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000d86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d8a:	f001 f803 	bl	8001d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, User_LED_Pin|Drive_AIR_positive_Pin|Drive_AIR_negative_Pin|Drive_Precharge_Relay_Pin
 8000d8e:	4622      	mov	r2, r4
 8000d90:	21f8      	movs	r1, #248	; 0xf8
 8000d92:	4628      	mov	r0, r5
 8000d94:	f000 fffe 	bl	8001d94 <HAL_GPIO_WritePin>
                          |Reserve_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SDC_IN_Pin V_FB_AIR_negative_Pin V_FB_AIR_positive_Pin V_FB_PC_Relay_Pin
                           Charger_Con_Pin */
  GPIO_InitStruct.Pin = SDC_IN_Pin|V_FB_AIR_negative_Pin|V_FB_AIR_positive_Pin|V_FB_PC_Relay_Pin
 8000d98:	f240 431b 	movw	r3, #1051	; 0x41b
 8000d9c:	9303      	str	r3, [sp, #12]
                          |Charger_Con_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d9e:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da2:	a903      	add	r1, sp, #12
 8000da4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000da8:	f000 ff1c 	bl	8001be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ISO_SPI_CS2_Pin ISO_SPI_CS1_Pin User_LED_Pin Drive_AIR_positive_Pin
                           Drive_AIR_negative_Pin Drive_Precharge_Relay_Pin Reserve_Pin */
  GPIO_InitStruct.Pin = ISO_SPI_CS2_Pin|ISO_SPI_CS1_Pin|User_LED_Pin|Drive_AIR_positive_Pin
 8000dac:	23fb      	movs	r3, #251	; 0xfb
 8000dae:	9303      	str	r3, [sp, #12]
                          |Drive_AIR_negative_Pin|Drive_Precharge_Relay_Pin|Reserve_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db0:	2601      	movs	r6, #1
 8000db2:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db6:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db8:	a903      	add	r1, sp, #12
 8000dba:	4628      	mov	r0, r5
 8000dbc:	f000 ff12 	bl	8001be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDC_Out_Pin Charge_EN_Pin */
  GPIO_InitStruct.Pin = SDC_Out_Pin|Charge_EN_Pin;
 8000dc0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000dc4:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc6:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dca:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dcc:	a903      	add	r1, sp, #12
 8000dce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd2:	f000 ff07 	bl	8001be4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000dd6:	b008      	add	sp, #32
 8000dd8:	bd70      	pop	{r4, r5, r6, pc}
 8000dda:	bf00      	nop
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	48000400 	.word	0x48000400

08000de4 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM7)
 8000de4:	6802      	ldr	r2, [r0, #0]
 8000de6:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <HAL_TIM_PeriodElapsedCallback+0x18>)
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d000      	beq.n	8000dee <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8000dec:	4770      	bx	lr
	GPIOA->BSRR = SDC_Out_Pin<<16;	// SDC low
 8000dee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000df2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000df6:	619a      	str	r2, [r3, #24]
}
 8000df8:	e7f8      	b.n	8000dec <HAL_TIM_PeriodElapsedCallback+0x8>
 8000dfa:	bf00      	nop
 8000dfc:	40001400 	.word	0x40001400

08000e00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e00:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  //__disable_irq();
  while (1)
  {
	  SerialMonitor(error, (uint8_t *)NULL, 0);
 8000e02:	2200      	movs	r2, #0
 8000e04:	4611      	mov	r1, r2
 8000e06:	20d0      	movs	r0, #208	; 0xd0
 8000e08:	f000 f9fc 	bl	8001204 <SerialMonitor>
	  send_data2ECU(0, 0xFF);
 8000e0c:	21ff      	movs	r1, #255	; 0xff
 8000e0e:	2000      	movs	r0, #0
 8000e10:	f7ff fbb0 	bl	8000574 <send_data2ECU>
	  // watchdog occurs after 100 ms
	  HAL_Delay(1000);
 8000e14:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000e18:	f000 fbe0 	bl	80015dc <HAL_Delay>
  while (1)
 8000e1c:	e7f1      	b.n	8000e02 <Error_Handler+0x2>
	...

08000e20 <MX_USART2_UART_Init>:
{
 8000e20:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 8000e22:	480b      	ldr	r0, [pc, #44]	; (8000e50 <MX_USART2_UART_Init+0x30>)
 8000e24:	4b0b      	ldr	r3, [pc, #44]	; (8000e54 <MX_USART2_UART_Init+0x34>)
 8000e26:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8000e28:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000e2c:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e32:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e34:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e36:	220c      	movs	r2, #12
 8000e38:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e3a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e3c:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e3e:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e40:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e42:	f002 fe72 	bl	8003b2a <HAL_UART_Init>
 8000e46:	b900      	cbnz	r0, 8000e4a <MX_USART2_UART_Init+0x2a>
}
 8000e48:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000e4a:	f7ff ffd9 	bl	8000e00 <Error_Handler>
 8000e4e:	bf00      	nop
 8000e50:	200001d4 	.word	0x200001d4
 8000e54:	40004400 	.word	0x40004400

08000e58 <MX_CAN1_Init>:
{
 8000e58:	b530      	push	{r4, r5, lr}
 8000e5a:	b08b      	sub	sp, #44	; 0x2c
  hcan1.Instance = CAN1;
 8000e5c:	481e      	ldr	r0, [pc, #120]	; (8000ed8 <MX_CAN1_Init+0x80>)
 8000e5e:	4b1f      	ldr	r3, [pc, #124]	; (8000edc <MX_CAN1_Init+0x84>)
 8000e60:	6003      	str	r3, [r0, #0]
  hcan1.Init.Prescaler = 32;
 8000e62:	2320      	movs	r3, #32
 8000e64:	6043      	str	r3, [r0, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000e66:	2300      	movs	r3, #0
 8000e68:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000e6a:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000e6c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e70:	6102      	str	r2, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000e72:	6143      	str	r3, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000e74:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000e76:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8000e78:	2201      	movs	r2, #1
 8000e7a:	7682      	strb	r2, [r0, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8000e7c:	76c2      	strb	r2, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000e7e:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000e80:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000e82:	f000 fbbf 	bl	8001604 <HAL_CAN_Init>
 8000e86:	bb28      	cbnz	r0, 8000ed4 <MX_CAN1_Init+0x7c>
  sFilterConfig.FilterBank = 0; // Use first filter bank
 8000e88:	2300      	movs	r3, #0
 8000e8a:	9305      	str	r3, [sp, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000e8c:	9306      	str	r3, [sp, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000e8e:	2401      	movs	r4, #1
 8000e90:	9407      	str	r4, [sp, #28]
  sFilterConfig.FilterIdHigh = ((local_addr_ECU >> 13)& 0xFFFF);
 8000e92:	9300      	str	r3, [sp, #0]
  sFilterConfig.FilterIdLow =  ((local_addr_ECU << 3) & 0xFFF8);
 8000e94:	f44f 5202 	mov.w	r2, #8320	; 0x2080
 8000e98:	9201      	str	r2, [sp, #4]
  sFilterConfig.FilterMaskIdHigh = 0xFFFF;
 8000e9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e9e:	9202      	str	r2, [sp, #8]
  sFilterConfig.FilterMaskIdLow = 0xFFF8;
 8000ea0:	f64f 72f8 	movw	r2, #65528	; 0xfff8
 8000ea4:	9203      	str	r2, [sp, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000ea6:	9304      	str	r3, [sp, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8000ea8:	9408      	str	r4, [sp, #32]
  HAL_StatusTypeDef init_status = HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8000eaa:	4d0b      	ldr	r5, [pc, #44]	; (8000ed8 <MX_CAN1_Init+0x80>)
 8000eac:	4669      	mov	r1, sp
 8000eae:	4628      	mov	r0, r5
 8000eb0:	f000 fc4e 	bl	8001750 <HAL_CAN_ConfigFilter>
  sFilterConfig.FilterBank = 1; // Use second filter bank
 8000eb4:	9405      	str	r4, [sp, #20]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 8000eb6:	9404      	str	r4, [sp, #16]
  sFilterConfig.FilterIdHigh = ((local_addr_IVS >> 13)& 0xFFFF);
 8000eb8:	2309      	movs	r3, #9
 8000eba:	9300      	str	r3, [sp, #0]
  sFilterConfig.FilterIdLow =  ((local_addr_IVS << 3) & 0xFFF8);
 8000ebc:	f641 2328 	movw	r3, #6696	; 0x1a28
 8000ec0:	9301      	str	r3, [sp, #4]
  init_status |= HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8000ec2:	4669      	mov	r1, sp
 8000ec4:	4628      	mov	r0, r5
 8000ec6:	f000 fc43 	bl	8001750 <HAL_CAN_ConfigFilter>
  init_status |= HAL_CAN_Start(&hcan1); //start CAN
 8000eca:	4628      	mov	r0, r5
 8000ecc:	f000 fcc3 	bl	8001856 <HAL_CAN_Start>
}
 8000ed0:	b00b      	add	sp, #44	; 0x2c
 8000ed2:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8000ed4:	f7ff ff94 	bl	8000e00 <Error_Handler>
 8000ed8:	200000b0 	.word	0x200000b0
 8000edc:	40006400 	.word	0x40006400

08000ee0 <MX_SPI1_Init>:
{
 8000ee0:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000ee2:	480f      	ldr	r0, [pc, #60]	; (8000f20 <MX_SPI1_Init+0x40>)
 8000ee4:	4b0f      	ldr	r3, [pc, #60]	; (8000f24 <MX_SPI1_Init+0x44>)
 8000ee6:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ee8:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000eec:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ef2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000ef6:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ef8:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000efa:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000efc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f00:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000f02:	2230      	movs	r2, #48	; 0x30
 8000f04:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f06:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f08:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f0a:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000f0c:	2207      	movs	r2, #7
 8000f0e:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f10:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000f12:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f14:	f001 ffa9 	bl	8002e6a <HAL_SPI_Init>
 8000f18:	b900      	cbnz	r0, 8000f1c <MX_SPI1_Init+0x3c>
}
 8000f1a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000f1c:	f7ff ff70 	bl	8000e00 <Error_Handler>
 8000f20:	200000d8 	.word	0x200000d8
 8000f24:	40013000 	.word	0x40013000

08000f28 <MX_TIM6_Init>:
{
 8000f28:	b500      	push	{lr}
 8000f2a:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	9301      	str	r3, [sp, #4]
 8000f30:	9302      	str	r3, [sp, #8]
 8000f32:	9303      	str	r3, [sp, #12]
  htim6.Instance = TIM6;
 8000f34:	480f      	ldr	r0, [pc, #60]	; (8000f74 <MX_TIM6_Init+0x4c>)
 8000f36:	4a10      	ldr	r2, [pc, #64]	; (8000f78 <MX_TIM6_Init+0x50>)
 8000f38:	6002      	str	r2, [r0, #0]
  htim6.Init.Prescaler = 64000;
 8000f3a:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8000f3e:	6042      	str	r2, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f40:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 100;
 8000f42:	2364      	movs	r3, #100	; 0x64
 8000f44:	60c3      	str	r3, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f46:	2380      	movs	r3, #128	; 0x80
 8000f48:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000f4a:	f002 fadf 	bl	800350c <HAL_TIM_Base_Init>
 8000f4e:	b968      	cbnz	r0, 8000f6c <MX_TIM6_Init+0x44>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f50:	2300      	movs	r3, #0
 8000f52:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f54:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000f56:	a901      	add	r1, sp, #4
 8000f58:	4806      	ldr	r0, [pc, #24]	; (8000f74 <MX_TIM6_Init+0x4c>)
 8000f5a:	f002 fb07 	bl	800356c <HAL_TIMEx_MasterConfigSynchronization>
 8000f5e:	b938      	cbnz	r0, 8000f70 <MX_TIM6_Init+0x48>
  HAL_TIM_Base_Start(&htim6);		// start timer6 for 10Hz flag
 8000f60:	4804      	ldr	r0, [pc, #16]	; (8000f74 <MX_TIM6_Init+0x4c>)
 8000f62:	f002 f961 	bl	8003228 <HAL_TIM_Base_Start>
}
 8000f66:	b005      	add	sp, #20
 8000f68:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000f6c:	f7ff ff48 	bl	8000e00 <Error_Handler>
    Error_Handler();
 8000f70:	f7ff ff46 	bl	8000e00 <Error_Handler>
 8000f74:	2000013c 	.word	0x2000013c
 8000f78:	40001000 	.word	0x40001000

08000f7c <MX_TIM7_Init>:
{
 8000f7c:	b500      	push	{lr}
 8000f7e:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f80:	2300      	movs	r3, #0
 8000f82:	9301      	str	r3, [sp, #4]
 8000f84:	9302      	str	r3, [sp, #8]
 8000f86:	9303      	str	r3, [sp, #12]
  htim7.Instance = TIM7;
 8000f88:	480f      	ldr	r0, [pc, #60]	; (8000fc8 <MX_TIM7_Init+0x4c>)
 8000f8a:	4a10      	ldr	r2, [pc, #64]	; (8000fcc <MX_TIM7_Init+0x50>)
 8000f8c:	6002      	str	r2, [r0, #0]
  htim7.Init.Prescaler = 64000;
 8000f8e:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8000f92:	6042      	str	r2, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f94:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 500;
 8000f96:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f9a:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f9c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000f9e:	f002 fab5 	bl	800350c <HAL_TIM_Base_Init>
 8000fa2:	b968      	cbnz	r0, 8000fc0 <MX_TIM7_Init+0x44>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fa8:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000faa:	a901      	add	r1, sp, #4
 8000fac:	4806      	ldr	r0, [pc, #24]	; (8000fc8 <MX_TIM7_Init+0x4c>)
 8000fae:	f002 fadd 	bl	800356c <HAL_TIMEx_MasterConfigSynchronization>
 8000fb2:	b938      	cbnz	r0, 8000fc4 <MX_TIM7_Init+0x48>
  HAL_TIM_Base_Start_IT(&htim7);		// start timer7 for 500ms timeout
 8000fb4:	4804      	ldr	r0, [pc, #16]	; (8000fc8 <MX_TIM7_Init+0x4c>)
 8000fb6:	f002 f969 	bl	800328c <HAL_TIM_Base_Start_IT>
}
 8000fba:	b005      	add	sp, #20
 8000fbc:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000fc0:	f7ff ff1e 	bl	8000e00 <Error_Handler>
    Error_Handler();
 8000fc4:	f7ff ff1c 	bl	8000e00 <Error_Handler>
 8000fc8:	20000188 	.word	0x20000188
 8000fcc:	40001400 	.word	0x40001400

08000fd0 <SystemClock_Config>:
{
 8000fd0:	b500      	push	{lr}
 8000fd2:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fd4:	2244      	movs	r2, #68	; 0x44
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	a805      	add	r0, sp, #20
 8000fda:	f002 fdfb 	bl	8003bd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fde:	2300      	movs	r3, #0
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	9301      	str	r3, [sp, #4]
 8000fe4:	9302      	str	r3, [sp, #8]
 8000fe6:	9303      	str	r3, [sp, #12]
 8000fe8:	9304      	str	r3, [sp, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000fea:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000fee:	f000 fee7 	bl	8001dc0 <HAL_PWREx_ControlVoltageScaling>
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	d130      	bne.n	8001058 <SystemClock_Config+0x88>
  HAL_PWR_EnableBkUpAccess();
 8000ff6:	f000 fed3 	bl	8001da0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000ffa:	4a1a      	ldr	r2, [pc, #104]	; (8001064 <SystemClock_Config+0x94>)
 8000ffc:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8001000:	f023 0318 	bic.w	r3, r3, #24
 8001004:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001008:	2314      	movs	r3, #20
 800100a:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800100c:	2301      	movs	r3, #1
 800100e:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001010:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001012:	2200      	movs	r2, #0
 8001014:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001016:	2260      	movs	r2, #96	; 0x60
 8001018:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800101a:	2202      	movs	r2, #2
 800101c:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800101e:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001020:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 32;
 8001022:	2320      	movs	r3, #32
 8001024:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001026:	2307      	movs	r3, #7
 8001028:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800102a:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800102c:	9215      	str	r2, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800102e:	a805      	add	r0, sp, #20
 8001030:	f000 ffb0 	bl	8001f94 <HAL_RCC_OscConfig>
 8001034:	b990      	cbnz	r0, 800105c <SystemClock_Config+0x8c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001036:	230f      	movs	r3, #15
 8001038:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800103a:	2103      	movs	r1, #3
 800103c:	9101      	str	r1, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001042:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001044:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001046:	4668      	mov	r0, sp
 8001048:	f001 fada 	bl	8002600 <HAL_RCC_ClockConfig>
 800104c:	b940      	cbnz	r0, 8001060 <SystemClock_Config+0x90>
  HAL_RCCEx_EnableMSIPLLMode();
 800104e:	f001 fdef 	bl	8002c30 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001052:	b017      	add	sp, #92	; 0x5c
 8001054:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001058:	f7ff fed2 	bl	8000e00 <Error_Handler>
    Error_Handler();
 800105c:	f7ff fed0 	bl	8000e00 <Error_Handler>
    Error_Handler();
 8001060:	f7ff fece 	bl	8000e00 <Error_Handler>
 8001064:	40021000 	.word	0x40021000

08001068 <main>:
{
 8001068:	b5f0      	push	{r4, r5, r6, r7, lr}
 800106a:	b0c9      	sub	sp, #292	; 0x124
  HAL_Init();
 800106c:	f000 fa94 	bl	8001598 <HAL_Init>
  SystemClock_Config();
 8001070:	f7ff ffae 	bl	8000fd0 <SystemClock_Config>
  MX_GPIO_Init();
 8001074:	f7ff fe5a 	bl	8000d2c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001078:	f7ff fed2 	bl	8000e20 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 800107c:	f7ff feec 	bl	8000e58 <MX_CAN1_Init>
  MX_SPI1_Init();
 8001080:	f7ff ff2e 	bl	8000ee0 <MX_SPI1_Init>
  MX_TIM6_Init();
 8001084:	f7ff ff50 	bl	8000f28 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001088:	f7ff ff78 	bl	8000f7c <MX_TIM7_Init>
  set_relays(0);
 800108c:	2000      	movs	r0, #0
 800108e:	f7ff fe19 	bl	8000cc4 <set_relays>
  status = SDC_reset();
 8001092:	f7ff fddb 	bl	8000c4c <SDC_reset>
 8001096:	e03f      	b.n	8001118 <main+0xb0>
    		battery_status = check_battery(volt_buffer, temp_buffer);
 8001098:	a902      	add	r1, sp, #8
 800109a:	a81b      	add	r0, sp, #108	; 0x6c
 800109c:	f7ff fdac 	bl	8000bf8 <check_battery>
    		if(battery_status){
 80010a0:	4604      	mov	r4, r0
 80010a2:	2800      	cmp	r0, #0
 80010a4:	d051      	beq.n	800114a <main+0xe2>
    			if((battery_status & BATTERY_VOLT_ERROR)==BATTERY_VOLT_ERROR){
 80010a6:	f000 0305 	and.w	r3, r0, #5
 80010aa:	2b05      	cmp	r3, #5
 80010ac:	d006      	beq.n	80010bc <main+0x54>
    			can_error_code |= Battery_error;
 80010ae:	2308      	movs	r3, #8
    			if((battery_status & BATTERY_TEMP_ERROR)==BATTERY_TEMP_ERROR){
 80010b0:	f004 0403 	and.w	r4, r4, #3
 80010b4:	2c03      	cmp	r4, #3
 80010b6:	d003      	beq.n	80010c0 <main+0x58>
 80010b8:	461c      	mov	r4, r3
 80010ba:	e046      	b.n	800114a <main+0xe2>
    				can_error_code |= Voltage_error;
 80010bc:	230a      	movs	r3, #10
 80010be:	e7f7      	b.n	80010b0 <main+0x48>
    				can_error_code |= Temperature_error;
 80010c0:	f043 0404 	orr.w	r4, r3, #4
 80010c4:	e041      	b.n	800114a <main+0xe2>
    		if(balancing()){
 80010c6:	f7ff fe2f 	bl	8000d28 <balancing>
 80010ca:	b128      	cbz	r0, 80010d8 <main+0x70>
    			Charge_EN_GPIO_Port->BSRR = Charge_EN_Pin;	// high
 80010cc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010d4:	619a      	str	r2, [r3, #24]
 80010d6:	e047      	b.n	8001168 <main+0x100>
    			Charge_EN_GPIO_Port->BSRR = Charge_EN_Pin<<16;	// low
 80010d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80010e0:	619a      	str	r2, [r3, #24]
 80010e2:	e041      	b.n	8001168 <main+0x100>
    		SerialMonitor(0xC0, (uint8_t *)NULL, 0);
 80010e4:	2200      	movs	r2, #0
 80010e6:	4611      	mov	r1, r2
 80010e8:	20c0      	movs	r0, #192	; 0xc0
 80010ea:	f000 f88b 	bl	8001204 <SerialMonitor>
    	if(can_error_code&SPI_error){
 80010ee:	f014 0f01 	tst.w	r4, #1
 80010f2:	d142      	bne.n	800117a <main+0x112>
    	if(can_error_code&Voltage_error){
 80010f4:	f014 0f02 	tst.w	r4, #2
 80010f8:	d145      	bne.n	8001186 <main+0x11e>
    	if(can_error_code&Temperature_error){
 80010fa:	f014 0f04 	tst.w	r4, #4
 80010fe:	d148      	bne.n	8001192 <main+0x12a>
    	if(can_error_code&Battery_error){
 8001100:	f014 0f08 	tst.w	r4, #8
 8001104:	d14b      	bne.n	800119e <main+0x136>
    	if(can_error_code&CAN_buffer_ovf){
 8001106:	f014 0f10 	tst.w	r4, #16
 800110a:	d14e      	bne.n	80011aa <main+0x142>
    	if(status == HAL_OK){
 800110c:	2d00      	cmp	r5, #0
 800110e:	d052      	beq.n	80011b6 <main+0x14e>
    	send_data2ECU(GPIOA_Input, can_error_code);
 8001110:	4621      	mov	r1, r4
 8001112:	4638      	mov	r0, r7
 8001114:	f7ff fa2e 	bl	8000574 <send_data2ECU>
	GPIOA_Input = GPIOA->IDR;
 8001118:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800111c:	691e      	ldr	r6, [r3, #16]
    if ((TIM6->SR & TIM_SR_UIF) != 0) {
 800111e:	4b37      	ldr	r3, [pc, #220]	; (80011fc <main+0x194>)
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	f013 0f01 	tst.w	r3, #1
 8001126:	d056      	beq.n	80011d6 <main+0x16e>
        TIM6->SR &= ~TIM_SR_UIF;	// Clear the overflow flag
 8001128:	4a34      	ldr	r2, [pc, #208]	; (80011fc <main+0x194>)
 800112a:	6913      	ldr	r3, [r2, #16]
 800112c:	f023 0301 	bic.w	r3, r3, #1
 8001130:	6113      	str	r3, [r2, #16]
    	status = Read_Voltages(volt_buffer);
 8001132:	a81b      	add	r0, sp, #108	; 0x6c
 8001134:	f7ff fbb0 	bl	8000898 <Read_Voltages>
 8001138:	4604      	mov	r4, r0
    	status |= Read_Temp(temp_buffer);
 800113a:	a802      	add	r0, sp, #8
 800113c:	f7ff fbf8 	bl	8000930 <Read_Temp>
 8001140:	4320      	orrs	r0, r4
    	if(status == HAL_OK){
 8001142:	f010 05ff 	ands.w	r5, r0, #255	; 0xff
 8001146:	d0a7      	beq.n	8001098 <main+0x30>
    		can_error_code |= SPI_error;
 8001148:	2401      	movs	r4, #1
    	if(FIFO_ovf()){
 800114a:	f7ff f9ff 	bl	800054c <FIFO_ovf>
 800114e:	b110      	cbz	r0, 8001156 <main+0xee>
    		can_error_code |= CAN_buffer_ovf;
 8001150:	f044 0410 	orr.w	r4, r4, #16
 8001154:	b2e4      	uxtb	r4, r4
    	if(GPIOA_Input & Charger_Con_Pin){
 8001156:	b2b7      	uxth	r7, r6
 8001158:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800115c:	d1b3      	bne.n	80010c6 <main+0x5e>
    		Charge_EN_GPIO_Port->BSRR = Charge_EN_Pin<<16;	// low
 800115e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001162:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001166:	619a      	str	r2, [r3, #24]
    	if(GPIOA_Input & SDC_Out_Pin){
 8001168:	f417 7f80 	tst.w	r7, #256	; 0x100
 800116c:	d0ba      	beq.n	80010e4 <main+0x7c>
    		SerialMonitor(0xC1, (uint8_t *)NULL, 0);
 800116e:	2200      	movs	r2, #0
 8001170:	4611      	mov	r1, r2
 8001172:	20c1      	movs	r0, #193	; 0xc1
 8001174:	f000 f846 	bl	8001204 <SerialMonitor>
 8001178:	e7b9      	b.n	80010ee <main+0x86>
    		SerialMonitor(0xD0, (uint8_t *)NULL, 0);
 800117a:	2200      	movs	r2, #0
 800117c:	4611      	mov	r1, r2
 800117e:	20d0      	movs	r0, #208	; 0xd0
 8001180:	f000 f840 	bl	8001204 <SerialMonitor>
 8001184:	e7b6      	b.n	80010f4 <main+0x8c>
    		SerialMonitor(0xD1, (uint8_t *)NULL, 0);
 8001186:	2200      	movs	r2, #0
 8001188:	4611      	mov	r1, r2
 800118a:	20d1      	movs	r0, #209	; 0xd1
 800118c:	f000 f83a 	bl	8001204 <SerialMonitor>
 8001190:	e7b3      	b.n	80010fa <main+0x92>
    		SerialMonitor(0xD2, (uint8_t *)NULL, 0);
 8001192:	2200      	movs	r2, #0
 8001194:	4611      	mov	r1, r2
 8001196:	20d2      	movs	r0, #210	; 0xd2
 8001198:	f000 f834 	bl	8001204 <SerialMonitor>
 800119c:	e7b0      	b.n	8001100 <main+0x98>
			SerialMonitor(0xD3, (uint8_t *)NULL, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	4611      	mov	r1, r2
 80011a2:	20d3      	movs	r0, #211	; 0xd3
 80011a4:	f000 f82e 	bl	8001204 <SerialMonitor>
 80011a8:	e7ad      	b.n	8001106 <main+0x9e>
			SerialMonitor(0xD4, (uint8_t *)NULL, 0);
 80011aa:	2200      	movs	r2, #0
 80011ac:	4611      	mov	r1, r2
 80011ae:	20d4      	movs	r0, #212	; 0xd4
 80011b0:	f000 f828 	bl	8001204 <SerialMonitor>
 80011b4:	e7aa      	b.n	800110c <main+0xa4>
    		User_LED_GPIO_Port->ODR ^= User_LED_Pin; // Toggle user LED
 80011b6:	4a12      	ldr	r2, [pc, #72]	; (8001200 <main+0x198>)
 80011b8:	6953      	ldr	r3, [r2, #20]
 80011ba:	f083 0308 	eor.w	r3, r3, #8
 80011be:	6153      	str	r3, [r2, #20]
    		SerialMonitor(volt, volt_buffer, sizeof(volt_buffer));
 80011c0:	22b4      	movs	r2, #180	; 0xb4
 80011c2:	a91b      	add	r1, sp, #108	; 0x6c
 80011c4:	20a0      	movs	r0, #160	; 0xa0
 80011c6:	f000 f81d 	bl	8001204 <SerialMonitor>
    		SerialMonitor(temp, temp_buffer, 16*num_of_clients);
 80011ca:	2250      	movs	r2, #80	; 0x50
 80011cc:	a902      	add	r1, sp, #8
 80011ce:	20a1      	movs	r0, #161	; 0xa1
 80011d0:	f000 f818 	bl	8001204 <SerialMonitor>
 80011d4:	e79c      	b.n	8001110 <main+0xa8>
    	addres = read_CAN(RxData);
 80011d6:	4668      	mov	r0, sp
 80011d8:	f7ff f990 	bl	80004fc <read_CAN>
    	if(addres == local_addr_ECU){
 80011dc:	f5b0 6f82 	cmp.w	r0, #1040	; 0x410
 80011e0:	d19a      	bne.n	8001118 <main+0xb0>
    		set_relays(RxData[0]);
 80011e2:	f89d 0000 	ldrb.w	r0, [sp]
 80011e6:	f7ff fd6d 	bl	8000cc4 <set_relays>
    		if(RxData[0] & Battery_SW_reset){
 80011ea:	f89d 3000 	ldrb.w	r3, [sp]
 80011ee:	f013 0f08 	tst.w	r3, #8
 80011f2:	d091      	beq.n	8001118 <main+0xb0>
    			status = SDC_reset();
 80011f4:	f7ff fd2a 	bl	8000c4c <SDC_reset>
    	}
 80011f8:	e78e      	b.n	8001118 <main+0xb0>
 80011fa:	bf00      	nop
 80011fc:	40001000 	.word	0x40001000
 8001200:	48000400 	.word	0x48000400

08001204 <SerialMonitor>:
		buffer[i*2] = buffer[i*2+1];
		buffer[i*2+1] = low_byte;
	}
}

void SerialMonitor(Serial_Commmand_type command, uint8_t* data, uint16_t size){
 8001204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001208:	b082      	sub	sp, #8
 800120a:	af00      	add	r7, sp, #0
	if((command&0xF0)==0xA0){
 800120c:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001210:	2ba0      	cmp	r3, #160	; 0xa0
 8001212:	d13b      	bne.n	800128c <SerialMonitor+0x88>
 8001214:	4615      	mov	r5, r2
 8001216:	466e      	mov	r6, sp
		uint8_t send_buffer[size];
 8001218:	1dd3      	adds	r3, r2, #7
 800121a:	08db      	lsrs	r3, r3, #3
 800121c:	eba6 03c3 	sub.w	r3, r6, r3, lsl #3
 8001220:	469d      	mov	sp, r3
 8001222:	466c      	mov	r4, sp
		for(uint16_t i=0; i<size>>1; i++){	// switch high and low byte per 16 bit value
 8001224:	2300      	movs	r3, #0
 8001226:	e00e      	b.n	8001246 <SerialMonitor+0x42>
			send_buffer[i*2] = data[i*2+1];
 8001228:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800122c:	eb01 0243 	add.w	r2, r1, r3, lsl #1
 8001230:	7852      	ldrb	r2, [r2, #1]
 8001232:	f804 2013 	strb.w	r2, [r4, r3, lsl #1]
			send_buffer[i*2+1] = data[i*2];
 8001236:	f10c 0c01 	add.w	ip, ip, #1
 800123a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
 800123e:	f804 200c 	strb.w	r2, [r4, ip]
		for(uint16_t i=0; i<size>>1; i++){	// switch high and low byte per 16 bit value
 8001242:	3301      	adds	r3, #1
 8001244:	b29b      	uxth	r3, r3
 8001246:	ebb3 0f55 	cmp.w	r3, r5, lsr #1
 800124a:	d3ed      	bcc.n	8001228 <SerialMonitor+0x24>
		}
		uint8_t start[] = {0xFF, command};
 800124c:	23ff      	movs	r3, #255	; 0xff
 800124e:	703b      	strb	r3, [r7, #0]
 8001250:	7078      	strb	r0, [r7, #1]
		uint8_t stop[] = {0xFF, command|0xB0};
 8001252:	713b      	strb	r3, [r7, #4]
 8001254:	f060 004f 	orn	r0, r0, #79	; 0x4f
 8001258:	7178      	strb	r0, [r7, #5]
		HAL_UART_Transmit(&huart2, start, 2, 100);
 800125a:	f8df 8044 	ldr.w	r8, [pc, #68]	; 80012a0 <SerialMonitor+0x9c>
 800125e:	2364      	movs	r3, #100	; 0x64
 8001260:	2202      	movs	r2, #2
 8001262:	4639      	mov	r1, r7
 8001264:	4640      	mov	r0, r8
 8001266:	f002 fbbc 	bl	80039e2 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, send_buffer, size, 100);
 800126a:	2364      	movs	r3, #100	; 0x64
 800126c:	462a      	mov	r2, r5
 800126e:	4621      	mov	r1, r4
 8001270:	4640      	mov	r0, r8
 8001272:	f002 fbb6 	bl	80039e2 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, stop, 2, 100);
 8001276:	2364      	movs	r3, #100	; 0x64
 8001278:	2202      	movs	r2, #2
 800127a:	1d39      	adds	r1, r7, #4
 800127c:	4640      	mov	r0, r8
 800127e:	f002 fbb0 	bl	80039e2 <HAL_UART_Transmit>
 8001282:	46b5      	mov	sp, r6
	}else{
		uint8_t code[] = {0xFF, command};
		HAL_UART_Transmit(&huart2, code, 2, 100);
	}
}
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		uint8_t code[] = {0xFF, command};
 800128c:	23ff      	movs	r3, #255	; 0xff
 800128e:	713b      	strb	r3, [r7, #4]
 8001290:	7178      	strb	r0, [r7, #5]
		HAL_UART_Transmit(&huart2, code, 2, 100);
 8001292:	2364      	movs	r3, #100	; 0x64
 8001294:	2202      	movs	r2, #2
 8001296:	1d39      	adds	r1, r7, #4
 8001298:	4801      	ldr	r0, [pc, #4]	; (80012a0 <SerialMonitor+0x9c>)
 800129a:	f002 fba2 	bl	80039e2 <HAL_UART_Transmit>
}
 800129e:	e7f1      	b.n	8001284 <SerialMonitor+0x80>
 80012a0:	200001d4 	.word	0x200001d4

080012a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012a4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a6:	4b0a      	ldr	r3, [pc, #40]	; (80012d0 <HAL_MspInit+0x2c>)
 80012a8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80012aa:	f042 0201 	orr.w	r2, r2, #1
 80012ae:	661a      	str	r2, [r3, #96]	; 0x60
 80012b0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80012b2:	f002 0201 	and.w	r2, r2, #1
 80012b6:	9200      	str	r2, [sp, #0]
 80012b8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80012bc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80012c0:	659a      	str	r2, [r3, #88]	; 0x58
 80012c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012c8:	9301      	str	r3, [sp, #4]
 80012ca:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012cc:	b002      	add	sp, #8
 80012ce:	4770      	bx	lr
 80012d0:	40021000 	.word	0x40021000

080012d4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80012d4:	b500      	push	{lr}
 80012d6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d8:	2300      	movs	r3, #0
 80012da:	9303      	str	r3, [sp, #12]
 80012dc:	9304      	str	r3, [sp, #16]
 80012de:	9305      	str	r3, [sp, #20]
 80012e0:	9306      	str	r3, [sp, #24]
 80012e2:	9307      	str	r3, [sp, #28]
  if(hcan->Instance==CAN1)
 80012e4:	6802      	ldr	r2, [r0, #0]
 80012e6:	4b14      	ldr	r3, [pc, #80]	; (8001338 <HAL_CAN_MspInit+0x64>)
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d002      	beq.n	80012f2 <HAL_CAN_MspInit+0x1e>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80012ec:	b009      	add	sp, #36	; 0x24
 80012ee:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_CAN1_CLK_ENABLE();
 80012f2:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 80012f6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80012f8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80012fc:	659a      	str	r2, [r3, #88]	; 0x58
 80012fe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001300:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001304:	9201      	str	r2, [sp, #4]
 8001306:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001308:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800130a:	f042 0201 	orr.w	r2, r2, #1
 800130e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	9302      	str	r3, [sp, #8]
 8001318:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = RXCAN_Pin|TXCAN_Pin;
 800131a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800131e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001324:	2303      	movs	r3, #3
 8001326:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001328:	2309      	movs	r3, #9
 800132a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132c:	a903      	add	r1, sp, #12
 800132e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001332:	f000 fc57 	bl	8001be4 <HAL_GPIO_Init>
}
 8001336:	e7d9      	b.n	80012ec <HAL_CAN_MspInit+0x18>
 8001338:	40006400 	.word	0x40006400

0800133c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800133c:	b570      	push	{r4, r5, r6, lr}
 800133e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001340:	2300      	movs	r3, #0
 8001342:	9303      	str	r3, [sp, #12]
 8001344:	9304      	str	r3, [sp, #16]
 8001346:	9305      	str	r3, [sp, #20]
 8001348:	9306      	str	r3, [sp, #24]
 800134a:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 800134c:	6802      	ldr	r2, [r0, #0]
 800134e:	4b19      	ldr	r3, [pc, #100]	; (80013b4 <HAL_SPI_MspInit+0x78>)
 8001350:	429a      	cmp	r2, r3
 8001352:	d001      	beq.n	8001358 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001354:	b008      	add	sp, #32
 8001356:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001358:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 800135c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800135e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001362:	661a      	str	r2, [r3, #96]	; 0x60
 8001364:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001366:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800136a:	9201      	str	r2, [sp, #4]
 800136c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800136e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001370:	f042 0201 	orr.w	r2, r2, #1
 8001374:	64da      	str	r2, [r3, #76]	; 0x4c
 8001376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001378:	f003 0301 	and.w	r3, r3, #1
 800137c:	9302      	str	r3, [sp, #8]
 800137e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = ISO_SPI_SCLK_Pin|ISO_SPI_MOSI_Pin;
 8001380:	23a0      	movs	r3, #160	; 0xa0
 8001382:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001384:	2602      	movs	r6, #2
 8001386:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001388:	2503      	movs	r5, #3
 800138a:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800138c:	2405      	movs	r4, #5
 800138e:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001390:	a903      	add	r1, sp, #12
 8001392:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001396:	f000 fc25 	bl	8001be4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ISO_SPI_MISO_Pin;
 800139a:	2340      	movs	r3, #64	; 0x40
 800139c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139e:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013a0:	2301      	movs	r3, #1
 80013a2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a4:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80013a6:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(ISO_SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 80013a8:	a903      	add	r1, sp, #12
 80013aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ae:	f000 fc19 	bl	8001be4 <HAL_GPIO_Init>
}
 80013b2:	e7cf      	b.n	8001354 <HAL_SPI_MspInit+0x18>
 80013b4:	40013000 	.word	0x40013000

080013b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013b8:	b500      	push	{lr}
 80013ba:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM6)
 80013bc:	6803      	ldr	r3, [r0, #0]
 80013be:	4a13      	ldr	r2, [pc, #76]	; (800140c <HAL_TIM_Base_MspInit+0x54>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d005      	beq.n	80013d0 <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 80013c4:	4a12      	ldr	r2, [pc, #72]	; (8001410 <HAL_TIM_Base_MspInit+0x58>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d00d      	beq.n	80013e6 <HAL_TIM_Base_MspInit+0x2e>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80013ca:	b003      	add	sp, #12
 80013cc:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM6_CLK_ENABLE();
 80013d0:	4b10      	ldr	r3, [pc, #64]	; (8001414 <HAL_TIM_Base_MspInit+0x5c>)
 80013d2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80013d4:	f042 0210 	orr.w	r2, r2, #16
 80013d8:	659a      	str	r2, [r3, #88]	; 0x58
 80013da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013dc:	f003 0310 	and.w	r3, r3, #16
 80013e0:	9300      	str	r3, [sp, #0]
 80013e2:	9b00      	ldr	r3, [sp, #0]
 80013e4:	e7f1      	b.n	80013ca <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80013e6:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <HAL_TIM_Base_MspInit+0x5c>)
 80013e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80013ea:	f042 0220 	orr.w	r2, r2, #32
 80013ee:	659a      	str	r2, [r3, #88]	; 0x58
 80013f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013f2:	f003 0320 	and.w	r3, r3, #32
 80013f6:	9301      	str	r3, [sp, #4]
 80013f8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80013fa:	2200      	movs	r2, #0
 80013fc:	4611      	mov	r1, r2
 80013fe:	2037      	movs	r0, #55	; 0x37
 8001400:	f000 fb96 	bl	8001b30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001404:	2037      	movs	r0, #55	; 0x37
 8001406:	f000 fbcb 	bl	8001ba0 <HAL_NVIC_EnableIRQ>
}
 800140a:	e7de      	b.n	80013ca <HAL_TIM_Base_MspInit+0x12>
 800140c:	40001000 	.word	0x40001000
 8001410:	40001400 	.word	0x40001400
 8001414:	40021000 	.word	0x40021000

08001418 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001418:	b570      	push	{r4, r5, r6, lr}
 800141a:	b09c      	sub	sp, #112	; 0x70
 800141c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141e:	2100      	movs	r1, #0
 8001420:	9117      	str	r1, [sp, #92]	; 0x5c
 8001422:	9118      	str	r1, [sp, #96]	; 0x60
 8001424:	9119      	str	r1, [sp, #100]	; 0x64
 8001426:	911a      	str	r1, [sp, #104]	; 0x68
 8001428:	911b      	str	r1, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800142a:	2254      	movs	r2, #84	; 0x54
 800142c:	a802      	add	r0, sp, #8
 800142e:	f002 fbd1 	bl	8003bd4 <memset>
  if(huart->Instance==USART2)
 8001432:	6822      	ldr	r2, [r4, #0]
 8001434:	4b1e      	ldr	r3, [pc, #120]	; (80014b0 <HAL_UART_MspInit+0x98>)
 8001436:	429a      	cmp	r2, r3
 8001438:	d001      	beq.n	800143e <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800143a:	b01c      	add	sp, #112	; 0x70
 800143c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800143e:	2302      	movs	r3, #2
 8001440:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001442:	a802      	add	r0, sp, #8
 8001444:	f001 fa80 	bl	8002948 <HAL_RCCEx_PeriphCLKConfig>
 8001448:	2800      	cmp	r0, #0
 800144a:	d12e      	bne.n	80014aa <HAL_UART_MspInit+0x92>
    __HAL_RCC_USART2_CLK_ENABLE();
 800144c:	4b19      	ldr	r3, [pc, #100]	; (80014b4 <HAL_UART_MspInit+0x9c>)
 800144e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001450:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001454:	659a      	str	r2, [r3, #88]	; 0x58
 8001456:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001458:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800145c:	9200      	str	r2, [sp, #0]
 800145e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001460:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001462:	f042 0201 	orr.w	r2, r2, #1
 8001466:	64da      	str	r2, [r3, #76]	; 0x4c
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	9301      	str	r3, [sp, #4]
 8001470:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001472:	2304      	movs	r3, #4
 8001474:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001476:	2602      	movs	r6, #2
 8001478:	9618      	str	r6, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2500      	movs	r5, #0
 800147c:	9519      	str	r5, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800147e:	2403      	movs	r4, #3
 8001480:	941a      	str	r4, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001482:	2307      	movs	r3, #7
 8001484:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001486:	a917      	add	r1, sp, #92	; 0x5c
 8001488:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800148c:	f000 fbaa 	bl	8001be4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001490:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001494:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	9618      	str	r6, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	9519      	str	r5, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149a:	941a      	str	r4, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800149c:	941b      	str	r4, [sp, #108]	; 0x6c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800149e:	a917      	add	r1, sp, #92	; 0x5c
 80014a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014a4:	f000 fb9e 	bl	8001be4 <HAL_GPIO_Init>
}
 80014a8:	e7c7      	b.n	800143a <HAL_UART_MspInit+0x22>
      Error_Handler();
 80014aa:	f7ff fca9 	bl	8000e00 <Error_Handler>
 80014ae:	e7cd      	b.n	800144c <HAL_UART_MspInit+0x34>
 80014b0:	40004400 	.word	0x40004400
 80014b4:	40021000 	.word	0x40021000

080014b8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014b8:	e7fe      	b.n	80014b8 <NMI_Handler>

080014ba <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ba:	e7fe      	b.n	80014ba <HardFault_Handler>

080014bc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014bc:	e7fe      	b.n	80014bc <MemManage_Handler>

080014be <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014be:	e7fe      	b.n	80014be <BusFault_Handler>

080014c0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014c0:	e7fe      	b.n	80014c0 <UsageFault_Handler>

080014c2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014c2:	4770      	bx	lr

080014c4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014c4:	4770      	bx	lr

080014c6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014c6:	4770      	bx	lr

080014c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014c8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ca:	f000 f875 	bl	80015b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014ce:	bd08      	pop	{r3, pc}

080014d0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80014d0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80014d2:	4802      	ldr	r0, [pc, #8]	; (80014dc <TIM7_IRQHandler+0xc>)
 80014d4:	f001 ff14 	bl	8003300 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80014d8:	bd08      	pop	{r3, pc}
 80014da:	bf00      	nop
 80014dc:	20000188 	.word	0x20000188

080014e0 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014e0:	4a03      	ldr	r2, [pc, #12]	; (80014f0 <SystemInit+0x10>)
 80014e2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80014e6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014ea:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80014ee:	4770      	bx	lr
 80014f0:	e000ed00 	.word	0xe000ed00

080014f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80014f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800152c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014f8:	f7ff fff2 	bl	80014e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014fc:	480c      	ldr	r0, [pc, #48]	; (8001530 <LoopForever+0x6>)
  ldr r1, =_edata
 80014fe:	490d      	ldr	r1, [pc, #52]	; (8001534 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001500:	4a0d      	ldr	r2, [pc, #52]	; (8001538 <LoopForever+0xe>)
  movs r3, #0
 8001502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001504:	e002      	b.n	800150c <LoopCopyDataInit>

08001506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800150a:	3304      	adds	r3, #4

0800150c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800150c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800150e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001510:	d3f9      	bcc.n	8001506 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001512:	4a0a      	ldr	r2, [pc, #40]	; (800153c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001514:	4c0a      	ldr	r4, [pc, #40]	; (8001540 <LoopForever+0x16>)
  movs r3, #0
 8001516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001518:	e001      	b.n	800151e <LoopFillZerobss>

0800151a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800151a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800151c:	3204      	adds	r2, #4

0800151e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800151e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001520:	d3fb      	bcc.n	800151a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001522:	f002 fb33 	bl	8003b8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001526:	f7ff fd9f 	bl	8001068 <main>

0800152a <LoopForever>:

LoopForever:
    b LoopForever
 800152a:	e7fe      	b.n	800152a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800152c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001530:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001534:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001538:	08003c78 	.word	0x08003c78
  ldr r2, =_sbss
 800153c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001540:	2000025c 	.word	0x2000025c

08001544 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001544:	e7fe      	b.n	8001544 <ADC1_IRQHandler>
	...

08001548 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001548:	4b10      	ldr	r3, [pc, #64]	; (800158c <HAL_InitTick+0x44>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	b90b      	cbnz	r3, 8001552 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800154e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001550:	4770      	bx	lr
{
 8001552:	b510      	push	{r4, lr}
 8001554:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001556:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800155a:	fbb0 f3f3 	udiv	r3, r0, r3
 800155e:	4a0c      	ldr	r2, [pc, #48]	; (8001590 <HAL_InitTick+0x48>)
 8001560:	6810      	ldr	r0, [r2, #0]
 8001562:	fbb0 f0f3 	udiv	r0, r0, r3
 8001566:	f000 fb29 	bl	8001bbc <HAL_SYSTICK_Config>
 800156a:	b968      	cbnz	r0, 8001588 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800156c:	2c0f      	cmp	r4, #15
 800156e:	d901      	bls.n	8001574 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8001570:	2001      	movs	r0, #1
 8001572:	e00a      	b.n	800158a <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001574:	2200      	movs	r2, #0
 8001576:	4621      	mov	r1, r4
 8001578:	f04f 30ff 	mov.w	r0, #4294967295
 800157c:	f000 fad8 	bl	8001b30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001580:	4b04      	ldr	r3, [pc, #16]	; (8001594 <HAL_InitTick+0x4c>)
 8001582:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8001584:	2000      	movs	r0, #0
 8001586:	e000      	b.n	800158a <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8001588:	2001      	movs	r0, #1
}
 800158a:	bd10      	pop	{r4, pc}
 800158c:	20000008 	.word	0x20000008
 8001590:	20000004 	.word	0x20000004
 8001594:	2000000c 	.word	0x2000000c

08001598 <HAL_Init>:
{
 8001598:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800159a:	2003      	movs	r0, #3
 800159c:	f000 fab6 	bl	8001b0c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015a0:	2000      	movs	r0, #0
 80015a2:	f7ff ffd1 	bl	8001548 <HAL_InitTick>
 80015a6:	b110      	cbz	r0, 80015ae <HAL_Init+0x16>
    status = HAL_ERROR;
 80015a8:	2401      	movs	r4, #1
}
 80015aa:	4620      	mov	r0, r4
 80015ac:	bd10      	pop	{r4, pc}
 80015ae:	4604      	mov	r4, r0
    HAL_MspInit();
 80015b0:	f7ff fe78 	bl	80012a4 <HAL_MspInit>
 80015b4:	e7f9      	b.n	80015aa <HAL_Init+0x12>
	...

080015b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80015b8:	4b03      	ldr	r3, [pc, #12]	; (80015c8 <HAL_IncTick+0x10>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	4a03      	ldr	r2, [pc, #12]	; (80015cc <HAL_IncTick+0x14>)
 80015be:	6811      	ldr	r1, [r2, #0]
 80015c0:	440b      	add	r3, r1
 80015c2:	6013      	str	r3, [r2, #0]
}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	20000008 	.word	0x20000008
 80015cc:	20000258 	.word	0x20000258

080015d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80015d0:	4b01      	ldr	r3, [pc, #4]	; (80015d8 <HAL_GetTick+0x8>)
 80015d2:	6818      	ldr	r0, [r3, #0]
}
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	20000258 	.word	0x20000258

080015dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015dc:	b538      	push	{r3, r4, r5, lr}
 80015de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015e0:	f7ff fff6 	bl	80015d0 <HAL_GetTick>
 80015e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015e6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80015ea:	d002      	beq.n	80015f2 <HAL_Delay+0x16>
  {
    wait += (uint32_t)uwTickFreq;
 80015ec:	4b04      	ldr	r3, [pc, #16]	; (8001600 <HAL_Delay+0x24>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015f2:	f7ff ffed 	bl	80015d0 <HAL_GetTick>
 80015f6:	1b40      	subs	r0, r0, r5
 80015f8:	42a0      	cmp	r0, r4
 80015fa:	d3fa      	bcc.n	80015f2 <HAL_Delay+0x16>
  {
  }
}
 80015fc:	bd38      	pop	{r3, r4, r5, pc}
 80015fe:	bf00      	nop
 8001600:	20000008 	.word	0x20000008

08001604 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001604:	2800      	cmp	r0, #0
 8001606:	f000 80a1 	beq.w	800174c <HAL_CAN_Init+0x148>
{
 800160a:	b538      	push	{r3, r4, r5, lr}
 800160c:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800160e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001612:	b1d3      	cbz	r3, 800164a <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001614:	6822      	ldr	r2, [r4, #0]
 8001616:	6813      	ldr	r3, [r2, #0]
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800161e:	f7ff ffd7 	bl	80015d0 <HAL_GetTick>
 8001622:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001624:	6823      	ldr	r3, [r4, #0]
 8001626:	685a      	ldr	r2, [r3, #4]
 8001628:	f012 0f01 	tst.w	r2, #1
 800162c:	d110      	bne.n	8001650 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800162e:	f7ff ffcf 	bl	80015d0 <HAL_GetTick>
 8001632:	1b40      	subs	r0, r0, r5
 8001634:	280a      	cmp	r0, #10
 8001636:	d9f5      	bls.n	8001624 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001638:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800163a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800163e:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001640:	2305      	movs	r3, #5
 8001642:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8001646:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8001648:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 800164a:	f7ff fe43 	bl	80012d4 <HAL_CAN_MspInit>
 800164e:	e7e1      	b.n	8001614 <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	f022 0202 	bic.w	r2, r2, #2
 8001656:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001658:	f7ff ffba 	bl	80015d0 <HAL_GetTick>
 800165c:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800165e:	6823      	ldr	r3, [r4, #0]
 8001660:	685a      	ldr	r2, [r3, #4]
 8001662:	f012 0f02 	tst.w	r2, #2
 8001666:	d00d      	beq.n	8001684 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001668:	f7ff ffb2 	bl	80015d0 <HAL_GetTick>
 800166c:	1b40      	subs	r0, r0, r5
 800166e:	280a      	cmp	r0, #10
 8001670:	d9f5      	bls.n	800165e <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001672:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001678:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 800167a:	2305      	movs	r3, #5
 800167c:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8001680:	2001      	movs	r0, #1
 8001682:	e7e1      	b.n	8001648 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001684:	7e22      	ldrb	r2, [r4, #24]
 8001686:	2a01      	cmp	r2, #1
 8001688:	d03d      	beq.n	8001706 <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001690:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8001692:	7e63      	ldrb	r3, [r4, #25]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d03b      	beq.n	8001710 <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001698:	6822      	ldr	r2, [r4, #0]
 800169a:	6813      	ldr	r3, [r2, #0]
 800169c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80016a0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 80016a2:	7ea3      	ldrb	r3, [r4, #26]
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d039      	beq.n	800171c <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80016a8:	6822      	ldr	r2, [r4, #0]
 80016aa:	6813      	ldr	r3, [r2, #0]
 80016ac:	f023 0320 	bic.w	r3, r3, #32
 80016b0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 80016b2:	7ee3      	ldrb	r3, [r4, #27]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d037      	beq.n	8001728 <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80016b8:	6822      	ldr	r2, [r4, #0]
 80016ba:	6813      	ldr	r3, [r2, #0]
 80016bc:	f043 0310 	orr.w	r3, r3, #16
 80016c0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80016c2:	7f23      	ldrb	r3, [r4, #28]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d035      	beq.n	8001734 <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80016c8:	6822      	ldr	r2, [r4, #0]
 80016ca:	6813      	ldr	r3, [r2, #0]
 80016cc:	f023 0308 	bic.w	r3, r3, #8
 80016d0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80016d2:	7f63      	ldrb	r3, [r4, #29]
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d033      	beq.n	8001740 <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016d8:	6822      	ldr	r2, [r4, #0]
 80016da:	6813      	ldr	r3, [r2, #0]
 80016dc:	f023 0304 	bic.w	r3, r3, #4
 80016e0:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80016e2:	68a3      	ldr	r3, [r4, #8]
 80016e4:	68e2      	ldr	r2, [r4, #12]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	6922      	ldr	r2, [r4, #16]
 80016ea:	4313      	orrs	r3, r2
 80016ec:	6962      	ldr	r2, [r4, #20]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	6862      	ldr	r2, [r4, #4]
 80016f2:	3a01      	subs	r2, #1
 80016f4:	6821      	ldr	r1, [r4, #0]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016fa:	2000      	movs	r0, #0
 80016fc:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80016fe:	2301      	movs	r3, #1
 8001700:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8001704:	e7a0      	b.n	8001648 <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	e7c0      	b.n	8001692 <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001710:	6822      	ldr	r2, [r4, #0]
 8001712:	6813      	ldr	r3, [r2, #0]
 8001714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001718:	6013      	str	r3, [r2, #0]
 800171a:	e7c2      	b.n	80016a2 <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800171c:	6822      	ldr	r2, [r4, #0]
 800171e:	6813      	ldr	r3, [r2, #0]
 8001720:	f043 0320 	orr.w	r3, r3, #32
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	e7c4      	b.n	80016b2 <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001728:	6822      	ldr	r2, [r4, #0]
 800172a:	6813      	ldr	r3, [r2, #0]
 800172c:	f023 0310 	bic.w	r3, r3, #16
 8001730:	6013      	str	r3, [r2, #0]
 8001732:	e7c6      	b.n	80016c2 <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001734:	6822      	ldr	r2, [r4, #0]
 8001736:	6813      	ldr	r3, [r2, #0]
 8001738:	f043 0308 	orr.w	r3, r3, #8
 800173c:	6013      	str	r3, [r2, #0]
 800173e:	e7c8      	b.n	80016d2 <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001740:	6822      	ldr	r2, [r4, #0]
 8001742:	6813      	ldr	r3, [r2, #0]
 8001744:	f043 0304 	orr.w	r3, r3, #4
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	e7ca      	b.n	80016e2 <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 800174c:	2001      	movs	r0, #1
}
 800174e:	4770      	bx	lr

08001750 <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001750:	6802      	ldr	r2, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001752:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001756:	3b01      	subs	r3, #1
 8001758:	b2db      	uxtb	r3, r3
 800175a:	2b01      	cmp	r3, #1
 800175c:	d905      	bls.n	800176a <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800175e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001760:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001764:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001766:	2001      	movs	r0, #1
  }
}
 8001768:	4770      	bx	lr
{
 800176a:	b430      	push	{r4, r5}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800176c:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001778:	694b      	ldr	r3, [r1, #20]
 800177a:	f003 031f 	and.w	r3, r3, #31
 800177e:	2001      	movs	r0, #1
 8001780:	fa00 f303 	lsl.w	r3, r0, r3
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001784:	f8d2 021c 	ldr.w	r0, [r2, #540]	; 0x21c
 8001788:	ea6f 0c03 	mvn.w	ip, r3
 800178c:	ea20 0003 	bic.w	r0, r0, r3
 8001790:	f8c2 021c 	str.w	r0, [r2, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001794:	69c8      	ldr	r0, [r1, #28]
 8001796:	b9b0      	cbnz	r0, 80017c6 <HAL_CAN_ConfigFilter+0x76>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001798:	f8d2 020c 	ldr.w	r0, [r2, #524]	; 0x20c
 800179c:	ea0c 0000 	and.w	r0, ip, r0
 80017a0:	f8c2 020c 	str.w	r0, [r2, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80017a4:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017a6:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80017a8:	68cd      	ldr	r5, [r1, #12]
 80017aa:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017ae:	3048      	adds	r0, #72	; 0x48
 80017b0:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80017b4:	880c      	ldrh	r4, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017b6:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017b8:	688d      	ldr	r5, [r1, #8]
 80017ba:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017be:	3048      	adds	r0, #72	; 0x48
 80017c0:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80017c4:	6044      	str	r4, [r0, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80017c6:	69c8      	ldr	r0, [r1, #28]
 80017c8:	2801      	cmp	r0, #1
 80017ca:	d01b      	beq.n	8001804 <HAL_CAN_ConfigFilter+0xb4>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80017cc:	6988      	ldr	r0, [r1, #24]
 80017ce:	bb80      	cbnz	r0, 8001832 <HAL_CAN_ConfigFilter+0xe2>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80017d0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80017d4:	ea0c 0000 	and.w	r0, ip, r0
 80017d8:	f8c2 0204 	str.w	r0, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80017dc:	6908      	ldr	r0, [r1, #16]
 80017de:	bb70      	cbnz	r0, 800183e <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80017e0:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 80017e4:	ea0c 0000 	and.w	r0, ip, r0
 80017e8:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80017ec:	6a09      	ldr	r1, [r1, #32]
 80017ee:	2901      	cmp	r1, #1
 80017f0:	d02b      	beq.n	800184a <HAL_CAN_ConfigFilter+0xfa>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80017f2:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 80017f6:	f023 0301 	bic.w	r3, r3, #1
 80017fa:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    return HAL_OK;
 80017fe:	2000      	movs	r0, #0
}
 8001800:	bc30      	pop	{r4, r5}
 8001802:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001804:	f8d2 020c 	ldr.w	r0, [r2, #524]	; 0x20c
 8001808:	4318      	orrs	r0, r3
 800180a:	f8c2 020c 	str.w	r0, [r2, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800180e:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001810:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001812:	680d      	ldr	r5, [r1, #0]
 8001814:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001818:	3048      	adds	r0, #72	; 0x48
 800181a:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800181e:	898c      	ldrh	r4, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001820:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001822:	688d      	ldr	r5, [r1, #8]
 8001824:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001828:	3048      	adds	r0, #72	; 0x48
 800182a:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800182e:	6044      	str	r4, [r0, #4]
 8001830:	e7cc      	b.n	80017cc <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001832:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8001836:	4318      	orrs	r0, r3
 8001838:	f8c2 0204 	str.w	r0, [r2, #516]	; 0x204
 800183c:	e7ce      	b.n	80017dc <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800183e:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 8001842:	4318      	orrs	r0, r3
 8001844:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
 8001848:	e7d0      	b.n	80017ec <HAL_CAN_ConfigFilter+0x9c>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800184a:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 800184e:	430b      	orrs	r3, r1
 8001850:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
 8001854:	e7cd      	b.n	80017f2 <HAL_CAN_ConfigFilter+0xa2>

08001856 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001856:	b570      	push	{r4, r5, r6, lr}
 8001858:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800185a:	f890 5020 	ldrb.w	r5, [r0, #32]
 800185e:	b2ed      	uxtb	r5, r5
 8001860:	2d01      	cmp	r5, #1
 8001862:	d006      	beq.n	8001872 <HAL_CAN_Start+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001864:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001866:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800186a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800186c:	2501      	movs	r5, #1
  }
}
 800186e:	4628      	mov	r0, r5
 8001870:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001872:	2302      	movs	r3, #2
 8001874:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001878:	6802      	ldr	r2, [r0, #0]
 800187a:	6813      	ldr	r3, [r2, #0]
 800187c:	f023 0301 	bic.w	r3, r3, #1
 8001880:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001882:	f7ff fea5 	bl	80015d0 <HAL_GetTick>
 8001886:	4606      	mov	r6, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001888:	6823      	ldr	r3, [r4, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f013 0f01 	tst.w	r3, #1
 8001890:	d00c      	beq.n	80018ac <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001892:	f7ff fe9d 	bl	80015d0 <HAL_GetTick>
 8001896:	1b83      	subs	r3, r0, r6
 8001898:	2b0a      	cmp	r3, #10
 800189a:	d9f5      	bls.n	8001888 <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800189c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800189e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a2:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80018a4:	2305      	movs	r3, #5
 80018a6:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 80018aa:	e7e0      	b.n	800186e <HAL_CAN_Start+0x18>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80018ac:	2500      	movs	r5, #0
 80018ae:	6265      	str	r5, [r4, #36]	; 0x24
    return HAL_OK;
 80018b0:	e7dd      	b.n	800186e <HAL_CAN_Start+0x18>

080018b2 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80018b2:	b530      	push	{r4, r5, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80018b4:	f890 c020 	ldrb.w	ip, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80018b8:	6804      	ldr	r4, [r0, #0]
 80018ba:	68a4      	ldr	r4, [r4, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80018bc:	f10c 3cff 	add.w	ip, ip, #4294967295
 80018c0:	fa5f fc8c 	uxtb.w	ip, ip
 80018c4:	f1bc 0f01 	cmp.w	ip, #1
 80018c8:	d862      	bhi.n	8001990 <HAL_CAN_AddTxMessage+0xde>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80018ca:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 80018ce:	d059      	beq.n	8001984 <HAL_CAN_AddTxMessage+0xd2>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80018d0:	f3c4 6c01 	ubfx	ip, r4, #24, #2

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80018d4:	2401      	movs	r4, #1
 80018d6:	fa04 f40c 	lsl.w	r4, r4, ip
 80018da:	601c      	str	r4, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80018dc:	688b      	ldr	r3, [r1, #8]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d13d      	bne.n	800195e <HAL_CAN_AddTxMessage+0xac>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80018e2:	680d      	ldr	r5, [r1, #0]
                                                           pHeader->RTR);
 80018e4:	68cb      	ldr	r3, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80018e6:	6804      	ldr	r4, [r0, #0]
 80018e8:	ea43 5545 	orr.w	r5, r3, r5, lsl #21
 80018ec:	f10c 0318 	add.w	r3, ip, #24
 80018f0:	011b      	lsls	r3, r3, #4
 80018f2:	50e5      	str	r5, [r4, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80018f4:	6803      	ldr	r3, [r0, #0]
 80018f6:	690c      	ldr	r4, [r1, #16]
 80018f8:	f10c 0e18 	add.w	lr, ip, #24
 80018fc:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 8001900:	605c      	str	r4, [r3, #4]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001902:	7d0b      	ldrb	r3, [r1, #20]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d035      	beq.n	8001974 <HAL_CAN_AddTxMessage+0xc2>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001908:	79d1      	ldrb	r1, [r2, #7]
 800190a:	7993      	ldrb	r3, [r2, #6]
 800190c:	041b      	lsls	r3, r3, #16
 800190e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001912:	7951      	ldrb	r1, [r2, #5]
 8001914:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001918:	7914      	ldrb	r4, [r2, #4]
 800191a:	6801      	ldr	r1, [r0, #0]
 800191c:	4323      	orrs	r3, r4
 800191e:	eb01 110c 	add.w	r1, r1, ip, lsl #4
 8001922:	f8c1 318c 	str.w	r3, [r1, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001926:	78d1      	ldrb	r1, [r2, #3]
 8001928:	7893      	ldrb	r3, [r2, #2]
 800192a:	041b      	lsls	r3, r3, #16
 800192c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001930:	7851      	ldrb	r1, [r2, #1]
 8001932:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001936:	7811      	ldrb	r1, [r2, #0]
 8001938:	6802      	ldr	r2, [r0, #0]
 800193a:	430b      	orrs	r3, r1
 800193c:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 8001940:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001944:	6802      	ldr	r2, [r0, #0]
 8001946:	f10c 0c18 	add.w	ip, ip, #24
 800194a:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800194e:	f852 300c 	ldr.w	r3, [r2, ip]
 8001952:	f043 0301 	orr.w	r3, r3, #1
 8001956:	f842 300c 	str.w	r3, [r2, ip]

      /* Return function status */
      return HAL_OK;
 800195a:	2000      	movs	r0, #0
 800195c:	e01d      	b.n	800199a <HAL_CAN_AddTxMessage+0xe8>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800195e:	684c      	ldr	r4, [r1, #4]
 8001960:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
                                                           pHeader->RTR);
 8001964:	68cc      	ldr	r4, [r1, #12]
                                                           pHeader->IDE |
 8001966:	4323      	orrs	r3, r4
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001968:	f10c 0418 	add.w	r4, ip, #24
 800196c:	0124      	lsls	r4, r4, #4
 800196e:	6805      	ldr	r5, [r0, #0]
 8001970:	512b      	str	r3, [r5, r4]
 8001972:	e7bf      	b.n	80018f4 <HAL_CAN_AddTxMessage+0x42>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001974:	6803      	ldr	r3, [r0, #0]
 8001976:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 800197a:	6859      	ldr	r1, [r3, #4]
 800197c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001980:	6059      	str	r1, [r3, #4]
 8001982:	e7c1      	b.n	8001908 <HAL_CAN_AddTxMessage+0x56>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001984:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001986:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800198a:	6243      	str	r3, [r0, #36]	; 0x24

      return HAL_ERROR;
 800198c:	2001      	movs	r0, #1
 800198e:	e004      	b.n	800199a <HAL_CAN_AddTxMessage+0xe8>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001990:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001992:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001996:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001998:	2001      	movs	r0, #1
  }
}
 800199a:	bd30      	pop	{r4, r5, pc}

0800199c <HAL_CAN_GetRxMessage>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800199c:	f890 c020 	ldrb.w	ip, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80019a0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80019a4:	fa5f fc8c 	uxtb.w	ip, ip
 80019a8:	f1bc 0f01 	cmp.w	ip, #1
 80019ac:	f200 8095 	bhi.w	8001ada <HAL_CAN_GetRxMessage+0x13e>
{
 80019b0:	b430      	push	{r4, r5}
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80019b2:	b951      	cbnz	r1, 80019ca <HAL_CAN_GetRxMessage+0x2e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80019b4:	6804      	ldr	r4, [r0, #0]
 80019b6:	68e4      	ldr	r4, [r4, #12]
 80019b8:	f014 0f03 	tst.w	r4, #3
 80019bc:	d110      	bne.n	80019e0 <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019be:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80019c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019c4:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 80019c6:	2001      	movs	r0, #1
 80019c8:	e077      	b.n	8001aba <HAL_CAN_GetRxMessage+0x11e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80019ca:	6804      	ldr	r4, [r0, #0]
 80019cc:	6924      	ldr	r4, [r4, #16]
 80019ce:	f014 0f03 	tst.w	r4, #3
 80019d2:	d105      	bne.n	80019e0 <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80019d4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80019d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019da:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 80019dc:	2001      	movs	r0, #1
 80019de:	e06c      	b.n	8001aba <HAL_CAN_GetRxMessage+0x11e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80019e0:	f101 041b 	add.w	r4, r1, #27
 80019e4:	0124      	lsls	r4, r4, #4
 80019e6:	6805      	ldr	r5, [r0, #0]
 80019e8:	592c      	ldr	r4, [r5, r4]
 80019ea:	f004 0404 	and.w	r4, r4, #4
 80019ee:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80019f0:	2c00      	cmp	r4, #0
 80019f2:	d164      	bne.n	8001abe <HAL_CAN_GetRxMessage+0x122>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80019f4:	f101 041b 	add.w	r4, r1, #27
 80019f8:	0124      	lsls	r4, r4, #4
 80019fa:	6805      	ldr	r5, [r0, #0]
 80019fc:	592c      	ldr	r4, [r5, r4]
 80019fe:	0d64      	lsrs	r4, r4, #21
 8001a00:	6014      	str	r4, [r2, #0]
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001a02:	6804      	ldr	r4, [r0, #0]
 8001a04:	f101 0c1b 	add.w	ip, r1, #27
 8001a08:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8001a0c:	f854 400c 	ldr.w	r4, [r4, ip]
 8001a10:	f004 0402 	and.w	r4, r4, #2
 8001a14:	60d4      	str	r4, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001a16:	6804      	ldr	r4, [r0, #0]
 8001a18:	4464      	add	r4, ip
 8001a1a:	6864      	ldr	r4, [r4, #4]
 8001a1c:	f004 040f 	and.w	r4, r4, #15
 8001a20:	6114      	str	r4, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001a22:	6804      	ldr	r4, [r0, #0]
 8001a24:	4464      	add	r4, ip
 8001a26:	6864      	ldr	r4, [r4, #4]
 8001a28:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8001a2c:	6194      	str	r4, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001a2e:	6804      	ldr	r4, [r0, #0]
 8001a30:	4464      	add	r4, ip
 8001a32:	6864      	ldr	r4, [r4, #4]
 8001a34:	0c24      	lsrs	r4, r4, #16
 8001a36:	6154      	str	r4, [r2, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001a38:	6802      	ldr	r2, [r0, #0]
 8001a3a:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001a3e:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001a42:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001a44:	6802      	ldr	r2, [r0, #0]
 8001a46:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001a4a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001a4e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001a52:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001a54:	6802      	ldr	r2, [r0, #0]
 8001a56:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001a5a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001a5e:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001a62:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001a64:	6802      	ldr	r2, [r0, #0]
 8001a66:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001a6a:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001a6e:	0e12      	lsrs	r2, r2, #24
 8001a70:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001a72:	6802      	ldr	r2, [r0, #0]
 8001a74:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001a78:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001a7c:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001a7e:	6802      	ldr	r2, [r0, #0]
 8001a80:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001a84:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001a88:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8001a8c:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001a8e:	6802      	ldr	r2, [r0, #0]
 8001a90:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001a94:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001a98:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8001a9c:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001a9e:	6802      	ldr	r2, [r0, #0]
 8001aa0:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001aa4:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001aa8:	0e12      	lsrs	r2, r2, #24
 8001aaa:	71da      	strb	r2, [r3, #7]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001aac:	b979      	cbnz	r1, 8001ace <HAL_CAN_GetRxMessage+0x132>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001aae:	6802      	ldr	r2, [r0, #0]
 8001ab0:	68d3      	ldr	r3, [r2, #12]
 8001ab2:	f043 0320 	orr.w	r3, r3, #32
 8001ab6:	60d3      	str	r3, [r2, #12]
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
    }

    /* Return function status */
    return HAL_OK;
 8001ab8:	2000      	movs	r0, #0
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8001aba:	bc30      	pop	{r4, r5}
 8001abc:	4770      	bx	lr
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001abe:	f101 041b 	add.w	r4, r1, #27
 8001ac2:	0124      	lsls	r4, r4, #4
 8001ac4:	6805      	ldr	r5, [r0, #0]
 8001ac6:	592c      	ldr	r4, [r5, r4]
 8001ac8:	08e4      	lsrs	r4, r4, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001aca:	6054      	str	r4, [r2, #4]
 8001acc:	e799      	b.n	8001a02 <HAL_CAN_GetRxMessage+0x66>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001ace:	6802      	ldr	r2, [r0, #0]
 8001ad0:	6913      	ldr	r3, [r2, #16]
 8001ad2:	f043 0320 	orr.w	r3, r3, #32
 8001ad6:	6113      	str	r3, [r2, #16]
 8001ad8:	e7ee      	b.n	8001ab8 <HAL_CAN_GetRxMessage+0x11c>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ada:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001adc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ae0:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8001ae2:	2001      	movs	r0, #1
}
 8001ae4:	4770      	bx	lr

08001ae6 <HAL_CAN_GetRxFifoFillLevel>:
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
  uint32_t filllevel = 0U;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ae6:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001aea:	3b01      	subs	r3, #1
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d901      	bls.n	8001af6 <HAL_CAN_GetRxFifoFillLevel+0x10>
  uint32_t filllevel = 0U;
 8001af2:	2000      	movs	r0, #0
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
}
 8001af4:	4770      	bx	lr
    if (RxFifo == CAN_RX_FIFO0)
 8001af6:	b921      	cbnz	r1, 8001b02 <HAL_CAN_GetRxFifoFillLevel+0x1c>
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001af8:	6803      	ldr	r3, [r0, #0]
 8001afa:	68d8      	ldr	r0, [r3, #12]
 8001afc:	f000 0003 	and.w	r0, r0, #3
 8001b00:	4770      	bx	lr
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001b02:	6803      	ldr	r3, [r0, #0]
 8001b04:	6918      	ldr	r0, [r3, #16]
 8001b06:	f000 0003 	and.w	r0, r0, #3
 8001b0a:	4770      	bx	lr

08001b0c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b0c:	4a07      	ldr	r2, [pc, #28]	; (8001b2c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001b0e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b10:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b14:	041b      	lsls	r3, r3, #16
 8001b16:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b18:	0200      	lsls	r0, r0, #8
 8001b1a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b1e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001b20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001b28:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001b2a:	4770      	bx	lr
 8001b2c:	e000ed00 	.word	0xe000ed00

08001b30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b30:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b32:	4b19      	ldr	r3, [pc, #100]	; (8001b98 <HAL_NVIC_SetPriority+0x68>)
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b3a:	f1c3 0c07 	rsb	ip, r3, #7
 8001b3e:	f1bc 0f04 	cmp.w	ip, #4
 8001b42:	bf28      	it	cs
 8001b44:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b48:	f103 0e04 	add.w	lr, r3, #4
 8001b4c:	f1be 0f06 	cmp.w	lr, #6
 8001b50:	d918      	bls.n	8001b84 <HAL_NVIC_SetPriority+0x54>
 8001b52:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b54:	f04f 3eff 	mov.w	lr, #4294967295
 8001b58:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001b5c:	ea21 010c 	bic.w	r1, r1, ip
 8001b60:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b62:	fa0e f303 	lsl.w	r3, lr, r3
 8001b66:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b6a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001b6c:	2800      	cmp	r0, #0
 8001b6e:	db0b      	blt.n	8001b88 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b70:	0109      	lsls	r1, r1, #4
 8001b72:	b2c9      	uxtb	r1, r1
 8001b74:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001b78:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001b7c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001b80:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b84:	2300      	movs	r3, #0
 8001b86:	e7e5      	b.n	8001b54 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b88:	f000 000f 	and.w	r0, r0, #15
 8001b8c:	0109      	lsls	r1, r1, #4
 8001b8e:	b2c9      	uxtb	r1, r1
 8001b90:	4b02      	ldr	r3, [pc, #8]	; (8001b9c <HAL_NVIC_SetPriority+0x6c>)
 8001b92:	5419      	strb	r1, [r3, r0]
 8001b94:	e7f4      	b.n	8001b80 <HAL_NVIC_SetPriority+0x50>
 8001b96:	bf00      	nop
 8001b98:	e000ed00 	.word	0xe000ed00
 8001b9c:	e000ed14 	.word	0xe000ed14

08001ba0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001ba0:	2800      	cmp	r0, #0
 8001ba2:	db07      	blt.n	8001bb4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ba4:	f000 021f 	and.w	r2, r0, #31
 8001ba8:	0940      	lsrs	r0, r0, #5
 8001baa:	2301      	movs	r3, #1
 8001bac:	4093      	lsls	r3, r2
 8001bae:	4a02      	ldr	r2, [pc, #8]	; (8001bb8 <HAL_NVIC_EnableIRQ+0x18>)
 8001bb0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	e000e100 	.word	0xe000e100

08001bbc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bbc:	3801      	subs	r0, #1
 8001bbe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001bc2:	d20b      	bcs.n	8001bdc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bc4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001bc8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bca:	4a05      	ldr	r2, [pc, #20]	; (8001be0 <HAL_SYSTICK_Config+0x24>)
 8001bcc:	21f0      	movs	r1, #240	; 0xf0
 8001bce:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bd6:	2207      	movs	r2, #7
 8001bd8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bda:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001bdc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001bde:	4770      	bx	lr
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001be6:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 8001be8:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bea:	e062      	b.n	8001cb2 <HAL_GPIO_Init+0xce>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bec:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bee:	005e      	lsls	r6, r3, #1
 8001bf0:	2403      	movs	r4, #3
 8001bf2:	40b4      	lsls	r4, r6
 8001bf4:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bf8:	68cc      	ldr	r4, [r1, #12]
 8001bfa:	40b4      	lsls	r4, r6
 8001bfc:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001bfe:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c00:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c02:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c06:	684c      	ldr	r4, [r1, #4]
 8001c08:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8001c0c:	409c      	lsls	r4, r3
 8001c0e:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 8001c12:	6044      	str	r4, [r0, #4]
 8001c14:	e05e      	b.n	8001cd4 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c16:	08dd      	lsrs	r5, r3, #3
 8001c18:	3508      	adds	r5, #8
 8001c1a:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c1e:	f003 0407 	and.w	r4, r3, #7
 8001c22:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8001c26:	240f      	movs	r4, #15
 8001c28:	fa04 f40c 	lsl.w	r4, r4, ip
 8001c2c:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c30:	690c      	ldr	r4, [r1, #16]
 8001c32:	fa04 f40c 	lsl.w	r4, r4, ip
 8001c36:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 8001c3a:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8001c3e:	e060      	b.n	8001d02 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c40:	2402      	movs	r4, #2
 8001c42:	e000      	b.n	8001c46 <HAL_GPIO_Init+0x62>
 8001c44:	2400      	movs	r4, #0
 8001c46:	fa04 f40e 	lsl.w	r4, r4, lr
 8001c4a:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c4c:	f10c 0c02 	add.w	ip, ip, #2
 8001c50:	4d4c      	ldr	r5, [pc, #304]	; (8001d84 <HAL_GPIO_Init+0x1a0>)
 8001c52:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c56:	4c4c      	ldr	r4, [pc, #304]	; (8001d88 <HAL_GPIO_Init+0x1a4>)
 8001c58:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8001c5a:	43d4      	mvns	r4, r2
 8001c5c:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c60:	684f      	ldr	r7, [r1, #4]
 8001c62:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001c66:	d001      	beq.n	8001c6c <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8001c68:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8001c6c:	4d46      	ldr	r5, [pc, #280]	; (8001d88 <HAL_GPIO_Init+0x1a4>)
 8001c6e:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8001c70:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8001c72:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c76:	684f      	ldr	r7, [r1, #4]
 8001c78:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8001c7c:	d001      	beq.n	8001c82 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8001c7e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8001c82:	4d41      	ldr	r5, [pc, #260]	; (8001d88 <HAL_GPIO_Init+0x1a4>)
 8001c84:	60ee      	str	r6, [r5, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001c86:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001c88:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c8c:	684f      	ldr	r7, [r1, #4]
 8001c8e:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001c92:	d001      	beq.n	8001c98 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8001c94:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8001c98:	4d3b      	ldr	r5, [pc, #236]	; (8001d88 <HAL_GPIO_Init+0x1a4>)
 8001c9a:	606e      	str	r6, [r5, #4]

        temp = EXTI->IMR1;
 8001c9c:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8001c9e:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ca0:	684e      	ldr	r6, [r1, #4]
 8001ca2:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8001ca6:	d001      	beq.n	8001cac <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8001ca8:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8001cac:	4a36      	ldr	r2, [pc, #216]	; (8001d88 <HAL_GPIO_Init+0x1a4>)
 8001cae:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8001cb0:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cb2:	680a      	ldr	r2, [r1, #0]
 8001cb4:	fa32 f403 	lsrs.w	r4, r2, r3
 8001cb8:	d062      	beq.n	8001d80 <HAL_GPIO_Init+0x19c>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cba:	f04f 0c01 	mov.w	ip, #1
 8001cbe:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8001cc2:	ea1c 0202 	ands.w	r2, ip, r2
 8001cc6:	d0f3      	beq.n	8001cb0 <HAL_GPIO_Init+0xcc>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cc8:	684c      	ldr	r4, [r1, #4]
 8001cca:	f004 0403 	and.w	r4, r4, #3
 8001cce:	3c01      	subs	r4, #1
 8001cd0:	2c01      	cmp	r4, #1
 8001cd2:	d98b      	bls.n	8001bec <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cd4:	684c      	ldr	r4, [r1, #4]
 8001cd6:	f004 0403 	and.w	r4, r4, #3
 8001cda:	2c03      	cmp	r4, #3
 8001cdc:	d00c      	beq.n	8001cf8 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8001cde:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ce0:	005d      	lsls	r5, r3, #1
 8001ce2:	f04f 0c03 	mov.w	ip, #3
 8001ce6:	fa0c fc05 	lsl.w	ip, ip, r5
 8001cea:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cee:	688c      	ldr	r4, [r1, #8]
 8001cf0:	40ac      	lsls	r4, r5
 8001cf2:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8001cf6:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cf8:	684c      	ldr	r4, [r1, #4]
 8001cfa:	f004 0403 	and.w	r4, r4, #3
 8001cfe:	2c02      	cmp	r4, #2
 8001d00:	d089      	beq.n	8001c16 <HAL_GPIO_Init+0x32>
      temp = GPIOx->MODER;
 8001d02:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d04:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001d08:	f04f 0c03 	mov.w	ip, #3
 8001d0c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001d10:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d14:	684c      	ldr	r4, [r1, #4]
 8001d16:	f004 0403 	and.w	r4, r4, #3
 8001d1a:	fa04 f40e 	lsl.w	r4, r4, lr
 8001d1e:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8001d22:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d24:	684c      	ldr	r4, [r1, #4]
 8001d26:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8001d2a:	d0c1      	beq.n	8001cb0 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2c:	4c17      	ldr	r4, [pc, #92]	; (8001d8c <HAL_GPIO_Init+0x1a8>)
 8001d2e:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8001d30:	f045 0501 	orr.w	r5, r5, #1
 8001d34:	6625      	str	r5, [r4, #96]	; 0x60
 8001d36:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8001d38:	f004 0401 	and.w	r4, r4, #1
 8001d3c:	9401      	str	r4, [sp, #4]
 8001d3e:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001d40:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8001d44:	f10c 0502 	add.w	r5, ip, #2
 8001d48:	4c0e      	ldr	r4, [pc, #56]	; (8001d84 <HAL_GPIO_Init+0x1a0>)
 8001d4a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d4e:	f003 0403 	and.w	r4, r3, #3
 8001d52:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8001d56:	240f      	movs	r4, #15
 8001d58:	fa04 f40e 	lsl.w	r4, r4, lr
 8001d5c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d60:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001d64:	f43f af6e 	beq.w	8001c44 <HAL_GPIO_Init+0x60>
 8001d68:	4c09      	ldr	r4, [pc, #36]	; (8001d90 <HAL_GPIO_Init+0x1ac>)
 8001d6a:	42a0      	cmp	r0, r4
 8001d6c:	d006      	beq.n	8001d7c <HAL_GPIO_Init+0x198>
 8001d6e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001d72:	42a0      	cmp	r0, r4
 8001d74:	f43f af64 	beq.w	8001c40 <HAL_GPIO_Init+0x5c>
 8001d78:	2407      	movs	r4, #7
 8001d7a:	e764      	b.n	8001c46 <HAL_GPIO_Init+0x62>
 8001d7c:	2401      	movs	r4, #1
 8001d7e:	e762      	b.n	8001c46 <HAL_GPIO_Init+0x62>
  }
}
 8001d80:	b003      	add	sp, #12
 8001d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d84:	40010000 	.word	0x40010000
 8001d88:	40010400 	.word	0x40010400
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	48000400 	.word	0x48000400

08001d94 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d94:	b10a      	cbz	r2, 8001d9a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d96:	6181      	str	r1, [r0, #24]
 8001d98:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d9a:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8001d9c:	4770      	bx	lr
	...

08001da0 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001da0:	4a02      	ldr	r2, [pc, #8]	; (8001dac <HAL_PWR_EnableBkUpAccess+0xc>)
 8001da2:	6813      	ldr	r3, [r2, #0]
 8001da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da8:	6013      	str	r3, [r2, #0]
}
 8001daa:	4770      	bx	lr
 8001dac:	40007000 	.word	0x40007000

08001db0 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001db0:	4b02      	ldr	r3, [pc, #8]	; (8001dbc <HAL_PWREx_GetVoltageRange+0xc>)
 8001db2:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001db4:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40007000 	.word	0x40007000

08001dc0 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001dc0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001dc4:	d00f      	beq.n	8001de6 <HAL_PWREx_ControlVoltageScaling+0x26>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001dc6:	4b1f      	ldr	r3, [pc, #124]	; (8001e44 <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001dce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dd2:	d034      	beq.n	8001e3e <HAL_PWREx_ControlVoltageScaling+0x7e>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001dd4:	4a1b      	ldr	r2, [pc, #108]	; (8001e44 <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001dd6:	6813      	ldr	r3, [r2, #0]
 8001dd8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ddc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001de0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001de2:	2000      	movs	r0, #0
 8001de4:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001de6:	4b17      	ldr	r3, [pc, #92]	; (8001e44 <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001dee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001df2:	d020      	beq.n	8001e36 <HAL_PWREx_ControlVoltageScaling+0x76>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001df4:	4a13      	ldr	r2, [pc, #76]	; (8001e44 <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001df6:	6813      	ldr	r3, [r2, #0]
 8001df8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001dfc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e00:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e02:	4b11      	ldr	r3, [pc, #68]	; (8001e48 <HAL_PWREx_ControlVoltageScaling+0x88>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2232      	movs	r2, #50	; 0x32
 8001e08:	fb02 f303 	mul.w	r3, r2, r3
 8001e0c:	4a0f      	ldr	r2, [pc, #60]	; (8001e4c <HAL_PWREx_ControlVoltageScaling+0x8c>)
 8001e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e12:	0c9b      	lsrs	r3, r3, #18
 8001e14:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e16:	e000      	b.n	8001e1a <HAL_PWREx_ControlVoltageScaling+0x5a>
        wait_loop_index--;
 8001e18:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e1a:	4a0a      	ldr	r2, [pc, #40]	; (8001e44 <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001e1c:	6952      	ldr	r2, [r2, #20]
 8001e1e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001e22:	d001      	beq.n	8001e28 <HAL_PWREx_ControlVoltageScaling+0x68>
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d1f7      	bne.n	8001e18 <HAL_PWREx_ControlVoltageScaling+0x58>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e28:	4b06      	ldr	r3, [pc, #24]	; (8001e44 <HAL_PWREx_ControlVoltageScaling+0x84>)
 8001e2a:	695b      	ldr	r3, [r3, #20]
 8001e2c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001e30:	d103      	bne.n	8001e3a <HAL_PWREx_ControlVoltageScaling+0x7a>
  return HAL_OK;
 8001e32:	2000      	movs	r0, #0
 8001e34:	4770      	bx	lr
 8001e36:	2000      	movs	r0, #0
 8001e38:	4770      	bx	lr
        return HAL_TIMEOUT;
 8001e3a:	2003      	movs	r0, #3
 8001e3c:	4770      	bx	lr
  return HAL_OK;
 8001e3e:	2000      	movs	r0, #0
}
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	40007000 	.word	0x40007000
 8001e48:	20000004 	.word	0x20000004
 8001e4c:	431bde83 	.word	0x431bde83

08001e50 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e50:	b530      	push	{r4, r5, lr}
 8001e52:	b083      	sub	sp, #12
 8001e54:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e56:	4b20      	ldr	r3, [pc, #128]	; (8001ed8 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8001e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e5a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001e5e:	d00b      	beq.n	8001e78 <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e60:	f7ff ffa6 	bl	8001db0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e64:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001e68:	d017      	beq.n	8001e9a <RCC_SetFlashLatencyFromMSIRange+0x4a>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001e6a:	2c80      	cmp	r4, #128	; 0x80
 8001e6c:	d81f      	bhi.n	8001eae <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001e6e:	d02d      	beq.n	8001ecc <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001e70:	2c70      	cmp	r4, #112	; 0x70
 8001e72:	d02d      	beq.n	8001ed0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e74:	2100      	movs	r1, #0
 8001e76:	e01b      	b.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e78:	4d17      	ldr	r5, [pc, #92]	; (8001ed8 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8001e7a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001e7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e80:	65ab      	str	r3, [r5, #88]	; 0x58
 8001e82:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001e84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e88:	9301      	str	r3, [sp, #4]
 8001e8a:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001e8c:	f7ff ff90 	bl	8001db0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e90:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001e92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e96:	65ab      	str	r3, [r5, #88]	; 0x58
 8001e98:	e7e4      	b.n	8001e64 <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 8001e9a:	2c80      	cmp	r4, #128	; 0x80
 8001e9c:	d903      	bls.n	8001ea6 <RCC_SetFlashLatencyFromMSIRange+0x56>
      if(msirange > RCC_MSIRANGE_10)
 8001e9e:	2ca0      	cmp	r4, #160	; 0xa0
 8001ea0:	d903      	bls.n	8001eaa <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ea2:	2102      	movs	r1, #2
 8001ea4:	e004      	b.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	e002      	b.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 8001eaa:	2101      	movs	r1, #1
 8001eac:	e000      	b.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001eae:	2103      	movs	r1, #3
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001eb0:	4a0a      	ldr	r2, [pc, #40]	; (8001edc <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 8001eb2:	6813      	ldr	r3, [r2, #0]
 8001eb4:	f023 0307 	bic.w	r3, r3, #7
 8001eb8:	430b      	orrs	r3, r1
 8001eba:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ebc:	6813      	ldr	r3, [r2, #0]
 8001ebe:	f003 0307 	and.w	r3, r3, #7
 8001ec2:	428b      	cmp	r3, r1
 8001ec4:	d106      	bne.n	8001ed4 <RCC_SetFlashLatencyFromMSIRange+0x84>
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8001ec6:	2000      	movs	r0, #0
}
 8001ec8:	b003      	add	sp, #12
 8001eca:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ecc:	2102      	movs	r1, #2
 8001ece:	e7ef      	b.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	e7ed      	b.n	8001eb0 <RCC_SetFlashLatencyFromMSIRange+0x60>
    return HAL_ERROR;
 8001ed4:	2001      	movs	r0, #1
 8001ed6:	e7f7      	b.n	8001ec8 <RCC_SetFlashLatencyFromMSIRange+0x78>
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	40022000 	.word	0x40022000

08001ee0 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ee0:	4a28      	ldr	r2, [pc, #160]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ee2:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ee4:	68d2      	ldr	r2, [r2, #12]
 8001ee6:	f002 0203 	and.w	r2, r2, #3
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001eea:	f013 030c 	ands.w	r3, r3, #12
 8001eee:	d00a      	beq.n	8001f06 <HAL_RCC_GetSysClockFreq+0x26>
 8001ef0:	2b0c      	cmp	r3, #12
 8001ef2:	d006      	beq.n	8001f02 <HAL_RCC_GetSysClockFreq+0x22>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001ef4:	2b04      	cmp	r3, #4
 8001ef6:	d01f      	beq.n	8001f38 <HAL_RCC_GetSysClockFreq+0x58>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001ef8:	2b08      	cmp	r3, #8
 8001efa:	d020      	beq.n	8001f3e <HAL_RCC_GetSysClockFreq+0x5e>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001efc:	2000      	movs	r0, #0
 8001efe:	4602      	mov	r2, r0
 8001f00:	e010      	b.n	8001f24 <HAL_RCC_GetSysClockFreq+0x44>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f02:	2a01      	cmp	r2, #1
 8001f04:	d1f6      	bne.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x14>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f06:	4a1f      	ldr	r2, [pc, #124]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f08:	6812      	ldr	r2, [r2, #0]
 8001f0a:	f012 0f08 	tst.w	r2, #8
 8001f0e:	d10c      	bne.n	8001f2a <HAL_RCC_GetSysClockFreq+0x4a>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f10:	4a1c      	ldr	r2, [pc, #112]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f12:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8001f16:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 8001f1a:	491b      	ldr	r1, [pc, #108]	; (8001f88 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001f1c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f20:	b143      	cbz	r3, 8001f34 <HAL_RCC_GetSysClockFreq+0x54>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f22:	2000      	movs	r0, #0
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f24:	2b0c      	cmp	r3, #12
 8001f26:	d00d      	beq.n	8001f44 <HAL_RCC_GetSysClockFreq+0x64>
}
 8001f28:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f2a:	4a16      	ldr	r2, [pc, #88]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f2c:	6812      	ldr	r2, [r2, #0]
 8001f2e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8001f32:	e7f2      	b.n	8001f1a <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = msirange;
 8001f34:	4610      	mov	r0, r2
 8001f36:	e7f5      	b.n	8001f24 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSI_VALUE;
 8001f38:	4814      	ldr	r0, [pc, #80]	; (8001f8c <HAL_RCC_GetSysClockFreq+0xac>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	e7f2      	b.n	8001f24 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSE_VALUE;
 8001f3e:	4814      	ldr	r0, [pc, #80]	; (8001f90 <HAL_RCC_GetSysClockFreq+0xb0>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f40:	2200      	movs	r2, #0
 8001f42:	e7ef      	b.n	8001f24 <HAL_RCC_GetSysClockFreq+0x44>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f44:	4b0f      	ldr	r3, [pc, #60]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d016      	beq.n	8001f7e <HAL_RCC_GetSysClockFreq+0x9e>
 8001f50:	2b03      	cmp	r3, #3
 8001f52:	d100      	bne.n	8001f56 <HAL_RCC_GetSysClockFreq+0x76>
      pllvco = HSE_VALUE;
 8001f54:	4a0e      	ldr	r2, [pc, #56]	; (8001f90 <HAL_RCC_GetSysClockFreq+0xb0>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f56:	490b      	ldr	r1, [pc, #44]	; (8001f84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f58:	68c8      	ldr	r0, [r1, #12]
 8001f5a:	f3c0 1002 	ubfx	r0, r0, #4, #3
 8001f5e:	1c43      	adds	r3, r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f60:	68c8      	ldr	r0, [r1, #12]
 8001f62:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8001f66:	fb02 f000 	mul.w	r0, r2, r0
 8001f6a:	fbb0 f0f3 	udiv	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f6e:	68cb      	ldr	r3, [r1, #12]
 8001f70:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001f74:	3301      	adds	r3, #1
 8001f76:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 8001f78:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8001f7c:	e7d4      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x48>
    switch (pllsource)
 8001f7e:	4a03      	ldr	r2, [pc, #12]	; (8001f8c <HAL_RCC_GetSysClockFreq+0xac>)
 8001f80:	e7e9      	b.n	8001f56 <HAL_RCC_GetSysClockFreq+0x76>
 8001f82:	bf00      	nop
 8001f84:	40021000 	.word	0x40021000
 8001f88:	08003c38 	.word	0x08003c38
 8001f8c:	00f42400 	.word	0x00f42400
 8001f90:	007a1200 	.word	0x007a1200

08001f94 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8001f94:	2800      	cmp	r0, #0
 8001f96:	f000 831c 	beq.w	80025d2 <HAL_RCC_OscConfig+0x63e>
{
 8001f9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fa0:	4b96      	ldr	r3, [pc, #600]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 8001fa2:	689d      	ldr	r5, [r3, #8]
 8001fa4:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fa8:	68de      	ldr	r6, [r3, #12]
 8001faa:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fae:	6803      	ldr	r3, [r0, #0]
 8001fb0:	f013 0f10 	tst.w	r3, #16
 8001fb4:	d05a      	beq.n	800206c <HAL_RCC_OscConfig+0xd8>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fb6:	b1e5      	cbz	r5, 8001ff2 <HAL_RCC_OscConfig+0x5e>
 8001fb8:	2d0c      	cmp	r5, #12
 8001fba:	d018      	beq.n	8001fee <HAL_RCC_OscConfig+0x5a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001fbc:	69a3      	ldr	r3, [r4, #24]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f000 80bb 	beq.w	800213a <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 8001fc4:	4a8d      	ldr	r2, [pc, #564]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 8001fc6:	6813      	ldr	r3, [r2, #0]
 8001fc8:	f043 0301 	orr.w	r3, r3, #1
 8001fcc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001fce:	f7ff faff 	bl	80015d0 <HAL_GetTick>
 8001fd2:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fd4:	4b89      	ldr	r3, [pc, #548]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f013 0f02 	tst.w	r3, #2
 8001fdc:	f040 809a 	bne.w	8002114 <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001fe0:	f7ff faf6 	bl	80015d0 <HAL_GetTick>
 8001fe4:	1bc0      	subs	r0, r0, r7
 8001fe6:	2802      	cmp	r0, #2
 8001fe8:	d9f4      	bls.n	8001fd4 <HAL_RCC_OscConfig+0x40>
            return HAL_TIMEOUT;
 8001fea:	2003      	movs	r0, #3
 8001fec:	e2fc      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001fee:	2e01      	cmp	r6, #1
 8001ff0:	d1e4      	bne.n	8001fbc <HAL_RCC_OscConfig+0x28>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ff2:	4b82      	ldr	r3, [pc, #520]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f013 0f02 	tst.w	r3, #2
 8001ffa:	d003      	beq.n	8002004 <HAL_RCC_OscConfig+0x70>
 8001ffc:	69a3      	ldr	r3, [r4, #24]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f000 82e9 	beq.w	80025d6 <HAL_RCC_OscConfig+0x642>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002004:	6a20      	ldr	r0, [r4, #32]
 8002006:	4b7d      	ldr	r3, [pc, #500]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f013 0f08 	tst.w	r3, #8
 800200e:	d05b      	beq.n	80020c8 <HAL_RCC_OscConfig+0x134>
 8002010:	4b7a      	ldr	r3, [pc, #488]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002018:	4298      	cmp	r0, r3
 800201a:	d85c      	bhi.n	80020d6 <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800201c:	4b77      	ldr	r3, [pc, #476]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	f042 0208 	orr.w	r2, r2, #8
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800202c:	6a21      	ldr	r1, [r4, #32]
 800202e:	430a      	orrs	r2, r1
 8002030:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002032:	685a      	ldr	r2, [r3, #4]
 8002034:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002038:	69e1      	ldr	r1, [r4, #28]
 800203a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800203e:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002040:	2d00      	cmp	r5, #0
 8002042:	d060      	beq.n	8002106 <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002044:	f7ff ff4c 	bl	8001ee0 <HAL_RCC_GetSysClockFreq>
 8002048:	4b6c      	ldr	r3, [pc, #432]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002050:	4a6b      	ldr	r2, [pc, #428]	; (8002200 <HAL_RCC_OscConfig+0x26c>)
 8002052:	5cd3      	ldrb	r3, [r2, r3]
 8002054:	f003 031f 	and.w	r3, r3, #31
 8002058:	40d8      	lsrs	r0, r3
 800205a:	4b6a      	ldr	r3, [pc, #424]	; (8002204 <HAL_RCC_OscConfig+0x270>)
 800205c:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 800205e:	4b6a      	ldr	r3, [pc, #424]	; (8002208 <HAL_RCC_OscConfig+0x274>)
 8002060:	6818      	ldr	r0, [r3, #0]
 8002062:	f7ff fa71 	bl	8001548 <HAL_InitTick>
        if(status != HAL_OK)
 8002066:	2800      	cmp	r0, #0
 8002068:	f040 82be 	bne.w	80025e8 <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800206c:	6823      	ldr	r3, [r4, #0]
 800206e:	f013 0f01 	tst.w	r3, #1
 8002072:	f000 8081 	beq.w	8002178 <HAL_RCC_OscConfig+0x1e4>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002076:	2d08      	cmp	r5, #8
 8002078:	d075      	beq.n	8002166 <HAL_RCC_OscConfig+0x1d2>
 800207a:	2d0c      	cmp	r5, #12
 800207c:	d071      	beq.n	8002162 <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800207e:	6863      	ldr	r3, [r4, #4]
 8002080:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002084:	f000 8097 	beq.w	80021b6 <HAL_RCC_OscConfig+0x222>
 8002088:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800208c:	f000 8099 	beq.w	80021c2 <HAL_RCC_OscConfig+0x22e>
 8002090:	4b5a      	ldr	r3, [pc, #360]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80020a0:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020a2:	6863      	ldr	r3, [r4, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 8099 	beq.w	80021dc <HAL_RCC_OscConfig+0x248>
        tickstart = HAL_GetTick();
 80020aa:	f7ff fa91 	bl	80015d0 <HAL_GetTick>
 80020ae:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020b0:	4b52      	ldr	r3, [pc, #328]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80020b8:	d15e      	bne.n	8002178 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020ba:	f7ff fa89 	bl	80015d0 <HAL_GetTick>
 80020be:	1bc0      	subs	r0, r0, r7
 80020c0:	2864      	cmp	r0, #100	; 0x64
 80020c2:	d9f5      	bls.n	80020b0 <HAL_RCC_OscConfig+0x11c>
            return HAL_TIMEOUT;
 80020c4:	2003      	movs	r0, #3
 80020c6:	e28f      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80020c8:	4b4c      	ldr	r3, [pc, #304]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 80020ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020ce:	091b      	lsrs	r3, r3, #4
 80020d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020d4:	e7a0      	b.n	8002018 <HAL_RCC_OscConfig+0x84>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020d6:	f7ff febb 	bl	8001e50 <RCC_SetFlashLatencyFromMSIRange>
 80020da:	2800      	cmp	r0, #0
 80020dc:	f040 827d 	bne.w	80025da <HAL_RCC_OscConfig+0x646>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020e0:	4b46      	ldr	r3, [pc, #280]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	f042 0208 	orr.w	r2, r2, #8
 80020e8:	601a      	str	r2, [r3, #0]
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80020f0:	6a21      	ldr	r1, [r4, #32]
 80020f2:	430a      	orrs	r2, r1
 80020f4:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020f6:	685a      	ldr	r2, [r3, #4]
 80020f8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80020fc:	69e1      	ldr	r1, [r4, #28]
 80020fe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002102:	605a      	str	r2, [r3, #4]
 8002104:	e79e      	b.n	8002044 <HAL_RCC_OscConfig+0xb0>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002106:	6a20      	ldr	r0, [r4, #32]
 8002108:	f7ff fea2 	bl	8001e50 <RCC_SetFlashLatencyFromMSIRange>
 800210c:	2800      	cmp	r0, #0
 800210e:	d099      	beq.n	8002044 <HAL_RCC_OscConfig+0xb0>
              return HAL_ERROR;
 8002110:	2001      	movs	r0, #1
 8002112:	e269      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002114:	4b39      	ldr	r3, [pc, #228]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	f042 0208 	orr.w	r2, r2, #8
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002124:	6a21      	ldr	r1, [r4, #32]
 8002126:	430a      	orrs	r2, r1
 8002128:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002130:	69e1      	ldr	r1, [r4, #28]
 8002132:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	e798      	b.n	800206c <HAL_RCC_OscConfig+0xd8>
        __HAL_RCC_MSI_DISABLE();
 800213a:	4a30      	ldr	r2, [pc, #192]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 800213c:	6813      	ldr	r3, [r2, #0]
 800213e:	f023 0301 	bic.w	r3, r3, #1
 8002142:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002144:	f7ff fa44 	bl	80015d0 <HAL_GetTick>
 8002148:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800214a:	4b2c      	ldr	r3, [pc, #176]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f013 0f02 	tst.w	r3, #2
 8002152:	d08b      	beq.n	800206c <HAL_RCC_OscConfig+0xd8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002154:	f7ff fa3c 	bl	80015d0 <HAL_GetTick>
 8002158:	1bc0      	subs	r0, r0, r7
 800215a:	2802      	cmp	r0, #2
 800215c:	d9f5      	bls.n	800214a <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 800215e:	2003      	movs	r0, #3
 8002160:	e242      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002162:	2e03      	cmp	r6, #3
 8002164:	d18b      	bne.n	800207e <HAL_RCC_OscConfig+0xea>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002166:	4b25      	ldr	r3, [pc, #148]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800216e:	d003      	beq.n	8002178 <HAL_RCC_OscConfig+0x1e4>
 8002170:	6863      	ldr	r3, [r4, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	f000 8233 	beq.w	80025de <HAL_RCC_OscConfig+0x64a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002178:	6823      	ldr	r3, [r4, #0]
 800217a:	f013 0f02 	tst.w	r3, #2
 800217e:	d058      	beq.n	8002232 <HAL_RCC_OscConfig+0x29e>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002180:	2d04      	cmp	r5, #4
 8002182:	d045      	beq.n	8002210 <HAL_RCC_OscConfig+0x27c>
 8002184:	2d0c      	cmp	r5, #12
 8002186:	d041      	beq.n	800220c <HAL_RCC_OscConfig+0x278>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002188:	68e3      	ldr	r3, [r4, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d077      	beq.n	800227e <HAL_RCC_OscConfig+0x2ea>
        __HAL_RCC_HSI_ENABLE();
 800218e:	4a1b      	ldr	r2, [pc, #108]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 8002190:	6813      	ldr	r3, [r2, #0]
 8002192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002196:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002198:	f7ff fa1a 	bl	80015d0 <HAL_GetTick>
 800219c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800219e:	4b17      	ldr	r3, [pc, #92]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80021a6:	d161      	bne.n	800226c <HAL_RCC_OscConfig+0x2d8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021a8:	f7ff fa12 	bl	80015d0 <HAL_GetTick>
 80021ac:	1b80      	subs	r0, r0, r6
 80021ae:	2802      	cmp	r0, #2
 80021b0:	d9f5      	bls.n	800219e <HAL_RCC_OscConfig+0x20a>
            return HAL_TIMEOUT;
 80021b2:	2003      	movs	r0, #3
 80021b4:	e218      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b6:	4a11      	ldr	r2, [pc, #68]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 80021b8:	6813      	ldr	r3, [r2, #0]
 80021ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021be:	6013      	str	r3, [r2, #0]
 80021c0:	e76f      	b.n	80020a2 <HAL_RCC_OscConfig+0x10e>
 80021c2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80021c6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	e762      	b.n	80020a2 <HAL_RCC_OscConfig+0x10e>
        tickstart = HAL_GetTick();
 80021dc:	f7ff f9f8 	bl	80015d0 <HAL_GetTick>
 80021e0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80021e2:	4b06      	ldr	r3, [pc, #24]	; (80021fc <HAL_RCC_OscConfig+0x268>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80021ea:	d0c5      	beq.n	8002178 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021ec:	f7ff f9f0 	bl	80015d0 <HAL_GetTick>
 80021f0:	1bc0      	subs	r0, r0, r7
 80021f2:	2864      	cmp	r0, #100	; 0x64
 80021f4:	d9f5      	bls.n	80021e2 <HAL_RCC_OscConfig+0x24e>
            return HAL_TIMEOUT;
 80021f6:	2003      	movs	r0, #3
 80021f8:	e1f6      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
 80021fa:	bf00      	nop
 80021fc:	40021000 	.word	0x40021000
 8002200:	08003c20 	.word	0x08003c20
 8002204:	20000004 	.word	0x20000004
 8002208:	2000000c 	.word	0x2000000c
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800220c:	2e02      	cmp	r6, #2
 800220e:	d1bb      	bne.n	8002188 <HAL_RCC_OscConfig+0x1f4>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002210:	4ba4      	ldr	r3, [pc, #656]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002218:	d003      	beq.n	8002222 <HAL_RCC_OscConfig+0x28e>
 800221a:	68e3      	ldr	r3, [r4, #12]
 800221c:	2b00      	cmp	r3, #0
 800221e:	f000 81e0 	beq.w	80025e2 <HAL_RCC_OscConfig+0x64e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002222:	4aa0      	ldr	r2, [pc, #640]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002224:	6853      	ldr	r3, [r2, #4]
 8002226:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 800222a:	6921      	ldr	r1, [r4, #16]
 800222c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002230:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002232:	6823      	ldr	r3, [r4, #0]
 8002234:	f013 0f08 	tst.w	r3, #8
 8002238:	d04c      	beq.n	80022d4 <HAL_RCC_OscConfig+0x340>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800223a:	6963      	ldr	r3, [r4, #20]
 800223c:	b39b      	cbz	r3, 80022a6 <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_LSI_ENABLE();
 800223e:	4a99      	ldr	r2, [pc, #612]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002240:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002244:	f043 0301 	orr.w	r3, r3, #1
 8002248:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 800224c:	f7ff f9c0 	bl	80015d0 <HAL_GetTick>
 8002250:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002252:	4b94      	ldr	r3, [pc, #592]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002254:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002258:	f013 0f02 	tst.w	r3, #2
 800225c:	d13a      	bne.n	80022d4 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800225e:	f7ff f9b7 	bl	80015d0 <HAL_GetTick>
 8002262:	1b80      	subs	r0, r0, r6
 8002264:	2802      	cmp	r0, #2
 8002266:	d9f4      	bls.n	8002252 <HAL_RCC_OscConfig+0x2be>
          return HAL_TIMEOUT;
 8002268:	2003      	movs	r0, #3
 800226a:	e1bd      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800226c:	4a8d      	ldr	r2, [pc, #564]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 800226e:	6853      	ldr	r3, [r2, #4]
 8002270:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8002274:	6921      	ldr	r1, [r4, #16]
 8002276:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800227a:	6053      	str	r3, [r2, #4]
 800227c:	e7d9      	b.n	8002232 <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_HSI_DISABLE();
 800227e:	4a89      	ldr	r2, [pc, #548]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002280:	6813      	ldr	r3, [r2, #0]
 8002282:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002286:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002288:	f7ff f9a2 	bl	80015d0 <HAL_GetTick>
 800228c:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800228e:	4b85      	ldr	r3, [pc, #532]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002296:	d0cc      	beq.n	8002232 <HAL_RCC_OscConfig+0x29e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002298:	f7ff f99a 	bl	80015d0 <HAL_GetTick>
 800229c:	1b80      	subs	r0, r0, r6
 800229e:	2802      	cmp	r0, #2
 80022a0:	d9f5      	bls.n	800228e <HAL_RCC_OscConfig+0x2fa>
            return HAL_TIMEOUT;
 80022a2:	2003      	movs	r0, #3
 80022a4:	e1a0      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_LSI_DISABLE();
 80022a6:	4a7f      	ldr	r2, [pc, #508]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 80022a8:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80022ac:	f023 0301 	bic.w	r3, r3, #1
 80022b0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 80022b4:	f7ff f98c 	bl	80015d0 <HAL_GetTick>
 80022b8:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022ba:	4b7a      	ldr	r3, [pc, #488]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 80022bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022c0:	f013 0f02 	tst.w	r3, #2
 80022c4:	d006      	beq.n	80022d4 <HAL_RCC_OscConfig+0x340>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022c6:	f7ff f983 	bl	80015d0 <HAL_GetTick>
 80022ca:	1b80      	subs	r0, r0, r6
 80022cc:	2802      	cmp	r0, #2
 80022ce:	d9f4      	bls.n	80022ba <HAL_RCC_OscConfig+0x326>
          return HAL_TIMEOUT;
 80022d0:	2003      	movs	r0, #3
 80022d2:	e189      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022d4:	6823      	ldr	r3, [r4, #0]
 80022d6:	f013 0f04 	tst.w	r3, #4
 80022da:	d07a      	beq.n	80023d2 <HAL_RCC_OscConfig+0x43e>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80022dc:	4b71      	ldr	r3, [pc, #452]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 80022de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e0:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80022e4:	d136      	bne.n	8002354 <HAL_RCC_OscConfig+0x3c0>
      __HAL_RCC_PWR_CLK_ENABLE();
 80022e6:	4b6f      	ldr	r3, [pc, #444]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 80022e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80022ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80022ee:	659a      	str	r2, [r3, #88]	; 0x58
 80022f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f6:	9301      	str	r3, [sp, #4]
 80022f8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80022fa:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022fc:	4b6a      	ldr	r3, [pc, #424]	; (80024a8 <HAL_RCC_OscConfig+0x514>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002304:	d028      	beq.n	8002358 <HAL_RCC_OscConfig+0x3c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002306:	68a3      	ldr	r3, [r4, #8]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d039      	beq.n	8002380 <HAL_RCC_OscConfig+0x3ec>
 800230c:	2b05      	cmp	r3, #5
 800230e:	d03f      	beq.n	8002390 <HAL_RCC_OscConfig+0x3fc>
 8002310:	4b64      	ldr	r3, [pc, #400]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002312:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002316:	f022 0201 	bic.w	r2, r2, #1
 800231a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800231e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002322:	f022 0204 	bic.w	r2, r2, #4
 8002326:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800232a:	68a3      	ldr	r3, [r4, #8]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d03d      	beq.n	80023ac <HAL_RCC_OscConfig+0x418>
      tickstart = HAL_GetTick();
 8002330:	f7ff f94e 	bl	80015d0 <HAL_GetTick>
 8002334:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002336:	4b5b      	ldr	r3, [pc, #364]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002338:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800233c:	f013 0f02 	tst.w	r3, #2
 8002340:	d146      	bne.n	80023d0 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002342:	f7ff f945 	bl	80015d0 <HAL_GetTick>
 8002346:	1bc0      	subs	r0, r0, r7
 8002348:	f241 3388 	movw	r3, #5000	; 0x1388
 800234c:	4298      	cmp	r0, r3
 800234e:	d9f2      	bls.n	8002336 <HAL_RCC_OscConfig+0x3a2>
          return HAL_TIMEOUT;
 8002350:	2003      	movs	r0, #3
 8002352:	e149      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
    FlagStatus       pwrclkchanged = RESET;
 8002354:	2600      	movs	r6, #0
 8002356:	e7d1      	b.n	80022fc <HAL_RCC_OscConfig+0x368>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002358:	4a53      	ldr	r2, [pc, #332]	; (80024a8 <HAL_RCC_OscConfig+0x514>)
 800235a:	6813      	ldr	r3, [r2, #0]
 800235c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002360:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002362:	f7ff f935 	bl	80015d0 <HAL_GetTick>
 8002366:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002368:	4b4f      	ldr	r3, [pc, #316]	; (80024a8 <HAL_RCC_OscConfig+0x514>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002370:	d1c9      	bne.n	8002306 <HAL_RCC_OscConfig+0x372>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002372:	f7ff f92d 	bl	80015d0 <HAL_GetTick>
 8002376:	1bc0      	subs	r0, r0, r7
 8002378:	2802      	cmp	r0, #2
 800237a:	d9f5      	bls.n	8002368 <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 800237c:	2003      	movs	r0, #3
 800237e:	e133      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002380:	4a48      	ldr	r2, [pc, #288]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002382:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002386:	f043 0301 	orr.w	r3, r3, #1
 800238a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800238e:	e7cc      	b.n	800232a <HAL_RCC_OscConfig+0x396>
 8002390:	4b44      	ldr	r3, [pc, #272]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002392:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002396:	f042 0204 	orr.w	r2, r2, #4
 800239a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800239e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80023a2:	f042 0201 	orr.w	r2, r2, #1
 80023a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80023aa:	e7be      	b.n	800232a <HAL_RCC_OscConfig+0x396>
      tickstart = HAL_GetTick();
 80023ac:	f7ff f910 	bl	80015d0 <HAL_GetTick>
 80023b0:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023b2:	4b3c      	ldr	r3, [pc, #240]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 80023b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023b8:	f013 0f02 	tst.w	r3, #2
 80023bc:	d008      	beq.n	80023d0 <HAL_RCC_OscConfig+0x43c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023be:	f7ff f907 	bl	80015d0 <HAL_GetTick>
 80023c2:	1bc0      	subs	r0, r0, r7
 80023c4:	f241 3388 	movw	r3, #5000	; 0x1388
 80023c8:	4298      	cmp	r0, r3
 80023ca:	d9f2      	bls.n	80023b2 <HAL_RCC_OscConfig+0x41e>
          return HAL_TIMEOUT;
 80023cc:	2003      	movs	r0, #3
 80023ce:	e10b      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
    if(pwrclkchanged == SET)
 80023d0:	b9e6      	cbnz	r6, 800240c <HAL_RCC_OscConfig+0x478>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80023d2:	6823      	ldr	r3, [r4, #0]
 80023d4:	f013 0f20 	tst.w	r3, #32
 80023d8:	d035      	beq.n	8002446 <HAL_RCC_OscConfig+0x4b2>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80023da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80023dc:	b1e3      	cbz	r3, 8002418 <HAL_RCC_OscConfig+0x484>
      __HAL_RCC_HSI48_ENABLE();
 80023de:	4a31      	ldr	r2, [pc, #196]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 80023e0:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80023e4:	f043 0301 	orr.w	r3, r3, #1
 80023e8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 80023ec:	f7ff f8f0 	bl	80015d0 <HAL_GetTick>
 80023f0:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80023f2:	4b2c      	ldr	r3, [pc, #176]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 80023f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80023f8:	f013 0f02 	tst.w	r3, #2
 80023fc:	d123      	bne.n	8002446 <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023fe:	f7ff f8e7 	bl	80015d0 <HAL_GetTick>
 8002402:	1b80      	subs	r0, r0, r6
 8002404:	2802      	cmp	r0, #2
 8002406:	d9f4      	bls.n	80023f2 <HAL_RCC_OscConfig+0x45e>
          return HAL_TIMEOUT;
 8002408:	2003      	movs	r0, #3
 800240a:	e0ed      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
      __HAL_RCC_PWR_CLK_DISABLE();
 800240c:	4a25      	ldr	r2, [pc, #148]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 800240e:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002410:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002414:	6593      	str	r3, [r2, #88]	; 0x58
 8002416:	e7dc      	b.n	80023d2 <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_HSI48_DISABLE();
 8002418:	4a22      	ldr	r2, [pc, #136]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 800241a:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 800241e:	f023 0301 	bic.w	r3, r3, #1
 8002422:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8002426:	f7ff f8d3 	bl	80015d0 <HAL_GetTick>
 800242a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800242c:	4b1d      	ldr	r3, [pc, #116]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 800242e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002432:	f013 0f02 	tst.w	r3, #2
 8002436:	d006      	beq.n	8002446 <HAL_RCC_OscConfig+0x4b2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002438:	f7ff f8ca 	bl	80015d0 <HAL_GetTick>
 800243c:	1b80      	subs	r0, r0, r6
 800243e:	2802      	cmp	r0, #2
 8002440:	d9f4      	bls.n	800242c <HAL_RCC_OscConfig+0x498>
          return HAL_TIMEOUT;
 8002442:	2003      	movs	r0, #3
 8002444:	e0d0      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002446:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002448:	2b00      	cmp	r3, #0
 800244a:	f000 80cc 	beq.w	80025e6 <HAL_RCC_OscConfig+0x652>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800244e:	2b02      	cmp	r3, #2
 8002450:	d017      	beq.n	8002482 <HAL_RCC_OscConfig+0x4ee>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002452:	2d0c      	cmp	r5, #12
 8002454:	f000 80cc 	beq.w	80025f0 <HAL_RCC_OscConfig+0x65c>
        __HAL_RCC_PLL_DISABLE();
 8002458:	4a12      	ldr	r2, [pc, #72]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 800245a:	6813      	ldr	r3, [r2, #0]
 800245c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002460:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002462:	f7ff f8b5 	bl	80015d0 <HAL_GetTick>
 8002466:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002468:	4b0e      	ldr	r3, [pc, #56]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002470:	f000 80a8 	beq.w	80025c4 <HAL_RCC_OscConfig+0x630>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002474:	f7ff f8ac 	bl	80015d0 <HAL_GetTick>
 8002478:	1b00      	subs	r0, r0, r4
 800247a:	2802      	cmp	r0, #2
 800247c:	d9f4      	bls.n	8002468 <HAL_RCC_OscConfig+0x4d4>
            return HAL_TIMEOUT;
 800247e:	2003      	movs	r0, #3
 8002480:	e0b2      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
      pll_config = RCC->PLLCFGR;
 8002482:	4b08      	ldr	r3, [pc, #32]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002484:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002486:	f003 0103 	and.w	r1, r3, #3
 800248a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800248c:	4291      	cmp	r1, r2
 800248e:	d00d      	beq.n	80024ac <HAL_RCC_OscConfig+0x518>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002490:	2d0c      	cmp	r5, #12
 8002492:	f000 80ab 	beq.w	80025ec <HAL_RCC_OscConfig+0x658>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002496:	4b03      	ldr	r3, [pc, #12]	; (80024a4 <HAL_RCC_OscConfig+0x510>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 800249e:	d02f      	beq.n	8002500 <HAL_RCC_OscConfig+0x56c>
            return HAL_ERROR;
 80024a0:	2001      	movs	r0, #1
 80024a2:	e0a1      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40007000 	.word	0x40007000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024ac:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80024b0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80024b2:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024b4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80024b8:	d1ea      	bne.n	8002490 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024ba:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80024be:	6b61      	ldr	r1, [r4, #52]	; 0x34
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024c0:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80024c4:	d1e4      	bne.n	8002490 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024c6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80024ca:	6ba1      	ldr	r1, [r4, #56]	; 0x38
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024cc:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80024d0:	d1de      	bne.n	8002490 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024d2:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80024d6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80024d8:	0852      	lsrs	r2, r2, #1
 80024da:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024dc:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80024e0:	d1d6      	bne.n	8002490 <HAL_RCC_OscConfig+0x4fc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024e2:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80024e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80024e8:	0852      	lsrs	r2, r2, #1
 80024ea:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024ec:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80024f0:	d1ce      	bne.n	8002490 <HAL_RCC_OscConfig+0x4fc>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024f2:	4b40      	ldr	r3, [pc, #256]	; (80025f4 <HAL_RCC_OscConfig+0x660>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80024fa:	d049      	beq.n	8002590 <HAL_RCC_OscConfig+0x5fc>
  return HAL_OK;
 80024fc:	2000      	movs	r0, #0
 80024fe:	e073      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_DISABLE();
 8002500:	4a3c      	ldr	r2, [pc, #240]	; (80025f4 <HAL_RCC_OscConfig+0x660>)
 8002502:	6813      	ldr	r3, [r2, #0]
 8002504:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002508:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 800250a:	f7ff f861 	bl	80015d0 <HAL_GetTick>
 800250e:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002510:	4b38      	ldr	r3, [pc, #224]	; (80025f4 <HAL_RCC_OscConfig+0x660>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002518:	d006      	beq.n	8002528 <HAL_RCC_OscConfig+0x594>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800251a:	f7ff f859 	bl	80015d0 <HAL_GetTick>
 800251e:	1b40      	subs	r0, r0, r5
 8002520:	2802      	cmp	r0, #2
 8002522:	d9f5      	bls.n	8002510 <HAL_RCC_OscConfig+0x57c>
                return HAL_TIMEOUT;
 8002524:	2003      	movs	r0, #3
 8002526:	e05f      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002528:	4a32      	ldr	r2, [pc, #200]	; (80025f4 <HAL_RCC_OscConfig+0x660>)
 800252a:	68d3      	ldr	r3, [r2, #12]
 800252c:	4932      	ldr	r1, [pc, #200]	; (80025f8 <HAL_RCC_OscConfig+0x664>)
 800252e:	4019      	ands	r1, r3
 8002530:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002532:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002534:	3801      	subs	r0, #1
 8002536:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800253a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800253c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002540:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002542:	0840      	lsrs	r0, r0, #1
 8002544:	3801      	subs	r0, #1
 8002546:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 800254a:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800254c:	0840      	lsrs	r0, r0, #1
 800254e:	3801      	subs	r0, #1
 8002550:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8002554:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002556:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 800255a:	430b      	orrs	r3, r1
 800255c:	60d3      	str	r3, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 800255e:	6813      	ldr	r3, [r2, #0]
 8002560:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002564:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002566:	68d3      	ldr	r3, [r2, #12]
 8002568:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800256c:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 800256e:	f7ff f82f 	bl	80015d0 <HAL_GetTick>
 8002572:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002574:	4b1f      	ldr	r3, [pc, #124]	; (80025f4 <HAL_RCC_OscConfig+0x660>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800257c:	d106      	bne.n	800258c <HAL_RCC_OscConfig+0x5f8>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800257e:	f7ff f827 	bl	80015d0 <HAL_GetTick>
 8002582:	1b00      	subs	r0, r0, r4
 8002584:	2802      	cmp	r0, #2
 8002586:	d9f5      	bls.n	8002574 <HAL_RCC_OscConfig+0x5e0>
                return HAL_TIMEOUT;
 8002588:	2003      	movs	r0, #3
 800258a:	e02d      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 800258c:	2000      	movs	r0, #0
 800258e:	e02b      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLL_ENABLE();
 8002590:	4b18      	ldr	r3, [pc, #96]	; (80025f4 <HAL_RCC_OscConfig+0x660>)
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002598:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800259a:	68da      	ldr	r2, [r3, #12]
 800259c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80025a0:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 80025a2:	f7ff f815 	bl	80015d0 <HAL_GetTick>
 80025a6:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025a8:	4b12      	ldr	r3, [pc, #72]	; (80025f4 <HAL_RCC_OscConfig+0x660>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80025b0:	d106      	bne.n	80025c0 <HAL_RCC_OscConfig+0x62c>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025b2:	f7ff f80d 	bl	80015d0 <HAL_GetTick>
 80025b6:	1b03      	subs	r3, r0, r4
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d9f5      	bls.n	80025a8 <HAL_RCC_OscConfig+0x614>
              return HAL_TIMEOUT;
 80025bc:	2003      	movs	r0, #3
 80025be:	e013      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 80025c0:	2000      	movs	r0, #0
 80025c2:	e011      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80025c4:	4a0b      	ldr	r2, [pc, #44]	; (80025f4 <HAL_RCC_OscConfig+0x660>)
 80025c6:	68d1      	ldr	r1, [r2, #12]
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <HAL_RCC_OscConfig+0x668>)
 80025ca:	400b      	ands	r3, r1
 80025cc:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 80025ce:	2000      	movs	r0, #0
 80025d0:	e00a      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
    return HAL_ERROR;
 80025d2:	2001      	movs	r0, #1
}
 80025d4:	4770      	bx	lr
        return HAL_ERROR;
 80025d6:	2001      	movs	r0, #1
 80025d8:	e006      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
            return HAL_ERROR;
 80025da:	2001      	movs	r0, #1
 80025dc:	e004      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 80025de:	2001      	movs	r0, #1
 80025e0:	e002      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 80025e2:	2001      	movs	r0, #1
 80025e4:	e000      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
  return HAL_OK;
 80025e6:	2000      	movs	r0, #0
}
 80025e8:	b003      	add	sp, #12
 80025ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
          return HAL_ERROR;
 80025ec:	2001      	movs	r0, #1
 80025ee:	e7fb      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
        return HAL_ERROR;
 80025f0:	2001      	movs	r0, #1
 80025f2:	e7f9      	b.n	80025e8 <HAL_RCC_OscConfig+0x654>
 80025f4:	40021000 	.word	0x40021000
 80025f8:	019d808c 	.word	0x019d808c
 80025fc:	feeefffc 	.word	0xfeeefffc

08002600 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002600:	2800      	cmp	r0, #0
 8002602:	f000 80af 	beq.w	8002764 <HAL_RCC_ClockConfig+0x164>
{
 8002606:	b570      	push	{r4, r5, r6, lr}
 8002608:	460d      	mov	r5, r1
 800260a:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800260c:	4b59      	ldr	r3, [pc, #356]	; (8002774 <HAL_RCC_ClockConfig+0x174>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	428b      	cmp	r3, r1
 8002616:	d20b      	bcs.n	8002630 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002618:	4a56      	ldr	r2, [pc, #344]	; (8002774 <HAL_RCC_ClockConfig+0x174>)
 800261a:	6813      	ldr	r3, [r2, #0]
 800261c:	f023 0307 	bic.w	r3, r3, #7
 8002620:	430b      	orrs	r3, r1
 8002622:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002624:	6813      	ldr	r3, [r2, #0]
 8002626:	f003 0307 	and.w	r3, r3, #7
 800262a:	428b      	cmp	r3, r1
 800262c:	f040 809c 	bne.w	8002768 <HAL_RCC_ClockConfig+0x168>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002630:	6823      	ldr	r3, [r4, #0]
 8002632:	f013 0f02 	tst.w	r3, #2
 8002636:	d00c      	beq.n	8002652 <HAL_RCC_ClockConfig+0x52>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002638:	68a2      	ldr	r2, [r4, #8]
 800263a:	4b4f      	ldr	r3, [pc, #316]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002642:	429a      	cmp	r2, r3
 8002644:	d905      	bls.n	8002652 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002646:	494c      	ldr	r1, [pc, #304]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 8002648:	688b      	ldr	r3, [r1, #8]
 800264a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800264e:	431a      	orrs	r2, r3
 8002650:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002652:	6823      	ldr	r3, [r4, #0]
 8002654:	f013 0f01 	tst.w	r3, #1
 8002658:	d039      	beq.n	80026ce <HAL_RCC_ClockConfig+0xce>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800265a:	6863      	ldr	r3, [r4, #4]
 800265c:	2b03      	cmp	r3, #3
 800265e:	d009      	beq.n	8002674 <HAL_RCC_ClockConfig+0x74>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002660:	2b02      	cmp	r3, #2
 8002662:	d026      	beq.n	80026b2 <HAL_RCC_ClockConfig+0xb2>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002664:	bb63      	cbnz	r3, 80026c0 <HAL_RCC_ClockConfig+0xc0>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002666:	4a44      	ldr	r2, [pc, #272]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 8002668:	6812      	ldr	r2, [r2, #0]
 800266a:	f012 0f02 	tst.w	r2, #2
 800266e:	d106      	bne.n	800267e <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 8002670:	2001      	movs	r0, #1
 8002672:	e076      	b.n	8002762 <HAL_RCC_ClockConfig+0x162>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002674:	4a40      	ldr	r2, [pc, #256]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800267c:	d076      	beq.n	800276c <HAL_RCC_ClockConfig+0x16c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800267e:	493e      	ldr	r1, [pc, #248]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 8002680:	688a      	ldr	r2, [r1, #8]
 8002682:	f022 0203 	bic.w	r2, r2, #3
 8002686:	4313      	orrs	r3, r2
 8002688:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800268a:	f7fe ffa1 	bl	80015d0 <HAL_GetTick>
 800268e:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002690:	4b39      	ldr	r3, [pc, #228]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f003 030c 	and.w	r3, r3, #12
 8002698:	6862      	ldr	r2, [r4, #4]
 800269a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800269e:	d016      	beq.n	80026ce <HAL_RCC_ClockConfig+0xce>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026a0:	f7fe ff96 	bl	80015d0 <HAL_GetTick>
 80026a4:	1b80      	subs	r0, r0, r6
 80026a6:	f241 3388 	movw	r3, #5000	; 0x1388
 80026aa:	4298      	cmp	r0, r3
 80026ac:	d9f0      	bls.n	8002690 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 80026ae:	2003      	movs	r0, #3
 80026b0:	e057      	b.n	8002762 <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026b2:	4a31      	ldr	r2, [pc, #196]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 80026b4:	6812      	ldr	r2, [r2, #0]
 80026b6:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80026ba:	d1e0      	bne.n	800267e <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 80026bc:	2001      	movs	r0, #1
 80026be:	e050      	b.n	8002762 <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026c0:	4a2d      	ldr	r2, [pc, #180]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 80026c2:	6812      	ldr	r2, [r2, #0]
 80026c4:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80026c8:	d1d9      	bne.n	800267e <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 80026ca:	2001      	movs	r0, #1
 80026cc:	e049      	b.n	8002762 <HAL_RCC_ClockConfig+0x162>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026ce:	6823      	ldr	r3, [r4, #0]
 80026d0:	f013 0f02 	tst.w	r3, #2
 80026d4:	d00c      	beq.n	80026f0 <HAL_RCC_ClockConfig+0xf0>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80026d6:	68a2      	ldr	r2, [r4, #8]
 80026d8:	4b27      	ldr	r3, [pc, #156]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d205      	bcs.n	80026f0 <HAL_RCC_ClockConfig+0xf0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026e4:	4924      	ldr	r1, [pc, #144]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 80026e6:	688b      	ldr	r3, [r1, #8]
 80026e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026ec:	431a      	orrs	r2, r3
 80026ee:	608a      	str	r2, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026f0:	4b20      	ldr	r3, [pc, #128]	; (8002774 <HAL_RCC_ClockConfig+0x174>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	42ab      	cmp	r3, r5
 80026fa:	d90a      	bls.n	8002712 <HAL_RCC_ClockConfig+0x112>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026fc:	4a1d      	ldr	r2, [pc, #116]	; (8002774 <HAL_RCC_ClockConfig+0x174>)
 80026fe:	6813      	ldr	r3, [r2, #0]
 8002700:	f023 0307 	bic.w	r3, r3, #7
 8002704:	432b      	orrs	r3, r5
 8002706:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002708:	6813      	ldr	r3, [r2, #0]
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	42ab      	cmp	r3, r5
 8002710:	d12e      	bne.n	8002770 <HAL_RCC_ClockConfig+0x170>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	f013 0f04 	tst.w	r3, #4
 8002718:	d006      	beq.n	8002728 <HAL_RCC_ClockConfig+0x128>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800271a:	4a17      	ldr	r2, [pc, #92]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 800271c:	6893      	ldr	r3, [r2, #8]
 800271e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002722:	68e1      	ldr	r1, [r4, #12]
 8002724:	430b      	orrs	r3, r1
 8002726:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002728:	6823      	ldr	r3, [r4, #0]
 800272a:	f013 0f08 	tst.w	r3, #8
 800272e:	d007      	beq.n	8002740 <HAL_RCC_ClockConfig+0x140>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002730:	4a11      	ldr	r2, [pc, #68]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 8002732:	6893      	ldr	r3, [r2, #8]
 8002734:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002738:	6921      	ldr	r1, [r4, #16]
 800273a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800273e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002740:	f7ff fbce 	bl	8001ee0 <HAL_RCC_GetSysClockFreq>
 8002744:	4b0c      	ldr	r3, [pc, #48]	; (8002778 <HAL_RCC_ClockConfig+0x178>)
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800274c:	4a0b      	ldr	r2, [pc, #44]	; (800277c <HAL_RCC_ClockConfig+0x17c>)
 800274e:	5cd3      	ldrb	r3, [r2, r3]
 8002750:	f003 031f 	and.w	r3, r3, #31
 8002754:	40d8      	lsrs	r0, r3
 8002756:	4b0a      	ldr	r3, [pc, #40]	; (8002780 <HAL_RCC_ClockConfig+0x180>)
 8002758:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 800275a:	4b0a      	ldr	r3, [pc, #40]	; (8002784 <HAL_RCC_ClockConfig+0x184>)
 800275c:	6818      	ldr	r0, [r3, #0]
 800275e:	f7fe fef3 	bl	8001548 <HAL_InitTick>
}
 8002762:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002764:	2001      	movs	r0, #1
}
 8002766:	4770      	bx	lr
      return HAL_ERROR;
 8002768:	2001      	movs	r0, #1
 800276a:	e7fa      	b.n	8002762 <HAL_RCC_ClockConfig+0x162>
        return HAL_ERROR;
 800276c:	2001      	movs	r0, #1
 800276e:	e7f8      	b.n	8002762 <HAL_RCC_ClockConfig+0x162>
      return HAL_ERROR;
 8002770:	2001      	movs	r0, #1
 8002772:	e7f6      	b.n	8002762 <HAL_RCC_ClockConfig+0x162>
 8002774:	40022000 	.word	0x40022000
 8002778:	40021000 	.word	0x40021000
 800277c:	08003c20 	.word	0x08003c20
 8002780:	20000004 	.word	0x20000004
 8002784:	2000000c 	.word	0x2000000c

08002788 <HAL_RCC_GetHCLKFreq>:
}
 8002788:	4b01      	ldr	r3, [pc, #4]	; (8002790 <HAL_RCC_GetHCLKFreq+0x8>)
 800278a:	6818      	ldr	r0, [r3, #0]
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	20000004 	.word	0x20000004

08002794 <HAL_RCC_GetPCLK1Freq>:
{
 8002794:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002796:	f7ff fff7 	bl	8002788 <HAL_RCC_GetHCLKFreq>
 800279a:	4b05      	ldr	r3, [pc, #20]	; (80027b0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80027a2:	4a04      	ldr	r2, [pc, #16]	; (80027b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027a4:	5cd3      	ldrb	r3, [r2, r3]
 80027a6:	f003 031f 	and.w	r3, r3, #31
}
 80027aa:	40d8      	lsrs	r0, r3
 80027ac:	bd08      	pop	{r3, pc}
 80027ae:	bf00      	nop
 80027b0:	40021000 	.word	0x40021000
 80027b4:	08003c30 	.word	0x08003c30

080027b8 <HAL_RCC_GetPCLK2Freq>:
{
 80027b8:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80027ba:	f7ff ffe5 	bl	8002788 <HAL_RCC_GetHCLKFreq>
 80027be:	4b05      	ldr	r3, [pc, #20]	; (80027d4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80027c6:	4a04      	ldr	r2, [pc, #16]	; (80027d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80027c8:	5cd3      	ldrb	r3, [r2, r3]
 80027ca:	f003 031f 	and.w	r3, r3, #31
}
 80027ce:	40d8      	lsrs	r0, r3
 80027d0:	bd08      	pop	{r3, pc}
 80027d2:	bf00      	nop
 80027d4:	40021000 	.word	0x40021000
 80027d8:	08003c30 	.word	0x08003c30

080027dc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80027dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027de:	4604      	mov	r4, r0
 80027e0:	460f      	mov	r7, r1
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80027e2:	4b58      	ldr	r3, [pc, #352]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	f013 0f03 	tst.w	r3, #3
 80027ea:	d018      	beq.n	800281e <RCCEx_PLLSAI1_Config+0x42>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80027ec:	4b55      	ldr	r3, [pc, #340]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	f003 0303 	and.w	r3, r3, #3
 80027f4:	6802      	ldr	r2, [r0, #0]
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d002      	beq.n	8002800 <RCCEx_PLLSAI1_Config+0x24>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80027fa:	2501      	movs	r5, #1
      }
    }
  }

  return status;
}
 80027fc:	4628      	mov	r0, r5
 80027fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8002800:	2a00      	cmp	r2, #0
 8002802:	f000 809d 	beq.w	8002940 <RCCEx_PLLSAI1_Config+0x164>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002806:	4b4f      	ldr	r3, [pc, #316]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800280e:	3301      	adds	r3, #1
 8002810:	6842      	ldr	r2, [r0, #4]
       ||
 8002812:	4293      	cmp	r3, r2
 8002814:	d001      	beq.n	800281a <RCCEx_PLLSAI1_Config+0x3e>
      status = HAL_ERROR;
 8002816:	2501      	movs	r5, #1
 8002818:	e7f0      	b.n	80027fc <RCCEx_PLLSAI1_Config+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 800281a:	2500      	movs	r5, #0
 800281c:	e009      	b.n	8002832 <RCCEx_PLLSAI1_Config+0x56>
    switch(PllSai1->PLLSAI1Source)
 800281e:	6803      	ldr	r3, [r0, #0]
 8002820:	2b02      	cmp	r3, #2
 8002822:	d056      	beq.n	80028d2 <RCCEx_PLLSAI1_Config+0xf6>
 8002824:	2b03      	cmp	r3, #3
 8002826:	d05b      	beq.n	80028e0 <RCCEx_PLLSAI1_Config+0x104>
 8002828:	2b01      	cmp	r3, #1
 800282a:	d041      	beq.n	80028b0 <RCCEx_PLLSAI1_Config+0xd4>
 800282c:	2501      	movs	r5, #1
  if(status == HAL_OK)
 800282e:	2d00      	cmp	r5, #0
 8002830:	d1e4      	bne.n	80027fc <RCCEx_PLLSAI1_Config+0x20>
    __HAL_RCC_PLLSAI1_DISABLE();
 8002832:	4a44      	ldr	r2, [pc, #272]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 8002834:	6813      	ldr	r3, [r2, #0]
 8002836:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800283a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800283c:	f7fe fec8 	bl	80015d0 <HAL_GetTick>
 8002840:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002842:	4b40      	ldr	r3, [pc, #256]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 800284a:	d005      	beq.n	8002858 <RCCEx_PLLSAI1_Config+0x7c>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800284c:	f7fe fec0 	bl	80015d0 <HAL_GetTick>
 8002850:	1b83      	subs	r3, r0, r6
 8002852:	2b02      	cmp	r3, #2
 8002854:	d9f5      	bls.n	8002842 <RCCEx_PLLSAI1_Config+0x66>
        status = HAL_TIMEOUT;
 8002856:	2503      	movs	r5, #3
    if(status == HAL_OK)
 8002858:	2d00      	cmp	r5, #0
 800285a:	d1cf      	bne.n	80027fc <RCCEx_PLLSAI1_Config+0x20>
      if(Divider == DIVIDER_P_UPDATE)
 800285c:	2f00      	cmp	r7, #0
 800285e:	d14d      	bne.n	80028fc <RCCEx_PLLSAI1_Config+0x120>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002860:	4938      	ldr	r1, [pc, #224]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 8002862:	690b      	ldr	r3, [r1, #16]
 8002864:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002868:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800286c:	68a0      	ldr	r0, [r4, #8]
 800286e:	68e2      	ldr	r2, [r4, #12]
 8002870:	06d2      	lsls	r2, r2, #27
 8002872:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002876:	4313      	orrs	r3, r2
 8002878:	610b      	str	r3, [r1, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 800287a:	4a32      	ldr	r2, [pc, #200]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 800287c:	6813      	ldr	r3, [r2, #0]
 800287e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002882:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002884:	f7fe fea4 	bl	80015d0 <HAL_GetTick>
 8002888:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800288a:	4b2e      	ldr	r3, [pc, #184]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002892:	d105      	bne.n	80028a0 <RCCEx_PLLSAI1_Config+0xc4>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002894:	f7fe fe9c 	bl	80015d0 <HAL_GetTick>
 8002898:	1b83      	subs	r3, r0, r6
 800289a:	2b02      	cmp	r3, #2
 800289c:	d9f5      	bls.n	800288a <RCCEx_PLLSAI1_Config+0xae>
          status = HAL_TIMEOUT;
 800289e:	2503      	movs	r5, #3
      if(status == HAL_OK)
 80028a0:	2d00      	cmp	r5, #0
 80028a2:	d1ab      	bne.n	80027fc <RCCEx_PLLSAI1_Config+0x20>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80028a4:	4a27      	ldr	r2, [pc, #156]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 80028a6:	6913      	ldr	r3, [r2, #16]
 80028a8:	69a1      	ldr	r1, [r4, #24]
 80028aa:	430b      	orrs	r3, r1
 80028ac:	6113      	str	r3, [r2, #16]
 80028ae:	e7a5      	b.n	80027fc <RCCEx_PLLSAI1_Config+0x20>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80028b0:	4a24      	ldr	r2, [pc, #144]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 80028b2:	6812      	ldr	r2, [r2, #0]
 80028b4:	f012 0f02 	tst.w	r2, #2
 80028b8:	d01e      	beq.n	80028f8 <RCCEx_PLLSAI1_Config+0x11c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80028ba:	4822      	ldr	r0, [pc, #136]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 80028bc:	68c2      	ldr	r2, [r0, #12]
 80028be:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 80028c2:	6861      	ldr	r1, [r4, #4]
 80028c4:	3901      	subs	r1, #1
 80028c6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80028ca:	4313      	orrs	r3, r2
 80028cc:	60c3      	str	r3, [r0, #12]
 80028ce:	2500      	movs	r5, #0
 80028d0:	e7ad      	b.n	800282e <RCCEx_PLLSAI1_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80028d2:	4a1c      	ldr	r2, [pc, #112]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 80028d4:	6812      	ldr	r2, [r2, #0]
 80028d6:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80028da:	d1ee      	bne.n	80028ba <RCCEx_PLLSAI1_Config+0xde>
        status = HAL_ERROR;
 80028dc:	2501      	movs	r5, #1
 80028de:	e7a6      	b.n	800282e <RCCEx_PLLSAI1_Config+0x52>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80028e0:	4a18      	ldr	r2, [pc, #96]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 80028e2:	6812      	ldr	r2, [r2, #0]
 80028e4:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80028e8:	d1e7      	bne.n	80028ba <RCCEx_PLLSAI1_Config+0xde>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80028ea:	4a16      	ldr	r2, [pc, #88]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80028f2:	d1e2      	bne.n	80028ba <RCCEx_PLLSAI1_Config+0xde>
          status = HAL_ERROR;
 80028f4:	2501      	movs	r5, #1
 80028f6:	e79a      	b.n	800282e <RCCEx_PLLSAI1_Config+0x52>
        status = HAL_ERROR;
 80028f8:	2501      	movs	r5, #1
 80028fa:	e798      	b.n	800282e <RCCEx_PLLSAI1_Config+0x52>
      else if(Divider == DIVIDER_Q_UPDATE)
 80028fc:	2f01      	cmp	r7, #1
 80028fe:	d00f      	beq.n	8002920 <RCCEx_PLLSAI1_Config+0x144>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002900:	4810      	ldr	r0, [pc, #64]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 8002902:	6902      	ldr	r2, [r0, #16]
 8002904:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8002908:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 800290c:	68a1      	ldr	r1, [r4, #8]
 800290e:	6963      	ldr	r3, [r4, #20]
 8002910:	085b      	lsrs	r3, r3, #1
 8002912:	3b01      	subs	r3, #1
 8002914:	065b      	lsls	r3, r3, #25
 8002916:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800291a:	4313      	orrs	r3, r2
 800291c:	6103      	str	r3, [r0, #16]
 800291e:	e7ac      	b.n	800287a <RCCEx_PLLSAI1_Config+0x9e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002920:	4808      	ldr	r0, [pc, #32]	; (8002944 <RCCEx_PLLSAI1_Config+0x168>)
 8002922:	6902      	ldr	r2, [r0, #16]
 8002924:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002928:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 800292c:	68a1      	ldr	r1, [r4, #8]
 800292e:	6923      	ldr	r3, [r4, #16]
 8002930:	085b      	lsrs	r3, r3, #1
 8002932:	3b01      	subs	r3, #1
 8002934:	055b      	lsls	r3, r3, #21
 8002936:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800293a:	4313      	orrs	r3, r2
 800293c:	6103      	str	r3, [r0, #16]
 800293e:	e79c      	b.n	800287a <RCCEx_PLLSAI1_Config+0x9e>
      status = HAL_ERROR;
 8002940:	2501      	movs	r5, #1
 8002942:	e75b      	b.n	80027fc <RCCEx_PLLSAI1_Config+0x20>
 8002944:	40021000 	.word	0x40021000

08002948 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800294c:	b082      	sub	sp, #8
 800294e:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002950:	6803      	ldr	r3, [r0, #0]
 8002952:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002956:	d025      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002958:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800295a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800295e:	d006      	beq.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002960:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002964:	d012      	beq.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002966:	b14b      	cbz	r3, 800297c <HAL_RCCEx_PeriphCLKConfig+0x34>
 8002968:	2601      	movs	r6, #1
 800296a:	4637      	mov	r7, r6
 800296c:	e01c      	b.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x60>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800296e:	4aae      	ldr	r2, [pc, #696]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002970:	68d3      	ldr	r3, [r2, #12]
 8002972:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002976:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002978:	2700      	movs	r7, #0
 800297a:	e008      	b.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x46>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800297c:	2100      	movs	r1, #0
 800297e:	3004      	adds	r0, #4
 8002980:	f7ff ff2c 	bl	80027dc <RCCEx_PLLSAI1_Config>
    if(ret == HAL_OK)
 8002984:	4607      	mov	r7, r0
 8002986:	b110      	cbz	r0, 800298e <HAL_RCCEx_PeriphCLKConfig+0x46>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002988:	4606      	mov	r6, r0
 800298a:	e00d      	b.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x60>
    switch(PeriphClkInit->Sai1ClockSelection)
 800298c:	2700      	movs	r7, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800298e:	4aa6      	ldr	r2, [pc, #664]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002990:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002994:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002998:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800299a:	430b      	orrs	r3, r1
 800299c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80029a0:	2600      	movs	r6, #0
 80029a2:	e001      	b.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80029a4:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80029a6:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029a8:	6823      	ldr	r3, [r4, #0]
 80029aa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80029ae:	d06b      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x140>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80029b0:	4b9d      	ldr	r3, [pc, #628]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80029b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029b4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80029b8:	d14c      	bne.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ba:	4b9b      	ldr	r3, [pc, #620]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80029bc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80029be:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80029c2:	659a      	str	r2, [r3, #88]	; 0x58
 80029c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ca:	9301      	str	r3, [sp, #4]
 80029cc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80029ce:	f04f 0801 	mov.w	r8, #1
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029d2:	4a96      	ldr	r2, [pc, #600]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80029d4:	6813      	ldr	r3, [r2, #0]
 80029d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029da:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80029dc:	f7fe fdf8 	bl	80015d0 <HAL_GetTick>
 80029e0:	4605      	mov	r5, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80029e2:	4b92      	ldr	r3, [pc, #584]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80029ea:	d105      	bne.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ec:	f7fe fdf0 	bl	80015d0 <HAL_GetTick>
 80029f0:	1b40      	subs	r0, r0, r5
 80029f2:	2802      	cmp	r0, #2
 80029f4:	d9f5      	bls.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        ret = HAL_TIMEOUT;
 80029f6:	2703      	movs	r7, #3
    if(ret == HAL_OK)
 80029f8:	2f00      	cmp	r7, #0
 80029fa:	d140      	bne.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x136>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80029fc:	4b8a      	ldr	r3, [pc, #552]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80029fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a02:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002a06:	d015      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002a08:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d012      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0xec>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a0e:	4a86      	ldr	r2, [pc, #536]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a10:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a18:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8002a1c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8002a20:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a24:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8002a28:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8002a2c:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8002a30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a34:	f013 0f01 	tst.w	r3, #1
 8002a38:	d10f      	bne.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x112>
      if(ret == HAL_OK)
 8002a3a:	2f00      	cmp	r7, #0
 8002a3c:	f040 80c9 	bne.w	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x28a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a40:	4a79      	ldr	r2, [pc, #484]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a42:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002a46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a4a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002a4c:	430b      	orrs	r3, r1
 8002a4e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a52:	e015      	b.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x138>
    FlagStatus       pwrclkchanged = RESET;
 8002a54:	f04f 0800 	mov.w	r8, #0
 8002a58:	e7bb      	b.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        tickstart = HAL_GetTick();
 8002a5a:	f7fe fdb9 	bl	80015d0 <HAL_GetTick>
 8002a5e:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a60:	4b71      	ldr	r3, [pc, #452]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a66:	f013 0f02 	tst.w	r3, #2
 8002a6a:	d1e6      	bne.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0xf2>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a6c:	f7fe fdb0 	bl	80015d0 <HAL_GetTick>
 8002a70:	1b40      	subs	r0, r0, r5
 8002a72:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a76:	4298      	cmp	r0, r3
 8002a78:	d9f2      	bls.n	8002a60 <HAL_RCCEx_PeriphCLKConfig+0x118>
            ret = HAL_TIMEOUT;
 8002a7a:	2703      	movs	r7, #3
 8002a7c:	e7dd      	b.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0xf2>
      status = ret;
 8002a7e:	463e      	mov	r6, r7
    if(pwrclkchanged == SET)
 8002a80:	f1b8 0f00 	cmp.w	r8, #0
 8002a84:	f040 80a7 	bne.w	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a88:	6823      	ldr	r3, [r4, #0]
 8002a8a:	f013 0f01 	tst.w	r3, #1
 8002a8e:	d008      	beq.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a90:	4a65      	ldr	r2, [pc, #404]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a92:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002a96:	f023 0303 	bic.w	r3, r3, #3
 8002a9a:	6a21      	ldr	r1, [r4, #32]
 8002a9c:	430b      	orrs	r3, r1
 8002a9e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002aa2:	6823      	ldr	r3, [r4, #0]
 8002aa4:	f013 0f02 	tst.w	r3, #2
 8002aa8:	d008      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x174>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002aaa:	4a5f      	ldr	r2, [pc, #380]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002aac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002ab0:	f023 030c 	bic.w	r3, r3, #12
 8002ab4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002ab6:	430b      	orrs	r3, r1
 8002ab8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002abc:	6823      	ldr	r3, [r4, #0]
 8002abe:	f013 0f20 	tst.w	r3, #32
 8002ac2:	d008      	beq.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ac4:	4a58      	ldr	r2, [pc, #352]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002ac6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002aca:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002ace:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002ad0:	430b      	orrs	r3, r1
 8002ad2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ad6:	6823      	ldr	r3, [r4, #0]
 8002ad8:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002adc:	d008      	beq.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ade:	4a52      	ldr	r2, [pc, #328]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002ae0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002ae4:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002ae8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002aea:	430b      	orrs	r3, r1
 8002aec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002af0:	6823      	ldr	r3, [r4, #0]
 8002af2:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002af6:	d008      	beq.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002af8:	4a4b      	ldr	r2, [pc, #300]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002afa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002afe:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002b02:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002b04:	430b      	orrs	r3, r1
 8002b06:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b0a:	6823      	ldr	r3, [r4, #0]
 8002b0c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002b10:	d008      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b12:	4a45      	ldr	r2, [pc, #276]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b14:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b18:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b1c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002b1e:	430b      	orrs	r3, r1
 8002b20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b24:	6823      	ldr	r3, [r4, #0]
 8002b26:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002b2a:	d008      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b2c:	4a3e      	ldr	r2, [pc, #248]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b2e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b32:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002b36:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002b38:	430b      	orrs	r3, r1
 8002b3a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002b3e:	6823      	ldr	r3, [r4, #0]
 8002b40:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002b44:	d00f      	beq.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b46:	4a38      	ldr	r2, [pc, #224]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b48:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b4c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002b50:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002b52:	430b      	orrs	r3, r1
 8002b54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002b58:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b5e:	d040      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002b60:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b64:	d042      	beq.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x2a4>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b66:	6823      	ldr	r3, [r4, #0]
 8002b68:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002b6c:	d00f      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x246>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b6e:	4a2e      	ldr	r2, [pc, #184]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b70:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b74:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002b78:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002b7a:	430b      	orrs	r3, r1
 8002b7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b80:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002b82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b86:	d039      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002b88:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b8c:	d03b      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b8e:	6823      	ldr	r3, [r4, #0]
 8002b90:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8002b94:	d00c      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b96:	4a24      	ldr	r2, [pc, #144]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b98:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b9c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002ba0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002ba2:	430b      	orrs	r3, r1
 8002ba4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002ba8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002baa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002bae:	d032      	beq.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002bb0:	6823      	ldr	r3, [r4, #0]
 8002bb2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002bb6:	d008      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x282>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002bb8:	4a1b      	ldr	r2, [pc, #108]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002bba:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002bbe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002bc2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8002bc4:	430b      	orrs	r3, r1
 8002bc6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002bca:	4630      	mov	r0, r6
 8002bcc:	b002      	add	sp, #8
 8002bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = ret;
 8002bd2:	463e      	mov	r6, r7
 8002bd4:	e754      	b.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x138>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bd6:	4a14      	ldr	r2, [pc, #80]	; (8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002bd8:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002bda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bde:	6593      	str	r3, [r2, #88]	; 0x58
 8002be0:	e752      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x140>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002be2:	68d3      	ldr	r3, [r2, #12]
 8002be4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002be8:	60d3      	str	r3, [r2, #12]
 8002bea:	e7bc      	b.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x21e>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002bec:	2101      	movs	r1, #1
 8002bee:	1d20      	adds	r0, r4, #4
 8002bf0:	f7ff fdf4 	bl	80027dc <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002bf4:	2800      	cmp	r0, #0
 8002bf6:	d0b6      	beq.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x21e>
          status = ret;
 8002bf8:	4606      	mov	r6, r0
 8002bfa:	e7b4      	b.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bfc:	68d3      	ldr	r3, [r2, #12]
 8002bfe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c02:	60d3      	str	r3, [r2, #12]
 8002c04:	e7c3      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x246>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002c06:	2101      	movs	r1, #1
 8002c08:	1d20      	adds	r0, r4, #4
 8002c0a:	f7ff fde7 	bl	80027dc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002c0e:	2800      	cmp	r0, #0
 8002c10:	d0bd      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x246>
        status = ret;
 8002c12:	4606      	mov	r6, r0
 8002c14:	e7bb      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x246>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002c16:	2102      	movs	r1, #2
 8002c18:	1d20      	adds	r0, r4, #4
 8002c1a:	f7ff fddf 	bl	80027dc <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002c1e:	2800      	cmp	r0, #0
 8002c20:	d0c6      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>
        status = ret;
 8002c22:	4606      	mov	r6, r0
 8002c24:	e7c4      	b.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x268>
 8002c26:	bf00      	nop
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	40007000 	.word	0x40007000

08002c30 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002c30:	4a02      	ldr	r2, [pc, #8]	; (8002c3c <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 8002c32:	6813      	ldr	r3, [r2, #0]
 8002c34:	f043 0304 	orr.w	r3, r3, #4
 8002c38:	6013      	str	r3, [r2, #0]
}
 8002c3a:	4770      	bx	lr
 8002c3c:	40021000 	.word	0x40021000

08002c40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c44:	b082      	sub	sp, #8
 8002c46:	4605      	mov	r5, r0
 8002c48:	4688      	mov	r8, r1
 8002c4a:	4617      	mov	r7, r2
 8002c4c:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002c4e:	f7fe fcbf 	bl	80015d0 <HAL_GetTick>
 8002c52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002c54:	1a1b      	subs	r3, r3, r0
 8002c56:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 8002c5a:	f7fe fcb9 	bl	80015d0 <HAL_GetTick>
 8002c5e:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002c60:	4b2b      	ldr	r3, [pc, #172]	; (8002d10 <SPI_WaitFlagStateUntilTimeout+0xd0>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8002c68:	fb09 f303 	mul.w	r3, r9, r3
 8002c6c:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c6e:	682b      	ldr	r3, [r5, #0]
 8002c70:	689c      	ldr	r4, [r3, #8]
 8002c72:	ea38 0304 	bics.w	r3, r8, r4
 8002c76:	bf0c      	ite	eq
 8002c78:	f04f 0c01 	moveq.w	ip, #1
 8002c7c:	f04f 0c00 	movne.w	ip, #0
 8002c80:	45bc      	cmp	ip, r7
 8002c82:	d040      	beq.n	8002d06 <SPI_WaitFlagStateUntilTimeout+0xc6>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c84:	f1b6 3fff 	cmp.w	r6, #4294967295
 8002c88:	d0f1      	beq.n	8002c6e <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c8a:	f7fe fca1 	bl	80015d0 <HAL_GetTick>
 8002c8e:	eba0 000a 	sub.w	r0, r0, sl
 8002c92:	4548      	cmp	r0, r9
 8002c94:	d20a      	bcs.n	8002cac <SPI_WaitFlagStateUntilTimeout+0x6c>
 8002c96:	f1b9 0f00 	cmp.w	r9, #0
 8002c9a:	d007      	beq.n	8002cac <SPI_WaitFlagStateUntilTimeout+0x6c>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002c9c:	9a01      	ldr	r2, [sp, #4]
 8002c9e:	b102      	cbz	r2, 8002ca2 <SPI_WaitFlagStateUntilTimeout+0x62>
 8002ca0:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8002ca2:	9b01      	ldr	r3, [sp, #4]
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	9301      	str	r3, [sp, #4]
 8002ca8:	4691      	mov	r9, r2
 8002caa:	e7e0      	b.n	8002c6e <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002cac:	682a      	ldr	r2, [r5, #0]
 8002cae:	6853      	ldr	r3, [r2, #4]
 8002cb0:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8002cb4:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cb6:	686b      	ldr	r3, [r5, #4]
 8002cb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002cbc:	d00b      	beq.n	8002cd6 <SPI_WaitFlagStateUntilTimeout+0x96>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002cbe:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002cc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cc4:	d014      	beq.n	8002cf0 <SPI_WaitFlagStateUntilTimeout+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8002ccc:	2300      	movs	r3, #0
 8002cce:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c
        return HAL_TIMEOUT;
 8002cd2:	2003      	movs	r0, #3
 8002cd4:	e018      	b.n	8002d08 <SPI_WaitFlagStateUntilTimeout+0xc8>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cd6:	68ab      	ldr	r3, [r5, #8]
 8002cd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002cdc:	d002      	beq.n	8002ce4 <SPI_WaitFlagStateUntilTimeout+0xa4>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002cde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ce2:	d1ec      	bne.n	8002cbe <SPI_WaitFlagStateUntilTimeout+0x7e>
          __HAL_SPI_DISABLE(hspi);
 8002ce4:	682a      	ldr	r2, [r5, #0]
 8002ce6:	6813      	ldr	r3, [r2, #0]
 8002ce8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002cec:	6013      	str	r3, [r2, #0]
 8002cee:	e7e6      	b.n	8002cbe <SPI_WaitFlagStateUntilTimeout+0x7e>
          SPI_RESET_CRC(hspi);
 8002cf0:	682a      	ldr	r2, [r5, #0]
 8002cf2:	6813      	ldr	r3, [r2, #0]
 8002cf4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002cf8:	6013      	str	r3, [r2, #0]
 8002cfa:	682a      	ldr	r2, [r5, #0]
 8002cfc:	6813      	ldr	r3, [r2, #0]
 8002cfe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002d02:	6013      	str	r3, [r2, #0]
 8002d04:	e7df      	b.n	8002cc6 <SPI_WaitFlagStateUntilTimeout+0x86>
    }
  }

  return HAL_OK;
 8002d06:	2000      	movs	r0, #0
}
 8002d08:	b002      	add	sp, #8
 8002d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d0e:	bf00      	nop
 8002d10:	20000004 	.word	0x20000004

08002d14 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d18:	b082      	sub	sp, #8
 8002d1a:	4606      	mov	r6, r0
 8002d1c:	460c      	mov	r4, r1
 8002d1e:	4615      	mov	r5, r2
 8002d20:	461f      	mov	r7, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002d22:	2300      	movs	r3, #0
 8002d24:	f88d 3003 	strb.w	r3, [sp, #3]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002d28:	f7fe fc52 	bl	80015d0 <HAL_GetTick>
 8002d2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d2e:	1a1b      	subs	r3, r3, r0
 8002d30:	eb03 0807 	add.w	r8, r3, r7
  tmp_tickstart = HAL_GetTick();
 8002d34:	f7fe fc4c 	bl	80015d0 <HAL_GetTick>
 8002d38:	4681      	mov	r9, r0

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002d3a:	f8d6 a000 	ldr.w	sl, [r6]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002d3e:	4b31      	ldr	r3, [pc, #196]	; (8002e04 <SPI_WaitFifoStateUntilTimeout+0xf0>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002d46:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8002d4a:	0d1b      	lsrs	r3, r3, #20
 8002d4c:	fb08 f303 	mul.w	r3, r8, r3
 8002d50:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8002d52:	e002      	b.n	8002d5a <SPI_WaitFifoStateUntilTimeout+0x46>
      tmpreg8 = *ptmpreg8;
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
    }

    if (Timeout != HAL_MAX_DELAY)
 8002d54:	f1b7 3fff 	cmp.w	r7, #4294967295
 8002d58:	d112      	bne.n	8002d80 <SPI_WaitFifoStateUntilTimeout+0x6c>
  while ((hspi->Instance->SR & Fifo) != State)
 8002d5a:	6833      	ldr	r3, [r6, #0]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	ea03 0c04 	and.w	ip, r3, r4
 8002d62:	45ac      	cmp	ip, r5
 8002d64:	d04a      	beq.n	8002dfc <SPI_WaitFifoStateUntilTimeout+0xe8>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002d66:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 8002d6a:	d1f3      	bne.n	8002d54 <SPI_WaitFifoStateUntilTimeout+0x40>
 8002d6c:	2d00      	cmp	r5, #0
 8002d6e:	d1f1      	bne.n	8002d54 <SPI_WaitFifoStateUntilTimeout+0x40>
      tmpreg8 = *ptmpreg8;
 8002d70:	f89a 300c 	ldrb.w	r3, [sl, #12]
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8002d7a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002d7e:	e7e9      	b.n	8002d54 <SPI_WaitFifoStateUntilTimeout+0x40>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002d80:	f7fe fc26 	bl	80015d0 <HAL_GetTick>
 8002d84:	eba0 0009 	sub.w	r0, r0, r9
 8002d88:	4540      	cmp	r0, r8
 8002d8a:	d20a      	bcs.n	8002da2 <SPI_WaitFifoStateUntilTimeout+0x8e>
 8002d8c:	f1b8 0f00 	cmp.w	r8, #0
 8002d90:	d007      	beq.n	8002da2 <SPI_WaitFifoStateUntilTimeout+0x8e>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002d92:	9a01      	ldr	r2, [sp, #4]
 8002d94:	b102      	cbz	r2, 8002d98 <SPI_WaitFifoStateUntilTimeout+0x84>
 8002d96:	4642      	mov	r2, r8
      {
        tmp_timeout = 0U;
      }
      count--;
 8002d98:	9b01      	ldr	r3, [sp, #4]
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	9301      	str	r3, [sp, #4]
 8002d9e:	4690      	mov	r8, r2
 8002da0:	e7db      	b.n	8002d5a <SPI_WaitFifoStateUntilTimeout+0x46>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002da2:	6832      	ldr	r2, [r6, #0]
 8002da4:	6853      	ldr	r3, [r2, #4]
 8002da6:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8002daa:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dac:	6873      	ldr	r3, [r6, #4]
 8002dae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002db2:	d00b      	beq.n	8002dcc <SPI_WaitFifoStateUntilTimeout+0xb8>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002db4:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8002db6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dba:	d014      	beq.n	8002de6 <SPI_WaitFifoStateUntilTimeout+0xd2>
        hspi->State = HAL_SPI_STATE_READY;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	f886 305d 	strb.w	r3, [r6, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	f886 305c 	strb.w	r3, [r6, #92]	; 0x5c
        return HAL_TIMEOUT;
 8002dc8:	2003      	movs	r0, #3
 8002dca:	e018      	b.n	8002dfe <SPI_WaitFifoStateUntilTimeout+0xea>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dcc:	68b3      	ldr	r3, [r6, #8]
 8002dce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dd2:	d002      	beq.n	8002dda <SPI_WaitFifoStateUntilTimeout+0xc6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002dd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002dd8:	d1ec      	bne.n	8002db4 <SPI_WaitFifoStateUntilTimeout+0xa0>
          __HAL_SPI_DISABLE(hspi);
 8002dda:	6832      	ldr	r2, [r6, #0]
 8002ddc:	6813      	ldr	r3, [r2, #0]
 8002dde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002de2:	6013      	str	r3, [r2, #0]
 8002de4:	e7e6      	b.n	8002db4 <SPI_WaitFifoStateUntilTimeout+0xa0>
          SPI_RESET_CRC(hspi);
 8002de6:	6832      	ldr	r2, [r6, #0]
 8002de8:	6813      	ldr	r3, [r2, #0]
 8002dea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002dee:	6013      	str	r3, [r2, #0]
 8002df0:	6832      	ldr	r2, [r6, #0]
 8002df2:	6813      	ldr	r3, [r2, #0]
 8002df4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002df8:	6013      	str	r3, [r2, #0]
 8002dfa:	e7df      	b.n	8002dbc <SPI_WaitFifoStateUntilTimeout+0xa8>
    }
  }

  return HAL_OK;
 8002dfc:	2000      	movs	r0, #0
}
 8002dfe:	b002      	add	sp, #8
 8002e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e04:	20000004 	.word	0x20000004

08002e08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002e08:	b570      	push	{r4, r5, r6, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	4604      	mov	r4, r0
 8002e0e:	460d      	mov	r5, r1
 8002e10:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002e12:	9200      	str	r2, [sp, #0]
 8002e14:	460b      	mov	r3, r1
 8002e16:	2200      	movs	r2, #0
 8002e18:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002e1c:	f7ff ff7a 	bl	8002d14 <SPI_WaitFifoStateUntilTimeout>
 8002e20:	b9b0      	cbnz	r0, 8002e50 <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002e22:	9600      	str	r6, [sp, #0]
 8002e24:	462b      	mov	r3, r5
 8002e26:	2200      	movs	r2, #0
 8002e28:	2180      	movs	r1, #128	; 0x80
 8002e2a:	4620      	mov	r0, r4
 8002e2c:	f7ff ff08 	bl	8002c40 <SPI_WaitFlagStateUntilTimeout>
 8002e30:	b9a8      	cbnz	r0, 8002e5e <SPI_EndRxTxTransaction+0x56>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002e32:	9600      	str	r6, [sp, #0]
 8002e34:	462b      	mov	r3, r5
 8002e36:	2200      	movs	r2, #0
 8002e38:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002e3c:	4620      	mov	r0, r4
 8002e3e:	f7ff ff69 	bl	8002d14 <SPI_WaitFifoStateUntilTimeout>
 8002e42:	b150      	cbz	r0, 8002e5a <SPI_EndRxTxTransaction+0x52>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e44:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002e46:	f043 0320 	orr.w	r3, r3, #32
 8002e4a:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e4c:	2003      	movs	r0, #3
 8002e4e:	e004      	b.n	8002e5a <SPI_EndRxTxTransaction+0x52>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e50:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002e52:	f043 0320 	orr.w	r3, r3, #32
 8002e56:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e58:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 8002e5a:	b002      	add	sp, #8
 8002e5c:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e5e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002e60:	f043 0320 	orr.w	r3, r3, #32
 8002e64:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e66:	2003      	movs	r0, #3
 8002e68:	e7f7      	b.n	8002e5a <SPI_EndRxTxTransaction+0x52>

08002e6a <HAL_SPI_Init>:
  if (hspi == NULL)
 8002e6a:	2800      	cmp	r0, #0
 8002e6c:	d06a      	beq.n	8002f44 <HAL_SPI_Init+0xda>
{
 8002e6e:	b510      	push	{r4, lr}
 8002e70:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e72:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002e74:	b933      	cbnz	r3, 8002e84 <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e76:	6843      	ldr	r3, [r0, #4]
 8002e78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e7c:	d005      	beq.n	8002e8a <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61c3      	str	r3, [r0, #28]
 8002e82:	e002      	b.n	8002e8a <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e84:	2300      	movs	r3, #0
 8002e86:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e88:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e8e:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d04d      	beq.n	8002f32 <HAL_SPI_Init+0xc8>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002e96:	2302      	movs	r3, #2
 8002e98:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8002e9c:	6822      	ldr	r2, [r4, #0]
 8002e9e:	6813      	ldr	r3, [r2, #0]
 8002ea0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ea4:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ea6:	68e3      	ldr	r3, [r4, #12]
 8002ea8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002eac:	d947      	bls.n	8002f3e <HAL_SPI_Init+0xd4>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002eae:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002eb0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002eb4:	d004      	beq.n	8002ec0 <HAL_SPI_Init+0x56>
 8002eb6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002eba:	d001      	beq.n	8002ec0 <HAL_SPI_Init+0x56>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	62a3      	str	r3, [r4, #40]	; 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ec0:	6863      	ldr	r3, [r4, #4]
 8002ec2:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8002ec6:	68a1      	ldr	r1, [r4, #8]
 8002ec8:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 8002ecc:	430b      	orrs	r3, r1
 8002ece:	6921      	ldr	r1, [r4, #16]
 8002ed0:	f001 0102 	and.w	r1, r1, #2
 8002ed4:	430b      	orrs	r3, r1
 8002ed6:	6961      	ldr	r1, [r4, #20]
 8002ed8:	f001 0101 	and.w	r1, r1, #1
 8002edc:	430b      	orrs	r3, r1
 8002ede:	69a1      	ldr	r1, [r4, #24]
 8002ee0:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8002ee4:	430b      	orrs	r3, r1
 8002ee6:	69e1      	ldr	r1, [r4, #28]
 8002ee8:	f001 0138 	and.w	r1, r1, #56	; 0x38
 8002eec:	430b      	orrs	r3, r1
 8002eee:	6a21      	ldr	r1, [r4, #32]
 8002ef0:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8002ef4:	430b      	orrs	r3, r1
 8002ef6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002ef8:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8002efc:	6820      	ldr	r0, [r4, #0]
 8002efe:	430b      	orrs	r3, r1
 8002f00:	6003      	str	r3, [r0, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002f02:	8b63      	ldrh	r3, [r4, #26]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002f0a:	f001 0110 	and.w	r1, r1, #16
 8002f0e:	430b      	orrs	r3, r1
 8002f10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f12:	f001 0108 	and.w	r1, r1, #8
 8002f16:	430b      	orrs	r3, r1
 8002f18:	68e1      	ldr	r1, [r4, #12]
 8002f1a:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 8002f1e:	430b      	orrs	r3, r1
 8002f20:	6821      	ldr	r1, [r4, #0]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	604b      	str	r3, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f26:	2000      	movs	r0, #0
 8002f28:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8002f30:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002f32:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8002f36:	4620      	mov	r0, r4
 8002f38:	f7fe fa00 	bl	800133c <HAL_SPI_MspInit>
 8002f3c:	e7ab      	b.n	8002e96 <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002f3e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f42:	e7b5      	b.n	8002eb0 <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 8002f44:	2001      	movs	r0, #1
}
 8002f46:	4770      	bx	lr

08002f48 <HAL_SPI_TransmitReceive>:
{
 8002f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f4c:	461f      	mov	r7, r3
 8002f4e:	9d08      	ldr	r5, [sp, #32]
  __HAL_LOCK(hspi);
 8002f50:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	f000 8164 	beq.w	8003222 <HAL_SPI_TransmitReceive+0x2da>
 8002f5a:	4604      	mov	r4, r0
 8002f5c:	4688      	mov	r8, r1
 8002f5e:	4691      	mov	r9, r2
 8002f60:	2301      	movs	r3, #1
 8002f62:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8002f66:	f7fe fb33 	bl	80015d0 <HAL_GetTick>
 8002f6a:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8002f6c:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8002f70:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 8002f72:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d00a      	beq.n	8002f8e <HAL_SPI_TransmitReceive+0x46>
 8002f78:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002f7c:	f040 8138 	bne.w	80031f0 <HAL_SPI_TransmitReceive+0x2a8>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002f80:	68a2      	ldr	r2, [r4, #8]
 8002f82:	2a00      	cmp	r2, #0
 8002f84:	f040 813d 	bne.w	8003202 <HAL_SPI_TransmitReceive+0x2ba>
 8002f88:	2b04      	cmp	r3, #4
 8002f8a:	f040 813c 	bne.w	8003206 <HAL_SPI_TransmitReceive+0x2be>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002f8e:	f1b8 0f00 	cmp.w	r8, #0
 8002f92:	f000 813a 	beq.w	800320a <HAL_SPI_TransmitReceive+0x2c2>
 8002f96:	f1b9 0f00 	cmp.w	r9, #0
 8002f9a:	f000 8138 	beq.w	800320e <HAL_SPI_TransmitReceive+0x2c6>
 8002f9e:	2f00      	cmp	r7, #0
 8002fa0:	f000 8137 	beq.w	8003212 <HAL_SPI_TransmitReceive+0x2ca>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002fa4:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b04      	cmp	r3, #4
 8002fac:	d002      	beq.n	8002fb4 <HAL_SPI_TransmitReceive+0x6c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002fae:	2305      	movs	r3, #5
 8002fb0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002fb8:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 8002fbc:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8002fc0:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002fc4:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002fc8:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8002fca:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 8002fcc:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002fce:	6523      	str	r3, [r4, #80]	; 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002fd0:	68e3      	ldr	r3, [r4, #12]
 8002fd2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002fd6:	d801      	bhi.n	8002fdc <HAL_SPI_TransmitReceive+0x94>
 8002fd8:	2f01      	cmp	r7, #1
 8002fda:	d923      	bls.n	8003024 <HAL_SPI_TransmitReceive+0xdc>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002fdc:	6822      	ldr	r2, [r4, #0]
 8002fde:	6853      	ldr	r3, [r2, #4]
 8002fe0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002fe4:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fe6:	6823      	ldr	r3, [r4, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002fee:	d103      	bne.n	8002ff8 <HAL_SPI_TransmitReceive+0xb0>
    __HAL_SPI_ENABLE(hspi);
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ff6:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ff8:	68e3      	ldr	r3, [r4, #12]
 8002ffa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002ffe:	d958      	bls.n	80030b2 <HAL_SPI_TransmitReceive+0x16a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003000:	6863      	ldr	r3, [r4, #4]
 8003002:	b10b      	cbz	r3, 8003008 <HAL_SPI_TransmitReceive+0xc0>
 8003004:	2f01      	cmp	r7, #1
 8003006:	d10b      	bne.n	8003020 <HAL_SPI_TransmitReceive+0xd8>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003008:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800300a:	6823      	ldr	r3, [r4, #0]
 800300c:	8812      	ldrh	r2, [r2, #0]
 800300e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003010:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003012:	3302      	adds	r3, #2
 8003014:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8003016:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003018:	b29b      	uxth	r3, r3
 800301a:	3b01      	subs	r3, #1
 800301c:	b29b      	uxth	r3, r3
 800301e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8003020:	2701      	movs	r7, #1
 8003022:	e031      	b.n	8003088 <HAL_SPI_TransmitReceive+0x140>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003024:	6822      	ldr	r2, [r4, #0]
 8003026:	6853      	ldr	r3, [r2, #4]
 8003028:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800302c:	6053      	str	r3, [r2, #4]
 800302e:	e7da      	b.n	8002fe6 <HAL_SPI_TransmitReceive+0x9e>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003030:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003032:	8812      	ldrh	r2, [r2, #0]
 8003034:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003036:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003038:	3302      	adds	r3, #2
 800303a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800303c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800303e:	b29b      	uxth	r3, r3
 8003040:	3b01      	subs	r3, #1
 8003042:	b29b      	uxth	r3, r3
 8003044:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8003046:	2700      	movs	r7, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003048:	6823      	ldr	r3, [r4, #0]
 800304a:	689a      	ldr	r2, [r3, #8]
 800304c:	f012 0f01 	tst.w	r2, #1
 8003050:	d011      	beq.n	8003076 <HAL_SPI_TransmitReceive+0x12e>
 8003052:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8003056:	b292      	uxth	r2, r2
 8003058:	b16a      	cbz	r2, 8003076 <HAL_SPI_TransmitReceive+0x12e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800305a:	68da      	ldr	r2, [r3, #12]
 800305c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800305e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003060:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003062:	3302      	adds	r3, #2
 8003064:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8003066:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800306a:	b29b      	uxth	r3, r3
 800306c:	3b01      	subs	r3, #1
 800306e:	b29b      	uxth	r3, r3
 8003070:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 8003074:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003076:	f7fe faab 	bl	80015d0 <HAL_GetTick>
 800307a:	1b83      	subs	r3, r0, r6
 800307c:	42ab      	cmp	r3, r5
 800307e:	d303      	bcc.n	8003088 <HAL_SPI_TransmitReceive+0x140>
 8003080:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003084:	f040 80c7 	bne.w	8003216 <HAL_SPI_TransmitReceive+0x2ce>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003088:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800308a:	b29b      	uxth	r3, r3
 800308c:	b92b      	cbnz	r3, 800309a <HAL_SPI_TransmitReceive+0x152>
 800308e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003092:	b29b      	uxth	r3, r3
 8003094:	2b00      	cmp	r3, #0
 8003096:	f000 80a1 	beq.w	80031dc <HAL_SPI_TransmitReceive+0x294>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800309a:	6823      	ldr	r3, [r4, #0]
 800309c:	689a      	ldr	r2, [r3, #8]
 800309e:	f012 0f02 	tst.w	r2, #2
 80030a2:	d0d1      	beq.n	8003048 <HAL_SPI_TransmitReceive+0x100>
 80030a4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80030a6:	b292      	uxth	r2, r2
 80030a8:	2a00      	cmp	r2, #0
 80030aa:	d0cd      	beq.n	8003048 <HAL_SPI_TransmitReceive+0x100>
 80030ac:	2f00      	cmp	r7, #0
 80030ae:	d0cb      	beq.n	8003048 <HAL_SPI_TransmitReceive+0x100>
 80030b0:	e7be      	b.n	8003030 <HAL_SPI_TransmitReceive+0xe8>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030b2:	6863      	ldr	r3, [r4, #4]
 80030b4:	b10b      	cbz	r3, 80030ba <HAL_SPI_TransmitReceive+0x172>
 80030b6:	2f01      	cmp	r7, #1
 80030b8:	d10f      	bne.n	80030da <HAL_SPI_TransmitReceive+0x192>
      if (hspi->TxXferCount > 1U)
 80030ba:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80030bc:	b29b      	uxth	r3, r3
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d90d      	bls.n	80030de <HAL_SPI_TransmitReceive+0x196>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030c2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80030c4:	6823      	ldr	r3, [r4, #0]
 80030c6:	8812      	ldrh	r2, [r2, #0]
 80030c8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80030ca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80030cc:	3302      	adds	r3, #2
 80030ce:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80030d0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	3b02      	subs	r3, #2
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80030da:	2701      	movs	r7, #1
 80030dc:	e049      	b.n	8003172 <HAL_SPI_TransmitReceive+0x22a>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80030de:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80030e0:	6823      	ldr	r3, [r4, #0]
 80030e2:	7812      	ldrb	r2, [r2, #0]
 80030e4:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 80030e6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80030e8:	3301      	adds	r3, #1
 80030ea:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80030ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	3b01      	subs	r3, #1
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80030f6:	e7f0      	b.n	80030da <HAL_SPI_TransmitReceive+0x192>
        if (hspi->TxXferCount > 1U)
 80030f8:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80030fa:	b292      	uxth	r2, r2
 80030fc:	2a01      	cmp	r2, #1
 80030fe:	d90c      	bls.n	800311a <HAL_SPI_TransmitReceive+0x1d2>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003100:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003102:	8812      	ldrh	r2, [r2, #0]
 8003104:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003106:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003108:	3302      	adds	r3, #2
 800310a:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800310c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800310e:	b29b      	uxth	r3, r3
 8003110:	3b02      	subs	r3, #2
 8003112:	b29b      	uxth	r3, r3
 8003114:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8003116:	2700      	movs	r7, #0
 8003118:	e03d      	b.n	8003196 <HAL_SPI_TransmitReceive+0x24e>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800311a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800311c:	7812      	ldrb	r2, [r2, #0]
 800311e:	731a      	strb	r2, [r3, #12]
          hspi->pTxBuffPtr++;
 8003120:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003122:	3301      	adds	r3, #1
 8003124:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8003126:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003128:	b29b      	uxth	r3, r3
 800312a:	3b01      	subs	r3, #1
 800312c:	b29b      	uxth	r3, r3
 800312e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 8003130:	2700      	movs	r7, #0
 8003132:	e030      	b.n	8003196 <HAL_SPI_TransmitReceive+0x24e>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003134:	6822      	ldr	r2, [r4, #0]
 8003136:	6853      	ldr	r3, [r2, #4]
 8003138:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800313c:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 800313e:	2701      	movs	r7, #1
 8003140:	e00d      	b.n	800315e <HAL_SPI_TransmitReceive+0x216>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003142:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003144:	7b1b      	ldrb	r3, [r3, #12]
 8003146:	7013      	strb	r3, [r2, #0]
          hspi->pRxBuffPtr++;
 8003148:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800314a:	3301      	adds	r3, #1
 800314c:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 800314e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003152:	b29b      	uxth	r3, r3
 8003154:	3b01      	subs	r3, #1
 8003156:	b29b      	uxth	r3, r3
 8003158:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
        txallowed = 1U;
 800315c:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800315e:	f7fe fa37 	bl	80015d0 <HAL_GetTick>
 8003162:	1b80      	subs	r0, r0, r6
 8003164:	42a8      	cmp	r0, r5
 8003166:	d302      	bcc.n	800316e <HAL_SPI_TransmitReceive+0x226>
 8003168:	f1b5 3fff 	cmp.w	r5, #4294967295
 800316c:	d155      	bne.n	800321a <HAL_SPI_TransmitReceive+0x2d2>
 800316e:	2d00      	cmp	r5, #0
 8003170:	d055      	beq.n	800321e <HAL_SPI_TransmitReceive+0x2d6>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003172:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003174:	b29b      	uxth	r3, r3
 8003176:	b923      	cbnz	r3, 8003182 <HAL_SPI_TransmitReceive+0x23a>
 8003178:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800317c:	b29b      	uxth	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d02c      	beq.n	80031dc <HAL_SPI_TransmitReceive+0x294>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003182:	6823      	ldr	r3, [r4, #0]
 8003184:	689a      	ldr	r2, [r3, #8]
 8003186:	f012 0f02 	tst.w	r2, #2
 800318a:	d004      	beq.n	8003196 <HAL_SPI_TransmitReceive+0x24e>
 800318c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800318e:	b292      	uxth	r2, r2
 8003190:	b10a      	cbz	r2, 8003196 <HAL_SPI_TransmitReceive+0x24e>
 8003192:	2f00      	cmp	r7, #0
 8003194:	d1b0      	bne.n	80030f8 <HAL_SPI_TransmitReceive+0x1b0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003196:	6823      	ldr	r3, [r4, #0]
 8003198:	689a      	ldr	r2, [r3, #8]
 800319a:	f012 0f01 	tst.w	r2, #1
 800319e:	d0de      	beq.n	800315e <HAL_SPI_TransmitReceive+0x216>
 80031a0:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80031a4:	b292      	uxth	r2, r2
 80031a6:	2a00      	cmp	r2, #0
 80031a8:	d0d9      	beq.n	800315e <HAL_SPI_TransmitReceive+0x216>
        if (hspi->RxXferCount > 1U)
 80031aa:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80031ae:	b292      	uxth	r2, r2
 80031b0:	2a01      	cmp	r2, #1
 80031b2:	d9c6      	bls.n	8003142 <HAL_SPI_TransmitReceive+0x1fa>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031b4:	68da      	ldr	r2, [r3, #12]
 80031b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80031b8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80031ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80031bc:	3302      	adds	r3, #2
 80031be:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80031c0:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	3b02      	subs	r3, #2
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80031ce:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d9ad      	bls.n	8003134 <HAL_SPI_TransmitReceive+0x1ec>
        txallowed = 1U;
 80031d8:	2701      	movs	r7, #1
 80031da:	e7c0      	b.n	800315e <HAL_SPI_TransmitReceive+0x216>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031dc:	4632      	mov	r2, r6
 80031de:	4629      	mov	r1, r5
 80031e0:	4620      	mov	r0, r4
 80031e2:	f7ff fe11 	bl	8002e08 <SPI_EndRxTxTransaction>
 80031e6:	b120      	cbz	r0, 80031f2 <HAL_SPI_TransmitReceive+0x2aa>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031e8:	2320      	movs	r3, #32
 80031ea:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 80031ec:	2001      	movs	r0, #1
 80031ee:	e000      	b.n	80031f2 <HAL_SPI_TransmitReceive+0x2aa>
    errorcode = HAL_BUSY;
 80031f0:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80031f2:	2301      	movs	r3, #1
 80031f4:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80031f8:	2300      	movs	r3, #0
 80031fa:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80031fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_BUSY;
 8003202:	2002      	movs	r0, #2
 8003204:	e7f5      	b.n	80031f2 <HAL_SPI_TransmitReceive+0x2aa>
 8003206:	2002      	movs	r0, #2
 8003208:	e7f3      	b.n	80031f2 <HAL_SPI_TransmitReceive+0x2aa>
    errorcode = HAL_ERROR;
 800320a:	2001      	movs	r0, #1
 800320c:	e7f1      	b.n	80031f2 <HAL_SPI_TransmitReceive+0x2aa>
 800320e:	2001      	movs	r0, #1
 8003210:	e7ef      	b.n	80031f2 <HAL_SPI_TransmitReceive+0x2aa>
 8003212:	2001      	movs	r0, #1
 8003214:	e7ed      	b.n	80031f2 <HAL_SPI_TransmitReceive+0x2aa>
        errorcode = HAL_TIMEOUT;
 8003216:	2003      	movs	r0, #3
 8003218:	e7eb      	b.n	80031f2 <HAL_SPI_TransmitReceive+0x2aa>
        errorcode = HAL_TIMEOUT;
 800321a:	2003      	movs	r0, #3
 800321c:	e7e9      	b.n	80031f2 <HAL_SPI_TransmitReceive+0x2aa>
 800321e:	2003      	movs	r0, #3
 8003220:	e7e7      	b.n	80031f2 <HAL_SPI_TransmitReceive+0x2aa>
  __HAL_LOCK(hspi);
 8003222:	2002      	movs	r0, #2
 8003224:	e7eb      	b.n	80031fe <HAL_SPI_TransmitReceive+0x2b6>
	...

08003228 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003228:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800322c:	b2db      	uxtb	r3, r3
 800322e:	2b01      	cmp	r3, #1
 8003230:	d121      	bne.n	8003276 <HAL_TIM_Base_Start+0x4e>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003232:	2302      	movs	r3, #2
 8003234:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003238:	6803      	ldr	r3, [r0, #0]
 800323a:	4a12      	ldr	r2, [pc, #72]	; (8003284 <HAL_TIM_Base_Start+0x5c>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d00c      	beq.n	800325a <HAL_TIM_Base_Start+0x32>
 8003240:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003244:	d009      	beq.n	800325a <HAL_TIM_Base_Start+0x32>
 8003246:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 800324a:	4293      	cmp	r3, r2
 800324c:	d005      	beq.n	800325a <HAL_TIM_Base_Start+0x32>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	f042 0201 	orr.w	r2, r2, #1
 8003254:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003256:	2000      	movs	r0, #0
 8003258:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800325a:	6899      	ldr	r1, [r3, #8]
 800325c:	4a0a      	ldr	r2, [pc, #40]	; (8003288 <HAL_TIM_Base_Start+0x60>)
 800325e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003260:	2a06      	cmp	r2, #6
 8003262:	d00a      	beq.n	800327a <HAL_TIM_Base_Start+0x52>
 8003264:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003268:	d009      	beq.n	800327e <HAL_TIM_Base_Start+0x56>
      __HAL_TIM_ENABLE(htim);
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	f042 0201 	orr.w	r2, r2, #1
 8003270:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003272:	2000      	movs	r0, #0
 8003274:	4770      	bx	lr
    return HAL_ERROR;
 8003276:	2001      	movs	r0, #1
 8003278:	4770      	bx	lr
  return HAL_OK;
 800327a:	2000      	movs	r0, #0
 800327c:	4770      	bx	lr
 800327e:	2000      	movs	r0, #0
}
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	40012c00 	.word	0x40012c00
 8003288:	00010007 	.word	0x00010007

0800328c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800328c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003290:	b2db      	uxtb	r3, r3
 8003292:	2b01      	cmp	r3, #1
 8003294:	d126      	bne.n	80032e4 <HAL_TIM_Base_Start_IT+0x58>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003296:	2302      	movs	r3, #2
 8003298:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800329c:	6802      	ldr	r2, [r0, #0]
 800329e:	68d3      	ldr	r3, [r2, #12]
 80032a0:	f043 0301 	orr.w	r3, r3, #1
 80032a4:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032a6:	6803      	ldr	r3, [r0, #0]
 80032a8:	4a11      	ldr	r2, [pc, #68]	; (80032f0 <HAL_TIM_Base_Start_IT+0x64>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d00c      	beq.n	80032c8 <HAL_TIM_Base_Start_IT+0x3c>
 80032ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032b2:	d009      	beq.n	80032c8 <HAL_TIM_Base_Start_IT+0x3c>
 80032b4:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d005      	beq.n	80032c8 <HAL_TIM_Base_Start_IT+0x3c>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032c4:	2000      	movs	r0, #0
 80032c6:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032c8:	6899      	ldr	r1, [r3, #8]
 80032ca:	4a0a      	ldr	r2, [pc, #40]	; (80032f4 <HAL_TIM_Base_Start_IT+0x68>)
 80032cc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ce:	2a06      	cmp	r2, #6
 80032d0:	d00a      	beq.n	80032e8 <HAL_TIM_Base_Start_IT+0x5c>
 80032d2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80032d6:	d009      	beq.n	80032ec <HAL_TIM_Base_Start_IT+0x60>
      __HAL_TIM_ENABLE(htim);
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	f042 0201 	orr.w	r2, r2, #1
 80032de:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80032e0:	2000      	movs	r0, #0
 80032e2:	4770      	bx	lr
    return HAL_ERROR;
 80032e4:	2001      	movs	r0, #1
 80032e6:	4770      	bx	lr
  return HAL_OK;
 80032e8:	2000      	movs	r0, #0
 80032ea:	4770      	bx	lr
 80032ec:	2000      	movs	r0, #0
}
 80032ee:	4770      	bx	lr
 80032f0:	40012c00 	.word	0x40012c00
 80032f4:	00010007 	.word	0x00010007

080032f8 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032f8:	4770      	bx	lr

080032fa <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032fa:	4770      	bx	lr

080032fc <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032fc:	4770      	bx	lr

080032fe <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80032fe:	4770      	bx	lr

08003300 <HAL_TIM_IRQHandler>:
{
 8003300:	b510      	push	{r4, lr}
 8003302:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003304:	6803      	ldr	r3, [r0, #0]
 8003306:	691a      	ldr	r2, [r3, #16]
 8003308:	f012 0f02 	tst.w	r2, #2
 800330c:	d011      	beq.n	8003332 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800330e:	68da      	ldr	r2, [r3, #12]
 8003310:	f012 0f02 	tst.w	r2, #2
 8003314:	d00d      	beq.n	8003332 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003316:	f06f 0202 	mvn.w	r2, #2
 800331a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800331c:	2301      	movs	r3, #1
 800331e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003320:	6803      	ldr	r3, [r0, #0]
 8003322:	699b      	ldr	r3, [r3, #24]
 8003324:	f013 0f03 	tst.w	r3, #3
 8003328:	d079      	beq.n	800341e <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 800332a:	f7ff ffe6 	bl	80032fa <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800332e:	2300      	movs	r3, #0
 8003330:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003332:	6823      	ldr	r3, [r4, #0]
 8003334:	691a      	ldr	r2, [r3, #16]
 8003336:	f012 0f04 	tst.w	r2, #4
 800333a:	d012      	beq.n	8003362 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800333c:	68da      	ldr	r2, [r3, #12]
 800333e:	f012 0f04 	tst.w	r2, #4
 8003342:	d00e      	beq.n	8003362 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003344:	f06f 0204 	mvn.w	r2, #4
 8003348:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800334a:	2302      	movs	r3, #2
 800334c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800334e:	6823      	ldr	r3, [r4, #0]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003356:	d068      	beq.n	800342a <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003358:	4620      	mov	r0, r4
 800335a:	f7ff ffce 	bl	80032fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800335e:	2300      	movs	r3, #0
 8003360:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003362:	6823      	ldr	r3, [r4, #0]
 8003364:	691a      	ldr	r2, [r3, #16]
 8003366:	f012 0f08 	tst.w	r2, #8
 800336a:	d012      	beq.n	8003392 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800336c:	68da      	ldr	r2, [r3, #12]
 800336e:	f012 0f08 	tst.w	r2, #8
 8003372:	d00e      	beq.n	8003392 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003374:	f06f 0208 	mvn.w	r2, #8
 8003378:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800337a:	2304      	movs	r3, #4
 800337c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800337e:	6823      	ldr	r3, [r4, #0]
 8003380:	69db      	ldr	r3, [r3, #28]
 8003382:	f013 0f03 	tst.w	r3, #3
 8003386:	d057      	beq.n	8003438 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8003388:	4620      	mov	r0, r4
 800338a:	f7ff ffb6 	bl	80032fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800338e:	2300      	movs	r3, #0
 8003390:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003392:	6823      	ldr	r3, [r4, #0]
 8003394:	691a      	ldr	r2, [r3, #16]
 8003396:	f012 0f10 	tst.w	r2, #16
 800339a:	d012      	beq.n	80033c2 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800339c:	68da      	ldr	r2, [r3, #12]
 800339e:	f012 0f10 	tst.w	r2, #16
 80033a2:	d00e      	beq.n	80033c2 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033a4:	f06f 0210 	mvn.w	r2, #16
 80033a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033aa:	2308      	movs	r3, #8
 80033ac:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033ae:	6823      	ldr	r3, [r4, #0]
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	f413 7f40 	tst.w	r3, #768	; 0x300
 80033b6:	d046      	beq.n	8003446 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80033b8:	4620      	mov	r0, r4
 80033ba:	f7ff ff9e 	bl	80032fa <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033be:	2300      	movs	r3, #0
 80033c0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	691a      	ldr	r2, [r3, #16]
 80033c6:	f012 0f01 	tst.w	r2, #1
 80033ca:	d003      	beq.n	80033d4 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033cc:	68da      	ldr	r2, [r3, #12]
 80033ce:	f012 0f01 	tst.w	r2, #1
 80033d2:	d13f      	bne.n	8003454 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033d4:	6823      	ldr	r3, [r4, #0]
 80033d6:	691a      	ldr	r2, [r3, #16]
 80033d8:	f012 0f80 	tst.w	r2, #128	; 0x80
 80033dc:	d003      	beq.n	80033e6 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033de:	68da      	ldr	r2, [r3, #12]
 80033e0:	f012 0f80 	tst.w	r2, #128	; 0x80
 80033e4:	d13d      	bne.n	8003462 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80033e6:	6823      	ldr	r3, [r4, #0]
 80033e8:	691a      	ldr	r2, [r3, #16]
 80033ea:	f412 7f80 	tst.w	r2, #256	; 0x100
 80033ee:	d003      	beq.n	80033f8 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033f0:	68da      	ldr	r2, [r3, #12]
 80033f2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80033f6:	d13b      	bne.n	8003470 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033f8:	6823      	ldr	r3, [r4, #0]
 80033fa:	691a      	ldr	r2, [r3, #16]
 80033fc:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003400:	d003      	beq.n	800340a <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003402:	68da      	ldr	r2, [r3, #12]
 8003404:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003408:	d139      	bne.n	800347e <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800340a:	6823      	ldr	r3, [r4, #0]
 800340c:	691a      	ldr	r2, [r3, #16]
 800340e:	f012 0f20 	tst.w	r2, #32
 8003412:	d003      	beq.n	800341c <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003414:	68da      	ldr	r2, [r3, #12]
 8003416:	f012 0f20 	tst.w	r2, #32
 800341a:	d137      	bne.n	800348c <HAL_TIM_IRQHandler+0x18c>
}
 800341c:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800341e:	f7ff ff6b 	bl	80032f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003422:	4620      	mov	r0, r4
 8003424:	f7ff ff6a 	bl	80032fc <HAL_TIM_PWM_PulseFinishedCallback>
 8003428:	e781      	b.n	800332e <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800342a:	4620      	mov	r0, r4
 800342c:	f7ff ff64 	bl	80032f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003430:	4620      	mov	r0, r4
 8003432:	f7ff ff63 	bl	80032fc <HAL_TIM_PWM_PulseFinishedCallback>
 8003436:	e792      	b.n	800335e <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003438:	4620      	mov	r0, r4
 800343a:	f7ff ff5d 	bl	80032f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800343e:	4620      	mov	r0, r4
 8003440:	f7ff ff5c 	bl	80032fc <HAL_TIM_PWM_PulseFinishedCallback>
 8003444:	e7a3      	b.n	800338e <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003446:	4620      	mov	r0, r4
 8003448:	f7ff ff56 	bl	80032f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800344c:	4620      	mov	r0, r4
 800344e:	f7ff ff55 	bl	80032fc <HAL_TIM_PWM_PulseFinishedCallback>
 8003452:	e7b4      	b.n	80033be <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003454:	f06f 0201 	mvn.w	r2, #1
 8003458:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800345a:	4620      	mov	r0, r4
 800345c:	f7fd fcc2 	bl	8000de4 <HAL_TIM_PeriodElapsedCallback>
 8003460:	e7b8      	b.n	80033d4 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003462:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003466:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003468:	4620      	mov	r0, r4
 800346a:	f000 f8b8 	bl	80035de <HAL_TIMEx_BreakCallback>
 800346e:	e7ba      	b.n	80033e6 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003470:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003474:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003476:	4620      	mov	r0, r4
 8003478:	f000 f8b2 	bl	80035e0 <HAL_TIMEx_Break2Callback>
 800347c:	e7bc      	b.n	80033f8 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800347e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003482:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003484:	4620      	mov	r0, r4
 8003486:	f7ff ff3a 	bl	80032fe <HAL_TIM_TriggerCallback>
 800348a:	e7be      	b.n	800340a <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800348c:	f06f 0220 	mvn.w	r2, #32
 8003490:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003492:	4620      	mov	r0, r4
 8003494:	f000 f8a2 	bl	80035dc <HAL_TIMEx_CommutCallback>
}
 8003498:	e7c0      	b.n	800341c <HAL_TIM_IRQHandler+0x11c>
	...

0800349c <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800349c:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800349e:	4a1a      	ldr	r2, [pc, #104]	; (8003508 <TIM_Base_SetConfig+0x6c>)
 80034a0:	4290      	cmp	r0, r2
 80034a2:	d002      	beq.n	80034aa <TIM_Base_SetConfig+0xe>
 80034a4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80034a8:	d103      	bne.n	80034b2 <TIM_Base_SetConfig+0x16>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80034ae:	684a      	ldr	r2, [r1, #4]
 80034b0:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034b2:	4a15      	ldr	r2, [pc, #84]	; (8003508 <TIM_Base_SetConfig+0x6c>)
 80034b4:	4290      	cmp	r0, r2
 80034b6:	d00a      	beq.n	80034ce <TIM_Base_SetConfig+0x32>
 80034b8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80034bc:	d007      	beq.n	80034ce <TIM_Base_SetConfig+0x32>
 80034be:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80034c2:	4290      	cmp	r0, r2
 80034c4:	d003      	beq.n	80034ce <TIM_Base_SetConfig+0x32>
 80034c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80034ca:	4290      	cmp	r0, r2
 80034cc:	d103      	bne.n	80034d6 <TIM_Base_SetConfig+0x3a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034d2:	68ca      	ldr	r2, [r1, #12]
 80034d4:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034da:	694a      	ldr	r2, [r1, #20]
 80034dc:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80034de:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034e0:	688b      	ldr	r3, [r1, #8]
 80034e2:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034e4:	680b      	ldr	r3, [r1, #0]
 80034e6:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034e8:	4b07      	ldr	r3, [pc, #28]	; (8003508 <TIM_Base_SetConfig+0x6c>)
 80034ea:	4298      	cmp	r0, r3
 80034ec:	d007      	beq.n	80034fe <TIM_Base_SetConfig+0x62>
 80034ee:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 80034f2:	4298      	cmp	r0, r3
 80034f4:	d003      	beq.n	80034fe <TIM_Base_SetConfig+0x62>
 80034f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034fa:	4298      	cmp	r0, r3
 80034fc:	d101      	bne.n	8003502 <TIM_Base_SetConfig+0x66>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034fe:	690b      	ldr	r3, [r1, #16]
 8003500:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003502:	2301      	movs	r3, #1
 8003504:	6143      	str	r3, [r0, #20]
}
 8003506:	4770      	bx	lr
 8003508:	40012c00 	.word	0x40012c00

0800350c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800350c:	b360      	cbz	r0, 8003568 <HAL_TIM_Base_Init+0x5c>
{
 800350e:	b510      	push	{r4, lr}
 8003510:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003512:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003516:	b313      	cbz	r3, 800355e <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8003518:	2302      	movs	r3, #2
 800351a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800351e:	4621      	mov	r1, r4
 8003520:	f851 0b04 	ldr.w	r0, [r1], #4
 8003524:	f7ff ffba 	bl	800349c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003528:	2301      	movs	r3, #1
 800352a:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800352e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003532:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003536:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800353a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800353e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003542:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003546:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800354a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800354e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003552:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003556:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800355a:	2000      	movs	r0, #0
}
 800355c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800355e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003562:	f7fd ff29 	bl	80013b8 <HAL_TIM_Base_MspInit>
 8003566:	e7d7      	b.n	8003518 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003568:	2001      	movs	r0, #1
}
 800356a:	4770      	bx	lr

0800356c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800356c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003570:	2b01      	cmp	r3, #1
 8003572:	d02f      	beq.n	80035d4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
{
 8003574:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8003576:	2301      	movs	r3, #1
 8003578:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800357c:	2302      	movs	r3, #2
 800357e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003582:	6802      	ldr	r2, [r0, #0]
 8003584:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003586:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003588:	4d13      	ldr	r5, [pc, #76]	; (80035d8 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 800358a:	42aa      	cmp	r2, r5
 800358c:	d01d      	beq.n	80035ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800358e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003592:	680d      	ldr	r5, [r1, #0]
 8003594:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003596:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003598:	6803      	ldr	r3, [r0, #0]
 800359a:	4a0f      	ldr	r2, [pc, #60]	; (80035d8 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d006      	beq.n	80035ae <HAL_TIMEx_MasterConfigSynchronization+0x42>
 80035a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035a4:	d003      	beq.n	80035ae <HAL_TIMEx_MasterConfigSynchronization+0x42>
 80035a6:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d104      	bne.n	80035b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035ae:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035b2:	688a      	ldr	r2, [r1, #8]
 80035b4:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035b6:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035b8:	2301      	movs	r3, #1
 80035ba:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035be:	2300      	movs	r3, #0
 80035c0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80035c4:	4618      	mov	r0, r3
}
 80035c6:	bc30      	pop	{r4, r5}
 80035c8:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 80035ca:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035ce:	684d      	ldr	r5, [r1, #4]
 80035d0:	432b      	orrs	r3, r5
 80035d2:	e7dc      	b.n	800358e <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 80035d4:	2002      	movs	r0, #2
}
 80035d6:	4770      	bx	lr
 80035d8:	40012c00 	.word	0x40012c00

080035dc <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035dc:	4770      	bx	lr

080035de <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035de:	4770      	bx	lr

080035e0 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80035e0:	4770      	bx	lr
	...

080035e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035e4:	b510      	push	{r4, lr}
 80035e6:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 80035e8:	6801      	ldr	r1, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035ea:	6883      	ldr	r3, [r0, #8]
 80035ec:	6902      	ldr	r2, [r0, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	6942      	ldr	r2, [r0, #20]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	69c2      	ldr	r2, [r0, #28]
 80035f6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035f8:	6808      	ldr	r0, [r1, #0]
 80035fa:	4a8c      	ldr	r2, [pc, #560]	; (800382c <UART_SetConfig+0x248>)
 80035fc:	4002      	ands	r2, r0
 80035fe:	4313      	orrs	r3, r2
 8003600:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003602:	6822      	ldr	r2, [r4, #0]
 8003604:	6853      	ldr	r3, [r2, #4]
 8003606:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800360a:	68e1      	ldr	r1, [r4, #12]
 800360c:	430b      	orrs	r3, r1
 800360e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003610:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003612:	6822      	ldr	r2, [r4, #0]
 8003614:	4b86      	ldr	r3, [pc, #536]	; (8003830 <UART_SetConfig+0x24c>)
 8003616:	429a      	cmp	r2, r3
 8003618:	d001      	beq.n	800361e <UART_SetConfig+0x3a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800361a:	6a23      	ldr	r3, [r4, #32]
 800361c:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800361e:	6893      	ldr	r3, [r2, #8]
 8003620:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003624:	430b      	orrs	r3, r1
 8003626:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003628:	6823      	ldr	r3, [r4, #0]
 800362a:	4a82      	ldr	r2, [pc, #520]	; (8003834 <UART_SetConfig+0x250>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d01c      	beq.n	800366a <UART_SetConfig+0x86>
 8003630:	4a81      	ldr	r2, [pc, #516]	; (8003838 <UART_SetConfig+0x254>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d02d      	beq.n	8003692 <UART_SetConfig+0xae>
 8003636:	4a7e      	ldr	r2, [pc, #504]	; (8003830 <UART_SetConfig+0x24c>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d043      	beq.n	80036c4 <UART_SetConfig+0xe0>
 800363c:	2210      	movs	r2, #16

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800363e:	497c      	ldr	r1, [pc, #496]	; (8003830 <UART_SetConfig+0x24c>)
 8003640:	428b      	cmp	r3, r1
 8003642:	d060      	beq.n	8003706 <UART_SetConfig+0x122>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003644:	69e0      	ldr	r0, [r4, #28]
 8003646:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800364a:	f000 808c 	beq.w	8003766 <UART_SetConfig+0x182>
      }
    }
  }
  else
  {
    switch (clocksource)
 800364e:	2a08      	cmp	r2, #8
 8003650:	f200 80e5 	bhi.w	800381e <UART_SetConfig+0x23a>
 8003654:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003658:	00ca00b4 	.word	0x00ca00b4
 800365c:	00e300b2 	.word	0x00e300b2
 8003660:	00e300cd 	.word	0x00e300cd
 8003664:	00e300e3 	.word	0x00e300e3
 8003668:	00d0      	.short	0x00d0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800366a:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 800366e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8003672:	f002 0203 	and.w	r2, r2, #3
 8003676:	2a03      	cmp	r2, #3
 8003678:	d809      	bhi.n	800368e <UART_SetConfig+0xaa>
 800367a:	e8df f002 	tbb	[pc, r2]
 800367e:	0402      	.short	0x0402
 8003680:	0638      	.short	0x0638
 8003682:	2201      	movs	r2, #1
 8003684:	e7db      	b.n	800363e <UART_SetConfig+0x5a>
 8003686:	2204      	movs	r2, #4
 8003688:	e7d9      	b.n	800363e <UART_SetConfig+0x5a>
 800368a:	2208      	movs	r2, #8
 800368c:	e7d7      	b.n	800363e <UART_SetConfig+0x5a>
 800368e:	2210      	movs	r2, #16
 8003690:	e7d5      	b.n	800363e <UART_SetConfig+0x5a>
 8003692:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 8003696:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800369a:	f002 020c 	and.w	r2, r2, #12
 800369e:	2a0c      	cmp	r2, #12
 80036a0:	d80e      	bhi.n	80036c0 <UART_SetConfig+0xdc>
 80036a2:	e8df f002 	tbb	[pc, r2]
 80036a6:	0d07      	.short	0x0d07
 80036a8:	0d090d0d 	.word	0x0d090d0d
 80036ac:	0d260d0d 	.word	0x0d260d0d
 80036b0:	0d0d      	.short	0x0d0d
 80036b2:	0b          	.byte	0x0b
 80036b3:	00          	.byte	0x00
 80036b4:	2200      	movs	r2, #0
 80036b6:	e7c2      	b.n	800363e <UART_SetConfig+0x5a>
 80036b8:	2204      	movs	r2, #4
 80036ba:	e7c0      	b.n	800363e <UART_SetConfig+0x5a>
 80036bc:	2208      	movs	r2, #8
 80036be:	e7be      	b.n	800363e <UART_SetConfig+0x5a>
 80036c0:	2210      	movs	r2, #16
 80036c2:	e7bc      	b.n	800363e <UART_SetConfig+0x5a>
 80036c4:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 80036c8:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80036cc:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80036d0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80036d4:	d00f      	beq.n	80036f6 <UART_SetConfig+0x112>
 80036d6:	d805      	bhi.n	80036e4 <UART_SetConfig+0x100>
 80036d8:	b17a      	cbz	r2, 80036fa <UART_SetConfig+0x116>
 80036da:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80036de:	d10e      	bne.n	80036fe <UART_SetConfig+0x11a>
 80036e0:	2204      	movs	r2, #4
 80036e2:	e7ac      	b.n	800363e <UART_SetConfig+0x5a>
 80036e4:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80036e8:	d10b      	bne.n	8003702 <UART_SetConfig+0x11e>
 80036ea:	2208      	movs	r2, #8
 80036ec:	e7a7      	b.n	800363e <UART_SetConfig+0x5a>
 80036ee:	2202      	movs	r2, #2
 80036f0:	e7a5      	b.n	800363e <UART_SetConfig+0x5a>
 80036f2:	2202      	movs	r2, #2
 80036f4:	e7a3      	b.n	800363e <UART_SetConfig+0x5a>
 80036f6:	2202      	movs	r2, #2
 80036f8:	e7a1      	b.n	800363e <UART_SetConfig+0x5a>
 80036fa:	2200      	movs	r2, #0
 80036fc:	e79f      	b.n	800363e <UART_SetConfig+0x5a>
 80036fe:	2210      	movs	r2, #16
 8003700:	e79d      	b.n	800363e <UART_SetConfig+0x5a>
 8003702:	2210      	movs	r2, #16
 8003704:	e79b      	b.n	800363e <UART_SetConfig+0x5a>
    switch (clocksource)
 8003706:	2a08      	cmp	r2, #8
 8003708:	d879      	bhi.n	80037fe <UART_SetConfig+0x21a>
 800370a:	e8df f002 	tbb	[pc, r2]
 800370e:	7808      	.short	0x7808
 8003710:	7827782a 	.word	0x7827782a
 8003714:	7878      	.short	0x7878
 8003716:	05          	.byte	0x05
 8003717:	00          	.byte	0x00
 8003718:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800371c:	e003      	b.n	8003726 <UART_SetConfig+0x142>
        pclk = HAL_RCC_GetPCLK1Freq();
 800371e:	f7ff f839 	bl	8002794 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003722:	2800      	cmp	r0, #0
 8003724:	d06d      	beq.n	8003802 <UART_SetConfig+0x21e>
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003726:	6862      	ldr	r2, [r4, #4]
 8003728:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800372c:	4283      	cmp	r3, r0
 800372e:	d86a      	bhi.n	8003806 <UART_SetConfig+0x222>
 8003730:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8003734:	d869      	bhi.n	800380a <UART_SetConfig+0x226>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003736:	0e01      	lsrs	r1, r0, #24
 8003738:	0200      	lsls	r0, r0, #8
 800373a:	0853      	lsrs	r3, r2, #1
 800373c:	18c0      	adds	r0, r0, r3
 800373e:	f04f 0300 	mov.w	r3, #0
 8003742:	f141 0100 	adc.w	r1, r1, #0
 8003746:	f7fc fd41 	bl	80001cc <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800374a:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800374e:	4b3b      	ldr	r3, [pc, #236]	; (800383c <UART_SetConfig+0x258>)
 8003750:	429a      	cmp	r2, r3
 8003752:	d85c      	bhi.n	800380e <UART_SetConfig+0x22a>
          huart->Instance->BRR = usartdiv;
 8003754:	6823      	ldr	r3, [r4, #0]
 8003756:	60d8      	str	r0, [r3, #12]
 8003758:	2000      	movs	r0, #0
 800375a:	e043      	b.n	80037e4 <UART_SetConfig+0x200>
        pclk = HAL_RCC_GetSysClockFreq();
 800375c:	f7fe fbc0 	bl	8001ee0 <HAL_RCC_GetSysClockFreq>
        break;
 8003760:	e7df      	b.n	8003722 <UART_SetConfig+0x13e>
        pclk = (uint32_t) HSI_VALUE;
 8003762:	4837      	ldr	r0, [pc, #220]	; (8003840 <UART_SetConfig+0x25c>)
 8003764:	e7df      	b.n	8003726 <UART_SetConfig+0x142>
    switch (clocksource)
 8003766:	2a08      	cmp	r2, #8
 8003768:	d853      	bhi.n	8003812 <UART_SetConfig+0x22e>
 800376a:	e8df f002 	tbb	[pc, r2]
 800376e:	2107      	.short	0x2107
 8003770:	52245205 	.word	0x52245205
 8003774:	5252      	.short	0x5252
 8003776:	0b          	.byte	0x0b
 8003777:	00          	.byte	0x00
 8003778:	4831      	ldr	r0, [pc, #196]	; (8003840 <UART_SetConfig+0x25c>)
 800377a:	e003      	b.n	8003784 <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetPCLK1Freq();
 800377c:	f7ff f80a 	bl	8002794 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003780:	2800      	cmp	r0, #0
 8003782:	d048      	beq.n	8003816 <UART_SetConfig+0x232>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003784:	6862      	ldr	r2, [r4, #4]
 8003786:	0853      	lsrs	r3, r2, #1
 8003788:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800378c:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003790:	f1a0 0210 	sub.w	r2, r0, #16
 8003794:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8003798:	429a      	cmp	r2, r3
 800379a:	d83e      	bhi.n	800381a <UART_SetConfig+0x236>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800379c:	b283      	uxth	r3, r0
 800379e:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80037a2:	f3c0 0042 	ubfx	r0, r0, #1, #3
 80037a6:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 80037a8:	6823      	ldr	r3, [r4, #0]
 80037aa:	60d8      	str	r0, [r3, #12]
 80037ac:	2000      	movs	r0, #0
 80037ae:	e019      	b.n	80037e4 <UART_SetConfig+0x200>
        pclk = HAL_RCC_GetPCLK2Freq();
 80037b0:	f7ff f802 	bl	80027b8 <HAL_RCC_GetPCLK2Freq>
        break;
 80037b4:	e7e4      	b.n	8003780 <UART_SetConfig+0x19c>
        pclk = HAL_RCC_GetSysClockFreq();
 80037b6:	f7fe fb93 	bl	8001ee0 <HAL_RCC_GetSysClockFreq>
        break;
 80037ba:	e7e1      	b.n	8003780 <UART_SetConfig+0x19c>
    switch (clocksource)
 80037bc:	4820      	ldr	r0, [pc, #128]	; (8003840 <UART_SetConfig+0x25c>)
 80037be:	e002      	b.n	80037c6 <UART_SetConfig+0x1e2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037c0:	f7fe ffe8 	bl	8002794 <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 80037c4:	b368      	cbz	r0, 8003822 <UART_SetConfig+0x23e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80037c6:	6863      	ldr	r3, [r4, #4]
 80037c8:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80037cc:	fbb0 f0f3 	udiv	r0, r0, r3
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037d0:	f1a0 0210 	sub.w	r2, r0, #16
 80037d4:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80037d8:	429a      	cmp	r2, r3
 80037da:	d824      	bhi.n	8003826 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037dc:	6823      	ldr	r3, [r4, #0]
 80037de:	b280      	uxth	r0, r0
 80037e0:	60d8      	str	r0, [r3, #12]
 80037e2:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037e4:	2300      	movs	r3, #0
 80037e6:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 80037e8:	66a3      	str	r3, [r4, #104]	; 0x68

  return ret;
}
 80037ea:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 80037ec:	f7fe ffe4 	bl	80027b8 <HAL_RCC_GetPCLK2Freq>
        break;
 80037f0:	e7e8      	b.n	80037c4 <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetSysClockFreq();
 80037f2:	f7fe fb75 	bl	8001ee0 <HAL_RCC_GetSysClockFreq>
        break;
 80037f6:	e7e5      	b.n	80037c4 <UART_SetConfig+0x1e0>
        pclk = (uint32_t) LSE_VALUE;
 80037f8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80037fc:	e7e3      	b.n	80037c6 <UART_SetConfig+0x1e2>
    switch (clocksource)
 80037fe:	2001      	movs	r0, #1
 8003800:	e7f0      	b.n	80037e4 <UART_SetConfig+0x200>
 8003802:	2000      	movs	r0, #0
 8003804:	e7ee      	b.n	80037e4 <UART_SetConfig+0x200>
        ret = HAL_ERROR;
 8003806:	2001      	movs	r0, #1
 8003808:	e7ec      	b.n	80037e4 <UART_SetConfig+0x200>
 800380a:	2001      	movs	r0, #1
 800380c:	e7ea      	b.n	80037e4 <UART_SetConfig+0x200>
          ret = HAL_ERROR;
 800380e:	2001      	movs	r0, #1
 8003810:	e7e8      	b.n	80037e4 <UART_SetConfig+0x200>
    switch (clocksource)
 8003812:	2001      	movs	r0, #1
 8003814:	e7e6      	b.n	80037e4 <UART_SetConfig+0x200>
 8003816:	2000      	movs	r0, #0
 8003818:	e7e4      	b.n	80037e4 <UART_SetConfig+0x200>
        ret = HAL_ERROR;
 800381a:	2001      	movs	r0, #1
 800381c:	e7e2      	b.n	80037e4 <UART_SetConfig+0x200>
    switch (clocksource)
 800381e:	2001      	movs	r0, #1
 8003820:	e7e0      	b.n	80037e4 <UART_SetConfig+0x200>
 8003822:	2000      	movs	r0, #0
 8003824:	e7de      	b.n	80037e4 <UART_SetConfig+0x200>
        ret = HAL_ERROR;
 8003826:	2001      	movs	r0, #1
 8003828:	e7dc      	b.n	80037e4 <UART_SetConfig+0x200>
 800382a:	bf00      	nop
 800382c:	efff69f3 	.word	0xefff69f3
 8003830:	40008000 	.word	0x40008000
 8003834:	40013800 	.word	0x40013800
 8003838:	40004400 	.word	0x40004400
 800383c:	000ffcff 	.word	0x000ffcff
 8003840:	00f42400 	.word	0x00f42400

08003844 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003844:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003846:	f013 0f01 	tst.w	r3, #1
 800384a:	d006      	beq.n	800385a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800384c:	6802      	ldr	r2, [r0, #0]
 800384e:	6853      	ldr	r3, [r2, #4]
 8003850:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003854:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003856:	430b      	orrs	r3, r1
 8003858:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800385a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800385c:	f013 0f02 	tst.w	r3, #2
 8003860:	d006      	beq.n	8003870 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003862:	6802      	ldr	r2, [r0, #0]
 8003864:	6853      	ldr	r3, [r2, #4]
 8003866:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800386a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800386c:	430b      	orrs	r3, r1
 800386e:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003870:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003872:	f013 0f04 	tst.w	r3, #4
 8003876:	d006      	beq.n	8003886 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003878:	6802      	ldr	r2, [r0, #0]
 800387a:	6853      	ldr	r3, [r2, #4]
 800387c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003880:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8003882:	430b      	orrs	r3, r1
 8003884:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003886:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003888:	f013 0f08 	tst.w	r3, #8
 800388c:	d006      	beq.n	800389c <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800388e:	6802      	ldr	r2, [r0, #0]
 8003890:	6853      	ldr	r3, [r2, #4]
 8003892:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003896:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8003898:	430b      	orrs	r3, r1
 800389a:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800389c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800389e:	f013 0f10 	tst.w	r3, #16
 80038a2:	d006      	beq.n	80038b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038a4:	6802      	ldr	r2, [r0, #0]
 80038a6:	6893      	ldr	r3, [r2, #8]
 80038a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80038ac:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80038ae:	430b      	orrs	r3, r1
 80038b0:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038b2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80038b4:	f013 0f20 	tst.w	r3, #32
 80038b8:	d006      	beq.n	80038c8 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038ba:	6802      	ldr	r2, [r0, #0]
 80038bc:	6893      	ldr	r3, [r2, #8]
 80038be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80038c2:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80038c4:	430b      	orrs	r3, r1
 80038c6:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038c8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80038ca:	f013 0f40 	tst.w	r3, #64	; 0x40
 80038ce:	d00a      	beq.n	80038e6 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038d0:	6802      	ldr	r2, [r0, #0]
 80038d2:	6853      	ldr	r3, [r2, #4]
 80038d4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80038d8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80038da:	430b      	orrs	r3, r1
 80038dc:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038de:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80038e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038e4:	d00b      	beq.n	80038fe <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80038e6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80038e8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80038ec:	d006      	beq.n	80038fc <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80038ee:	6802      	ldr	r2, [r0, #0]
 80038f0:	6853      	ldr	r3, [r2, #4]
 80038f2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80038f6:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80038f8:	430b      	orrs	r3, r1
 80038fa:	6053      	str	r3, [r2, #4]
  }
}
 80038fc:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038fe:	6802      	ldr	r2, [r0, #0]
 8003900:	6853      	ldr	r3, [r2, #4]
 8003902:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003906:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003908:	430b      	orrs	r3, r1
 800390a:	6053      	str	r3, [r2, #4]
 800390c:	e7eb      	b.n	80038e6 <UART_AdvFeatureConfig+0xa2>

0800390e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800390e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003912:	4605      	mov	r5, r0
 8003914:	460f      	mov	r7, r1
 8003916:	4616      	mov	r6, r2
 8003918:	4699      	mov	r9, r3
 800391a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800391e:	682c      	ldr	r4, [r5, #0]
 8003920:	69e4      	ldr	r4, [r4, #28]
 8003922:	ea37 0304 	bics.w	r3, r7, r4
 8003926:	bf0c      	ite	eq
 8003928:	f04f 0c01 	moveq.w	ip, #1
 800392c:	f04f 0c00 	movne.w	ip, #0
 8003930:	45b4      	cmp	ip, r6
 8003932:	d153      	bne.n	80039dc <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003934:	f1b8 3fff 	cmp.w	r8, #4294967295
 8003938:	d0f1      	beq.n	800391e <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800393a:	f7fd fe49 	bl	80015d0 <HAL_GetTick>
 800393e:	eba0 0009 	sub.w	r0, r0, r9
 8003942:	4540      	cmp	r0, r8
 8003944:	d82d      	bhi.n	80039a2 <UART_WaitOnFlagUntilTimeout+0x94>
 8003946:	f1b8 0f00 	cmp.w	r8, #0
 800394a:	d02a      	beq.n	80039a2 <UART_WaitOnFlagUntilTimeout+0x94>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800394c:	682b      	ldr	r3, [r5, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	f012 0f04 	tst.w	r2, #4
 8003954:	d0e3      	beq.n	800391e <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003956:	69da      	ldr	r2, [r3, #28]
 8003958:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800395c:	d0df      	beq.n	800391e <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800395e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003962:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003964:	682a      	ldr	r2, [r5, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003966:	e852 3f00 	ldrex	r3, [r2]
 800396a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800396e:	e842 3100 	strex	r1, r3, [r2]
 8003972:	2900      	cmp	r1, #0
 8003974:	d1f6      	bne.n	8003964 <UART_WaitOnFlagUntilTimeout+0x56>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003976:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003978:	f102 0308 	add.w	r3, r2, #8
 800397c:	e853 3f00 	ldrex	r3, [r3]
 8003980:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003984:	3208      	adds	r2, #8
 8003986:	e842 3100 	strex	r1, r3, [r2]
 800398a:	2900      	cmp	r1, #0
 800398c:	d1f3      	bne.n	8003976 <UART_WaitOnFlagUntilTimeout+0x68>

          huart->gState = HAL_UART_STATE_READY;
 800398e:	2320      	movs	r3, #32
 8003990:	67ab      	str	r3, [r5, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003992:	67eb      	str	r3, [r5, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003994:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003998:	2300      	movs	r3, #0
 800399a:	f885 3074 	strb.w	r3, [r5, #116]	; 0x74

          return HAL_TIMEOUT;
 800399e:	2003      	movs	r0, #3
 80039a0:	e01d      	b.n	80039de <UART_WaitOnFlagUntilTimeout+0xd0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80039a2:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a4:	e852 3f00 	ldrex	r3, [r2]
 80039a8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ac:	e842 3100 	strex	r1, r3, [r2]
 80039b0:	2900      	cmp	r1, #0
 80039b2:	d1f6      	bne.n	80039a2 <UART_WaitOnFlagUntilTimeout+0x94>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039b4:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039b6:	f102 0308 	add.w	r3, r2, #8
 80039ba:	e853 3f00 	ldrex	r3, [r3]
 80039be:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c2:	3208      	adds	r2, #8
 80039c4:	e842 3100 	strex	r1, r3, [r2]
 80039c8:	2900      	cmp	r1, #0
 80039ca:	d1f3      	bne.n	80039b4 <UART_WaitOnFlagUntilTimeout+0xa6>
        huart->gState = HAL_UART_STATE_READY;
 80039cc:	2320      	movs	r3, #32
 80039ce:	67ab      	str	r3, [r5, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80039d0:	67eb      	str	r3, [r5, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 80039d2:	2300      	movs	r3, #0
 80039d4:	f885 3074 	strb.w	r3, [r5, #116]	; 0x74
        return HAL_TIMEOUT;
 80039d8:	2003      	movs	r0, #3
 80039da:	e000      	b.n	80039de <UART_WaitOnFlagUntilTimeout+0xd0>
        }
      }
    }
  }
  return HAL_OK;
 80039dc:	2000      	movs	r0, #0
}
 80039de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080039e2 <HAL_UART_Transmit>:
{
 80039e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80039ea:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80039ec:	2b20      	cmp	r3, #32
 80039ee:	d156      	bne.n	8003a9e <HAL_UART_Transmit+0xbc>
 80039f0:	4604      	mov	r4, r0
 80039f2:	460d      	mov	r5, r1
 80039f4:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80039f6:	2900      	cmp	r1, #0
 80039f8:	d055      	beq.n	8003aa6 <HAL_UART_Transmit+0xc4>
 80039fa:	2a00      	cmp	r2, #0
 80039fc:	d055      	beq.n	8003aaa <HAL_UART_Transmit+0xc8>
    __HAL_LOCK(huart);
 80039fe:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d053      	beq.n	8003aae <HAL_UART_Transmit+0xcc>
 8003a06:	2301      	movs	r3, #1
 8003a08:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a12:	2321      	movs	r3, #33	; 0x21
 8003a14:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8003a16:	f7fd fddb 	bl	80015d0 <HAL_GetTick>
 8003a1a:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8003a1c:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 8003a20:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a24:	68a3      	ldr	r3, [r4, #8]
 8003a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a2a:	d005      	beq.n	8003a38 <HAL_UART_Transmit+0x56>
      pdata16bits = NULL;
 8003a2c:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 8003a30:	2300      	movs	r3, #0
 8003a32:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8003a36:	e014      	b.n	8003a62 <HAL_UART_Transmit+0x80>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a38:	6923      	ldr	r3, [r4, #16]
 8003a3a:	b113      	cbz	r3, 8003a42 <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 8003a3c:	f04f 0800 	mov.w	r8, #0
 8003a40:	e7f6      	b.n	8003a30 <HAL_UART_Transmit+0x4e>
      pdata16bits = (const uint16_t *) pData;
 8003a42:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8003a44:	2500      	movs	r5, #0
 8003a46:	e7f3      	b.n	8003a30 <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a48:	f838 3b02 	ldrh.w	r3, [r8], #2
 8003a4c:	6822      	ldr	r2, [r4, #0]
 8003a4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a52:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8003a54:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8003a58:	b292      	uxth	r2, r2
 8003a5a:	3a01      	subs	r2, #1
 8003a5c:	b292      	uxth	r2, r2
 8003a5e:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003a62:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	b173      	cbz	r3, 8003a88 <HAL_UART_Transmit+0xa6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a6a:	9600      	str	r6, [sp, #0]
 8003a6c:	463b      	mov	r3, r7
 8003a6e:	2200      	movs	r2, #0
 8003a70:	2180      	movs	r1, #128	; 0x80
 8003a72:	4620      	mov	r0, r4
 8003a74:	f7ff ff4b 	bl	800390e <UART_WaitOnFlagUntilTimeout>
 8003a78:	b9d8      	cbnz	r0, 8003ab2 <HAL_UART_Transmit+0xd0>
      if (pdata8bits == NULL)
 8003a7a:	2d00      	cmp	r5, #0
 8003a7c:	d0e4      	beq.n	8003a48 <HAL_UART_Transmit+0x66>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a7e:	6823      	ldr	r3, [r4, #0]
 8003a80:	f815 2b01 	ldrb.w	r2, [r5], #1
 8003a84:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003a86:	e7e5      	b.n	8003a54 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a88:	9600      	str	r6, [sp, #0]
 8003a8a:	463b      	mov	r3, r7
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	2140      	movs	r1, #64	; 0x40
 8003a90:	4620      	mov	r0, r4
 8003a92:	f7ff ff3c 	bl	800390e <UART_WaitOnFlagUntilTimeout>
 8003a96:	b970      	cbnz	r0, 8003ab6 <HAL_UART_Transmit+0xd4>
    huart->gState = HAL_UART_STATE_READY;
 8003a98:	2320      	movs	r3, #32
 8003a9a:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 8003a9c:	e000      	b.n	8003aa0 <HAL_UART_Transmit+0xbe>
    return HAL_BUSY;
 8003a9e:	2002      	movs	r0, #2
}
 8003aa0:	b002      	add	sp, #8
 8003aa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8003aa6:	2001      	movs	r0, #1
 8003aa8:	e7fa      	b.n	8003aa0 <HAL_UART_Transmit+0xbe>
 8003aaa:	2001      	movs	r0, #1
 8003aac:	e7f8      	b.n	8003aa0 <HAL_UART_Transmit+0xbe>
    __HAL_LOCK(huart);
 8003aae:	2002      	movs	r0, #2
 8003ab0:	e7f6      	b.n	8003aa0 <HAL_UART_Transmit+0xbe>
        return HAL_TIMEOUT;
 8003ab2:	2003      	movs	r0, #3
 8003ab4:	e7f4      	b.n	8003aa0 <HAL_UART_Transmit+0xbe>
      return HAL_TIMEOUT;
 8003ab6:	2003      	movs	r0, #3
 8003ab8:	e7f2      	b.n	8003aa0 <HAL_UART_Transmit+0xbe>

08003aba <UART_CheckIdleState>:
{
 8003aba:	b530      	push	{r4, r5, lr}
 8003abc:	b083      	sub	sp, #12
 8003abe:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8003ac6:	f7fd fd83 	bl	80015d0 <HAL_GetTick>
 8003aca:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003acc:	6822      	ldr	r2, [r4, #0]
 8003ace:	6812      	ldr	r2, [r2, #0]
 8003ad0:	f012 0f08 	tst.w	r2, #8
 8003ad4:	d10d      	bne.n	8003af2 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ad6:	6823      	ldr	r3, [r4, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f013 0f04 	tst.w	r3, #4
 8003ade:	d116      	bne.n	8003b0e <UART_CheckIdleState+0x54>
  huart->gState = HAL_UART_STATE_READY;
 8003ae0:	2320      	movs	r3, #32
 8003ae2:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003ae4:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8003aea:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
}
 8003aee:	b003      	add	sp, #12
 8003af0:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003af2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003af6:	9300      	str	r3, [sp, #0]
 8003af8:	4603      	mov	r3, r0
 8003afa:	2200      	movs	r2, #0
 8003afc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003b00:	4620      	mov	r0, r4
 8003b02:	f7ff ff04 	bl	800390e <UART_WaitOnFlagUntilTimeout>
 8003b06:	2800      	cmp	r0, #0
 8003b08:	d0e5      	beq.n	8003ad6 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8003b0a:	2003      	movs	r0, #3
 8003b0c:	e7ef      	b.n	8003aee <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b0e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b12:	9300      	str	r3, [sp, #0]
 8003b14:	462b      	mov	r3, r5
 8003b16:	2200      	movs	r2, #0
 8003b18:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003b1c:	4620      	mov	r0, r4
 8003b1e:	f7ff fef6 	bl	800390e <UART_WaitOnFlagUntilTimeout>
 8003b22:	2800      	cmp	r0, #0
 8003b24:	d0dc      	beq.n	8003ae0 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8003b26:	2003      	movs	r0, #3
 8003b28:	e7e1      	b.n	8003aee <UART_CheckIdleState+0x34>

08003b2a <HAL_UART_Init>:
  if (huart == NULL)
 8003b2a:	b368      	cbz	r0, 8003b88 <HAL_UART_Init+0x5e>
{
 8003b2c:	b510      	push	{r4, lr}
 8003b2e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003b30:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8003b32:	b303      	cbz	r3, 8003b76 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8003b34:	2324      	movs	r3, #36	; 0x24
 8003b36:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8003b38:	6822      	ldr	r2, [r4, #0]
 8003b3a:	6813      	ldr	r3, [r2, #0]
 8003b3c:	f023 0301 	bic.w	r3, r3, #1
 8003b40:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b42:	4620      	mov	r0, r4
 8003b44:	f7ff fd4e 	bl	80035e4 <UART_SetConfig>
 8003b48:	2801      	cmp	r0, #1
 8003b4a:	d013      	beq.n	8003b74 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003b4e:	b9bb      	cbnz	r3, 8003b80 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b50:	6822      	ldr	r2, [r4, #0]
 8003b52:	6853      	ldr	r3, [r2, #4]
 8003b54:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003b58:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b5a:	6822      	ldr	r2, [r4, #0]
 8003b5c:	6893      	ldr	r3, [r2, #8]
 8003b5e:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8003b62:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003b64:	6822      	ldr	r2, [r4, #0]
 8003b66:	6813      	ldr	r3, [r2, #0]
 8003b68:	f043 0301 	orr.w	r3, r3, #1
 8003b6c:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003b6e:	4620      	mov	r0, r4
 8003b70:	f7ff ffa3 	bl	8003aba <UART_CheckIdleState>
}
 8003b74:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003b76:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8003b7a:	f7fd fc4d 	bl	8001418 <HAL_UART_MspInit>
 8003b7e:	e7d9      	b.n	8003b34 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8003b80:	4620      	mov	r0, r4
 8003b82:	f7ff fe5f 	bl	8003844 <UART_AdvFeatureConfig>
 8003b86:	e7e3      	b.n	8003b50 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 8003b88:	2001      	movs	r0, #1
}
 8003b8a:	4770      	bx	lr

08003b8c <__libc_init_array>:
 8003b8c:	b570      	push	{r4, r5, r6, lr}
 8003b8e:	4d0d      	ldr	r5, [pc, #52]	; (8003bc4 <__libc_init_array+0x38>)
 8003b90:	4c0d      	ldr	r4, [pc, #52]	; (8003bc8 <__libc_init_array+0x3c>)
 8003b92:	1b64      	subs	r4, r4, r5
 8003b94:	10a4      	asrs	r4, r4, #2
 8003b96:	2600      	movs	r6, #0
 8003b98:	42a6      	cmp	r6, r4
 8003b9a:	d109      	bne.n	8003bb0 <__libc_init_array+0x24>
 8003b9c:	4d0b      	ldr	r5, [pc, #44]	; (8003bcc <__libc_init_array+0x40>)
 8003b9e:	4c0c      	ldr	r4, [pc, #48]	; (8003bd0 <__libc_init_array+0x44>)
 8003ba0:	f000 f820 	bl	8003be4 <_init>
 8003ba4:	1b64      	subs	r4, r4, r5
 8003ba6:	10a4      	asrs	r4, r4, #2
 8003ba8:	2600      	movs	r6, #0
 8003baa:	42a6      	cmp	r6, r4
 8003bac:	d105      	bne.n	8003bba <__libc_init_array+0x2e>
 8003bae:	bd70      	pop	{r4, r5, r6, pc}
 8003bb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bb4:	4798      	blx	r3
 8003bb6:	3601      	adds	r6, #1
 8003bb8:	e7ee      	b.n	8003b98 <__libc_init_array+0xc>
 8003bba:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bbe:	4798      	blx	r3
 8003bc0:	3601      	adds	r6, #1
 8003bc2:	e7f2      	b.n	8003baa <__libc_init_array+0x1e>
 8003bc4:	08003c70 	.word	0x08003c70
 8003bc8:	08003c70 	.word	0x08003c70
 8003bcc:	08003c70 	.word	0x08003c70
 8003bd0:	08003c74 	.word	0x08003c74

08003bd4 <memset>:
 8003bd4:	4402      	add	r2, r0
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d100      	bne.n	8003bde <memset+0xa>
 8003bdc:	4770      	bx	lr
 8003bde:	f803 1b01 	strb.w	r1, [r3], #1
 8003be2:	e7f9      	b.n	8003bd8 <memset+0x4>

08003be4 <_init>:
 8003be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003be6:	bf00      	nop
 8003be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bea:	bc08      	pop	{r3}
 8003bec:	469e      	mov	lr, r3
 8003bee:	4770      	bx	lr

08003bf0 <_fini>:
 8003bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bf2:	bf00      	nop
 8003bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bf6:	bc08      	pop	{r3}
 8003bf8:	469e      	mov	lr, r3
 8003bfa:	4770      	bx	lr
