fe4c6ff50c68 ("drm/i915/xe2lpd: Move registers to PICA")
d5c7854b50e6 ("drm/i915/xe2lpd: Move D2D enable/disable")
4a07f063d20c ("drm/i915/cx0: Only clear/set the Pipe Reset bit of the PHY Lanes Owned")
e35628968032 ("drm/i915/cx0: Add step for programming msgbus timer")
e028d7a4235d ("drm/i915/cx0: Check and increase msgbus timeout threshold")
3a8ecd4c3ede ("drm/i915/cx0: Add intel_cx0_get_owned_lane_mask()")
d4b62a1a251d ("drm/i915/mtl: Cleanup usage of phy lane reset")
619a06dba6fa ("drm/i915/mtl: Reset only one lane in case of MFD")
615ed9ece018 ("drm/i915/mtl: Fix expected reg value for Thunderbolt PLL disabling")
6f0423b06a0c ("drm/i915/mtl: Power up TCSS")
7dee06bc0ff5 ("drm/i915/mtl: Readout Thunderbolt HW state")
73fc3abcb797 ("drm/i915/mtl: Enabling/disabling sequence Thunderbolt pll")
929f527a7b70 ("drm/i915/mtl: C20 HW readout")
62618c7f117e ("drm/i915/mtl: C20 PLL programming")
27ac123b4544 ("drm/i915/dp_mst: Fix active port PLL selection for secondary MST streams")
b66a8abaa48a ("drm/i915/display/mtl: Fill port width in DDI_BUF_/TRANS_DDI_FUNC_/PORT_BUF_CTL for HDMI")
5836bc5f8d31 ("drm/i915/mtl: Add C10 phy programming for HDMI")
23ef61946374 ("drm/i915/mtl/display: Implement DisplayPort sequences")
ea8af87ae6be ("drm/i915/mtl: Add vswing programming for C10 phys")
51390cc0e00a ("drm/i915/mtl: Add Support for C10 PHY message bus and pll programming")
