
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.369402                       # Number of seconds simulated
sim_ticks                                369402277189                       # Number of ticks simulated
final_tick                               369402277189                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 351312                       # Simulator instruction rate (inst/s)
host_op_rate                                   360148                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              529621798                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650452                       # Number of bytes of host memory used
host_seconds                                   697.48                       # Real time elapsed on the host
sim_insts                                   245034259                       # Number of instructions simulated
sim_ops                                     251197163                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1111                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           78912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         6919168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             6998080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        78912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          78912                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      3779584                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          3779584                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1233                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           108112                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               109345                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         59056                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               59056                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             213621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           18730713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               18944334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        213621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            213621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        10231621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              10231621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        10231621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            213621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          18730713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              29175954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     59056.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1233.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    108085.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.044732258164                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          3327                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          3327                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               336357                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               57062                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       109345                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       59056                       # Number of write requests accepted
system.mem_ctrl.readBursts                     109345                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     59056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 6996352                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1728                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  3777920                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  6998080                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               3779584                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               6737                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               6687                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               6559                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               7359                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               7165                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               6985                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               6857                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               7002                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               7068                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               6944                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              6719                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              6709                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              6658                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              6685                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              6700                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              6484                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               3555                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               3572                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               3508                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               4103                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               3799                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               3584                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               3587                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               3713                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               3778                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               3837                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              3712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              3712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              3712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              3712                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              3647                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              3499                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   369402227194                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 109345                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 59056                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   108868                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      440                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    2894                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    2901                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    3327                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    3328                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    3328                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    3328                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    3328                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    3328                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    3329                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    3331                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    3329                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    3327                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    3327                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    3327                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    3327                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    3327                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    3327                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    3327                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        65264                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     165.069870                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    105.782282                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    213.137311                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         44718     68.52%     68.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         4363      6.69%     75.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         8840     13.54%     88.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         3662      5.61%     94.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          367      0.56%     94.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          364      0.56%     95.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          286      0.44%     95.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          284      0.44%     96.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         2380      3.65%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         65264                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         3327                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       32.853922                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      26.837171                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     209.041088                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511           3325     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2560-3071            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::11264-11775            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           3327                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         3327                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.742711                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.729254                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.671506                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               427     12.83%     12.83% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 7      0.21%     13.04% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              2888     86.80%     99.85% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 5      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           3327                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        78912                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      6917440                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      3777920                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 213620.772997091408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 18726035.076553627849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 10227116.163842907175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1233                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       108112                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        59056                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     43822593                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   9333619832                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 8546636885618                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35541.44                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     86332.88                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 144720890.10                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                    7327729925                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               9377442425                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   546590000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      67031.32                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 85781.32                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         18.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         10.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      18.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      10.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.23                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.15                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.08                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.99                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     51325                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    51756                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  46.95                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 87.64                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2193586.90                       # Average gap between requests
system.mem_ctrl.pageHitRate                     61.22                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                 237297900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                 126119235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                395206140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy               153577620                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          18578723280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            6836383920                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy             962327040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy      57726190260                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy      35648928000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       34974007920                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            155648637855                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             421.352676                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          351880116845                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE    1736638441                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     7859020000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  132453931441                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN  92835495904                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     7926208352                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN 126590983051                       # Time in different power states
system.mem_ctrl_1.actEnergy                 228708480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                 121557645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                385324380                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy               154558980                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          18446575680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            6805294980                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy             942386880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy      57295088430                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy      35400765600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       35320770480                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            155113170945                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             419.903126                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          351999069184                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE    1704511726                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     7803120000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  134160681187                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN  92190079518                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     7895507012                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN 125648377746                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20029995                       # Number of BP lookups
system.cpu.branchPred.condPredicted          14157202                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            914447                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             15739039                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                15557138                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.844269                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2296129                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                106                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           39320                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              38766                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              554                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         7461                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    46                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        332495299                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   245034259                       # Number of instructions committed
system.cpu.committedOps                     251197163                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       2459639                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.356934                       # CPI: cycles per instruction
system.cpu.ipc                               0.736956                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu               115268940     45.89%     45.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1337      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     45.89% # Class of committed instruction
system.cpu.op_class_0::MemRead              107172414     42.66%     88.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28754456     11.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                251197163                       # Class of committed instruction
system.cpu.tickCycles                       308426285                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        24069014                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions          101970795                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions         111344780                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         26723268                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.768964                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           130624587                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            121339                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1076.525989                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255530                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.768964                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999549                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999549                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         522829319                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        522829319                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data    102016175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       102016175                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     28486903                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       28486903                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           85                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           85                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           85                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data    130503078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        130503078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    130503078                       # number of overall hits
system.cpu.dcache.overall_hits::total       130503078                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        61191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         61191                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       112556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       112556                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       173747                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         173747                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       173747                       # number of overall misses
system.cpu.dcache.overall_misses::total        173747                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8301908615                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8301908615                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18886133420                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18886133420                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  27188042035                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27188042035                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27188042035                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27188042035                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    102077366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    102077366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     28599459                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28599459                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           85                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           85                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data    130676825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    130676825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    130676825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    130676825                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000599                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003936                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003936                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001330                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001330                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001330                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001330                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 135672.053325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 135672.053325                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 167793.217776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 167793.217776                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 156480.641594                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 156480.641594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 156480.641594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 156480.641594                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        68986                       # number of writebacks
system.cpu.dcache.writebacks::total             68986                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52375                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52375                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        52408                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52408                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52408                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52408                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        61158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        61158                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        60181                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        60181                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       121339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       121339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       121339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       121339                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8162430342                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8162430342                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11315406124                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11315406124                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19477836466                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19477836466                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19477836466                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19477836466                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000929                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000929                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000929                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000929                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 133464.638183                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 133464.638183                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 188022.899653                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 188022.899653                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 160524.122220                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 160524.122220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 160524.122220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 160524.122220                       # average overall mshr miss latency
system.cpu.dcache.replacements                 120827                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.096365                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            64310562                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1364                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          47148.505865                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123321                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.096365                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.965032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         128622490                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        128622490                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     64309198                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        64309198                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     64309198                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         64309198                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     64309198                       # number of overall hits
system.cpu.icache.overall_hits::total        64309198                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1365                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1365                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1365                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1365                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1365                       # number of overall misses
system.cpu.icache.overall_misses::total          1365                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    162154894                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162154894                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    162154894                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162154894                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    162154894                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162154894                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     64310563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     64310563                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     64310563                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     64310563                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     64310563                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     64310563                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 118794.794139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 118794.794139                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 118794.794139                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 118794.794139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 118794.794139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 118794.794139                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1365                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1365                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1365                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1365                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1365                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159124086                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159124086                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159124086                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159124086                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159124086                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159124086                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 116574.421978                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 116574.421978                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 116574.421978                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 116574.421978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 116574.421978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 116574.421978                       # average overall mshr miss latency
system.cpu.icache.replacements                    858                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         2045.507651                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs             191672                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           109388                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.752221                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            98879                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     1.183688                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst    15.576268                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data  2028.747695                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.000578                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.007606                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.990599                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.998783                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1124                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses          1642908                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses         1642908                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks        68986                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total        68986                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data          107                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total          107                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst          131                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data        13103                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total        13234                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst          131                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data        13210                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total           13341                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst          131                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data        13210                       # number of overall hits
system.cpu.l2cache.overall_hits::total          13341                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data        60074                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        60074                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst         1234                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data        48055                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total        49289                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst         1234                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data       108129                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        109363                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst         1234                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data       108129                       # number of overall misses
system.cpu.l2cache.overall_misses::total       109363                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data  11044610984                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  11044610984                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst    148864001                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data   7482658326                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total   7631522327                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst    148864001                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data  18527269310                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  18676133311                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst    148864001                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data  18527269310                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  18676133311                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks        68986                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total        68986                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data        60181                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        60181                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst         1365                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data        61158                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total        62523                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst         1365                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data       121339                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total       122704                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst         1365                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data       121339                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total       122704                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.998222                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.998222                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.904029                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.785752                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.788334                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.904029                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.891131                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.891275                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.904029                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.891131                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.891275                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 183850.101275                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 183850.101275                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 120635.333063                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 155710.297076                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 154832.159853                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 120635.333063                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 171344.128865                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 170771.954966                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 120635.333063                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 171344.128865                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 170771.954966                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks        59056                       # number of writebacks
system.cpu.l2cache.writebacks::total            59056                       # number of writebacks
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data           17                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total           17                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data           17                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data           17                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data        60074                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        60074                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1234                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data        48038                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total        49272                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst         1234                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data       108112                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       109346                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst         1234                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data       108112                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       109346                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   9709766704                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   9709766704                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121466741                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   6413476366                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   6534943107                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst    121466741                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data  16123243070                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  16244709811                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst    121466741                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data  16123243070                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  16244709811                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.998222                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.998222                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.904029                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.785474                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.788062                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.904029                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.890991                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.891136                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.904029                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.890991                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.891136                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 161630.101275                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 161630.101275                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 98433.339546                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 133508.396811                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 132629.954274                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 98433.339546                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 149134.629551                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 148562.451402                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 98433.339546                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 149134.629551                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 148562.451402                       # average overall mshr miss latency
system.cpu.l2cache.replacements                107340                       # number of replacements
system.l2bus.snoop_filter.tot_requests         244389                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       121701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          177                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              937                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          934                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               62522                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        128042                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            100983                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              60181                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             60181                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          62523                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         3587                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       363505                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  367092                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        87296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     12180800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 12268096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            107340                       # Total snoops (count)
system.l2bus.snoopTraffic                     3779584                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             230044                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004925                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.070193                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   228914     99.51%     99.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1127      0.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        3      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               230044                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            578089963                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             7577020                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           674058125                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests        215748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       106538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 369402277189                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49271                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        59056                       # Transaction distribution
system.membus.trans_dist::CleanEvict            47347                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60074                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60074                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49271                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port       325093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 325093                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port     10777664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10777664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              109345                       # Request fanout histogram
system.membus.reqLayer0.occupancy           502140892                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          671438166                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
