{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654034930998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654034930998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 17:08:50 2022 " "Processing started: Tue May 31 17:08:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654034930998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034930998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISC2 -c TRISC2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISC2 -c TRISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034930998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654034931482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654034931482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse4357_advance_digital_logic/ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse4357_advance_digital_logic/ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../../../../CSE4357_Advance_Digital_Logic/RAM/RAM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE4357_Advance_Digital_Logic/RAM/RAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscFSM " "Found entity 1: triscFSM" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/lab_6_section3/twocomplement2sevens.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/lab_6_section3/twocomplement2sevens.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoComplement2sevenS " "Found entity 1: twoComplement2sevenS" {  } { { "../Lab_6_section3/twoComplement2sevenS.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/Lab_6_section3/twoComplement2sevenS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/lab_6/binary2sevens.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/lab_6/binary2sevens.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2sevenS " "Found entity 1: Binary2sevenS" {  } { { "../lab_6/Binary2sevenS.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/lab_6/Binary2sevenS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/fabehav/fabehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/fabehav/fabehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "../CSE2441-lab9/FAbehav/FAbehav.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/FAbehav/FAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/sol2/addersubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/sol2/addersubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../CSE2441-lab9/SOL2/AdderSubtractor.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/SOL2/AdderSubtractor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/ramtestercode/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/ramtestercode/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/RAMtesterCode/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/two2one.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/two2one.v" { { "Info" "ISGN_ENTITY_NAME" "1 two2one " "Found entity 1: two2one" {  } { { "../two2one.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/two2one.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/piporeg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/piporeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPOreg " "Found entity 1: PIPOreg" {  } { { "../PIPOreg.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/PIPOreg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../PC.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acc " "Found entity 1: Acc" {  } { { "../ACC.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/ACC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/cse2441-lab9/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../CSE2441-lab9/FullAdder/FullAdder.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/FullAdder/FullAdder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/andxorarray.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/andxorarray.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDXORarray " "Found entity 1: ANDXORarray" {  } { { "../ANDXORarray.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/ANDXORarray.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscid.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscid.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscID " "Found entity 1: triscID" {  } { { "../triscID.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/trisccu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/trisccu.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscCU " "Found entity 1: triscCU" {  } { { "../triscCU.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/basicalu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/basicalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 BasicALU " "Found entity 1: BasicALU" {  } { { "../BasicALU.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscram/triscram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/khaled ahmed/desktop/cse2441/khaled_cse2441-001/lab13/triscram/triscram.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscRAM " "Found entity 1: triscRAM" {  } { { "../triscRAM/triscRAM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscRAM/triscRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 TRISC2.v(7) " "Verilog HDL Declaration information at TRISC2.v(7): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654034941826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 TRISC2.v(7) " "Verilog HDL Declaration information at TRISC2.v(7): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654034941826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 TRISC2.v(7) " "Verilog HDL Declaration information at TRISC2.v(7): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654034941826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 TRISC2.v(7) " "Verilog HDL Declaration information at TRISC2.v(7): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654034941826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 TRISC2.v(7) " "Verilog HDL Declaration information at TRISC2.v(7): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654034941826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 TRISC2.v(8) " "Verilog HDL Declaration information at TRISC2.v(8): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654034941826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc2.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISC2 " "Found entity 1: TRISC2" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654034941826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034941826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISC2 " "Elaborating entity \"TRISC2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654034941982 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI\[7..4\] 0 TRISC2.v(9) " "Net \"MDI\[7..4\]\" at TRISC2.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654034941998 "|TRISC2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5..1\] TRISC2.v(6) " "Output port \"LEDR\[5..1\]\" at TRISC2.v(6) has no driver" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654034941998 "|TRISC2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "TRISC2.v" "DivideX2" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "TRISC2.v" "AddressGen" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "TRISC2.v" "RAM_inst" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPOreg PIPOreg:IReg " "Elaborating entity \"PIPOreg\" for hierarchy \"PIPOreg:IReg\"" {  } { { "TRISC2.v" "IReg" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acc Acc:ACC " "Elaborating entity \"Acc\" for hierarchy \"Acc:ACC\"" {  } { { "TRISC2.v" "ACC" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two2one Acc:ACC\|two2one:two2oneMUX " "Elaborating entity \"two2one\" for hierarchy \"Acc:ACC\|two2one:two2oneMUX\"" {  } { { "../ACC.v" "two2oneMUX" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/ACC.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BasicALU BasicALU:ALU " "Elaborating entity \"BasicALU\" for hierarchy \"BasicALU:ALU\"" {  } { { "TRISC2.v" "ALU" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942107 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Aout BasicALU.v(6) " "Output port \"Aout\" at BasicALU.v(6) has no driver" {  } { { "../BasicALU.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654034942107 "|TRISC2|BasicALU:ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Bout BasicALU.v(6) " "Output port \"Bout\" at BasicALU.v(6) has no driver" {  } { { "../BasicALU.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654034942107 "|TRISC2|BasicALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor BasicALU:ALU\|AdderSubtractor:AddSub " "Elaborating entity \"AdderSubtractor\" for hierarchy \"BasicALU:ALU\|AdderSubtractor:AddSub\"" {  } { { "../BasicALU.v" "AddSub" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav BasicALU:ALU\|AdderSubtractor:AddSub\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"BasicALU:ALU\|AdderSubtractor:AddSub\|FAbehav:s0\"" {  } { { "../CSE2441-lab9/SOL2/AdderSubtractor.v" "s0" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441-lab9/SOL2/AdderSubtractor.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDXORarray BasicALU:ALU\|ANDXORarray:ANDXOR " "Elaborating entity \"ANDXORarray\" for hierarchy \"BasicALU:ALU\|ANDXORarray:ANDXOR\"" {  } { { "../BasicALU.v" "ANDXOR" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoComplement2sevenS BasicALU:ALU\|twoComplement2sevenS:binary2two " "Elaborating entity \"twoComplement2sevenS\" for hierarchy \"BasicALU:ALU\|twoComplement2sevenS:binary2two\"" {  } { { "../BasicALU.v" "binary2two" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/BasicALU.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscCU triscCU:CU " "Elaborating entity \"triscCU\" for hierarchy \"triscCU:CU\"" {  } { { "TRISC2.v" "CU" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942170 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C\[6\] triscCU.v(8) " "Output port \"C\[6\]\" at triscCU.v(8) has no driver" {  } { { "../triscCU.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654034942170 "|TRISC2|triscCU:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscID triscCU:CU\|triscID:ID " "Elaborating entity \"triscID\" for hierarchy \"triscCU:CU\|triscID:ID\"" {  } { { "../triscCU.v" "ID" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscFSM triscCU:CU\|triscFSM:triscFSM_inst " "Elaborating entity \"triscFSM\" for hierarchy \"triscCU:CU\|triscFSM:triscFSM_inst\"" {  } { { "../triscCU.v" "triscFSM_inst" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscCU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942186 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate triscFSM.v(13) " "Verilog HDL Always Construct warning at triscFSM.v(13): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U triscFSM.v(13) " "Inferred latch for \"nextstate.U\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T triscFSM.v(13) " "Inferred latch for \"nextstate.T\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S triscFSM.v(13) " "Inferred latch for \"nextstate.S\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R triscFSM.v(13) " "Inferred latch for \"nextstate.R\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q triscFSM.v(13) " "Inferred latch for \"nextstate.Q\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P triscFSM.v(13) " "Inferred latch for \"nextstate.P\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O triscFSM.v(13) " "Inferred latch for \"nextstate.O\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N triscFSM.v(13) " "Inferred latch for \"nextstate.N\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M triscFSM.v(13) " "Inferred latch for \"nextstate.M\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L triscFSM.v(13) " "Inferred latch for \"nextstate.L\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K triscFSM.v(13) " "Inferred latch for \"nextstate.K\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J triscFSM.v(13) " "Inferred latch for \"nextstate.J\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I triscFSM.v(13) " "Inferred latch for \"nextstate.I\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H triscFSM.v(13) " "Inferred latch for \"nextstate.H\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G triscFSM.v(13) " "Inferred latch for \"nextstate.G\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F triscFSM.v(13) " "Inferred latch for \"nextstate.F\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E triscFSM.v(13) " "Inferred latch for \"nextstate.E\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D triscFSM.v(13) " "Inferred latch for \"nextstate.D\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C triscFSM.v(13) " "Inferred latch for \"nextstate.C\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B triscFSM.v(13) " "Inferred latch for \"nextstate.B\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.A triscFSM.v(13) " "Inferred latch for \"nextstate.A\" at triscFSM.v(13)" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034942201 "|TRISC2|triscCU:CU|triscFSM:triscFSM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2sevenS Binary2sevenS:hex5 " "Elaborating entity \"Binary2sevenS\" for hierarchy \"Binary2sevenS:hex5\"" {  } { { "TRISC2.v" "hex5" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034942217 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.Q_569 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.Q_569\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.R_550 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.R_550\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.O_604 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.O_604\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.N_623 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.N_623\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.L_658 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.L_658\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.K_677 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.K_677\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.J_696 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.J_696\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.E_779 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.E_779\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.D_798 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.D_798\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.C_817 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.C_817\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.B_836 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.B_836\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.S_531 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.S_531\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.T_512 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.T_512\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.U_493 " "LATCH primitive \"triscCU:CU\|triscFSM:triscFSM_inst\|nextstate.U_493\" is permanently enabled" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 13 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654034942404 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RAMin " "Found clock multiplexer RAMin" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1654034942546 "|TRISC2|RAMin"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1654034942546 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654034942857 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654034942920 "|TRISC2|LEDG[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654034942920 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654034943077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654034943576 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OnOffToggle:DivideX2\|Mult0 " "Logic cell \"OnOffToggle:DivideX2\|Mult0\"" {  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "Mult0" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/RAMtesterCode/OnOffToggle/OnOffToggle.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1654034943592 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1654034943592 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/output_files/TRISC2.map.smsg " "Generated suppressed messages file C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/output_files/TRISC2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034943624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654034943935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654034943935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654034944092 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654034944092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654034944092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654034944092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654034944139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 17:09:04 2022 " "Processing ended: Tue May 31 17:09:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654034944139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654034944139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654034944139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654034944139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654034945593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654034945593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 17:09:05 2022 " "Processing started: Tue May 31 17:09:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654034945593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654034945593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TRISC2 -c TRISC2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TRISC2 -c TRISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654034945593 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654034945702 ""}
{ "Info" "0" "" "Project  = TRISC2" {  } {  } 0 0 "Project  = TRISC2" 0 0 "Fitter" 0 0 1654034945702 ""}
{ "Info" "0" "" "Revision = TRISC2" {  } {  } 0 0 "Revision = TRISC2" 0 0 "Fitter" 0 0 1654034945702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654034945795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654034945795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TRISC2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"TRISC2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654034945811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654034945873 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654034945873 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654034946201 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654034946217 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654034946420 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654034946420 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654034946435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654034946435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654034946435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654034946435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654034946435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654034946435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654034946435 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654034946435 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654034946435 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654034946435 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654034946435 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654034946435 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654034946435 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654034946435 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TRISC2.sdc " "Synopsys Design Constraints File file not found: 'TRISC2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654034947435 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654034947435 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654034947435 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654034947435 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654034947435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAMin  " "Automatically promoted node RAMin " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654034947451 ""}  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654034947451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnOffToggle:DivideX2\|Mult0  " "Automatically promoted node OnOffToggle:DivideX2\|Mult0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654034947451 ""}  } { { "../RAMtesterCode/OnOffToggle/OnOffToggle.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/RAMtesterCode/OnOffToggle/OnOffToggle.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654034947451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "Automatically promoted node triscCU:CU\|triscFSM:triscFSM_inst\|state.E " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654034947451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "triscCU:CU\|triscFSM:triscFSM_inst\|state.I " "Destination node triscCU:CU\|triscFSM:triscFSM_inst\|state.I" {  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654034947451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[2\]~output " "Destination node LEDG\[2\]~output" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654034947451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[7\]~output " "Destination node LEDG\[7\]~output" {  } { { "TRISC2.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/TRISC2.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654034947451 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654034947451 ""}  } { { "../triscFSM.v" "" { Text "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/triscFSM.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654034947451 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654034947889 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654034947889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654034947889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654034947889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654034947889 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654034947889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654034947889 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654034947889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654034947904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654034947904 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654034947904 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654034948077 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654034948092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654034950280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654034950374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654034950420 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654034952296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654034952296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654034952873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654034954249 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654034954249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654034955030 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654034955030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654034955045 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654034955249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654034955264 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654034955649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654034955649 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654034956306 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654034956993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/output_files/TRISC2.fit.smsg " "Generated suppressed messages file C:/Users/Khaled Ahmed/Desktop/CSE2441/Khaled_CSE2441-001/Lab13/CSE2441ProjectFall2021/output_files/TRISC2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654034957415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5381 " "Peak virtual memory: 5381 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654034957900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 17:09:17 2022 " "Processing ended: Tue May 31 17:09:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654034957900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654034957900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654034957900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654034957900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654034959337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654034959337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 17:09:19 2022 " "Processing started: Tue May 31 17:09:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654034959337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654034959337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TRISC2 -c TRISC2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TRISC2 -c TRISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654034959337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654034959650 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654034961509 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654034961650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654034962587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 17:09:22 2022 " "Processing ended: Tue May 31 17:09:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654034962587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654034962587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654034962587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654034962587 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654034963243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654034963978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654034963978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 17:09:23 2022 " "Processing started: Tue May 31 17:09:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654034963978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654034963978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TRISC2 -c TRISC2 " "Command: quartus_sta TRISC2 -c TRISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654034963978 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654034964103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654034964306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654034964306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034964338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034964338 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TRISC2.sdc " "Synopsys Design Constraints File file not found: 'TRISC2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654034964603 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034964603 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SysClock SysClock " "create_clock -period 1.000 -name SysClock SysClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654034964603 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name triscCU:CU\|triscFSM:triscFSM_inst\|state.E triscCU:CU\|triscFSM:triscFSM_inst\|state.E " "create_clock -period 1.000 -name triscCU:CU\|triscFSM:triscFSM_inst\|state.E triscCU:CU\|triscFSM:triscFSM_inst\|state.E" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654034964603 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OnOffToggle:DivideX2\|state OnOffToggle:DivideX2\|state " "create_clock -period 1.000 -name OnOffToggle:DivideX2\|state OnOffToggle:DivideX2\|state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654034964603 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockIn ClockIn " "create_clock -period 1.000 -name ClockIn ClockIn" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654034964603 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654034964603 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654034964603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654034964603 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654034964603 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654034964634 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1654034964634 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654034964634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.804 " "Worst-case setup slack is -2.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.804             -23.663 SysClock  " "   -2.804             -23.663 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.641             -22.785 ClockIn  " "   -2.641             -22.785 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305              -0.465 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "   -0.305              -0.465 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174              -0.343 OnOffToggle:DivideX2\|state  " "   -0.174              -0.343 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034964650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "    0.339               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 OnOffToggle:DivideX2\|state  " "    0.340               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 SysClock  " "    0.452               0.000 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.266               0.000 ClockIn  " "    1.266               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034964650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.890 " "Worst-case recovery slack is -0.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890              -3.560 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "   -0.890              -3.560 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034964650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.233 " "Worst-case removal slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "    1.233               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034964665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.851 SysClock  " "   -3.000             -26.851 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.627 ClockIn  " "   -3.000             -15.627 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 OnOffToggle:DivideX2\|state  " "   -1.403              -5.612 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "   -1.403              -5.612 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034964665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034964665 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654034964681 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654034964681 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654034964696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654034964728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654034965400 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654034965462 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654034965541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.552 " "Worst-case setup slack is -2.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.552             -21.097 SysClock  " "   -2.552             -21.097 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.380             -20.539 ClockIn  " "   -2.380             -20.539 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -0.242 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "   -0.183              -0.242 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.141 OnOffToggle:DivideX2\|state  " "   -0.072              -0.141 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034965541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 OnOffToggle:DivideX2\|state  " "    0.305               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "    0.305               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 SysClock  " "    0.366               0.000 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 ClockIn  " "    0.954               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034965556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.900 " "Worst-case recovery slack is -0.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.900              -3.600 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "   -0.900              -3.600 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034965571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.204 " "Worst-case removal slack is 1.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.204               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "    1.204               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034965604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.851 SysClock  " "   -3.000             -26.851 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.627 ClockIn  " "   -3.000             -15.627 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 OnOffToggle:DivideX2\|state  " "   -1.403              -5.612 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "   -1.403              -5.612 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034965604 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654034965618 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654034965618 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654034965618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654034965791 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654034965791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.824 " "Worst-case setup slack is -0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824              -6.845 SysClock  " "   -0.824              -6.845 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -5.975 ClockIn  " "   -0.710              -5.975 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "    0.431               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 OnOffToggle:DivideX2\|state  " "    0.496               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034965791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "    0.147               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 OnOffToggle:DivideX2\|state  " "    0.148               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 SysClock  " "    0.173               0.000 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 ClockIn  " "    0.534               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034965806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.300 " "Worst-case recovery slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "    0.300               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034965806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.281 " "Worst-case removal slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "    0.281               0.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034965822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.355 SysClock  " "   -3.000             -24.355 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.523 ClockIn  " "   -3.000             -15.523 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 OnOffToggle:DivideX2\|state  " "   -1.000              -4.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E  " "   -1.000              -4.000 triscCU:CU\|triscFSM:triscFSM_inst\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654034965822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654034965822 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654034965837 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654034965837 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654034966853 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654034966853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654034966931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 17:09:26 2022 " "Processing ended: Tue May 31 17:09:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654034966931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654034966931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654034966931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654034966931 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654034967712 ""}
