# Generated by Yosys 0.58+74 (git sha1 272aa9cde, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
autoidx 2248
attribute \src "rvfi_testbench.sv:15.1-71.10"
attribute \top 1
attribute \hdlname "rvfi_testbench"
attribute \keep 1
module \rvfi_testbench
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.50-6.60"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_valid"
  wire \wrapper.rvfi_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.217-6.226"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_trap"
  wire \wrapper.rvfi_trap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.673-6.687"
  attribute \hdlname "wrapper rvfi_rs2_rdata"
  wire width 64 \wrapper.rvfi_rs2_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.583-6.596"
  attribute \hdlname "wrapper rvfi_rs2_addr"
  wire width 5 \wrapper.rvfi_rs2_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.628-6.642"
  attribute \hdlname "wrapper rvfi_rs1_rdata"
  wire width 64 \wrapper.rvfi_rs1_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.522-6.535"
  attribute \hdlname "wrapper rvfi_rs1_addr"
  wire width 5 \wrapper.rvfi_rs1_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.779-6.792"
  attribute \hdlname "wrapper rvfi_rd_wdata"
  wire width 64 \wrapper.rvfi_rd_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.734-6.746"
  attribute \hdlname "wrapper rvfi_rd_addr"
  wire width 5 \wrapper.rvfi_rd_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.869-6.882"
  attribute \hdlname "wrapper rvfi_pc_wdata"
  wire width 64 \wrapper.rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.824-6.837"
  attribute \hdlname "wrapper rvfi_pc_rdata"
  wire width 64 \wrapper.rvfi_pc_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.111-6.121"
  attribute \hdlname "wrapper rvfi_order"
  wire width 64 \wrapper.rvfi_order
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.400-6.409"
  attribute \hdlname "wrapper rvfi_mode"
  wire width 2 \wrapper.rvfi_mode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1004-6.1018"
  attribute \hdlname "wrapper rvfi_mem_wmask"
  wire width 8 \wrapper.rvfi_mem_wmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1094-6.1108"
  attribute \hdlname "wrapper rvfi_mem_wdata"
  wire width 64 \wrapper.rvfi_mem_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.959-6.973"
  attribute \hdlname "wrapper rvfi_mem_rmask"
  wire width 8 \wrapper.rvfi_mem_rmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.1049-6.1063"
  attribute \hdlname "wrapper rvfi_mem_rdata"
  wire width 64 \wrapper.rvfi_mem_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.914-6.927"
  attribute \hdlname "wrapper rvfi_mem_addr"
  wire width 64 \wrapper.rvfi_mem_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.461-6.469"
  attribute \hdlname "wrapper rvfi_ixl"
  wire width 2 \wrapper.rvfi_ixl
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.339-6.348"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_intr"
  wire \wrapper.rvfi_intr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.156-6.165"
  attribute \hdlname "wrapper rvfi_insn"
  wire width 32 \wrapper.rvfi_insn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:6.278-6.287"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper rvfi_halt"
  wire \wrapper.rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:5.11-5.16"
  attribute \hdlname "wrapper reset"
  wire \wrapper.reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:17.32-17.47"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_valid"
  wire \wrapper.ibus_resp_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:20.32-20.44"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_id"
  wire width 16 \wrapper.ibus_resp_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:18.32-18.46"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_data"
  wire width 64 \wrapper.ibus_resp_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:19.32-19.46"
  attribute \keep 1
  attribute \hdlname "wrapper ibus_resp_addr"
  wire width 64 \wrapper.ibus_resp_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:671.23-671.42"
  attribute \hdlname "wrapper cpu when_scheduler_l251"
  wire \wrapper.cpu.when_scheduler_l251
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:658.23-658.42"
  attribute \hdlname "wrapper cpu when_scheduler_l201"
  wire \wrapper.cpu.when_scheduler_l201
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:657.23-657.42"
  attribute \hdlname "wrapper cpu when_scheduler_l197"
  wire \wrapper.cpu.when_scheduler_l197
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:656.23-656.42"
  attribute \hdlname "wrapper cpu when_scheduler_l188"
  wire \wrapper.cpu.when_scheduler_l188
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:654.23-654.42"
  attribute \hdlname "wrapper cpu when_scheduler_l153"
  wire \wrapper.cpu.when_scheduler_l153
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:653.23-653.42"
  attribute \hdlname "wrapper cpu when_scheduler_l149"
  wire \wrapper.cpu.when_scheduler_l149
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:652.23-652.42"
  attribute \hdlname "wrapper cpu when_scheduler_l145"
  wire \wrapper.cpu.when_scheduler_l145
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:706.23-706.38"
  attribute \hdlname "wrapper cpu when_branch_l98"
  wire \wrapper.cpu.when_branch_l98
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:705.23-705.38"
  attribute \hdlname "wrapper cpu when_branch_l90"
  wire \wrapper.cpu.when_branch_l90
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:687.23-687.38"
  attribute \hdlname "wrapper cpu when_IntAlu_l75"
  wire \wrapper.cpu.when_IntAlu_l75
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:685.23-685.38"
  attribute \hdlname "wrapper cpu when_IntAlu_l34"
  wire \wrapper.cpu.when_IntAlu_l34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:733.23-733.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_4"
  wire \wrapper.cpu.when_CtrlLink_l198_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:732.23-732.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_3"
  wire \wrapper.cpu.when_CtrlLink_l198_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:730.23-730.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_2"
  wire \wrapper.cpu.when_CtrlLink_l198_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:729.23-729.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198_1"
  wire \wrapper.cpu.when_CtrlLink_l198_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:727.23-727.41"
  attribute \hdlname "wrapper cpu when_CtrlLink_l198"
  wire \wrapper.cpu.when_CtrlLink_l198
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:731.23-731.43"
  attribute \hdlname "wrapper cpu when_CtrlLink_l191_2"
  wire \wrapper.cpu.when_CtrlLink_l191_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:726.23-726.41"
  attribute \hdlname "wrapper cpu when_CtrlLink_l191"
  wire \wrapper.cpu.when_CtrlLink_l191
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:19.24-19.37"
  attribute \hdlname "wrapper cpu io_rvfi_valid"
  wire \wrapper.cpu.io_rvfi_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:22.24-22.36"
  attribute \hdlname "wrapper cpu io_rvfi_trap"
  wire \wrapper.cpu.io_rvfi_trap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:30.24-30.41"
  attribute \hdlname "wrapper cpu io_rvfi_rs2_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_rs2_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:28.24-28.40"
  attribute \hdlname "wrapper cpu io_rvfi_rs2_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rs2_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:29.24-29.41"
  attribute \hdlname "wrapper cpu io_rvfi_rs1_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_rs1_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:27.24-27.40"
  attribute \hdlname "wrapper cpu io_rvfi_rs1_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rs1_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:32.24-32.40"
  attribute \hdlname "wrapper cpu io_rvfi_rd_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_rd_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:31.24-31.39"
  attribute \hdlname "wrapper cpu io_rvfi_rd_addr"
  wire width 5 \wrapper.cpu.io_rvfi_rd_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:34.24-34.40"
  attribute \hdlname "wrapper cpu io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:33.24-33.40"
  attribute \hdlname "wrapper cpu io_rvfi_pc_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_pc_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:20.24-20.37"
  attribute \hdlname "wrapper cpu io_rvfi_order"
  wire width 64 \wrapper.cpu.io_rvfi_order
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:25.24-25.36"
  attribute \hdlname "wrapper cpu io_rvfi_mode"
  wire width 2 \wrapper.cpu.io_rvfi_mode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:37.24-37.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_wmask"
  wire width 8 \wrapper.cpu.io_rvfi_mem_wmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:39.24-39.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_wdata"
  wire width 64 \wrapper.cpu.io_rvfi_mem_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:36.24-36.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_rmask"
  wire width 8 \wrapper.cpu.io_rvfi_mem_rmask
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:38.24-38.41"
  attribute \hdlname "wrapper cpu io_rvfi_mem_rdata"
  wire width 64 \wrapper.cpu.io_rvfi_mem_rdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:35.24-35.40"
  attribute \hdlname "wrapper cpu io_rvfi_mem_addr"
  wire width 64 \wrapper.cpu.io_rvfi_mem_addr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:26.24-26.35"
  attribute \hdlname "wrapper cpu io_rvfi_ixl"
  wire width 2 \wrapper.cpu.io_rvfi_ixl
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:24.24-24.36"
  attribute \hdlname "wrapper cpu io_rvfi_intr"
  wire \wrapper.cpu.io_rvfi_intr
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:21.24-21.36"
  attribute \hdlname "wrapper cpu io_rvfi_insn"
  wire width 32 \wrapper.cpu.io_rvfi_insn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:23.24-23.36"
  attribute \hdlname "wrapper cpu io_rvfi_halt"
  wire \wrapper.cpu.io_rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:10.24-10.32"
  attribute \hdlname "wrapper cpu io_reset"
  wire \wrapper.cpu.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:15.24-15.41"
  attribute \hdlname "wrapper cpu io_iBus_rsp_valid"
  wire \wrapper.cpu.io_iBus_rsp_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:18.24-18.46"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_id"
  wire width 16 \wrapper.cpu.io_iBus_rsp_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:16.24-16.48"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_data"
  wire width 64 \wrapper.cpu.io_iBus_rsp_payload_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:17.24-17.51"
  attribute \hdlname "wrapper cpu io_iBus_rsp_payload_address"
  wire width 64 \wrapper.cpu.io_iBus_rsp_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:11.24-11.41"
  attribute \hdlname "wrapper cpu io_iBus_cmd_valid"
  wire \wrapper.cpu.io_iBus_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:12.24-12.41"
  attribute \hdlname "wrapper cpu io_iBus_cmd_ready"
  wire \wrapper.cpu.io_iBus_cmd_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:14.24-14.46"
  attribute \hdlname "wrapper cpu io_iBus_cmd_payload_id"
  wire width 16 \wrapper.cpu.io_iBus_cmd_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:13.24-13.51"
  attribute \hdlname "wrapper cpu io_iBus_cmd_payload_address"
  wire width 64 \wrapper.cpu.io_iBus_cmd_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:49.24-49.35"
  attribute \hdlname "wrapper cpu io_dbg_x_pc"
  wire width 64 \wrapper.cpu.io_dbg_x_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:50.24-50.36"
  attribute \hdlname "wrapper cpu io_dbg_wb_pc"
  wire width 64 \wrapper.cpu.io_dbg_wb_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:47.24-47.35"
  attribute \hdlname "wrapper cpu io_dbg_f_pc"
  wire width 64 \wrapper.cpu.io_dbg_f_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:48.24-48.35"
  attribute \hdlname "wrapper cpu io_dbg_d_pc"
  wire width 64 \wrapper.cpu.io_dbg_d_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:40.24-40.42"
  attribute \hdlname "wrapper cpu io_dbg_commitValid"
  wire \wrapper.cpu.io_dbg_commitValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:41.24-41.39"
  attribute \hdlname "wrapper cpu io_dbg_commitPc"
  wire width 64 \wrapper.cpu.io_dbg_commitPc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:42.24-42.41"
  attribute \hdlname "wrapper cpu io_dbg_commitInsn"
  wire width 32 \wrapper.cpu.io_dbg_commitInsn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:9.24-9.36"
  attribute \hdlname "wrapper cpu io_clkEnable"
  wire \wrapper.cpu.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:8.24-8.30"
  attribute \hdlname "wrapper cpu io_clk"
  wire \wrapper.cpu.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:672.23-672.50"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_wasReset"
  wire \wrapper.cpu.coreArea_srcPlugin_wasReset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:683.23-683.52"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs_rs2Data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs_rs2Data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:682.23-682.52"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs_rs1Data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs_rs1Data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:681.23-681.56"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs2Reader_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:680.23-680.59"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs2Reader_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_rs2Reader_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:678.23-678.56"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs1Reader_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:677.23-677.59"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_rs1Reader_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_rs1Reader_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:168.23-168.77"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_writer_valid"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_writer_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:176.23-176.79"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:175.23-175.79"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3144.23-3144.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile when_regFile_l66"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.when_regFile_l66
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3142.23-3142.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem_spinal_port1"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3141.23-3141.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem_spinal_port0"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3133.24-3133.39"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_valid"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3135.24-3135.38"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3134.24-3134.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_writer_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3137.24-3137.32"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_reset"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3132.24-3132.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS2_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3131.24-3131.44"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS2_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3129.24-3129.41"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS1_data"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3128.24-3128.44"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_readerRS1_address"
  wire width 5 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3138.24-3138.36"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_clkEnable"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3136.24-3136.30"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile io_clk"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3143.23-3143.28"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile _zz_1"
  wire \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:673.23-673.53"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_immsel_sext"
  wire width 64 \wrapper.cpu.coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:713.23-713.48"
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_order"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_order
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:51.46-51.79"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_valid"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_valid
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:54.46-54.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_trap"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_trap
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:62.46-62.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs2_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:60.46-60.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs2_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:61.46-61.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs1_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:59.46-59.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rs1_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:64.46-64.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rd_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:63.46-63.81"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_rd_addr"
  wire width 5 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:66.46-66.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:65.46-65.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_pc_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:52.46-52.79"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_order"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_order
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:57.46-57.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mode"
  wire width 2 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mode
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:69.46-69.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_wmask"
  wire width 8 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wmask
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:71.46-71.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_wdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:68.46-68.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_rmask"
  wire width 8 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rmask
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:70.46-70.83"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_rdata"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rdata
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:67.46-67.82"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_mem_addr"
  wire width 64 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_addr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:58.46-58.77"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_ixl"
  wire width 2 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_ixl
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:56.46-56.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_intr"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_intr
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:53.46-53.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_insn"
  wire width 32 \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_insn
  attribute \syn_keep 1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:55.46-55.78"
  attribute \keep 1
  attribute \hdlname "wrapper cpu coreArea_rvfiPlugin_io_rvfi_halt"
  wire \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_halt
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:424.23-424.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:457.23-457.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:463.23-463.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:488.23-488.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:489.23-489.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:484.23-484.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:485.23-485.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:487.23-487.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:486.23-486.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:490.23-490.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:491.23-491.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:493.23-493.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:492.23-492.62"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_TRAP"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:481.23-481.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:494.23-494.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Common_COMMIT"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_COMMIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:482.23-482.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:483.23-483.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:423.23-423.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:478.23-478.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:358.23-358.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:361.23-361.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:535.23-535.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:536.23-536.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:538.23-538.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:537.23-537.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:426.23-426.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:455.23-455.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:464.23-464.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:507.23-507.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:508.23-508.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:505.23-505.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:506.23-506.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:503.23-503.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:520.23-520.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:511.23-511.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:383.23-383.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:384.23-384.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:510.23-510.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:519.23-519.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:509.23-509.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:385.23-385.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:504.23-504.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:425.23-425.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:456.23-456.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:369.23-369.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:370.23-370.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:499.23-499.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:516.23-516.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:518.23-518.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:517.23-517.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:515.23-515.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:512.23-512.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:514.23-514.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:513.23-513.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:362.23-362.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:366.23-366.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:364.23-364.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:365.23-365.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:498.23-498.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:368.23-368.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:502.23-502.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Common_TRAP"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_TRAP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:363.23-363.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:500.23-500.73"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TARGET"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TARGET
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:501.23-501.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TAKEN"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TAKEN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:428.23-428.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:452.23-452.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:466.23-466.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:714.23-714.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:453.23-453.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:460.23-460.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:399.23-399.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:400.23-400.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:529.23-529.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:526.23-526.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:521.23-521.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:527.23-527.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:522.23-522.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:402.23-402.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:403.23-403.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:404.23-404.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:405.23-405.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:531.23-531.65"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:458.23-458.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:401.23-401.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_up_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:710.23-710.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_throwWhen_CPU_l130"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:427.23-427.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:454.23-454.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:381.23-381.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:382.23-382.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:465.23-465.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:524.23-524.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:525.23-525.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:523.23-523.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:380.23-380.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:371.23-371.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:372.23-372.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:379.23-379.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:374.23-374.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:528.23-528.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:375.23-375.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:530.23-530.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:376.23-376.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:377.23-377.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:378.23-378.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:532.23-532.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:495.23-495.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:373.23-373.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_5_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:430.23-430.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:449.23-449.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:468.23-468.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:360.23-360.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:542.23-542.59"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:359.23-359.59"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_isCancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:715.23-715.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:450.23-450.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:461.23-461.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:540.23-540.64"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:533.23-533.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:410.23-410.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:534.23-534.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:411.23-411.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:539.23-539.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:408.23-408.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:412.23-412.64"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:414.23-414.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:409.23-409.65"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:541.23-541.73"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:413.23-413.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:709.23-709.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_throwWhen_CPU_l130"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_throwWhen_CPU_l130
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:662.23-662.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_haltRequest_scheduler_l215"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_haltRequest_scheduler_l215
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:429.23-429.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:451.23-451.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:397.23-397.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:398.23-398.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:467.23-467.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:396.23-396.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:544.23-544.74"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:545.23-545.71"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:394.23-394.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:386.23-386.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:391.23-391.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:387.23-387.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:392.23-392.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:388.23-388.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:389.23-389.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:393.23-393.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:395.23-395.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:390.23-390.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:496.23-496.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:546.23-546.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_4_down_Common_LANE_SEL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:432.23-432.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:446.23-446.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:470.23-470.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:716.23-716.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:447.23-447.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:462.23-462.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:562.23-562.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:417.23-417.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:708.23-708.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_throwWhen_CPU_l130"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:431.23-431.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:448.23-448.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:406.23-406.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:407.23-407.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:479.23-479.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:565.23-565.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_VALID"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:550.23-550.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:551.23-551.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:547.23-547.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:557.23-557.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:548.23-548.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:558.23-558.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:549.23-549.68"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR"
  wire width 5 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:559.23-559.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE"
  wire width 2 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:554.23-554.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_MicroCode"
  wire width 6 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:563.23-563.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_LEGAL"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:561.23-561.66"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_IS_FP"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IS_FP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:564.23-564.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:555.23-555.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:556.23-556.67"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:560.23-560.75"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:497.23-497.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_3_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:434.23-434.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:443.23-443.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:471.23-471.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:717.23-717.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:420.23-420.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:602.23-602.67"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_throwWhen_Fetch_l92"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_Fetch_l92
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:712.23-712.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_throwWhen_CPU_l136"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_CPU_l136
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:433.23-433.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:445.23-445.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:415.23-415.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:416.23-416.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:566.23-566.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:480.23-480.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_2_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:568.23-568.72"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION"
  wire width 32 \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:567.23-567.70"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_2_down_Common_SPEC_EPOCH"
  wire width 4 \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Common_SPEC_EPOCH
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:436.23-436.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:440.23-440.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:570.23-570.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:718.23-718.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_forgetOne"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_forgetOne
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:441.23-441.57"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_cancel"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_up_cancel
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:422.23-422.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_up_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:711.23-711.66"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_throwWhen_CPU_l136"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_throwWhen_CPU_l136
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:599.23-599.69"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:435.23-435.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:442.23-442.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:418.23-418.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:419.23-419.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:571.23-571.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:569.23-569.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_1_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_1_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:574.23-574.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_up_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_up_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:438.23-438.56"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_up_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_up_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:473.23-473.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_up_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_up_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:437.23-437.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_valid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:439.23-439.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_ready"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:421.23-421.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_isValid"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:573.23-573.60"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_isReady"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:472.23-472.61"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_isFiring"
  wire \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:572.23-572.58"
  attribute \hdlname "wrapper cpu coreArea_pipeline_ctrl_0_down_PC_PC"
  wire width 64 \wrapper.cpu.coreArea_pipeline_ctrl_0_down_PC_PC
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:575.23-575.45"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_valid"
  wire \wrapper.cpu.coreArea_pc_jump_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:576.23-576.54"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_target"
  wire width 64 \wrapper.cpu.coreArea_pc_jump_payload_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:577.23-577.55"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_is_jump"
  wire \wrapper.cpu.coreArea_pc_jump_payload_is_jump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:578.23-578.57"
  attribute \hdlname "wrapper cpu coreArea_pc_jump_payload_is_branch"
  wire \wrapper.cpu.coreArea_pc_jump_payload_is_branch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:579.23-579.46"
  attribute \hdlname "wrapper cpu coreArea_pc_flush_valid"
  wire \wrapper.cpu.coreArea_pc_flush_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:580.23-580.56"
  attribute \hdlname "wrapper cpu coreArea_pc_flush_payload_address"
  wire width 64 \wrapper.cpu.coreArea_pc_flush_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:581.23-581.50"
  attribute \hdlname "wrapper cpu coreArea_pc_exception_valid"
  wire \wrapper.cpu.coreArea_pc_exception_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:582.23-582.59"
  attribute \hdlname "wrapper cpu coreArea_pc_exception_payload_vector"
  wire width 64 \wrapper.cpu.coreArea_pc_exception_payload_vector
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:583.23-583.41"
  attribute \hdlname "wrapper cpu coreArea_pc_PC_cur"
  wire width 64 \wrapper.cpu.coreArea_pc_PC_cur
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:684.23-684.58"
  attribute \hdlname "wrapper cpu coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu.coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:601.23-601.57"
  attribute \hdlname "wrapper cpu coreArea_fetch_rspArea_stalePacket"
  wire \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:600.23-600.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_rspArea_epochMatch"
  wire \wrapper.cpu.coreArea_fetch_rspArea_epochMatch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:588.23-588.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_valid"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:591.23-591.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_id"
  wire width 16 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:589.23-589.65"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_data
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:590.23-590.68"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_rsp_payload_address"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:584.23-584.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_valid"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:585.23-585.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_ready"
  wire \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:587.23-587.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_payload_id"
  wire width 16 \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_id
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:586.23-586.68"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_readCmd_cmd_payload_address"
  wire width 64 \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:592.23-592.46"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_flush"
  wire \wrapper.cpu.coreArea_fetch_io_flush
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:593.23-593.53"
  attribute \hdlname "wrapper cpu coreArea_fetch_io_currentEpoch"
  wire width 4 \wrapper.cpu.coreArea_fetch_io_currentEpoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:594.23-594.46"
  attribute \hdlname "wrapper cpu coreArea_fetch_inflight"
  wire width 4 \wrapper.cpu.coreArea_fetch_inflight
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:597.23-597.50"
  attribute \hdlname "wrapper cpu coreArea_fetch_flushPending"
  wire \wrapper.cpu.coreArea_fetch_flushPending
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:169.23-169.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_push_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo_io_push_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:170.23-170.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo_io_pop_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:167.23-167.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo_io_pop_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:172.23-172.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:171.23-171.62"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_pop_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:173.23-173.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_occupancy"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo_io_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:174.23-174.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo_io_availability"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo_io_availability
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3187.23-3187.45"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ram_spinal_port1"
  wire width 80 \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3201.23-3201.51"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3204.23-3204.64"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_payload_data_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3203.23-3203.63"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_payload_data_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3202.23-3202.61"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_push_onRam_write_payload_address"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_address
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3194.23-3194.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_push"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3197.23-3197.40"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_popOnIo"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_popOnIo
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3195.23-3195.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_pop"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3196.23-3196.42"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_occupancy"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3192.23-3192.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_full"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3193.23-3193.38"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_empty"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3190.23-3190.39"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_doPush"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPush
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3191.23-3191.38"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ptr_doPop"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPop
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3218.23-3218.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_rsp_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3217.23-3217.55"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_rsp_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3215.23-3215.56"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_cmd_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3216.23-3216.58"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readPort_cmd_payload"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3209.23-3209.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3222.23-3222.69"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3223.23-3223.69"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3225.23-3225.77"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3224.23-3224.76"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_translated_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3210.23-3210.58"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3226.23-3226.57"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_readArbitation_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3227.23-3227.44"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_sync_popReg"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3205.23-3205.49"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3220.23-3220.60"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_toFlowFire_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3221.23-3221.62"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_toFlowFire_payload"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3206.23-3206.49"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3212.23-3212.50"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_rValid"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3207.23-3207.51"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_payload"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_payload
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3208.23-3208.48"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_pop_addressGen_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3183.24-3183.32"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_reset"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_reset
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3171.24-3171.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3172.24-3172.37"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3174.24-3174.45"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3173.24-3173.44"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3200.23-3200.35"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_push_fire"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3175.24-3175.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_valid"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_pop_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3176.24-3176.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_ready"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3178.24-3178.44"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_payload_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3177.24-3177.43"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_pop_payload_data"
  wire width 64 \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3180.24-3180.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_occupancy"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.io_occupancy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3179.24-3179.32"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_flush"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_flush
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3184.24-3184.36"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_clkEnable"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_clkEnable
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3182.24-3182.30"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_clk"
  wire \wrapper.cpu.coreArea_fetch_fifo.io_clk
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3181.24-3181.39"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo io_availability"
  wire width 2 \wrapper.cpu.coreArea_fetch_fifo.io_availability
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3188.23-3188.41"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo _zz_logic_ram_port"
  wire width 80 \wrapper.cpu.coreArea_fetch_fifo._zz_logic_ram_port
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3219.23-3219.59"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo _zz_logic_pop_sync_readPort_rsp_data"
  wire width 80 \wrapper.cpu.coreArea_fetch_fifo._zz_logic_pop_sync_readPort_rsp_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3189.23-3189.28"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo _zz_1"
  wire \wrapper.cpu.coreArea_fetch_fifo._zz_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:596.23-596.43"
  attribute \hdlname "wrapper cpu coreArea_fetch_epoch"
  wire width 16 \wrapper.cpu.coreArea_fetch_epoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:595.23-595.45"
  attribute \hdlname "wrapper cpu coreArea_fetch_cmdFire"
  wire \wrapper.cpu.coreArea_fetch_cmdFire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:598.23-598.53"
  attribute \hdlname "wrapper cpu coreArea_fetch_cmdArea_reqSent"
  wire \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:660.23-660.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_rs2Busy"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:659.23-659.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_rs1Busy"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:661.23-661.60"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_writes_hazard"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:655.23-655.54"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_regBusy"
  wire width 32 \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:669.23-669.69"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willOverflowIfInc"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:670.23-670.64"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willOverflow"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:665.23-665.65"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willIncrement"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:666.23-666.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_willClear"
  wire \wrapper.cpu.coreArea_dispatcher_hcs_init_willClear
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:667.23-667.61"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_valueNext"
  wire width 3 \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:668.23-668.57"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_init_value"
  wire width 3 \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:664.23-664.54"
  attribute \hdlname "wrapper cpu coreArea_dispatcher_hcs_hazards"
  wire width 4 \wrapper.cpu.coreArea_dispatcher_hcs_hazards
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:81.24-81.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_x_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_x_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:82.24-82.57"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_wb_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_wb_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:79.24-79.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_f_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_f_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:80.24-80.56"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_d_pc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_d_pc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:72.24-72.63"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitValid"
  wire \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitValid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:73.24-73.60"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitPc"
  wire width 64 \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitPc
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:74.24-74.62"
  attribute \hdlname "wrapper cpu coreArea_debugPlugin_io_dbg_commitInsn"
  wire width 32 \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitInsn
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:707.23-707.44"
  attribute \hdlname "wrapper cpu coreArea_currentEpoch"
  wire width 4 \wrapper.cpu.coreArea_currentEpoch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:700.23-700.53"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_willTrap"
  wire \wrapper.cpu.coreArea_branch_logic_willTrap
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:695.23-695.51"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_target"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:692.23-692.50"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src2U"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src2U
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:690.23-690.49"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src2"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:691.23-691.50"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src1U"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src1U
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:689.23-689.49"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_src1"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_src1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:699.23-699.55"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_misaligned"
  wire \wrapper.cpu.coreArea_branch_logic_misaligned
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:701.23-701.58"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_valid"
  wire \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:702.23-702.67"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_payload_target"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:703.23-703.68"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_payload_is_jump"
  wire \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_jump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:704.23-704.70"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_jumpCmd_payload_is_branch"
  wire \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_branch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:696.23-696.51"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_isJump"
  wire \wrapper.cpu.coreArea_branch_logic_isJump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:697.23-697.53"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_isBranch"
  wire \wrapper.cpu.coreArea_branch_logic_isBranch
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:693.23-693.48"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_imm"
  wire width 64 \wrapper.cpu.coreArea_branch_logic_imm
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:698.23-698.51"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_doJump"
  wire \wrapper.cpu.coreArea_branch_logic_doJump
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:694.23-694.54"
  attribute \hdlname "wrapper cpu coreArea_branch_logic_condition"
  wire \wrapper.cpu.coreArea_branch_logic_condition
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:675.23-675.59"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_sext_1"
  wire width 64 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:674.23-674.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_srcPlugin_immsel_sext"
  wire width 64 \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:357.23-357.63"
  attribute \hdlname "wrapper cpu _zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata"
  wire width 64 \wrapper.cpu._zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:356.23-356.77"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1"
  wire width 64 \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:355.23-355.75"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data"
  wire width 64 \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:192.23-192.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:191.23-191.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:190.23-190.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:189.23-189.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:188.23-188.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5"
  wire width 8 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:187.23-187.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:186.23-186.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:185.23-185.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:194.23-194.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:193.23-193.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:184.23-184.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:183.23-183.70"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID"
  wire width 32 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:650.23-650.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_3"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:649.23-649.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:648.23-648.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:607.23-607.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:647.23-647.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:646.23-646.74"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:645.23-645.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:627.23-627.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:626.23-626.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:625.23-625.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:624.23-624.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:623.23-623.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:622.23-622.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:621.23-621.72"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:618.23-618.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:617.23-617.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:616.23-616.71"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE"
  wire width 2 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:638.23-638.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:637.23-637.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:636.23-636.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3"
  wire width 6 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:635.23-635.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:631.23-631.76"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:620.23-620.74"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:606.23-606.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:605.23-605.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:604.23-604.70"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:611.23-611.69"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:610.23-610.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:609.23-609.72"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:608.23-608.70"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:634.23-634.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:633.23-633.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:632.23-632.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:619.23-619.73"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:615.23-615.71"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:630.23-630.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:629.23-629.73"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:628.23-628.71"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN"
  wire \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:614.23-614.81"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:613.23-613.81"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:612.23-612.79"
  attribute \hdlname "wrapper cpu _zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT"
  wire width 3 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:686.23-686.62"
  attribute \hdlname "wrapper cpu _zz_coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:182.23-182.62"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_io_readCmd_cmd_valid"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_io_readCmd_cmd_valid
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:181.23-181.52"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_4"
  wire \wrapper.cpu._zz_coreArea_fetch_inflight_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:180.23-180.52"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_3"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:179.23-179.52"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_2"
  wire \wrapper.cpu._zz_coreArea_fetch_inflight_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:178.23-178.52"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight_1"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:177.23-177.50"
  attribute \hdlname "wrapper cpu _zz_coreArea_fetch_inflight"
  wire width 4 \wrapper.cpu._zz_coreArea_fetch_inflight
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:295.23-295.67"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz_coreArea_dispatcher_hcs_init_valueNext_1"
  wire \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:294.23-294.65"
  attribute \hdlname "wrapper cpu _zz_coreArea_dispatcher_hcs_init_valueNext"
  wire width 3 \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:354.23-354.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_5"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:353.23-353.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_4"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:352.23-352.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_3"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:351.23-351.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_2"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:350.23-350.57"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target_1"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:349.23-349.55"
  attribute \hdlname "wrapper cpu _zz_coreArea_branch_logic_target"
  wire width 64 \wrapper.cpu._zz_coreArea_branch_logic_target
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:300.23-300.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_3"
  wire width 21 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:299.23-299.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_2"
  wire width 13 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:298.23-298.65"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1_1"
  wire width 12 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:297.23-297.63"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext_1"
  wire width 12 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:296.23-296.61"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_srcPlugin_immsel_sext"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:293.23-293.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_98"
  wire width 2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_98
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:292.23-292.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:291.23-291.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:290.23-290.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:289.23-289.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_94"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_94
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:288.23-288.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93"
  wire width 5 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:287.23-287.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_92"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_92
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:286.23-286.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:285.23-285.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:204.23-204.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_9"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:284.23-284.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89"
  wire width 7 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:283.23-283.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:282.23-282.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_87"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_87
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:281.23-281.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:280.23-280.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_85"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_85
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:279.23-279.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:278.23-278.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83"
  wire width 9 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:277.23-277.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:276.23-276.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_81"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_81
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:275.23-275.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_80"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_80
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:203.23-203.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:274.23-274.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_79"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_79
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:273.23-273.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:272.23-272.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77"
  wire width 11 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:271.23-271.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:270.23-270.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:269.23-269.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:268.23-268.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:267.23-267.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:266.23-266.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:265.23-265.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:202.23-202.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_7"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:264.23-264.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_69"
  wire width 4 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_69
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:263.23-263.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_68"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_68
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:262.23-262.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:261.23-261.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:260.23-260.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_65"
  wire width 6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_65
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:259.23-259.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:258.23-258.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:257.23-257.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:256.23-256.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:255.23-255.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:201.23-201.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:254.23-254.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59"
  wire width 8 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:253.23-253.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_58"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_58
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:252.23-252.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:251.23-251.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:250.23-250.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:249.23-249.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_54"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_54
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:248.23-248.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53"
  wire width 10 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:247.23-247.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:246.23-246.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:245.23-245.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_50"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_50
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:200.23-200.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_5"
  wire width 2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:244.23-244.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:243.23-243.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:242.23-242.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:241.23-241.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_46"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_46
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:240.23-240.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:239.23-239.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_44"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_44
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:238.23-238.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:237.23-237.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_42"
  wire width 3 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_42
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:236.23-236.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:235.23-235.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_40"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_40
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:199.23-199.82"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:234.23-234.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:233.23-233.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_38"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_38
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:232.23-232.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:231.23-231.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_36"
  wire width 5 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_36
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:230.23-230.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:229.23-229.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_34"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:228.23-228.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_33"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_33
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:227.23-227.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:226.23-226.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:225.23-225.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30"
  wire width 7 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:198.23-198.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_3"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:224.23-224.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_29"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_29
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:223.23-223.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:222.23-222.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_27"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_27
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:221.23-221.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:220.23-220.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_25"
  wire width 2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_25
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:219.23-219.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:218.23-218.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_23"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_23
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:217.23-217.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:216.23-216.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_21"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_21
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:215.23-215.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:197.23-197.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:214.23-214.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_19"
  wire width 4 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_19
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:213.23-213.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_18"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_18
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:212.23-212.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_17"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_17
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:211.23-211.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:210.23-210.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_15"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_15
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:209.23-209.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:208.23-208.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_13"
  wire width 6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_13
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:207.23-207.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_12"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_12
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:206.23-206.83"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_11"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:205.23-205.83"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_10"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:196.23-196.82"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_1"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:195.23-195.80"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4"
  wire \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:310.23-310.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_9"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:309.23-309.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_8"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:308.23-308.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_7"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:307.23-307.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_6"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:306.23-306.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_5"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_5
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:348.23-348.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_47"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:347.23-347.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_46"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_46
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:346.23-346.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_45"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:345.23-345.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_44"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:344.23-344.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_43"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_43
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:343.23-343.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_42"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_42
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:342.23-342.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_41"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:341.23-341.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_40"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_40
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:305.23-305.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_4"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_4
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:340.23-340.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_39"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_39
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:339.23-339.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_38"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:338.23-338.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_37"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_37
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:337.23-337.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_36"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_36
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:336.23-336.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_35"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_35
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:335.23-335.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_34"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:334.23-334.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_33"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_33
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:333.23-333.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_32"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_32
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:332.23-332.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_31"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:331.23-331.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_30"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:304.23-304.68"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_3"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:330.23-330.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_29"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_29
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:329.23-329.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_28"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_28
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:328.23-328.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_27"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_27
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:327.23-327.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_26"
  wire width 32 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:326.23-326.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_25"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_25
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:325.23-325.69"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_24"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:324.23-324.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_23"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_23
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:323.23-323.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_22"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_22
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:322.23-322.69"
  attribute \single_bit_vector 1
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_21"
  wire \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:321.23-321.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_20"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_20
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:303.23-303.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_2"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_2
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:320.23-320.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_19"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_19
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:319.23-319.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_18"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:318.23-318.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_17"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_17
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:317.23-317.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_16"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:316.23-316.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_15"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:315.23-315.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_14"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:314.23-314.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_13"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_13
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:313.23-313.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_12"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_12
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:312.23-312.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_11"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:311.23-311.69"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_10"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_10
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:302.23-302.68"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result_1"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_1
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:301.23-301.66"
  attribute \hdlname "wrapper cpu _zz__zz_coreArea_intalu_aluNodeStage_result"
  wire width 64 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:4.11-4.16"
  attribute \hdlname "wrapper clock"
  wire \wrapper.clock
  attribute \src "rvfi_testbench.sv:26.56-26.66"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_valid
  attribute \src "rvfi_testbench.sv:26.250-26.259"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_trap
  attribute \src "rvfi_testbench.sv:26.778-26.792"
  attribute \keep 1
  wire width 64 \rvfi_rs2_rdata
  attribute \src "rvfi_testbench.sv:26.670-26.683"
  attribute \keep 1
  wire width 5 \rvfi_rs2_addr
  attribute \src "rvfi_testbench.sv:26.724-26.738"
  attribute \keep 1
  wire width 64 \rvfi_rs1_rdata
  attribute \src "rvfi_testbench.sv:26.600-26.613"
  attribute \keep 1
  wire width 5 \rvfi_rs1_addr
  attribute \src "rvfi_testbench.sv:26.902-26.915"
  attribute \keep 1
  wire width 64 \rvfi_rd_wdata
  attribute \src "rvfi_testbench.sv:26.848-26.860"
  attribute \keep 1
  wire width 5 \rvfi_rd_addr
  attribute \src "rvfi_testbench.sv:26.1010-26.1023"
  attribute \keep 1
  wire width 64 \rvfi_pc_wdata
  attribute \src "rvfi_testbench.sv:26.956-26.969"
  attribute \keep 1
  wire width 64 \rvfi_pc_rdata
  attribute \src "rvfi_testbench.sv:26.126-26.136"
  attribute \keep 1
  wire width 64 \rvfi_order
  attribute \src "rvfi_testbench.sv:26.460-26.469"
  attribute \keep 1
  wire width 2 \rvfi_mode
  attribute \src "rvfi_testbench.sv:26.1172-26.1186"
  attribute \keep 1
  wire width 8 \rvfi_mem_wmask
  attribute \src "rvfi_testbench.sv:26.1280-26.1294"
  attribute \keep 1
  wire width 64 \rvfi_mem_wdata
  attribute \src "rvfi_testbench.sv:26.1118-26.1132"
  attribute \keep 1
  wire width 8 \rvfi_mem_rmask
  attribute \src "rvfi_testbench.sv:26.1226-26.1240"
  attribute \keep 1
  wire width 64 \rvfi_mem_rdata
  attribute \src "rvfi_testbench.sv:26.1064-26.1077"
  attribute \keep 1
  wire width 64 \rvfi_mem_addr
  attribute \src "rvfi_testbench.sv:26.530-26.538"
  attribute \keep 1
  wire width 2 \rvfi_ixl
  attribute \src "rvfi_testbench.sv:26.390-26.399"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_intr
  attribute \src "rvfi_testbench.sv:26.180-26.189"
  attribute \keep 1
  wire width 32 \rvfi_insn
  attribute \src "rvfi_testbench.sv:26.320-26.329"
  attribute \single_bit_vector 1
  attribute \keep 1
  wire \rvfi_halt
  attribute \src "rvfi_testbench.sv:24.15-24.20"
  wire input 2 \reset
  attribute \src "rvfi_testbench.sv:33.12-33.21"
  attribute \init 8'00000000
  wire width 8 \cycle_reg
  attribute \src "rvfi_testbench.sv:34.13-34.18"
  wire width 8 \cycle
  attribute \src "rvfi_testbench.sv:24.8-24.13"
  wire input 1 \clock
  attribute \src "rvfi_insn_check.sv:25.19-25.24"
  attribute \keep 1
  attribute \hdlname "checker_inst valid"
  wire \checker_inst.valid
  attribute \src "rvfi_insn_check.sv:27.50-27.54"
  attribute \keep 1
  attribute \hdlname "checker_inst trap"
  wire \checker_inst.trap
  attribute \src "rvfi_insn_check.sv:56.50-56.60"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_valid"
  wire \checker_inst.spec_valid
  attribute \src "rvfi_insn_check.sv:57.50-57.59"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_trap"
  wire \checker_inst.spec_trap
  attribute \src "rvfi_insn_check.sv:59.50-59.63"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rs2_addr"
  wire width 5 \checker_inst.spec_rs2_addr
  attribute \src "rvfi_insn_check.sv:58.50-58.63"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rs1_addr"
  wire width 5 \checker_inst.spec_rs1_addr
  attribute \src "rvfi_insn_check.sv:61.34-61.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rd_wdata"
  wire width 64 \checker_inst.spec_rd_wdata
  attribute \src "rvfi_insn_check.sv:60.50-60.62"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_rd_addr"
  wire width 5 \checker_inst.spec_rd_addr
  attribute \src "rvfi_insn_check.sv:62.34-62.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_pc_wdata"
  wire width 64 \checker_inst.spec_pc_wdata
  attribute \src "rvfi_insn_check.sv:65.34-65.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_wmask"
  wire width 8 \checker_inst.spec_mem_wmask
  attribute \src "rvfi_insn_check.sv:66.34-66.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_wdata"
  wire width 64 \checker_inst.spec_mem_wdata
  attribute \src "rvfi_insn_check.sv:64.34-64.48"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_rmask"
  wire width 8 \checker_inst.spec_mem_rmask
  attribute \src "rvfi_insn_check.sv:63.34-63.47"
  attribute \keep 1
  attribute \hdlname "checker_inst spec_mem_addr"
  wire width 64 \checker_inst.spec_mem_addr
  attribute \src "rvfi_insn_check.sv:17.46-17.56"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_valid"
  wire \checker_inst.rvfi_valid
  attribute \src "rvfi_insn_check.sv:17.210-17.219"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_trap"
  wire \checker_inst.rvfi_trap
  attribute \src "rvfi_insn_check.sv:17.658-17.672"
  attribute \hdlname "checker_inst rvfi_rs2_rdata"
  wire width 64 \checker_inst.rvfi_rs2_rdata
  attribute \src "rvfi_insn_check.sv:17.570-17.583"
  attribute \hdlname "checker_inst rvfi_rs2_addr"
  wire width 5 \checker_inst.rvfi_rs2_addr
  attribute \src "rvfi_insn_check.sv:17.614-17.628"
  attribute \hdlname "checker_inst rvfi_rs1_rdata"
  wire width 64 \checker_inst.rvfi_rs1_rdata
  attribute \src "rvfi_insn_check.sv:17.510-17.523"
  attribute \hdlname "checker_inst rvfi_rs1_addr"
  wire width 5 \checker_inst.rvfi_rs1_addr
  attribute \src "rvfi_insn_check.sv:17.762-17.775"
  attribute \hdlname "checker_inst rvfi_rd_wdata"
  wire width 64 \checker_inst.rvfi_rd_wdata
  attribute \src "rvfi_insn_check.sv:17.718-17.730"
  attribute \hdlname "checker_inst rvfi_rd_addr"
  wire width 5 \checker_inst.rvfi_rd_addr
  attribute \src "rvfi_insn_check.sv:17.850-17.863"
  attribute \hdlname "checker_inst rvfi_pc_wdata"
  wire width 64 \checker_inst.rvfi_pc_wdata
  attribute \src "rvfi_insn_check.sv:17.806-17.819"
  attribute \hdlname "checker_inst rvfi_pc_rdata"
  wire width 64 \checker_inst.rvfi_pc_rdata
  attribute \src "rvfi_insn_check.sv:17.106-17.116"
  attribute \hdlname "checker_inst rvfi_order"
  wire width 64 \checker_inst.rvfi_order
  attribute \src "rvfi_insn_check.sv:17.390-17.399"
  attribute \hdlname "checker_inst rvfi_mode"
  wire width 2 \checker_inst.rvfi_mode
  attribute \src "rvfi_insn_check.sv:17.982-17.996"
  attribute \hdlname "checker_inst rvfi_mem_wmask"
  wire width 8 \checker_inst.rvfi_mem_wmask
  attribute \src "rvfi_insn_check.sv:17.1070-17.1084"
  attribute \hdlname "checker_inst rvfi_mem_wdata"
  wire width 64 \checker_inst.rvfi_mem_wdata
  attribute \src "rvfi_insn_check.sv:17.938-17.952"
  attribute \hdlname "checker_inst rvfi_mem_rmask"
  wire width 8 \checker_inst.rvfi_mem_rmask
  attribute \src "rvfi_insn_check.sv:17.1026-17.1040"
  attribute \hdlname "checker_inst rvfi_mem_rdata"
  wire width 64 \checker_inst.rvfi_mem_rdata
  attribute \src "rvfi_insn_check.sv:17.894-17.907"
  attribute \hdlname "checker_inst rvfi_mem_addr"
  wire width 64 \checker_inst.rvfi_mem_addr
  attribute \src "rvfi_insn_check.sv:17.450-17.458"
  attribute \hdlname "checker_inst rvfi_ixl"
  wire width 2 \checker_inst.rvfi_ixl
  attribute \src "rvfi_insn_check.sv:17.330-17.339"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_intr"
  wire \checker_inst.rvfi_intr
  attribute \src "rvfi_insn_check.sv:17.150-17.159"
  attribute \hdlname "checker_inst rvfi_insn"
  wire width 32 \checker_inst.rvfi_insn
  attribute \src "rvfi_insn_check.sv:17.270-17.279"
  attribute \single_bit_vector 1
  attribute \hdlname "checker_inst rvfi_halt"
  wire \checker_inst.rvfi_halt
  attribute \src "rvfi_insn_check.sv:69.34-69.51"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_rdata_or_zero"
  wire width 64 \checker_inst.rs2_rdata_or_zero
  attribute \src "rvfi_insn_check.sv:33.34-33.43"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_rdata"
  wire width 64 \checker_inst.rs2_rdata
  attribute \src "rvfi_insn_check.sv:31.50-31.58"
  attribute \keep 1
  attribute \hdlname "checker_inst rs2_addr"
  wire width 5 \checker_inst.rs2_addr
  attribute \src "rvfi_insn_check.sv:68.34-68.51"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_rdata_or_zero"
  wire width 64 \checker_inst.rs1_rdata_or_zero
  attribute \src "rvfi_insn_check.sv:32.34-32.43"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_rdata"
  wire width 64 \checker_inst.rs1_rdata
  attribute \src "rvfi_insn_check.sv:30.50-30.58"
  attribute \keep 1
  attribute \hdlname "checker_inst rs1_addr"
  wire width 5 \checker_inst.rs1_addr
  attribute \src "rvfi_insn_check.sv:16.15-16.20"
  attribute \hdlname "checker_inst reset"
  wire \checker_inst.reset
  attribute \src "rvfi_insn_check.sv:35.34-35.42"
  attribute \keep 1
  attribute \hdlname "checker_inst rd_wdata"
  wire width 64 \checker_inst.rd_wdata
  attribute \src "rvfi_insn_check.sv:34.50-34.57"
  attribute \keep 1
  attribute \hdlname "checker_inst rd_addr"
  wire width 5 \checker_inst.rd_addr
  attribute \src "rvfi_insn_check.sv:37.34-37.42"
  attribute \keep 1
  attribute \hdlname "checker_inst pc_wdata"
  wire width 64 \checker_inst.pc_wdata
  attribute \src "rvfi_insn_check.sv:36.34-36.42"
  attribute \keep 1
  attribute \hdlname "checker_inst pc_rdata"
  wire width 64 \checker_inst.pc_rdata
  attribute \src "rvfi_insn_check.sv:41.34-41.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_wmask"
  wire width 8 \checker_inst.mem_wmask
  attribute \src "rvfi_insn_check.sv:43.34-43.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_wdata"
  wire width 64 \checker_inst.mem_wdata
  attribute \src "rvfi_insn_check.sv:40.34-40.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_rmask"
  wire width 8 \checker_inst.mem_rmask
  attribute \src "rvfi_insn_check.sv:42.34-42.43"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_rdata"
  wire width 64 \checker_inst.mem_rdata
  attribute \src "rvfi_insn_check.sv:97.31-97.40"
  attribute \hdlname "checker_inst mem_pma_w"
  wire \checker_inst.mem_pma_w
  attribute \src "rvfi_insn_check.sv:97.20-97.29"
  attribute \hdlname "checker_inst mem_pma_r"
  wire \checker_inst.mem_pma_r
  attribute \src "rvfi_insn_check.sv:99.14-99.25"
  attribute \hdlname "checker_inst mem_log2len"
  wire width 2 \checker_inst.mem_log2len
  attribute \src "rvfi_insn_check.sv:39.34-39.42"
  attribute \keep 1
  attribute \hdlname "checker_inst mem_addr"
  wire width 64 \checker_inst.mem_addr
  attribute \src "rvfi_insn_check.sv:126.8-126.24"
  attribute \hdlname "checker_inst mem_access_fault"
  wire \checker_inst.mem_access_fault
  attribute \src "rvfi_insn_check.sv:29.50-29.54"
  attribute \keep 1
  attribute \hdlname "checker_inst intr"
  wire \checker_inst.intr
  attribute \src "insn_srli.v:15.41-15.51"
  attribute \hdlname "checker_inst insn_spec spec_valid"
  wire \checker_inst.insn_spec.spec_valid
  attribute \src "insn_srli.v:16.41-16.50"
  attribute \hdlname "checker_inst insn_spec spec_trap"
  wire \checker_inst.insn_spec.spec_trap
  attribute \src "insn_srli.v:18.41-18.54"
  attribute \hdlname "checker_inst insn_spec spec_rs2_addr"
  wire width 5 \checker_inst.insn_spec.spec_rs2_addr
  attribute \src "insn_srli.v:17.41-17.54"
  attribute \hdlname "checker_inst insn_spec spec_rs1_addr"
  wire width 5 \checker_inst.insn_spec.spec_rs1_addr
  attribute \src "insn_srli.v:20.25-20.38"
  attribute \hdlname "checker_inst insn_spec spec_rd_wdata"
  wire width 64 \checker_inst.insn_spec.spec_rd_wdata
  attribute \src "insn_srli.v:19.41-19.53"
  attribute \hdlname "checker_inst insn_spec spec_rd_addr"
  wire width 5 \checker_inst.insn_spec.spec_rd_addr
  attribute \src "insn_srli.v:21.25-21.38"
  attribute \hdlname "checker_inst insn_spec spec_pc_wdata"
  wire width 64 \checker_inst.insn_spec.spec_pc_wdata
  attribute \src "insn_srli.v:24.25-24.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_wmask"
  wire width 8 \checker_inst.insn_spec.spec_mem_wmask
  attribute \src "insn_srli.v:25.25-25.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_wdata"
  wire width 64 \checker_inst.insn_spec.spec_mem_wdata
  attribute \src "insn_srli.v:23.25-23.39"
  attribute \hdlname "checker_inst insn_spec spec_mem_rmask"
  wire width 8 \checker_inst.insn_spec.spec_mem_rmask
  attribute \src "insn_srli.v:22.25-22.38"
  attribute \hdlname "checker_inst insn_spec spec_mem_addr"
  wire width 64 \checker_inst.insn_spec.spec_mem_addr
  attribute \src "insn_srli.v:4.41-4.51"
  attribute \hdlname "checker_inst insn_spec rvfi_valid"
  wire \checker_inst.insn_spec.rvfi_valid
  attribute \src "insn_srli.v:8.25-8.39"
  attribute \hdlname "checker_inst insn_spec rvfi_rs2_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_rs2_rdata
  attribute \src "insn_srli.v:7.25-7.39"
  attribute \hdlname "checker_inst insn_spec rvfi_rs1_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_rs1_rdata
  attribute \src "insn_srli.v:6.25-6.38"
  attribute \hdlname "checker_inst insn_spec rvfi_pc_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_pc_rdata
  attribute \src "insn_srli.v:9.25-9.39"
  attribute \hdlname "checker_inst insn_spec rvfi_mem_rdata"
  wire width 64 \checker_inst.insn_spec.rvfi_mem_rdata
  attribute \src "insn_srli.v:5.25-5.34"
  attribute \hdlname "checker_inst insn_spec rvfi_insn"
  wire width 32 \checker_inst.insn_spec.rvfi_insn
  attribute \src "insn_srli.v:45.17-45.23"
  attribute \hdlname "checker_inst insn_spec result"
  wire width 64 \checker_inst.insn_spec.result
  attribute \src "insn_srli.v:41.8-41.15"
  attribute \hdlname "checker_inst insn_spec misa_ok"
  wire \checker_inst.insn_spec.misa_ok
  attribute \src "insn_srli.v:31.14-31.24"
  attribute \hdlname "checker_inst insn_spec insn_shamt"
  wire width 6 \checker_inst.insn_spec.insn_shamt
  attribute \src "insn_srli.v:32.14-32.22"
  attribute \hdlname "checker_inst insn_spec insn_rs1"
  wire width 5 \checker_inst.insn_spec.insn_rs1
  attribute \src "insn_srli.v:34.14-34.21"
  attribute \hdlname "checker_inst insn_spec insn_rd"
  wire width 5 \checker_inst.insn_spec.insn_rd
  attribute \src "insn_srli.v:29.17-29.29"
  attribute \hdlname "checker_inst insn_spec insn_padding"
  wire width 32 \checker_inst.insn_spec.insn_padding
  attribute \src "insn_srli.v:35.14-35.25"
  attribute \hdlname "checker_inst insn_spec insn_opcode"
  wire width 7 \checker_inst.insn_spec.insn_opcode
  attribute \src "insn_srli.v:30.14-30.25"
  attribute \hdlname "checker_inst insn_spec insn_funct6"
  wire width 7 \checker_inst.insn_spec.insn_funct6
  attribute \src "insn_srli.v:33.14-33.25"
  attribute \hdlname "checker_inst insn_spec insn_funct3"
  wire width 3 \checker_inst.insn_spec.insn_funct3
  attribute \src "rvfi_insn_check.sv:97.8-97.18"
  attribute \hdlname "checker_inst insn_pma_x"
  wire \checker_inst.insn_pma_x
  attribute \src "rvfi_insn_check.sv:26.34-26.38"
  attribute \keep 1
  attribute \hdlname "checker_inst insn"
  wire width 32 \checker_inst.insn
  attribute \src "rvfi_insn_check.sv:28.50-28.54"
  attribute \keep 1
  attribute \hdlname "checker_inst halt"
  wire \checker_inst.halt
  attribute \src "rvfi_insn_check.sv:16.8-16.13"
  attribute \hdlname "checker_inst clock"
  wire \checker_inst.clock
  attribute \src "rvfi_insn_check.sv:16.22-16.27"
  attribute \hdlname "checker_inst check"
  wire \checker_inst.check
  attribute \src "rvfi_testbench.sv:30.31-30.41"
  wire $initstate$2_wire
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3149.3-3155.6"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3149.3-3155.6"
  wire width 64 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_DATA[63:0]$583
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3149.3-3155.6"
  wire width 5 $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_ADDR[4:0]$582
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3255.30-3255.64"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3255$613_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1311_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1309_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1302_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1300_Y
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1284_Y
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1282_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1275_Y
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1273_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3242.35-3242.44"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3242$610_DATA
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$2236
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317.29-3317.50"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317$628_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3314.30-3314.52"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3314$627_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3239.3-3245.6"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[79:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3298.3-3337.6"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[1:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3298.3-3337.6"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[1:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3298.3-3337.6"
  wire width 2 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[1:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3298.3-3337.6"
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3231.3-3237.6"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3231.3-3237.6"
  wire width 80 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_DATA[79:0]$601
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3231.3-3237.6"
  wire $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_ADDR[0:0]$600
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2418.52-2418.141"
  wire width 64 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2418$419_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2391.52-2391.143"
  wire width 64 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2391$416_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2495.61-2495.177"
  wire width 64 $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2495$427_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491.59-2491.158"
  wire width 64 $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$425_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2965.37-2965.96"
  wire width 4 $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2965$545_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$563_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$559_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980.11-2980.95"
  wire width 32 $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$550_Y
  wire $flatten\wrapper.\cpu.$procmux$2051_CMP
  wire $flatten\wrapper.\cpu.$procmux$2050_CMP
  wire $flatten\wrapper.\cpu.$procmux$2049_CMP
  wire $flatten\wrapper.\cpu.$procmux$2048_CMP
  wire $flatten\wrapper.\cpu.$procmux$2047_CMP
  wire $flatten\wrapper.\cpu.$procmux$2041_CMP
  wire $flatten\wrapper.\cpu.$procmux$2040_CMP
  wire $flatten\wrapper.\cpu.$procmux$2039_CMP
  wire $flatten\wrapper.\cpu.$procmux$2038_CMP
  wire $flatten\wrapper.\cpu.$procmux$2037_CMP
  wire $flatten\wrapper.\cpu.$procmux$2036_CMP
  wire $flatten\wrapper.\cpu.$procmux$2035_CMP
  wire $flatten\wrapper.\cpu.$procmux$2034_CMP
  wire $flatten\wrapper.\cpu.$procmux$2033_CMP
  wire $flatten\wrapper.\cpu.$procmux$2032_CMP
  wire $flatten\wrapper.\cpu.$procmux$2031_CMP
  wire $flatten\wrapper.\cpu.$procmux$2030_CMP
  wire $flatten\wrapper.\cpu.$procmux$2029_CMP
  wire $flatten\wrapper.\cpu.$procmux$2028_CMP
  wire $flatten\wrapper.\cpu.$procmux$2027_CMP
  wire $flatten\wrapper.\cpu.$procmux$2026_CMP
  wire $flatten\wrapper.\cpu.$procmux$2025_CMP
  wire $flatten\wrapper.\cpu.$procmux$2024_CMP
  wire $flatten\wrapper.\cpu.$procmux$2023_CMP
  wire $flatten\wrapper.\cpu.$procmux$2022_CMP
  wire $flatten\wrapper.\cpu.$procmux$2021_CMP
  wire $flatten\wrapper.\cpu.$procmux$2020_CMP
  wire $flatten\wrapper.\cpu.$procmux$2019_CMP
  wire $flatten\wrapper.\cpu.$procmux$2018_CMP
  wire $flatten\wrapper.\cpu.$procmux$2017_CMP
  wire $flatten\wrapper.\cpu.$procmux$1945_CMP
  wire $flatten\wrapper.\cpu.$procmux$1944_CMP
  wire $flatten\wrapper.\cpu.$procmux$1941_CMP
  wire $flatten\wrapper.\cpu.$procmux$1940_CMP
  wire $flatten\wrapper.\cpu.$procmux$1939_CMP
  wire $flatten\wrapper.\cpu.$procmux$1938_CMP
  wire $flatten\wrapper.\cpu.$procmux$1937_CMP
  wire $flatten\wrapper.\cpu.$procmux$1936_CMP
  wire $flatten\wrapper.\cpu.$procmux$1848_Y
  wire $flatten\wrapper.\cpu.$procmux$1846_Y
  wire $flatten\wrapper.\cpu.$procmux$1838_Y
  wire $flatten\wrapper.\cpu.$procmux$1828_Y
  wire $flatten\wrapper.\cpu.$procmux$1826_Y
  wire $flatten\wrapper.\cpu.$procmux$1818_Y
  wire $flatten\wrapper.\cpu.$procmux$1816_Y
  wire width 64 $flatten\wrapper.\cpu.$procmux$1802_Y
  wire width 64 $flatten\wrapper.\cpu.$procmux$1799_Y
  wire width 16 $flatten\wrapper.\cpu.$procmux$1785_Y
  wire $flatten\wrapper.\cpu.$procmux$1771_Y
  wire $flatten\wrapper.\cpu.$procmux$1769_Y
  wire $flatten\wrapper.\cpu.$procmux$1767_Y
  wire width 4 $flatten\wrapper.\cpu.$procmux$1753_Y
  wire width 64 $flatten\wrapper.\cpu.$procmux$1745_Y
  wire width 32 $flatten\wrapper.\cpu.$procmux$1692_Y
  wire width 32 $flatten\wrapper.\cpu.$procmux$1674_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986.11-2986.95"
  wire width 32 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986$573_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  wire width 32 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$564_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980.11-2980.95"
  wire width 32 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$555_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421.52-2421.141"
  wire width 64 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$420_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2394.52-2394.143"
  wire width 64 $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2394$417_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  wire width 32 $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$560_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980.11-2980.95"
  wire width 32 $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$551_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  wire width 6 signed $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$558_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980.11-2980.95"
  wire width 6 signed $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$549_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2530.44-2530.118"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2530$440_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293.131-2293.190"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293$379_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292.74-2292.125"
  wire $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292$376_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.130-2180.195"
  wire $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$306_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602.44-2602.143"
  wire $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$449_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2297.97-2297.177"
  wire $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2297$385_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910.131-2910.169"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910$524_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510.170-2510.202"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510$433_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2185.85-2185.120"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2185$314_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2183.99-2183.123"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2183$311_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.202-2180.227"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$308_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.91-2180.123"
  wire $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$304_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910.51-2910.125"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910$523_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602.43-2602.191"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$450_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602.77-2602.142"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$448_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510.62-2510.203"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510$434_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506.60-2506.159"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506$430_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293.34-2293.125"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293$378_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.50-2180.196"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$307_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.51-2180.124"
  wire $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$305_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2542.44-2542.102"
  wire $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2542$444_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2536.44-2536.118"
  wire $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2536$442_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2624.97-2624.169"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2624$467_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2623.97-2623.169"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2623$465_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2622.97-2622.169"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2622$463_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2527.44-2527.118"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2527$439_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506.61-2506.113"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506$429_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491.60-2491.111"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$424_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2378.44-2378.104"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2378$411_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2377.44-2377.104"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2377$409_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2361.48-2361.92"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2361$404_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2360.48-2360.92"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2360$402_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191.60-2191.142"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$324_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191.146-2191.228"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$322_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191.232-2191.349"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$320_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191.353-2191.455"
  wire $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$318_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986.11-2986.95"
  wire width 32 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986$570_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  wire width 32 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$561_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980.11-2980.95"
  wire width 32 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$552_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424.52-2424.141"
  wire width 64 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$421_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2397.52-2397.143"
  wire width 64 $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2397$418_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2996.41-2996.89"
  wire width 64 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2996$576_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2993.37-2993.68"
  wire width 4 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2993$575_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2968.36-2968.67"
  wire width 16 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2968$546_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2960.40-2960.81"
  wire width 64 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2960$544_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2318.49-2318.128"
  wire width 3 $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2318$392_Y
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire width 32 $flatten\wrapper.\cpu.$6$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$574
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire width 32 $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$566
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2503.3-2516.6"
  wire $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2488.3-2501.6"
  wire width 64 $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2473.3-2486.6"
  wire width 5 $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire width 32 $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$557
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2503.3-2516.6"
  wire $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2488.3-2501.6"
  wire width 64 $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2473.3-2486.6"
  wire width 5 $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire width 32 $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$548
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2255.3-2266.6"
  wire $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2503.3-2516.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2488.3-2501.6"
  wire width 64 $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2473.3-2486.6"
  wire width 5 $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2822.3-2830.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2255.3-2266.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2790.3-2798.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_2_down_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2770.3-2778.6"
  wire $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_1_down_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 5 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 6 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 32 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 32 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire width 64 $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_fetch_flushPending[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire width 16 $flatten\wrapper.\cpu.$0\coreArea_fetch_epoch[15:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire width 3 $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire width 4 $flatten\wrapper.\cpu.$0\coreArea_currentEpoch[3:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  wire width 32 $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$535
  attribute \src "insn_srli.v:49.26-49.51"
  wire $flatten\checker_inst.\insn_spec.$reduce_bool$insn_srli.v:49$169_Y
  attribute \src "insn_srli.v:46.23-46.105"
  wire $flatten\checker_inst.\insn_spec.$logic_and$insn_srli.v:46$163_Y
  attribute \src "insn_srli.v:46.23-46.79"
  wire $flatten\checker_inst.\insn_spec.$logic_and$insn_srli.v:46$161_Y
  attribute \src "insn_srli.v:46.109-46.135"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$164_Y
  attribute \src "insn_srli.v:46.83-46.105"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$162_Y
  attribute \src "insn_srli.v:46.54-46.79"
  wire $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$160_Y
  wire $flatten\checker_inst.$procmux$1227_Y
  wire $flatten\checker_inst.$procmux$1219_Y
  wire $flatten\checker_inst.$procmux$1209_Y
  attribute \src "rvfi_insn_check.sv:170.11-170.29"
  wire $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
  attribute \src "rvfi_insn_check.sv:140.8-140.14"
  wire $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  attribute \src "rvfi_insn_check.sv:136.25-136.30"
  wire $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
  attribute \src "rvfi_insn_check.sv:138.11-138.39"
  wire $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:138$57_Y
  attribute \src "rvfi_insn_check.sv:137.11-137.30"
  wire $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
  attribute \src "rvfi_insn_check.sv:136.11-136.30"
  wire $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:136$51_Y
  attribute \src "rvfi_insn_check.sv:198.13-198.30"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154_Y
  attribute \src "rvfi_insn_check.sv:178.47-178.72"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
  attribute \src "rvfi_insn_check.sv:177.14-177.39"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87_Y
  attribute \src "rvfi_insn_check.sv:176.14-176.37"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85_Y
  attribute \src "rvfi_insn_check.sv:171.15-171.40"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
  attribute \src "rvfi_insn_check.sv:167.14-167.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
  attribute \src "rvfi_insn_check.sv:166.10-166.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
  attribute \src "rvfi_insn_check.sv:164.14-164.28"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
  attribute \src "rvfi_insn_check.sv:163.10-163.23"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
  attribute \src "rvfi_insn_check.sv:146.13-146.26"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
  attribute \src "rvfi_insn_check.sv:145.13-145.25"
  wire $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
  attribute \src "rvfi_insn_check.sv:135.5-135.22"
  wire $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
  wire $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2133
  attribute \src "rvfi_insn_check.sv:176.7-176.38"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
  attribute \src "rvfi_insn_check.sv:171.8-171.41"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
  attribute \src "rvfi_insn_check.sv:167.7-167.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
  attribute \src "rvfi_insn_check.sv:164.7-164.29"
  wire $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
  attribute \src "rvfi_testbench.sv:30.22-30.41"
  wire $eq$rvfi_testbench.sv:30$5_Y
  attribute \src "rvfi_testbench.sv:37.45-37.64"
  wire width 8 $auto$wreduce.cc:514:run$2247
  wire $auto$opt_reduce.cc:137:opt_pmux$2246
  wire $auto$opt_reduce.cc:137:opt_pmux$2244
  attribute \src "rvfi_testbench.sv:37.32-37.65"
  wire width 8 $add$rvfi_testbench.sv:37$9_Y
  attribute \src "rvfi_testbench.sv:36.2-38.5"
  wire width 8 $0\cycle_reg[7:0]
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3145.46-3145.49"
  attribute \ram_style "distributed"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile mem"
  cell $mem_v2 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_PORTS 1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WIDTH 64
    parameter \SIZE 32
    parameter \RD_WIDE_CONTINUATION 2'00
    parameter \RD_TRANSPARENCY_MASK 2'00
    parameter \RD_SRST_VALUE 128'x
    parameter \RD_PORTS 2
    parameter \RD_INIT_VALUE 128'x
    parameter \RD_COLLISION_X_MASK 2'00
    parameter \RD_CLK_POLARITY 2'00
    parameter \RD_CLK_ENABLE 2'00
    parameter \RD_CE_OVER_SRST 2'00
    parameter \RD_ARST_VALUE 128'x
    parameter \OFFSET 0
    parameter \MEMID "\\wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem"
    parameter \INIT 2048'x
    parameter \ABITS 5
    connect \WR_EN { $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] }
    connect \WR_DATA $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_DATA[63:0]$583
    connect \WR_CLK \clock
    connect \WR_ADDR $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_ADDR[4:0]$582
    connect \RD_SRST 2'00
    connect \RD_EN 2'11
    connect \RD_DATA { \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0 \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1 }
    connect \RD_CLK 2'x
    connect \RD_ARST 2'00
    connect \RD_ADDR { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR }
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3126.1-3168.10"
  attribute \module_hdlname "IntRegFile"
  attribute \module "IntRegFile"
  attribute \hdlname "wrapper cpu coreArea_srcPlugin_regfileread_regfile"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:1010.14-1023.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile
    parameter \TYPE "module"
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3228.14-3228.23"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo logic_ram"
  cell $mem_v2 \wrapper.cpu.coreArea_fetch_fifo.logic_ram
    parameter \WR_WIDE_CONTINUATION 1'0
    parameter \WR_PRIORITY_MASK 1'0
    parameter \WR_PORTS 1
    parameter \WR_CLK_POLARITY 1'1
    parameter \WR_CLK_ENABLE 1'1
    parameter \WIDTH 80
    parameter \SIZE 2
    parameter \RD_WIDE_CONTINUATION 1'0
    parameter \RD_TRANSPARENCY_MASK 1'0
    parameter \RD_SRST_VALUE 80'x
    parameter \RD_PORTS 1
    parameter \RD_INIT_VALUE 80'x
    parameter \RD_COLLISION_X_MASK 1'0
    parameter \RD_CLK_POLARITY 1'0
    parameter \RD_CLK_ENABLE 1'0
    parameter \RD_CE_OVER_SRST 1'0
    parameter \RD_ARST_VALUE 80'x
    parameter \OFFSET 0
    parameter \MEMID "\\wrapper.cpu.coreArea_fetch_fifo.logic_ram"
    parameter \INIT 160'x
    parameter \ABITS 1
    connect \WR_EN { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] }
    connect \WR_DATA $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_DATA[79:0]$601
    connect \WR_CLK \clock
    connect \WR_ADDR $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_ADDR[0:0]$600
    connect \RD_SRST 1'0
    connect \RD_EN 1'1
    connect \RD_DATA $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3242$610_DATA
    connect \RD_CLK 1'x
    connect \RD_ARST 1'0
    connect \RD_ADDR \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3170.1-3348.10"
  attribute \module_hdlname "StreamFifo"
  attribute \module "StreamFifo"
  attribute \hdlname "wrapper cpu coreArea_fetch_fifo"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:994.14-1009.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu.coreArea_fetch_fifo
    parameter \TYPE "module"
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:7.1-3124.10"
  attribute \module_hdlname "CPU"
  attribute \module "CPU"
  attribute \hdlname "wrapper cpu"
  attribute \cell_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:23.9-75.6"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper.cpu
    parameter \TYPE "module"
  end
  attribute \module_src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:3.1-77.10"
  attribute \module_hdlname "rvfi_wrapper"
  attribute \module "rvfi_wrapper"
  attribute \cell_src "rvfi_testbench.sv:61.15-66.3"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \wrapper
    parameter \TYPE "module"
  end
  attribute \module_src "insn_srli.v:3.1-59.10"
  attribute \module_hdlname "rvfi_insn_srli"
  attribute \module "rvfi_insn_srli"
  attribute \hdlname "checker_inst insn_spec"
  attribute \cell_src "rvfi_insn_check.sv:71.18-95.4"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \checker_inst.insn_spec
    parameter \TYPE "module"
  end
  attribute \module_src "rvfi_insn_check.sv:15.1-205.10"
  attribute \module_keep 1
  attribute \module_hdlname "rvfi_insn_check"
  attribute \module "rvfi_insn_check"
  attribute \cell_src "rvfi_testbench.sv:40.18-59.3"
  attribute \cell_module_not_derived 1
  cell $scopeinfo \checker_inst
    parameter \TYPE "module"
  end
  attribute \src "rvfi_insn_check.sv:138.5-138.40"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_138_54"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_138_54
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111100
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:138$57_Y
  end
  attribute \src "rvfi_insn_check.sv:137.5-137.31"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_137_52"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_137_52
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111101
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
  end
  attribute \src "rvfi_insn_check.sv:136.5-136.31"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_136_49"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_136_49
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111110
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:136$51_Y
  end
  attribute \src "rvfi_insn_check.sv:135.5-135.22"
  attribute \hdlname "_witness_ check_flatten_checker_inst__cover_rvfi_insn_check_sv_135_48"
  cell $check \_witness_.check_flatten_checker_inst__cover_rvfi_insn_check_sv_135_48
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \FORMAT ""
    parameter \FLAVOR "cover"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \ARGS { }
    connect \A \checker_inst.spec_valid
  end
  attribute \src "rvfi_insn_check.sv:141.5-141.23"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assume_rvfi_insn_check_sv_141_60"
  cell $check \_witness_.check_flatten_checker_inst__assume_rvfi_insn_check_sv_141_60
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111011
    parameter \FORMAT ""
    parameter \FLAVOR "assume"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A \checker_inst.spec_valid
  end
  attribute \src "rvfi_insn_check.sv:198.6-198.31"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_198_153"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_198_153
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111000110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154_Y
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_152"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_152
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111000111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_145"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_145
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_138"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_138
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_131"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_131
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_124"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_124
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_117"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_117
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_110"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_110
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:193.9-193.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_103"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_193_103
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_150"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_150
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_143"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_143
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_136"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_136
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_129"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_129
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_122"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_122
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_115"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_115
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_108"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_108
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:190.9-190.59"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_101"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_190_101
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_149"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_149
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_142"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_142
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_135"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_135
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_128"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_128
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_121"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_121
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_114"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_114
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_107"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_107
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:189.9-189.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_100"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_189_100
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_98"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_98
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_147"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_147
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_140"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_140
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_133"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_133
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_126"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_126
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_119"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_119
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_112"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_112
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:187.9-187.64"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_105"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_187_105
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_97"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_97
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_146"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_146
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111001011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_139"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_139
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_132"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_132
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111010101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_125"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_125
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_118"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_118
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111011111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_111"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_111
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111100100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:186.9-186.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_104"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_186_104
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:181.8-181.79"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_181_93"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_181_93
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111101111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:178.7-178.76"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_178_88"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_178_88
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
  end
  attribute \src "rvfi_insn_check.sv:177.7-177.40"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_177_86"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_177_86
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87_Y
  end
  attribute \src "rvfi_insn_check.sv:176.7-176.38"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_176_84"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_176_84
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85_Y
  end
  attribute \src "rvfi_insn_check.sv:174.8-174.41"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_174_82"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_174_82
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110011
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
  end
  attribute \src "rvfi_insn_check.sv:171.8-171.41"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_171_79"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_171_79
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110100
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
  end
  attribute \src "rvfi_insn_check.sv:167.7-167.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_167_75"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_167_75
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110101
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
  end
  attribute \src "rvfi_insn_check.sv:164.7-164.29"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_164_72"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_164_72
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110110
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
  end
  attribute \src "rvfi_insn_check.sv:147.6-147.28"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_147_69"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_147_69
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111110111
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:146.6-146.27"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_146_67"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_146_67
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111000
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
  end
  attribute \src "rvfi_insn_check.sv:145.6-145.26"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_145_65"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_145_65
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111001
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
  end
  attribute \src "rvfi_insn_check.sv:144.6-144.18"
  attribute \hdlname "_witness_ check_flatten_checker_inst__assert_rvfi_insn_check_sv_144_64"
  cell $check \_witness_.check_flatten_checker_inst__assert_rvfi_insn_check_sv_144_64
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111010
    parameter \FORMAT ""
    parameter \FLAVOR "assert"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'0
    connect \ARGS { }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  end
  attribute \src "rvfi_testbench.sv:30.14-30.42"
  attribute \hdlname "_witness_ check_assume_rvfi_testbench_sv_30_4"
  cell $check \_witness_.check_assume_rvfi_testbench_sv_30_4
    parameter \TRG_WIDTH 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_ENABLE 0
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \FORMAT ""
    parameter \FLAVOR "assume"
    parameter \ARGS_WIDTH 0
    connect \TRG { }
    connect \EN 1'1
    connect \ARGS { }
    connect \A $eq$rvfi_testbench.sv:30$5_Y
  end
  attribute \src "rvfi_testbench.sv:37.16-37.65"
  cell $mux $ternary$rvfi_testbench.sv:37$10
    parameter \WIDTH 8
    connect \Y $0\cycle_reg[7:0]
    connect \S \reset
    connect \B 8'00000001
    connect \A $add$rvfi_testbench.sv:37$9_Y
  end
  attribute \src "rvfi_testbench.sv:34.21-34.46"
  cell $mux $ternary$rvfi_testbench.sv:34$6
    parameter \WIDTH 8
    connect \Y \cycle
    connect \S \reset
    connect \B 8'00000000
    connect \A \cycle_reg
  end
  attribute \src "rvfi_testbench.sv:36.2-38.5"
  cell $dff $procdff$2134
    parameter \WIDTH 8
    parameter \CLK_POLARITY 1'1
    connect \Q \cycle_reg
    connect \D $0\cycle_reg[7:0]
    connect \CLK \clock
  end
  attribute \src "rvfi_testbench.sv:37.45-37.64"
  cell $ne $ne$rvfi_testbench.sv:37$8
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $auto$wreduce.cc:514:run$2247 [0]
    connect \B 8'11111111
    connect \A \cycle_reg
  end
  attribute \src "rvfi_testbench.sv:42.12-42.21"
  cell $lt $lt$rvfi_testbench.sv:42$11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \checker_inst.reset
    connect \B 1'1
    connect \A \cycle
  end
  attribute \src "rvfi_testbench.sv:30.31-30.41"
  attribute \module_not_derived 1
  cell $initstate $initstate$2
    connect \Y $initstate$2_wire
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3151.10-3151.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3151.7-3153.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1372
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_ADDR[4:0]$582
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
    connect \A 5'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3151.10-3151.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3151.7-3153.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1366
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_DATA[63:0]$583
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3151.10-3151.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3151.7-3153.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1360
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63]
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3159.8-3159.24|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3159.5-3161.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$procmux$1356
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile._zz_1
    connect \S \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.when_regFile_l66
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3166.30-3166.76"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3166$597
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.when_regFile_l66
    connect \B $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293$379_Y
    connect \A \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3255.30-3255.64"
  cell $xor $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3255$613
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3255$613_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3297.29-3297.56"
  cell $sub $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3297$625
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_availability
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
    connect \A 2'10
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3257.33-3257.67"
  cell $sub $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3257$617
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233.10-3233.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233.7-3235.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1342
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_ADDR[0:0]$600
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push [0]
    connect \A 1'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233.10-3233.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233.7-3235.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1336
    parameter \WIDTH 80
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_DATA[79:0]$601
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B { \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data }
    connect \A 80'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233.10-3233.15|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3233.7-3235.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1330
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79]
    connect \S \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3241.10-3241.43|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3241.7-3243.10"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1324
    parameter \WIDTH 80
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[79:0]
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$memrd$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3242$610_DATA
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3249.8-3249.36|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3249.5-3251.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1322
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo._zz_1
    connect \S \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3271.8-3271.24|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3271.5-3273.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1319
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3300.10-3300.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3300.7-3335.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1314
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[1:0]
    connect \S \reset
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1311_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3319.12-3319.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3319.9-3322.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1311
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1311_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1309_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3313.12-3313.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3313.9-3315.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1309
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1309_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3314$627_Y
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3300.10-3300.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3300.7-3335.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1305
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[1:0]
    connect \S \reset
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1302_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3319.12-3319.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3319.9-3322.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1302
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1302_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1300_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3316.12-3316.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3316.9-3318.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1300
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1300_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317$628_Y
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3300.10-3300.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3300.7-3335.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1287
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1284_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3326.12-3326.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3326.9-3328.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1284
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1284_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1282_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3323.12-3323.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3323.9-3325.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1282
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1282_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3300.10-3300.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3300.7-3335.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1278
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[1:0]
    connect \S \reset
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1275_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3332.12-3332.20|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3332.9-3334.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1275
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1275_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 2'00
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1273_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3329.12-3329.46|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3329.9-3331.12"
  cell $mux $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1273
    parameter \WIDTH 2
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procmux$1273_Y
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3239.3-3245.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2141
    parameter \WIDTH 80
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ram_spinal_port1[79:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3298.3-3337.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2140
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_sync_popReg[1:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3298.3-3337.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2139
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_pop_addressGen_rValid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3298.3-3337.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2137
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_pop[1:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3298.3-3337.6"
  cell $dff $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$procdff$2136
    parameter \WIDTH 2
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
    connect \D $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0\logic_ptr_push[1:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3265.40-3265.57"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3265$620
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3258.27-3258.43"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3258$618
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3294.48-3294.122"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3294$624
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3267.39-3267.95"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3267$621
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3259.26-3259.56"
  cell $logic_and $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3259$619
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
    connect \A \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3256.29-3256.60"
  cell $eq $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3256$616
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_empty
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3255.28-3255.83"
  cell $logic_not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3255$615
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_full
    connect \A { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$2236 $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3255$613_Y [0] }
  end
  cell $not $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$opt_expr.cc:716:replace_const_cells$2235
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$auto$rtlil.cc:3135:Not$2236
    connect \A $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3255$613_Y [1]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317.29-3317.50"
  cell $add $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317$628
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3317$628_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3314.30-3314.52"
  cell $add $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3314$627
    parameter \Y_WIDTH 2
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3314$627_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2418.52-2418.141"
  cell $xor $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2418$419
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2418$419_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2391.52-2391.143"
  cell $xor $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2391$416
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2391$416_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2642.50-2642.191"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2642$469
    parameter \WIDTH 64
    connect \Y \checker_inst.pc_wdata
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET
    connect \A \checker_inst.spec_pc_wdata
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2495.61-2495.177"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2495$427
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2495$427_Y
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$424_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491.59-2491.158"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$425
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$425_Y
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$424_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_intalu_aluNodeStage_result
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2378.43-2378.149"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2378$412
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2378$411_Y
    connect \B \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2377.43-2377.149"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2377$410
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2377$409_Y
    connect \B \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2361.47-2361.160"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2361$405
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_srcPlugin_rs2Reader_data
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2361$404_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2360.47-2360.160"
  cell $mux $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2360$403
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_srcPlugin_rs1Reader_data
    connect \S $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2360$402_Y
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:844.60-844.173"
  cell $sub $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:844$188
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2965.37-2965.96"
  cell $sub $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2965$545
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2965$545_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
    connect \A \wrapper.cpu._zz_coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:865.60-865.158"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:865$194
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:861.60-861.170"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:861$193
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:842.60-842.170"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:842$187
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:841.60-841.158"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:841$186
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:835.59-835.171"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:835$183
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:834.59-834.159"
  cell $sshr $flatten\wrapper.\cpu.$sshr$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:834$182
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:858.60-858.158"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:858$192
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [4:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:840.60-840.158"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:840$185
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2 [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:833.59-833.159"
  cell $sshl $flatten\wrapper.\cpu.$sshl$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:833$181
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED [5:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2296.82-2296.128"
  cell $shiftx $flatten\wrapper.\cpu.$shiftx$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2296$384
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2295.82-2295.128"
  cell $shiftx $flatten\wrapper.\cpu.$shiftx$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2295$383
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$563
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$563_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$558_Y
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$559
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$559_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$558_Y
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980.11-2980.95"
  cell $shift $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$550
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 6
    parameter \B_SIGNED 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$550_Y
    connect \B $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$549_Y
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:903.74-903.198"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:903$229
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 12
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_80 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [1:0] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:902.74-902.198"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:902$228
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 11
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_54 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2708.51-2708.142"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2708$485
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
    connect \A { \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid \wrapper.cpu.coreArea_fetch_rspArea_stalePacket }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2232.68-2232.244"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2232$360
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2232.248-2232.426"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2232$359
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [4]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2232.430-2232.554"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2232$358
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [3]
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_10 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2232.558-2232.619"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2232$357
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [2]
    connect \A { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_33 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2227.226-2227.329"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2227$352
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218.259-2218.362"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$344
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2213.66-2213.171"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2213$341
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2]
    connect \A { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191.57-2191.614"
  cell $reduce_or $flatten\wrapper.\cpu.$reduce_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$325
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
    connect \A { $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$324_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$322_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$320_Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$318_Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [7:4] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [1:0] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2257.8-2257.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2257.5-2259.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2077
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
    connect \S \wrapper.cpu.when_scheduler_l145
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2260.8-2260.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2260.5-2262.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2074
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
    connect \S \wrapper.cpu.when_scheduler_l149
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2263.8-2263.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2263.5-2265.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2071
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
    connect \S \wrapper.cpu.when_scheduler_l153
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \A $flatten\wrapper.\cpu.$2\coreArea_pipeline_ctrl_4_down_Common_LANE_SEL[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2270.8-2270.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2270.5-2272.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2068
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
    connect \S \wrapper.cpu.when_scheduler_l145
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2277.8-2277.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2277.5-2279.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2065
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH
    connect \S \wrapper.cpu.when_scheduler_l149
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2306.8-2306.27|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2306.5-2308.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2059
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \S \wrapper.cpu.when_scheduler_l251
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2315.8-2315.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2315.5-2319.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2056
    parameter \WIDTH 3
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
    connect \B 3'001
    connect \A $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2318$392_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2335.53-2335.53|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2335.5-2353.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2051_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2051_CMP
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2338.10-2338.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2335.5-2353.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2050_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2050_CMP
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2341.10-2341.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2335.5-2353.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2049_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2049_CMP
    connect \B 2'11
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2344.10-2344.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2335.5-2353.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2048_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2048_CMP
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2347.10-2347.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2335.5-2353.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2047_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2047_CMP
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2347.10-2347.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2335.5-2353.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$2046
    parameter \WIDTH 64
    parameter \S_WIDTH 5
    connect \Y \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
    connect \S { $flatten\wrapper.\cpu.$procmux$2051_CMP $flatten\wrapper.\cpu.$procmux$2050_CMP $flatten\wrapper.\cpu.$procmux$2049_CMP $flatten\wrapper.\cpu.$procmux$2048_CMP $flatten\wrapper.\cpu.$procmux$2047_CMP }
    connect \B { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:8] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [19:12] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:21] 1'0 }
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2381.8-2381.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2381.5-2383.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2043
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_intalu_aluNodeStage_result
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
    connect \B \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.56-2389.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2041_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2041_CMP
    connect \B 5'10110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2392.10-2392.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2040_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2040_CMP
    connect \B 5'10111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2395.10-2395.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2039_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2039_CMP
    connect \B 5'11000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2398.10-2398.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2038_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2038_CMP
    connect \B 5'10011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2401.10-2401.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2037_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2037_CMP
    connect \B 5'10100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2404.10-2404.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2036_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2036_CMP
    connect \B 5'10101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2407.10-2407.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2035_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2035_CMP
    connect \B 5'11001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2410.10-2410.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2034_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2034_CMP
    connect \B 5'11010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2413.10-2413.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2033_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2033_CMP
    connect \B 5'11011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2416.10-2416.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2032_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2032_CMP
    connect \B 6'100001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2419.10-2419.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2031_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2031_CMP
    connect \B 6'100100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2422.10-2422.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2030_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2030_CMP
    connect \B 6'100101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2425.10-2425.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2029_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2029_CMP
    connect \B 5'11100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2428.10-2428.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2028_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2028_CMP
    connect \B 5'11110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2431.10-2431.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2027_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2027_CMP
    connect \B 6'100010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2434.10-2434.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2026_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2026_CMP
    connect \B 6'100011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2437.10-2437.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2025_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2025_CMP
    connect \B 5'11101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2440.10-2440.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2024_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2024_CMP
    connect \B 5'11111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2443.10-2443.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2023_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2023_CMP
    connect \B 6'100000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2446.10-2446.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2022_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2022_CMP
    connect \B 6'110111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2449.10-2449.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2021_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2021_CMP
    connect \B 6'111001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2452.10-2452.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2020_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2020_CMP
    connect \B 6'111011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2455.10-2455.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2019_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2019_CMP
    connect \B 6'111010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2458.10-2458.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2018_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2018_CMP
    connect \B 6'111000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2461.10-2461.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$2017_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$2017_CMP
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2464.10-2464.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2389.5-2470.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$2015
    parameter \WIDTH 64
    parameter \S_WIDTH 26
    connect \Y \wrapper.cpu._zz_coreArea_intalu_aluNodeStage_result
    connect \S { $flatten\wrapper.\cpu.$procmux$2041_CMP $flatten\wrapper.\cpu.$procmux$2040_CMP $flatten\wrapper.\cpu.$procmux$2039_CMP $flatten\wrapper.\cpu.$procmux$2038_CMP $flatten\wrapper.\cpu.$procmux$2037_CMP $flatten\wrapper.\cpu.$procmux$2036_CMP $flatten\wrapper.\cpu.$procmux$2035_CMP $flatten\wrapper.\cpu.$procmux$2034_CMP $flatten\wrapper.\cpu.$procmux$2033_CMP $flatten\wrapper.\cpu.$procmux$2032_CMP $flatten\wrapper.\cpu.$procmux$2031_CMP $flatten\wrapper.\cpu.$procmux$2030_CMP $flatten\wrapper.\cpu.$procmux$2029_CMP $flatten\wrapper.\cpu.$procmux$2028_CMP $flatten\wrapper.\cpu.$procmux$2027_CMP $flatten\wrapper.\cpu.$procmux$2026_CMP $flatten\wrapper.\cpu.$procmux$2025_CMP $flatten\wrapper.\cpu.$procmux$2024_CMP $flatten\wrapper.\cpu.$procmux$2023_CMP $flatten\wrapper.\cpu.$procmux$2022_CMP $flatten\wrapper.\cpu.$procmux$2021_CMP $flatten\wrapper.\cpu.$procmux$2020_CMP $flatten\wrapper.\cpu.$procmux$2019_CMP $flatten\wrapper.\cpu.$procmux$2018_CMP $flatten\wrapper.\cpu.$procmux$2017_CMP \wrapper.cpu.when_branch_l98 }
    connect \B { $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2391$416_Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2394$417_Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2397$418_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_7 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_8 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_9 $flatten\wrapper.\cpu.$xor$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2418$419_Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$420_Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$421_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_14 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_15 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_16 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21 63'000000000000000000000000000000000000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31:0] 32'00000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 32'00000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31:0] \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45 }
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2475.8-2475.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2475.5-2477.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2012
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \A 5'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2478.8-2478.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2478.5-2485.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2009
    parameter \WIDTH 5
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
    connect \S \wrapper.cpu.when_branch_l90
    connect \B $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2479.10-2479.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2479.7-2481.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$2004
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \S \wrapper.cpu.coreArea_branch_logic_isJump
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2482.10-2482.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2482.7-2484.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1998
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
    connect \S \wrapper.cpu.when_branch_l98
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \A $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address[4:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2490.8-2490.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2490.5-2492.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1994
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \B $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$425_Y
    connect \A 64'x
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2493.8-2493.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2493.5-2500.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1991
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
    connect \S \wrapper.cpu.when_branch_l90
    connect \B $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2494.10-2494.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2494.7-2496.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1986
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \S \wrapper.cpu.coreArea_branch_logic_isJump
    connect \B $flatten\wrapper.\cpu.$ternary$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2495$427_Y
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2497.10-2497.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2497.7-2499.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1980
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
    connect \S \wrapper.cpu.when_branch_l98
    connect \B \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1
    connect \A $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data[63:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2505.8-2505.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2505.5-2507.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1976
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506$430_Y
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2508.8-2508.23|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2508.5-2515.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1973
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
    connect \S \wrapper.cpu.when_branch_l90
    connect \B $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2509.10-2509.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2509.7-2511.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1968
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \S \wrapper.cpu.coreArea_branch_logic_isJump
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510$434_Y
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2512.10-2512.25|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2512.7-2514.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1962
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$4\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
    connect \S \wrapper.cpu.when_branch_l98
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506$430_Y
    connect \A $flatten\wrapper.\cpu.$3\coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2540.10-2540.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2525.5-2547.12"
  attribute \full_case 1
  cell $pmux $flatten\wrapper.\cpu.$procmux$1953
    parameter \WIDTH 1
    parameter \S_WIDTH 6
    connect \Y \wrapper.cpu.coreArea_branch_logic_condition
    connect \S { $flatten\wrapper.\cpu.$procmux$1941_CMP $flatten\wrapper.\cpu.$procmux$1940_CMP $flatten\wrapper.\cpu.$procmux$1939_CMP $flatten\wrapper.\cpu.$procmux$1938_CMP $flatten\wrapper.\cpu.$procmux$1937_CMP $flatten\wrapper.\cpu.$procmux$1936_CMP }
    connect \B { $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2527$439_Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2530$440_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21 $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2536$442_Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24 $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2542$444_Y }
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2551.56-2551.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2551.5-2559.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1950
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_branch_logic_target [0]
    connect \S $flatten\wrapper.\cpu.$procmux$1944_CMP
    connect \B 1'0
    connect \A \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45 [0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2551.56-2551.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2551.5-2559.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1947
    parameter \WIDTH 63
    connect \Y { \wrapper.cpu.coreArea_branch_logic_target [63:2] \wrapper.cpu.coreArea_branch_logic_misaligned }
    connect \S $flatten\wrapper.\cpu.$procmux$1944_CMP
    connect \B \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result [63:1]
    connect \A \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45 [63:1]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2563.56-2563.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2563.5-2573.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1945_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1945_CMP
    connect \B 2'11
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2566.10-2566.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2563.5-2573.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1944_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1944_CMP
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2566.10-2566.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2563.5-2573.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1943
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_branch_logic_isJump
    connect \S $auto$opt_reduce.cc:137:opt_pmux$2246
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2577.56-2577.56|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2577.5-2599.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1941_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1941_CMP
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2580.10-2580.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2577.5-2599.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1940_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1940_CMP
    connect \B 3'110
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2583.10-2583.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2577.5-2599.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1939_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1939_CMP
    connect \B 3'111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2586.10-2586.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2577.5-2599.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1938_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1938_CMP
    connect \B 4'1000
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2589.10-2589.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2577.5-2599.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1937_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1937_CMP
    connect \B 4'1001
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2592.10-2592.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2577.5-2599.12"
  attribute \full_case 1
  cell $eq $flatten\wrapper.\cpu.$procmux$1936_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$procmux$1936_CMP
    connect \B 4'1010
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2592.10-2592.10|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2577.5-2599.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1935
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_branch_logic_isBranch
    connect \S $auto$opt_reduce.cc:137:opt_pmux$2244
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2714.8-2714.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2714.5-2716.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1932
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2722.8-2722.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2722.5-2724.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1929
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2730.8-2730.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2730.5-2732.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1926
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2738.8-2738.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2738.5-2740.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1923
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2772.8-2772.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2772.5-2774.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1912
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_1_down_valid[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2775.8-2775.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2775.5-2777.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1909
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_1_down_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2782.8-2782.26|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2782.5-2784.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1906
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_up_ready
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2792.8-2792.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2792.5-2794.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1903
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_2_down_valid[0:0]
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2795.8-2795.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2795.5-2797.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1900
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_2_down_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2802.8-2802.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2802.5-2804.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1897
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_up_ready
    connect \S \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \A 1'0
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2824.8-2824.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2824.5-2826.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1891
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_valid[0:0]
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2827.8-2827.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2827.5-2829.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1888
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$1\coreArea_pipeline_ctrl_4_down_valid[0:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2834.8-2834.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2834.5-2836.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1885
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \S \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2855.8-2855.28|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2855.5-2857.8"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1882
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1877
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1869
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1861
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1851
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1848_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3019.12-3019.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3019.9-3021.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1848
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1848_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
    connect \A $flatten\wrapper.\cpu.$procmux$1846_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3016.12-3016.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3016.9-3018.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1846
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1846_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1841
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1838_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3013.12-3013.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3013.9-3015.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1838
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1838_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3010.12-3010.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3010.9-3012.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1836
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1831
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1828_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3007.12-3007.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3007.9-3009.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1828
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1828_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
    connect \A $flatten\wrapper.\cpu.$procmux$1826_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3004.12-3004.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3004.9-3006.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1826
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1826_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1821
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1818_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3001.12-3001.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3001.9-3003.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1818
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1818_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \B 1'1
    connect \A $flatten\wrapper.\cpu.$procmux$1816_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2998.12-2998.49|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2998.9-3000.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1816
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1816_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1811
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
    connect \S \reset
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A $flatten\wrapper.\cpu.$procmux$1802_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2956.16-2956.38|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2956.13-2962.16"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1802
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$procmux$1802_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B { \wrapper.cpu.coreArea_branch_logic_target [63:2] \wrapper.cpu.coreArea_branch_logic_misaligned \wrapper.cpu.coreArea_branch_logic_target [0] }
    connect \A $flatten\wrapper.\cpu.$procmux$1799_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2959.18-2959.55|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2959.15-2961.18"
  cell $mux $flatten\wrapper.\cpu.$procmux$1799
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$procmux$1799_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2960$544_Y
    connect \A \wrapper.cpu.coreArea_pc_PC_cur
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1794
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
    connect \S \reset
    connect \B 4'0000
    connect \A $flatten\wrapper.\cpu.$sub$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2965$545_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1788
    parameter \WIDTH 16
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_epoch[15:0]
    connect \S \reset
    connect \B 16'0000000000000000
    connect \A $flatten\wrapper.\cpu.$procmux$1785_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2967.12-2967.39|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2967.9-2969.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1785
    parameter \WIDTH 16
    connect \Y $flatten\wrapper.\cpu.$procmux$1785_Y
    connect \S \wrapper.cpu.coreArea_fetch_flushPending
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2968$546_Y
    connect \A \wrapper.cpu.coreArea_fetch_epoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1780
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_flushPending[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1774
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
    connect \S \reset
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1771_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2976.12-2976.35|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2976.9-2978.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1771
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1771_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1769_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2973.12-2973.50|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2973.9-2975.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1769
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1769_Y
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
    connect \B 1'0
    connect \A $flatten\wrapper.\cpu.$procmux$1767_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2970.12-2970.34|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2970.9-2972.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1767
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$procmux$1767_Y
    connect \S \wrapper.cpu.coreArea_fetch_cmdFire
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1762
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
    connect \S \reset
    connect \B 3'001
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_valueNext
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1756
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_currentEpoch[3:0]
    connect \S \reset
    connect \B 4'0000
    connect \A $flatten\wrapper.\cpu.$procmux$1753_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.12-2992.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2992.9-2994.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1753
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$procmux$1753_Y
    connect \S \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2993$575_Y
    connect \A \wrapper.cpu.coreArea_currentEpoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1748
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
    connect \S \reset
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \A $flatten\wrapper.\cpu.$procmux$1745_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2995.12-2995.53|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2995.9-2997.12"
  cell $mux $flatten\wrapper.\cpu.$procmux$1745
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$procmux$1745_Y
    connect \S \checker_inst.rvfi_valid
    connect \B $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2996$576_Y
    connect \A \wrapper.cpu.coreArea_rvfiPlugin_order
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1710
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$535
    connect \S \reset
    connect \B 0
    connect \A $flatten\wrapper.\cpu.$6$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$574
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1695
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$548
    connect \S \reset
    connect \B 32'x
    connect \A $flatten\wrapper.\cpu.$procmux$1692_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2979.12-2979.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2979.9-2981.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1692
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$procmux$1692_Y
    connect \S \wrapper.cpu.when_scheduler_l188
    connect \B $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$555_Y
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.10-2932.18|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2932.7-3034.10"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1677
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$557
    connect \S \reset
    connect \B 32'x
    connect \A $flatten\wrapper.\cpu.$procmux$1674_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2982.12-2982.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2982.9-2984.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1674
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$procmux$1674_Y
    connect \S \wrapper.cpu.when_scheduler_l197
    connect \B $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$564_Y
    connect \A $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$548
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2985.12-2985.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2985.9-2987.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1656
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$566
    connect \S \wrapper.cpu.when_scheduler_l188
    connect \B $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986$573_Y
    connect \A $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$557
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2989.12-2989.31|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2989.9-2991.12"
  attribute \full_case 1
  cell $mux $flatten\wrapper.\cpu.$procmux$1647
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$6$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$574
    connect \S \wrapper.cpu.when_scheduler_l251
    connect \B 0
    connect \A $flatten\wrapper.\cpu.$5$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$566
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1601
    parameter \WIDTH 6
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75 }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1597
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1593
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1589
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1585
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B 1'0
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1581
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH[3:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1577
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3047.10-3047.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3047.7-3051.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1573
    parameter \WIDTH 4
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH[3:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3044.10-3044.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3044.7-3046.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1569
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3041.10-3041.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3041.7-3043.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1565
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
    connect \B \wrapper.cpu.coreArea_pc_PC_cur
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1549
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3047.10-3047.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3047.7-3051.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1545
    parameter \WIDTH 64
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1405
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [24:20]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1401
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [19:15]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1397
    parameter \WIDTH 5
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [11:7]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1393
    parameter \WIDTH 1
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_VALID
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.10-3052.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3052.7-3066.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1389
    parameter \WIDTH 3
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
    connect \B { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W }
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3047.10-3047.47|/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3047.7-3051.10"
  cell $mux $flatten\wrapper.\cpu.$procmux$1385
    parameter \WIDTH 32
    connect \Y $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
    connect \S \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \B \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [31:0]
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2228
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_rvfiPlugin_order
    connect \D $flatten\wrapper.\cpu.$0\coreArea_rvfiPlugin_order[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2227
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_currentEpoch
    connect \D $flatten\wrapper.\cpu.$0\coreArea_currentEpoch[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2226
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_dispatcher_hcs_init_value
    connect \D $flatten\wrapper.\cpu.$0\coreArea_dispatcher_hcs_init_value[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2225
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
    connect \D $flatten\wrapper.\cpu.$0$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$535
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2224
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_cmdArea_reqSent[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2223
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_flushPending
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_flushPending[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2222
    parameter \WIDTH 16
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_epoch
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_epoch[15:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2221
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_fetch_inflight
    connect \D $flatten\wrapper.\cpu.$0\coreArea_fetch_inflight[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2220
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pc_PC_cur
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pc_PC_cur[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2219
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2218
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2217
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2216
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2215
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_5_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2214
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_6_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2930.3-3036.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2213
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_7_up_valid[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2212
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION[31:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2211
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2210
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_VALID[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2209
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR[4:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2208
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR[4:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2207
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR[4:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2206
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_IMMSEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2205
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2204
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2203
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2202
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2201
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2200
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2199
    parameter \WIDTH 6
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2198
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2197
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2196
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2195
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2194
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2193
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2192
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \D \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2191
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2190
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2189
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2188
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
    connect \D \wrapper.cpu.coreArea_branch_logic_willTrap
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2187
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2186
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2185
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2184
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2183
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2182
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_address
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2181
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_valid
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2180
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2179
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TAKEN
    connect \D \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2178
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Branch_BRANCH_TARGET
    connect \D { \wrapper.cpu.coreArea_branch_logic_target [63:2] \wrapper.cpu.coreArea_branch_logic_misaligned \wrapper.cpu.coreArea_branch_logic_target [0] }
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2177
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2172
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2171
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2170
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2168
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2167
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_1_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2166
    parameter \WIDTH 64
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_2_up_PC_PC[63:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2165
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2164
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION[31:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2163
    parameter \WIDTH 4
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH[3:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2162
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_LEGAL[0:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2161
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2160
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2159
    parameter \WIDTH 3
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL[2:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2158
    parameter \WIDTH 6
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
    connect \D $flatten\wrapper.\cpu.$0\coreArea_pipeline_ctrl_4_up_Decoder_MicroCode[5:0]
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2157
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2156
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2155
    parameter \WIDTH 6
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2154
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2153
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_LANE_SEL
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2152
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOALU
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2151
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Dispatch_SENDTOBRANCH
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2150
    parameter \WIDTH 32
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2149
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3038.3-3121.6"
  cell $dff $flatten\wrapper.\cpu.$procdff$2148
    parameter \WIDTH 5
    parameter \CLK_POLARITY 1'1
    connect \Q \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
    connect \D \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
    connect \CLK \clock
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986.11-2986.95"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986$573
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986$573_Y
    connect \B $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$550_Y
    connect \A $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986$570_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$564
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$564_Y
    connect \B $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$563_Y
    connect \A $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$561_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980.11-2980.95"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$555
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$555_Y
    connect \B $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$550_Y
    connect \A $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$552_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421.52-2421.141"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$420
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2421$420_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2394.52-2394.143"
  cell $or $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2394$417
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2394$417_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  cell $not $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$560
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$560_Y
    connect \A $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$559_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980.11-2980.95"
  cell $not $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$551
    parameter \Y_WIDTH 32
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$551_Y
    connect \A $flatten\wrapper.\cpu.$shift$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$550_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  cell $neg $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$558
    parameter \Y_WIDTH 6
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$558_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980.11-2980.95"
  cell $neg $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$549
    parameter \Y_WIDTH 6
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$neg$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$549_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2530.44-2530.118"
  cell $ne $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2530$440
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2530$440_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2325.33-2325.77"
  cell $ne $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2325$393
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l251
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293.131-2293.190"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293$379
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293$379_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292.74-2292.125"
  cell $reduce_bool $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292$376
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292$376_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:832.59-832.150"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:832$180
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_6
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:829.59-829.170"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:829$179
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_3
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2539.44-2539.101"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2539$443
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_24
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2533.44-2533.117"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2533$441
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_21
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.130-2180.195"
  cell $lt $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$306
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$306_Y
    connect \B \wrapper.cpu.coreArea_fetch_fifo.io_availability
    connect \A \wrapper.cpu.coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602.44-2602.143"
  cell $logic_or $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$449
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$449_Y
    connect \B $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$448_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_isJump
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2297.97-2297.177"
  cell $logic_or $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2297$385
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2297$385_Y
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs2Busy
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_writes_rs1Busy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2190.46-2190.122"
  cell $logic_or $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2190$317
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
    connect \B \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910.131-2910.169"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910$524
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910$524_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510.170-2510.202"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510$433
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510$433_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_willTrap
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2185.85-2185.120"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2185$314
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2185$314_Y
    connect \A \wrapper.cpu.coreArea_fetch_rspArea_epochMatch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2183.99-2183.123"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2183$311
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2183$311_Y
    connect \A \wrapper.cpu.coreArea_fetch_cmdFire
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.202-2180.227"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$308
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$308_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.91-2180.123"
  cell $logic_not $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$304
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$304_Y
    connect \A \wrapper.cpu.coreArea_fetch_cmdArea_reqSent
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910.50-2910.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910$525
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910$524_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910$523_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910.51-2910.125"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910$523
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2910$523_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2903.52-2903.130"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2903$521
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isFiring
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2899.52-2899.130"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2899$520
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isFiring
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2692.68-2692.204"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2692$478
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
    connect \B \checker_inst.rvfi_valid
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293$378_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2691.55-2691.145"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2691$476
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \checker_inst.rvfi_valid
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_LANE_SEL
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2624.57-2624.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2624$468
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
    connect \B $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2624$467_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2623.57-2623.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2623$466
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
    connect \B $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2623$465_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2622.57-2622.170"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2622$464
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
    connect \B $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2622$463_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2613.29-2613.125"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2613$461
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_branch_l90
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2606.63-2606.129"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2606$454
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510$433_Y
    connect \A \wrapper.cpu.coreArea_branch_logic_doJump
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2604.44-2604.108"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2604$452
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_branch_logic_willTrap
    connect \B \wrapper.cpu.coreArea_branch_logic_misaligned
    connect \A \wrapper.cpu.coreArea_branch_logic_doJump
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602.42-2602.245"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$451
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_branch_logic_doJump
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOBRANCH
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$450_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602.43-2602.191"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$450
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$450_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
    connect \A $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$449_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602.77-2602.142"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$448
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2602$448_Y
    connect \B \wrapper.cpu.coreArea_branch_logic_condition
    connect \A \wrapper.cpu.coreArea_branch_logic_isBranch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510.62-2510.203"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510$434
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510$434_Y
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2510$433_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506$430_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506.60-2506.159"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506$430
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506$430_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
    connect \A $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506$429_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313.55-2313.147"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2313$390
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflow
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2297.51-2297.178"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2297$386
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
    connect \B $flatten\wrapper.\cpu.$logic_or$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2297$385_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293.33-2293.191"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293$380
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l197
    connect \B $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293$379_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293$378_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293.34-2293.125"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293$378
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2293$378_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292.33-2292.126"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292$377
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l188
    connect \B $flatten\wrapper.\cpu.$ne$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2292$376_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isFiring
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2185.48-2185.121"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2185$315
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2185$314_Y
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2183.60-2183.124"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2183$312
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2183$311_Y
    connect \A $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$304_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.49-2180.228"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$309
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_cmdFire
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$308_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$307_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.50-2180.196"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$307
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$307_Y
    connect \B $flatten\wrapper.\cpu.$lt$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$306_Y
    connect \A $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$305_Y
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180.51-2180.124"
  cell $logic_and $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$305
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$logic_and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$305_Y
    connect \B $flatten\wrapper.\cpu.$logic_not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2180$304_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2542.44-2542.102"
  cell $le $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2542$444
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2542$444_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2536.44-2536.118"
  cell $le $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2536$442
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y $flatten\wrapper.\cpu.$le$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2536$442_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:993.75-993.155"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:993$302
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [1]
    connect \B 5'10100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:993.158-993.238"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:993$300
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [0]
    connect \B 6'100000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:992.74-992.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:992$298
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97
    connect \B 5'11000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991.74-991.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:991$296
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96
    connect \B 5'11101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:987.74-987.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:987$293
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74
    connect \B 5'10100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:986.74-986.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:986$291
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73
    connect \B 5'10100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:985.74-985.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:985$289
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72
    connect \B 4'1010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:981.75-981.199"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:981$286
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [4]
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:980.74-980.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:980$285
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:979.74-979.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:979$283
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90
    connect \B 4'1001
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:975.75-975.199"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:975$280
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 [3]
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:974.74-974.195"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:974$279
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67
    connect \A { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:973.74-973.154"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:973$277
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66
    connect \B 2'10
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:961.74-961.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:961$272
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86
    connect \B 3'101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:960.74-960.195"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:960$271
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84
    connect \A { 19'0000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:955.74-955.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:955$268
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:954.74-954.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:954$267
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:950.74-950.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:950$264
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48
    connect \B 2'10
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:949.74-949.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:949$263
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:948.74-948.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:948$262
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43
    connect \B 5'11010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:944.74-944.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:944$259
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:943.74-943.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:943$257
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:938.74-938.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:938$254
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_80
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:937.74-937.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:937$253
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78
    connect \B 2'11
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:935.74-935.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:935$251
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56
    connect \B 3'110
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:934.74-934.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:934$250
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_54
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:932.74-932.198"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:932$248
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39
    connect \A { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] 3'000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:931.74-931.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:931$247
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:926.74-926.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:926$244
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22
    connect \B 5'10010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:925.74-925.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:925$243
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20
    connect \B 4'1100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:914.74-914.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:914$240
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_33
    connect \B 4'1000
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:913.74-913.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:913$239
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:911.74-911.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:911$237
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16
    connect \B 4'1100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:910.74-910.202"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:910$236
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14
    connect \B 3'100
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:907.73-907.193"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:907$233
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 3'000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:906.73-906.193"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:906$231
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6
    connect \A { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 3'000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:899.74-899.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:899$227
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_10
    connect \B 3'101
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:896.73-896.200"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:896$226
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_2
    connect \B 5'11010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:895.71-895.198"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:895$224
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4
    connect \B 4'1010
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:894.65-894.147"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:894$222
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [1]
    connect \B 7'1011011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:894.150-894.232"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:894$220
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [0]
    connect \B 5'11011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:893.64-893.146"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:893$218
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 9
    parameter \B_SIGNED 0
    parameter \A_WIDTH 15
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10
    connect \B 9'101011011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:892.63-892.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:892$216
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9
    connect \B 6'110011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:888.64-888.146"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:888$213
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [7]
    connect \B 6'110011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:3] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [1:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:888.150-888.232"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:888$211
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 9
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [6]
    connect \B 4'1011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:888.236-888.355"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:888$209
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 9
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [5]
    connect \B 9'101001011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [29:26] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:888.359-888.461"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:888$207
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 14
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [4]
    connect \B 7'1001011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:26] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:887.63-887.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:887$206
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_4
    connect \B 5'10011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:886.63-886.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:886$204
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_3
    connect \B 7'1100011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2624.97-2624.169"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2624$467
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2624$467_Y
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2623.97-2623.169"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2623$465
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2623$465_Y
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2622.97-2622.169"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2622$463
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2622$463_Y
    connect \B \wrapper.cpu.coreArea_currentEpoch
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2614.29-2614.96"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2614$462
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_branch_l98
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_MicroCode
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2527.44-2527.118"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2527$439
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2527$439_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506.61-2506.113"
  cell $not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506$429
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2506$429_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491.60-2491.111"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$424
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2491$424_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RD_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2378.44-2378.104"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2378$411
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2378$411_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2377.44-2377.104"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2377$409
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2377$409_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2361.48-2361.92"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2361$404
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2361$404_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2360.48-2360.92"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2360$402
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2360$402_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2312.60-2312.104"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2312$389
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_dispatcher_hcs_init_willOverflowIfInc
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2291.33-2291.108"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2291$375
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l153
    connect \B 2'10
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2290.33-2290.107"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2290$374
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 2
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l149
    connect \B 2'11
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2289.33-2289.108"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2289$373
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.when_scheduler_l145
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_EXECUTION_UNIT
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2231.67-2231.147"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2231$356
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_2
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2226.67-2226.140"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2226$351
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4
    connect \A { 26'00000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218.68-2218.148"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2218$347
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2]
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2217.63-2217.136"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2217$343
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE
    connect \A { 26'00000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2212.65-2212.145"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2212$340
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2211.64-2211.144"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2211$338
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_1
    connect \B 1'1
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2206.62-2206.135"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2206$334
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
    connect \A { 27'000000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2201.60-2201.133"
  cell $logic_not $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2201$330
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W
    connect \A { 27'000000000000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191.60-2191.142"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$324
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$324_Y
    connect \B 5'10111
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191.146-2191.228"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$322
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 7
    parameter \B_SIGNED 0
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$322_Y
    connect \B 7'1101111
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191.232-2191.349"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$320
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$320_Y
    connect \B 8'11100011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191.353-2191.455"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$318
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 8
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2191$318_Y
    connect \B 8'10010011
    connect \A { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2184.47-2184.111"
  cell $eq $flatten\wrapper.\cpu.$eq$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2184$313
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 16
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu.coreArea_fetch_rspArea_epochMatch
    connect \B \wrapper.cpu.coreArea_fetch_epoch
    connect \A \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986.11-2986.95"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986$570
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2986$570_Y
    connect \B $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$551_Y
    connect \A $flatten\wrapper.\cpu.$4$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$557
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983.11-2983.103"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$561
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$561_Y
    connect \B $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2983$560_Y
    connect \A $flatten\wrapper.\cpu.$3$lookahead\coreArea_dispatcher_hcs_regBusy$530[31:0]$548
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980.11-2980.95"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$552
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$552_Y
    connect \B $flatten\wrapper.\cpu.$not$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2980$551_Y
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_regBusy
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424.52-2424.141"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$421
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2424$421_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2397.52-2397.143"
  cell $and $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2397$418
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$and$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2397$418_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:881.68-881.129"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:881$200
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data_1
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:880.66-880.122"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:880$199
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_pipeline_ctrl_6_down_IntAlu_RESULT_data
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:871.60-871.173"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:871$196
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:837.60-837.173"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:837$184
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:826.57-826.168"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:826$178
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 64
    parameter \B_SIGNED 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 1
    connect \Y \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:813.41-813.96"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:813$177
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y \wrapper.cpu._zz_coreArea_fetch_inflight
    connect \B \wrapper.cpu.coreArea_fetch_cmdFire
    connect \A \wrapper.cpu.coreArea_fetch_inflight
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2996.41-2996.89"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2996$576
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2996$576_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_rvfiPlugin_order
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2993.37-2993.68"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2993$575
    parameter \Y_WIDTH 4
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2993$575_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_currentEpoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2968.36-2968.67"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2968$546
    parameter \Y_WIDTH 16
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2968$546_Y
    connect \B 1'1
    connect \A \wrapper.cpu.coreArea_fetch_epoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2960.40-2960.81"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2960$544
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2960$544_Y
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pc_PC_cur
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2318.49-2318.128"
  cell $add $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2318$392
    parameter \Y_WIDTH 3
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\wrapper.\cpu.$add$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:2318$392_Y
    connect \B \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
    connect \A \wrapper.cpu.coreArea_dispatcher_hcs_init_value
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:20.32-20.44"
  attribute \reg "ibus_resp_id"
  cell $anyseq $flatten\wrapper.$anyseq$17
    parameter \WIDTH 16
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:19.32-19.46"
  attribute \reg "ibus_resp_addr"
  cell $anyseq $flatten\wrapper.$anyseq$16
    parameter \WIDTH 64
    connect \Y \wrapper.ibus_resp_addr
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:18.32-18.46"
  attribute \reg "ibus_resp_data"
  cell $anyseq $flatten\wrapper.$anyseq$15
    parameter \WIDTH 64
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  end
  attribute \src "/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/wrapper.sv:17.32-17.47"
  attribute \reg "ibus_resp_valid"
  cell $anyseq $flatten\wrapper.$anyseq$14
    parameter \WIDTH 1
    connect \Y \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  end
  attribute \src "insn_srli.v:49.26-49.51"
  cell $mux $flatten\checker_inst.\insn_spec.$ternary$insn_srli.v:49$171
    parameter \WIDTH 64
    connect \Y \checker_inst.spec_rd_wdata
    connect \S $flatten\checker_inst.\insn_spec.$reduce_bool$insn_srli.v:49$169_Y
    connect \B \checker_inst.insn_spec.result
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "insn_srli.v:45.26-45.54"
  cell $shr $flatten\checker_inst.\insn_spec.$shr$insn_srli.v:45$157
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 6
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \checker_inst.insn_spec.result
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [25:20]
    connect \A \checker_inst.insn_spec.rvfi_rs1_rdata
  end
  attribute \src "insn_srli.v:49.26-49.51"
  cell $reduce_bool $flatten\checker_inst.\insn_spec.$reduce_bool$insn_srli.v:49$169
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$reduce_bool$insn_srli.v:49$169_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  end
  attribute \src "insn_srli.v:46.23-46.135"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_srli.v:46$165
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \checker_inst.spec_valid
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$164_Y
    connect \A $flatten\checker_inst.\insn_spec.$logic_and$insn_srli.v:46$163_Y
  end
  attribute \src "insn_srli.v:46.23-46.105"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_srli.v:46$163
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$logic_and$insn_srli.v:46$163_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$162_Y
    connect \A $flatten\checker_inst.\insn_spec.$logic_and$insn_srli.v:46$161_Y
  end
  attribute \src "insn_srli.v:46.23-46.79"
  cell $logic_and $flatten\checker_inst.\insn_spec.$logic_and$insn_srli.v:46$161
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$logic_and$insn_srli.v:46$161_Y
    connect \B $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$160_Y
    connect \A \checker_inst.valid
  end
  attribute \src "insn_srli.v:46.109-46.135"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$164_Y
    connect \B 5'10011
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [6:0]
  end
  attribute \src "insn_srli.v:46.83-46.105"
  cell $eq $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$162
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 3
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$162_Y
    connect \B 3'101
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [14:12]
  end
  attribute \src "insn_srli.v:46.54-46.79"
  cell $logic_not $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$160
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 7
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.\insn_spec.$eq$insn_srli.v:46$160_Y
    connect \A { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31:26] }
  end
  attribute \src "insn_srli.v:50.26-50.43"
  cell $add $flatten\checker_inst.\insn_spec.$add$insn_srli.v:50$172
    parameter \Y_WIDTH 64
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y \checker_inst.spec_pc_wdata
    connect \B 3'100
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  end
  attribute \src "rvfi_insn_check.sv:68.54-68.88"
  cell $mux $flatten\checker_inst.$ternary$rvfi_insn_check.sv:68$22
    parameter \WIDTH 64
    connect \Y \checker_inst.insn_spec.rvfi_rs1_rdata
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "rvfi_insn_check.sv:134.8-134.14|rvfi_insn_check.sv:134.4-139.7"
  cell $mux $flatten\checker_inst.$procmux$1261
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$cover$rvfi_insn_check.sv:135$48_EN
    connect \S \checker_inst.reset
    connect \B 1'0
    connect \A 1'1
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1232
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:164$72_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2133
    connect \B $flatten\checker_inst.$procmux$1227_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:163.10-163.23|rvfi_insn_check.sv:163.6-164.30"
  cell $mux $flatten\checker_inst.$procmux$1227
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1227_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1224
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:167$75_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2133
    connect \B $flatten\checker_inst.$procmux$1219_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:166.10-166.23|rvfi_insn_check.sv:166.6-167.30"
  cell $mux $flatten\checker_inst.$procmux$1219
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1219_Y
    connect \S $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1216
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:171$79_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2133
    connect \B $flatten\checker_inst.$procmux$1209_Y
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:170.11-170.29|rvfi_insn_check.sv:170.7-171.42"
  cell $mux $flatten\checker_inst.$procmux$1209
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$procmux$1209_Y
    connect \S $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23|rvfi_insn_check.sv:140.4-200.7"
  attribute \full_case 1
  cell $mux $flatten\checker_inst.$procmux$1176
    parameter \WIDTH 1
    connect \Y $flatten\checker_inst.$assert$rvfi_insn_check.sv:176$84_EN
    connect \S $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2133
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "rvfi_insn_check.sv:170.11-170.29"
  cell $reduce_bool $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$ne$rvfi_insn_check.sv:170$78_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.14"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
    connect \A \checker_inst.reset
  end
  attribute \src "rvfi_insn_check.sv:136.25-136.30"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  end
  attribute \src "rvfi_insn_check.sv:25.27-25.60"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:25$19
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \checker_inst.valid
    connect \B \checker_inst.rvfi_valid
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  end
  attribute \src "rvfi_insn_check.sv:140.8-140.23"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:140$59
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$auto$rtlil.cc:3135:Not$2133
    connect \B \checker_inst.check
    connect \A $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:140$58_Y
  end
  attribute \src "rvfi_insn_check.sv:138.11-138.39"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:138$57
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:138$57_Y
    connect \B $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
    connect \A $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
  end
  attribute \src "rvfi_insn_check.sv:137.11-137.30"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:137$53_Y
    connect \B \checker_inst.spec_valid
    connect \A \checker_inst.check
  end
  attribute \src "rvfi_insn_check.sv:136.11-136.30"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:136$51
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$logic_and$rvfi_insn_check.sv:136$51_Y
    connect \B $flatten\checker_inst.$logic_not$rvfi_insn_check.sv:136$50_Y
    connect \A \checker_inst.spec_valid
  end
  attribute \src "rvfi_insn_check.sv:198.13-198.30"
  cell $not $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:198$154_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  end
  attribute \src "rvfi_insn_check.sv:178.47-178.72"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:178$89_Y
    connect \B \checker_inst.pc_wdata
    connect \A \checker_inst.spec_pc_wdata
  end
  attribute \src "rvfi_insn_check.sv:177.14-177.39"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 64
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:177$87_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
    connect \A \checker_inst.spec_rd_wdata
  end
  attribute \src "rvfi_insn_check.sv:176.14-176.37"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:176$85_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  end
  attribute \src "rvfi_insn_check.sv:171.15-171.40"
  cell $eq $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:171$80_Y
    connect \B \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  end
  attribute \src "rvfi_insn_check.sv:167.14-167.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:167$76_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  end
  attribute \src "rvfi_insn_check.sv:166.10-166.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:166$74_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  end
  attribute \src "rvfi_insn_check.sv:164.14-164.28"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:164$73_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  end
  attribute \src "rvfi_insn_check.sv:163.10-163.23"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:163$71_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  end
  attribute \src "rvfi_insn_check.sv:146.13-146.26"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 64
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:146$68_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  end
  attribute \src "rvfi_insn_check.sv:145.13-145.25"
  cell $logic_not $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 5
    parameter \A_SIGNED 0
    connect \Y $flatten\checker_inst.$eq$rvfi_insn_check.sv:145$66_Y
    connect \A \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  end
  attribute \src "rvfi_testbench.sv:54.12-54.23"
  cell $eq $eq$rvfi_testbench.sv:54$12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y \checker_inst.check
    connect \B 5'10100
    connect \A \cycle
  end
  attribute \src "rvfi_testbench.sv:30.22-30.41"
  cell $eq $eq$rvfi_testbench.sv:30$5
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$rvfi_testbench.sv:30$5_Y
    connect \B $initstate$2_wire
    connect \A \reset
  end
  cell $reduce_or $auto$opt_reduce.cc:131:opt_pmux$2245
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 2
    parameter \A_SIGNED 0
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$2246
    connect \A { $flatten\wrapper.\cpu.$procmux$1945_CMP $flatten\wrapper.\cpu.$procmux$1944_CMP }
  end
  cell $reduce_or $auto$opt_reduce.cc:131:opt_pmux$2243
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$opt_reduce.cc:137:opt_pmux$2244
    connect \A { $flatten\wrapper.\cpu.$procmux$1941_CMP $flatten\wrapper.\cpu.$procmux$1940_CMP $flatten\wrapper.\cpu.$procmux$1939_CMP $flatten\wrapper.\cpu.$procmux$1938_CMP $flatten\wrapper.\cpu.$procmux$1937_CMP $flatten\wrapper.\cpu.$procmux$1936_CMP }
  end
  attribute \src "rvfi_testbench.sv:37.32-37.65"
  cell $add $add$rvfi_testbench.sv:37$9
    parameter \Y_WIDTH 8
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \A_SIGNED 0
    connect \Y $add$rvfi_testbench.sv:37$9_Y
    connect \B $auto$wreduce.cc:514:run$2247 [0]
    connect \A \cycle_reg
  end
  connect $auto$wreduce.cc:514:run$2247 [7:1] 7'0000000
  connect $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [78:0] { $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] $flatten\wrapper.\cpu.\coreArea_fetch_fifo.$0$memwr$\logic_ram$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3234$598_EN[79:0]$602 [79] }
  connect $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [62:0] { $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] $flatten\wrapper.\cpu.\coreArea_srcPlugin_regfileread_regfile.$0$memwr$\mem$/Users/mahir/fun/borb/formal/cores/borb/../../cores/borb/CPU.sv:3152$578_EN[63:0]$584 [63] }
  connect \checker_inst.clock \clock
  connect \checker_inst.halt 1'0
  connect \checker_inst.insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.insn_pma_x 1'1
  connect \checker_inst.insn_spec.insn_funct3 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [14:12]
  connect \checker_inst.insn_spec.insn_funct6 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [31:26] }
  connect \checker_inst.insn_spec.insn_opcode \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [6:0]
  connect \checker_inst.insn_spec.insn_padding 0
  connect \checker_inst.insn_spec.insn_rd \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  connect \checker_inst.insn_spec.insn_rs1 \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.insn_spec.insn_shamt \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [25:20]
  connect \checker_inst.insn_spec.misa_ok 1'1
  connect \checker_inst.insn_spec.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.insn_spec.rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.insn_spec.rvfi_rs2_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.rvfi_valid \checker_inst.valid
  connect \checker_inst.insn_spec.spec_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.spec_mem_rmask 8'00000000
  connect \checker_inst.insn_spec.spec_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.insn_spec.spec_mem_wmask 8'00000000
  connect \checker_inst.insn_spec.spec_pc_wdata \checker_inst.spec_pc_wdata
  connect \checker_inst.insn_spec.spec_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  connect \checker_inst.insn_spec.spec_rd_wdata \checker_inst.spec_rd_wdata
  connect \checker_inst.insn_spec.spec_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.insn_spec.spec_rs2_addr 5'00000
  connect \checker_inst.insn_spec.spec_trap 1'0
  connect \checker_inst.insn_spec.spec_valid \checker_inst.spec_valid
  connect \checker_inst.intr 1'0
  connect \checker_inst.mem_access_fault 1'0
  connect \checker_inst.mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.mem_log2len 2'00
  connect \checker_inst.mem_pma_r 1'1
  connect \checker_inst.mem_pma_w 1'1
  connect \checker_inst.mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.mem_rmask 8'00000000
  connect \checker_inst.mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.mem_wmask 8'00000000
  connect \checker_inst.pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \checker_inst.rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \checker_inst.rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \checker_inst.rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \checker_inst.rs1_rdata_or_zero \checker_inst.insn_spec.rvfi_rs1_rdata
  connect \checker_inst.rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \checker_inst.rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \checker_inst.rs2_rdata_or_zero 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.rvfi_halt 1'0
  connect \checker_inst.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \checker_inst.rvfi_intr 1'0
  connect \checker_inst.rvfi_ixl 2'10
  connect \checker_inst.rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.rvfi_mem_rmask 8'00000000
  connect \checker_inst.rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.rvfi_mem_wmask 8'00000000
  connect \checker_inst.rvfi_mode 2'11
  connect \checker_inst.rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \checker_inst.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \checker_inst.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \checker_inst.rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \checker_inst.rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \checker_inst.rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \checker_inst.rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \checker_inst.rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \checker_inst.rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \checker_inst.rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \checker_inst.spec_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.spec_mem_rmask 8'00000000
  connect \checker_inst.spec_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \checker_inst.spec_mem_wmask 8'00000000
  connect \checker_inst.spec_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [11:7]
  connect \checker_inst.spec_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION [19:15]
  connect \checker_inst.spec_rs2_addr 5'00000
  connect \checker_inst.spec_trap 1'0
  connect \checker_inst.trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \rvfi_halt 1'0
  connect \rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'10
  connect \rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \rvfi_mem_rmask 8'00000000
  connect \rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \rvfi_mem_wmask 8'00000000
  connect \rvfi_mode 2'11
  connect \rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \rvfi_pc_wdata \checker_inst.pc_wdata
  connect \rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.clock \clock
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_10 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_12 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_13 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_17 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_19 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_20 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_22 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_23 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_25 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31:0] }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_26 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_27 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_11
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_28 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_29 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_30 { 32'00000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_32 [31:0] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_31
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_33 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_35 [31:0] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_34
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_36 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_37 { 32'00000000000000000000000000000000 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38 }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_39 [31:0] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_38
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_4 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_40 { \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31] \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31:0] }
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_41 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18 [31:0]
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_42 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_18
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_43 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_44 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_46 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_47 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_1 16484
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_11 { 19'0000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_12 4104
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_13 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_14 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_16 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_15 8216
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_17 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_18 20480
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_19 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_20 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_22 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_21 20516
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_23 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 15'000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_24 1073741856
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_25 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_26 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_28 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_27 28740
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_29 20588
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_3 12388
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_30 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_31 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_33 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_32 4136
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_34 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_35 16384
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_36 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_37 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_39 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_38 24612
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_40 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4:3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_41 0
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_42 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_43 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_45 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_48 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_44 24676
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_46 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3:2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_47 32
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_49 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 15'000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_5 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_6 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_8 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_50 32
  connect { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 [9:4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 [2:0] } { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_54 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_56 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_55 36
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_57 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_58 12288
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_59 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_60 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_62 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_61 1073745928
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_63 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_64 16384
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_65 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_66 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_67 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_68 12320
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_69 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_53 [3] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_72 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_73 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_74 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_7 20548
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_70 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [4] 4'0000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_71 16384
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_76 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52
  connect { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [10:5] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [3:2] } { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_78 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_80 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_79 100
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_81 { 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [30] 15'000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14] 10'0000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [3] 3'000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_82 8
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_83 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_84 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_86 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [1:0] }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_85 4116
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_87 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:12] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 5'00000 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_88 8224
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_89 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_90 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_91 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [1:0] }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_9 24644
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_92 20516
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_93 { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [4] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_96 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_97 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [1:0] }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_94 { 17'00000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [14:13] 7'0000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [5] 2'00 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2] 2'00 }
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_95 0
  connect \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_98 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_77 [1:0]
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1 \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:20]
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_1 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:7] }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_2 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [7] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:25] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [11:8] 1'0 }
  connect \wrapper.cpu._zz__zz_coreArea_srcPlugin_immsel_sext_1_3 { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [19:12] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [20] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [30:21] 1'0 }
  connect \wrapper.cpu._zz_coreArea_branch_logic_target \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_3 \wrapper.cpu._zz__zz_coreArea_intalu_aluNodeStage_result_45
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_4 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu._zz_coreArea_branch_logic_target_5 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext { 2'00 \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement }
  connect \wrapper.cpu._zz_coreArea_dispatcher_hcs_init_valueNext_1 \wrapper.cpu.coreArea_dispatcher_hcs_init_willIncrement
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_1 { 3'000 \wrapper.cpu.coreArea_fetch_cmdFire }
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_2 \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_3 { 3'000 \wrapper.cpu.coreArea_fetch_fifo.io_push_valid }
  connect \wrapper.cpu._zz_coreArea_fetch_inflight_4 \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu._zz_coreArea_fetch_io_readCmd_cmd_valid { 2'00 \wrapper.cpu.coreArea_fetch_fifo.io_availability }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_1 { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT_2 { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_3 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_4 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_FP_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_1 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_LEGAL_2 1'0
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_52
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_1 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_4
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [1:0] { \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_5 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_1 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE_2 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_1 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE_2 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [0] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1]
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_2 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_3 { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_1 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_2 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ_3 1'1
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID 16511
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_1 { 18'000000000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13] 6'000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_11 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [1:0]
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_2 8211
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_5 [3:2] { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_9 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_10 }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_6 32'10111100000000000111000001110111
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_7 { \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [31:26] 12'000000000000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [13:12] 5'00000 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [6:4] 1'0 \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [2:0] }
  connect \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_VALID_8 4115
  connect \wrapper.cpu._zz_coreArea_rvfiPlugin_io_rvfi_pc_wdata \checker_inst.spec_pc_wdata
  connect \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext { \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31] \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION [31:12] 12'000000000000 }
  connect \wrapper.cpu.coreArea_branch_logic_imm \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_branch \wrapper.cpu.coreArea_branch_logic_isBranch
  connect \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_is_jump \wrapper.cpu.coreArea_branch_logic_isJump
  connect \wrapper.cpu.coreArea_branch_logic_jumpCmd_payload_target { \wrapper.cpu.coreArea_branch_logic_target [63:2] \wrapper.cpu.coreArea_branch_logic_misaligned \wrapper.cpu.coreArea_branch_logic_target [0] }
  connect \wrapper.cpu.coreArea_branch_logic_src1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_branch_logic_src1U \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_branch_logic_src2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_branch_logic_src2U \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_branch_logic_target [1] \wrapper.cpu.coreArea_branch_logic_misaligned
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitInsn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitPc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_commitValid \checker_inst.rvfi_valid
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_d_pc \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_f_pc \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_wb_pc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_debugPlugin_io_dbg_x_pc \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.coreArea_dispatcher_hcs_hazards 4'0000
  connect \wrapper.cpu.coreArea_dispatcher_hcs_init_willClear 1'0
  connect \wrapper.cpu.coreArea_fetch_fifo._zz_logic_pop_sync_readPort_rsp_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1
  connect \wrapper.cpu.coreArea_fetch_fifo._zz_logic_ram_port { \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data }
  connect \wrapper.cpu.coreArea_fetch_fifo.io_clk \clock
  connect \wrapper.cpu.coreArea_fetch_fifo.io_clkEnable 1'1
  connect \wrapper.cpu.coreArea_fetch_fifo.io_flush \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_fetch_fifo.io_occupancy \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  connect \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.io_pop_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo.io_pop_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.io_reset \reset
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_toFlowFire_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_ready \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_ready \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_translated_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readArbitation_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_payload \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_pop [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_cmd_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_readPort_rsp_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPop \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_doPush \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_popOnIo \wrapper.cpu.coreArea_fetch_fifo.logic_pop_sync_popReg
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_address \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_push [0]
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_payload_data_epoch \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.cpu.coreArea_fetch_fifo.logic_push_onRam_write_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_fire
  connect \wrapper.cpu.coreArea_fetch_fifo_io_availability \wrapper.cpu.coreArea_fetch_fifo.io_availability
  connect \wrapper.cpu.coreArea_fetch_fifo_io_occupancy \wrapper.cpu.coreArea_fetch_fifo.logic_ptr_occupancy
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_data \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [63:0]
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_payload_epoch \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [79:64]
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_ready \wrapper.cpu.coreArea_fetch_fifo.io_pop_ready
  connect \wrapper.cpu.coreArea_fetch_fifo_io_pop_valid \wrapper.cpu.coreArea_fetch_fifo.logic_pop_addressGen_rValid
  connect \wrapper.cpu.coreArea_fetch_fifo_io_push_ready \wrapper.cpu.coreArea_fetch_fifo.io_push_ready
  connect \wrapper.cpu.coreArea_fetch_io_currentEpoch \wrapper.cpu.coreArea_currentEpoch
  connect \wrapper.cpu.coreArea_fetch_io_flush \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_address \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_payload_id \wrapper.cpu.coreArea_fetch_epoch
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_ready 1'1
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_cmd_valid \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_address \wrapper.ibus_resp_addr
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_payload_id \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.cpu.coreArea_fetch_io_readCmd_rsp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu.coreArea_pc_exception_payload_vector 64'x
  connect \wrapper.cpu.coreArea_pc_exception_valid 1'0
  connect \wrapper.cpu.coreArea_pc_flush_payload_address 64'x
  connect \wrapper.cpu.coreArea_pc_flush_valid 1'0
  connect \wrapper.cpu.coreArea_pc_jump_payload_is_branch \wrapper.cpu.coreArea_branch_logic_isBranch
  connect \wrapper.cpu.coreArea_pc_jump_payload_is_jump \wrapper.cpu.coreArea_branch_logic_isJump
  connect \wrapper.cpu.coreArea_pc_jump_payload_target { \wrapper.cpu.coreArea_branch_logic_target [63:2] \wrapper.cpu.coreArea_branch_logic_misaligned \wrapper.cpu.coreArea_branch_logic_target [0] }
  connect \wrapper.cpu.coreArea_pc_jump_valid \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_PC_PC \wrapper.cpu.coreArea_pc_PC_cur
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isReady \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isValid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_down_valid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_up_isValid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_0_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_0_up_valid 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_1_down_isValid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_throwWhen_CPU_l136 \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_up_cancel \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_up_forgetOne \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_1_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_1_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_currentEpoch
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_fetch_fifo.logic_ram_spinal_port1 [31:0]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_ready \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_2_down_isValid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_CPU_l136 \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_throwWhen_Fetch_l92 \wrapper.cpu.coreArea_fetch_rspArea_stalePacket
  connect \wrapper.cpu.coreArea_pipeline_ctrl_2_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_2_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Common_SPEC_EPOCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_EXECUTION_UNIT { 1'0 \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IS_W }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_FSR3EN 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [0] }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_IS_FP 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_LEGAL 1'0
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_MicroCode { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_3 [5:2] \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_51 \wrapper.cpu._zz__zz_coreArea_pipeline_ctrl_3_down_Decoder_MicroCode_4_75 }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RDTYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [11:7]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1TYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_IMMSEL_2 [2] 2'00 }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [19:15]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE { \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [2:1] \wrapper.cpu._zz_coreArea_pipeline_ctrl_3_down_Decoder_RS2TYPE_1 [1] }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_3_up_Decoder_INSTRUCTION [24:20]
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_LDQ 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_Decoder_USE_STQ 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isReady \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_3_down_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_cancel \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_forgetOne \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_3_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_3_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_3_down_ready
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Common_SPEC_EPOCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_IMMSEL \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_IMMSEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_LEGAL \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_LEGAL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_MicroCode \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_MicroCode
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RD_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1TYPE \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2TYPE \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_4_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_4_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_4_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_haltRequest_scheduler_l215 \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_throwWhen_CPU_l130 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_cancel \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_forgetOne \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_4_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_4_up_ready \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isReady
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_LANE_SEL \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_LANE_SEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Common_SPEC_EPOCH \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Common_SPEC_EPOCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_LEGAL \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_LEGAL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_MicroCode \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_MicroCode
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RD_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RD_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1TYPE \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2TYPE \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2TYPE
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOALU \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_Dispatch_SENDTOBRANCH \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Dispatch_SENDTOBRANCH
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_5_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_IMMED \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_5_down_isFiring
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_cancel \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_forgetOne \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_5_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_5_up_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TAKEN \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Branch_BRANCH_TARGET { \wrapper.cpu.coreArea_branch_logic_target [63:2] \wrapper.cpu.coreArea_branch_logic_misaligned \wrapper.cpu.coreArea_branch_logic_target [0] }
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_LANE_SEL \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Common_LANE_SEL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Common_TRAP \wrapper.cpu.coreArea_branch_logic_willTrap
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_INSTRUCTION \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_LEGAL \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_LEGAL
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS1_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_RS2_ADDR \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Decoder_VALID \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_Dispatch_SENDTOALU \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_PC_PC \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_IMMED \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_IMMED
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS1 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_SrcPlugin_RS2 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isFiring \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_6_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_6_up_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_address \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_data \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_IntAlu_RESULT_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isFiring \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isReady 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_isValid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_ready 1'1
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_down_valid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_COMMIT \checker_inst.rvfi_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_isValid \wrapper.cpu.coreArea_pipeline_ctrl_7_up_valid
  connect \wrapper.cpu.coreArea_pipeline_ctrl_7_up_ready 1'1
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_halt 1'0
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_intr 1'0
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_ixl 2'10
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_rmask 8'00000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mem_wmask 8'00000000
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_mode 2'11
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \wrapper.cpu.coreArea_rvfiPlugin_io_rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.cpu.coreArea_srcPlugin_immsel_sext \wrapper.cpu._zz_coreArea_srcPlugin_immsel_sext_1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clk \clock
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_clkEnable 1'1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS1_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_readerRS2_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_reset \reset
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_address \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_data \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS1_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port0
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_readerRS2_data \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.mem_spinal_port1
  connect \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile_io_writer_valid \wrapper.cpu.coreArea_srcPlugin_regfileread_regfile.io_writer_valid
  connect \wrapper.cpu.coreArea_srcPlugin_rs1Reader_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_rs2Reader_address \wrapper.cpu.coreArea_pipeline_ctrl_5_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.coreArea_srcPlugin_rs_rs1Data \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS1
  connect \wrapper.cpu.coreArea_srcPlugin_rs_rs2Data \wrapper.cpu.coreArea_pipeline_ctrl_5_down_SrcPlugin_RS2
  connect \wrapper.cpu.coreArea_srcPlugin_wasReset 1'0
  connect \wrapper.cpu.io_clk \clock
  connect \wrapper.cpu.io_clkEnable 1'1
  connect \wrapper.cpu.io_dbg_commitInsn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.io_dbg_commitPc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_dbg_commitValid \checker_inst.rvfi_valid
  connect \wrapper.cpu.io_dbg_d_pc \wrapper.cpu.coreArea_pipeline_ctrl_3_up_PC_PC
  connect \wrapper.cpu.io_dbg_f_pc \wrapper.cpu.coreArea_pipeline_ctrl_2_up_PC_PC
  connect \wrapper.cpu.io_dbg_wb_pc \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_dbg_x_pc \wrapper.cpu.coreArea_pipeline_ctrl_6_up_PC_PC
  connect \wrapper.cpu.io_iBus_cmd_payload_address \wrapper.cpu.coreArea_pipeline_ctrl_1_up_PC_PC
  connect \wrapper.cpu.io_iBus_cmd_payload_id \wrapper.cpu.coreArea_fetch_epoch
  connect \wrapper.cpu.io_iBus_cmd_ready 1'1
  connect \wrapper.cpu.io_iBus_cmd_valid \wrapper.cpu.coreArea_fetch_cmdFire
  connect \wrapper.cpu.io_iBus_rsp_payload_address \wrapper.ibus_resp_addr
  connect \wrapper.cpu.io_iBus_rsp_payload_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.cpu.io_iBus_rsp_payload_id \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.cpu.io_iBus_rsp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.cpu.io_reset \reset
  connect \wrapper.cpu.io_rvfi_halt 1'0
  connect \wrapper.cpu.io_rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.cpu.io_rvfi_intr 1'0
  connect \wrapper.cpu.io_rvfi_ixl 2'10
  connect \wrapper.cpu.io_rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.io_rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.io_rvfi_mem_rmask 8'00000000
  connect \wrapper.cpu.io_rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.cpu.io_rvfi_mem_wmask 8'00000000
  connect \wrapper.cpu.io_rvfi_mode 2'11
  connect \wrapper.cpu.io_rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.cpu.io_rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.cpu.io_rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.cpu.io_rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.cpu.io_rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.cpu.io_rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.cpu.io_rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.cpu.io_rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.cpu.io_rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.cpu.io_rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \wrapper.cpu.io_rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.cpu.when_CtrlLink_l191 \wrapper.cpu.coreArea_pipeline_ctrl_1_haltRequest_Fetch_l80
  connect \wrapper.cpu.when_CtrlLink_l191_2 \wrapper.cpu.coreArea_dispatcher_hcs_writes_hazard
  connect \wrapper.cpu.when_CtrlLink_l198 \wrapper.cpu.coreArea_branch_logic_jumpCmd_valid
  connect \wrapper.cpu.when_CtrlLink_l198_1 \wrapper.cpu.coreArea_pipeline_ctrl_2_up_forgetOne
  connect \wrapper.cpu.when_CtrlLink_l198_2 \wrapper.cpu.coreArea_pipeline_ctrl_3_throwWhen_CPU_l130
  connect \wrapper.cpu.when_CtrlLink_l198_3 \wrapper.cpu.coreArea_pipeline_ctrl_4_up_isCancel
  connect \wrapper.cpu.when_CtrlLink_l198_4 \wrapper.cpu.coreArea_pipeline_ctrl_5_throwWhen_CPU_l130
  connect \wrapper.cpu.when_IntAlu_l34 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Dispatch_SENDTOALU
  connect \wrapper.cpu.when_IntAlu_l75 \wrapper.cpu.coreArea_pipeline_ctrl_6_up_Decoder_VALID
  connect \wrapper.cpu.when_scheduler_l201 \wrapper.cpu.when_scheduler_l188
  connect \wrapper.ibus_resp_data \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_data
  connect \wrapper.ibus_resp_id \wrapper.cpu.coreArea_fetch_fifo.io_push_payload_epoch
  connect \wrapper.ibus_resp_valid \wrapper.cpu.coreArea_fetch_fifo.io_push_valid
  connect \wrapper.reset \reset
  connect \wrapper.rvfi_halt 1'0
  connect \wrapper.rvfi_insn \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_INSTRUCTION
  connect \wrapper.rvfi_intr 1'0
  connect \wrapper.rvfi_ixl 2'10
  connect \wrapper.rvfi_mem_addr 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.rvfi_mem_rdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.rvfi_mem_rmask 8'00000000
  connect \wrapper.rvfi_mem_wdata 64'0000000000000000000000000000000000000000000000000000000000000000
  connect \wrapper.rvfi_mem_wmask 8'00000000
  connect \wrapper.rvfi_mode 2'11
  connect \wrapper.rvfi_order \wrapper.cpu.coreArea_rvfiPlugin_order
  connect \wrapper.rvfi_pc_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_PC_PC
  connect \wrapper.rvfi_pc_wdata \checker_inst.pc_wdata
  connect \wrapper.rvfi_rd_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_address
  connect \wrapper.rvfi_rd_wdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_IntAlu_RESULT_data
  connect \wrapper.rvfi_rs1_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS1_ADDR
  connect \wrapper.rvfi_rs1_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS1
  connect \wrapper.rvfi_rs2_addr \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Decoder_RS2_ADDR
  connect \wrapper.rvfi_rs2_rdata \wrapper.cpu.coreArea_pipeline_ctrl_7_up_SrcPlugin_RS2
  connect \wrapper.rvfi_trap \wrapper.cpu.coreArea_pipeline_ctrl_7_up_Common_TRAP
  connect \wrapper.rvfi_valid \checker_inst.rvfi_valid
end
