{
    "hard_logic/bfly/hard_fpu_arch_timing": {
        "test_name": "hard_logic/bfly/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module bfly because it contains processes (run 'proc' command first).",
            "Ignoring module bfly because it contains processes (run 'proc' command first).",
            "Ignoring module bfly because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 68.7,
        "exec_time(ms)": 90.4,
        "elaboration_time(ms)": 29.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 28.7,
        "Pi": 193,
        "Po": 64,
        "logic element": 20,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 356,
        "Total Node": 20,
        "Wires": 962,
        "Wire Bits": 962,
        "Public Wires": 578,
        "Public Wire Bits": 578,
        "Total Cells": 392,
        "DFFs": [
            "$_DFF_P_ 384"
        ],
        "fpu_add": 4,
        "fpu_mul": 4
    },
    "hard_logic/bgm/hard_fpu_arch_timing": {
        "test_name": "hard_logic/bgm/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module delay5 because it contains processes (run 'proc' command first).",
            "Ignoring module delay5 because it contains processes (run 'proc' command first).",
            "Ignoring module delay5 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 81.3,
        "exec_time(ms)": 152.5,
        "elaboration_time(ms)": 60.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 90.8,
        "Pi": 257,
        "Po": 32,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 656,
        "Total Node": 32,
        "Wires": 1474,
        "Wire Bits": 1474,
        "Public Wires": 1090,
        "Public Wire Bits": 1090,
        "Total Cells": 404,
        "DFFs": [
            "$_DFF_P_ 384"
        ],
        "fpu_add": 9,
        "fpu_mul": 11
    },
    "hard_logic/dscg/hard_fpu_arch_timing": {
        "test_name": "hard_logic/dscg/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module dscg because it contains processes (run 'proc' command first).",
            "Ignoring module dscg because it contains processes (run 'proc' command first).",
            "Ignoring module dscg because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 67.2,
        "exec_time(ms)": 158.4,
        "elaboration_time(ms)": 17.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48,
        "Pi": 129,
        "Po": 64,
        "logic element": 20,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 356,
        "Total Node": 20,
        "Wires": 898,
        "Wire Bits": 898,
        "Public Wires": 514,
        "Public Wire Bits": 514,
        "Total Cells": 392,
        "DFFs": [
            "$_DFF_P_ 384"
        ],
        "fpu_add": 4,
        "fpu_mul": 4
    },
    "hard_logic/fir/hard_fpu_arch_timing": {
        "test_name": "hard_logic/fir/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module fir because it contains processes (run 'proc' command first).",
            "Ignoring module fir because it contains processes (run 'proc' command first).",
            "Ignoring module fir because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 72.1,
        "exec_time(ms)": 170.5,
        "elaboration_time(ms)": 31.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 59.8,
        "Pi": 161,
        "Po": 32,
        "logic element": 26,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 10,
        "Estimated LUTs": 422,
        "Total Node": 26,
        "Wires": 1050,
        "Wire Bits": 1050,
        "Public Wires": 474,
        "Public Wire Bits": 474,
        "Total Cells": 615,
        "DFFs": [
            "$_DFF_P_ 608"
        ],
        "fpu_add": 3,
        "fpu_mul": 4
    },
    "hard_logic/mm3/hard_fpu_arch_timing": {
        "test_name": "hard_logic/mm3/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module mm3 because it contains processes (run 'proc' command first).",
            "Ignoring module mm3 because it contains processes (run 'proc' command first).",
            "Ignoring module mm3 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 78.3,
        "elaboration_time(ms)": 16.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 16.4,
        "Pi": 193,
        "Po": 32,
        "logic element": 11,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 203,
        "Total Node": 11,
        "Wires": 618,
        "Wire Bits": 618,
        "Public Wires": 426,
        "Public Wire Bits": 426,
        "Total Cells": 197,
        "DFFs": [
            "$_DFF_P_ 192"
        ],
        "fpu_add": 2,
        "fpu_mul": 3
    },
    "hard_logic/ode/hard_fpu_arch_timing": {
        "test_name": "hard_logic/ode/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module ode because it contains processes (run 'proc' command first).",
            "Ignoring module ode because it contains processes (run 'proc' command first).",
            "Ignoring module ode because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 78.1,
        "exec_time(ms)": 178.4,
        "elaboration_time(ms)": 40.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 68.2,
        "Pi": 130,
        "Po": 72,
        "logic element": 32,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 500,
        "Total Node": 32,
        "Wires": 1203,
        "Wire Bits": 1203,
        "Public Wires": 403,
        "Public Wire Bits": 403,
        "Total Cells": 869,
        "MUX": 64,
        "DFFs": [
            "$_DFF_P_ 800"
        ],
        "fpu_add": 3,
        "fpu_mul": 2
    },
    "hard_logic/syn2/hard_fpu_arch_timing": {
        "test_name": "hard_logic/syn2/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module syn2 because it contains processes (run 'proc' command first).",
            "Ignoring module syn2 because it contains processes (run 'proc' command first).",
            "Ignoring module syn2 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 66.2,
        "exec_time(ms)": 157.4,
        "elaboration_time(ms)": 27.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 47.1,
        "Pi": 161,
        "Po": 128,
        "logic element": 15,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 303,
        "Total Node": 15,
        "Wires": 842,
        "Wire Bits": 842,
        "Public Wires": 650,
        "Public Wire Bits": 650,
        "Total Cells": 201,
        "DFFs": [
            "$_DFF_P_ 192"
        ],
        "fpu_add": 5,
        "fpu_mul": 4
    },
    "hard_logic/syn7/hard_fpu_arch_timing": {
        "test_name": "hard_logic/syn7/hard_fpu_arch_timing",
        "architecture": "hard_fpu_arch_timing.xml",
        "warnings": [
            "Ignoring module syn7 because it contains processes (run 'proc' command first).",
            "Ignoring module syn7 because it contains processes (run 'proc' command first).",
            "Ignoring module syn7 because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 83.8,
        "exec_time(ms)": 158.8,
        "elaboration_time(ms)": 98.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 98.4,
        "Pi": 161,
        "Po": 128,
        "logic element": 55,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 13,
        "Estimated LUTs": 1315,
        "Total Node": 55,
        "Wires": 2449,
        "Wire Bits": 2449,
        "Public Wires": 2289,
        "Public Wire Bits": 2289,
        "Total Cells": 210,
        "DFFs": [
            "$_DFF_P_ 160"
        ],
        "fpu_add": 25,
        "fpu_mul": 25
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0,
        "Wires": 0,
        "Wire Bits": 0,
        "Public Wires": 0,
        "Public Wire Bits": 0,
        "Memories": 0,
        "Memory Bits": 0,
        "Processes": 0,
        "Total Cells": 0,
        "TBUF": 0,
        "OAI4": 0,
        "AOI4": 0,
        "OAI3": 0,
        "AOI3": 0,
        "MUX16": 0,
        "MUX8": 0,
        "MUX4": 0,
        "NMUX": 0,
        "MUX": 0,
        "ORNOT": 0,
        "ANDNOT": 0,
        "XNOR": 0,
        "XOR": 0,
        "NOR": 0,
        "OR": 0,
        "NAND": 0,
        "AND": 0,
        "NOT": 0,
        "BUF": 0,
        "SR latches": [],
        "FFs": [],
        "DFFs": [],
        "FFs with enable": [],
        "FFs with reset": [],
        "FFs with asynchronous reset and enable": [],
        "FFs with asynchronous load": [],
        "FFs with asynchronous load and enable": [],
        "FFs with set and reset": [],
        "FFs with asynchronous set and reset and enable": [],
        "FFs with synchronous reset": [],
        "FFs with synchronous reset and enable": [],
        "D latches": [],
        "D latches with reset": [],
        "D latches with set and reset": [],
        "adder": 0,
        "addition_fp_16": 0,
        "addition_fp_32": 0,
        "addition_fp_clk_16": 0,
        "addition_fp_clk_32": 0,
        "BUFGCE": 0,
        "bufgctrl": 0,
        "CARRY": 0,
        "CARRY0": 0,
        "CARRY8": 0,
        "carry_follower": 0,
        "DFF": 0,
        "DFFE": 0,
        "dffeas": 0,
        "DFFN": 0,
        "DFFNE": 0,
        "DRAM_2_OUTPUT_STUB": 0,
        "DRAM_4_OUTPUT_STUB": 0,
        "DSP48E2": 0,
        "dual_port_ram": 0,
        "FDRE": 0,
        "fp16_mult_add": 0,
        "fp16_mult_fp32_accum": 0,
        "fp16_mult_fp32_add": 0,
        "fp16_sop2_accum": 0,
        "fp16_sop2_mult": 0,
        "fp32_mult_add": 0,
        "fp32_mult_then_add": 0,
        "fpu_add": 0,
        "fpu_mul": 0,
        "frac_lut4": 0,
        "IBUF": 0,
        "int_sop_2": 0,
        "int_sop_4": 0,
        "int_sop_accum_4": 0,
        "io": 0,
        "IO_0": 0,
        "IO_1": 0,
        "IO_2": 0,
        "IO_3": 0,
        "LUT1": 0,
        "LUT2": 0,
        "LUT3": 0,
        "LUT4": 0,
        "LUT5": 0,
        "LUT6": 0,
        "mac_fp_16": 0,
        "mac_fp_32": 0,
        "mac_int_18x19": 0,
        "mac_int_27x27": 0,
        "mac_int_9x9": 0,
        "mult_add_int_18x19": 0,
        "mult_add_int_27x27": 0,
        "mult_fp_16": 0,
        "mult_fp_32": 0,
        "mult_fp_clk_16": 0,
        "mult_fp_clk_32": 0,
        "multiply": 0,
        "noc_router_adapter_block": 0,
        "OBUF": 0,
        "pcie": 0,
        "PRIMITIVE": 0,
        "RAMB36E2": 0,
        "router": 0,
        "scff": 0,
        "single_port_ram": 0,
        "xadder": 0,
        "mult_x_y_z": [],
        "anyinit": 0,
        "fsm": 0,
        "mem_v2": 0,
        "mem": 0,
        "meminit_v2": 0,
        "meminit": 0,
        "memwr_v2": 0,
        "memwr": 0,
        "memrd_v2": 0,
        "memrd": 0,
        "dlatchsr": 0,
        "adlatch": 0,
        "dlatch": 0,
        "sdffce": 0,
        "sdffe": 0,
        "sdff": 0,
        "aldffe": 0,
        "aldff": 0,
        "adffe": 0,
        "adff": 0,
        "dffsre": 0,
        "dffsr": 0,
        "dffe": 0,
        "dff": 0,
        "ff": 0,
        "sr": 0,
        "print": 0,
        "specrule": 0,
        "specify3": 0,
        "specify2": 0,
        "equiv": 0,
        "allseq": 0,
        "allconst": 0,
        "anyseq": 0,
        "anyconst": 0,
        "initstate": 0,
        "cover": 0,
        "fair": 0,
        "live": 0,
        "assume": 0,
        "assert": 0,
        "tribuf": 0,
        "fa": 0,
        "alu": 0,
        "lcu": 0,
        "demux": 0,
        "bmux": 0,
        "bwmux": 0,
        "pmux": 0,
        "mux": 0,
        "bweqx": 0,
        "macc": 0,
        "concat": 0,
        "logic_or": 0,
        "logic_and": 0,
        "pow": 0,
        "modfloor": 0,
        "divfloor": 0,
        "mod": 0,
        "div": 0,
        "mul": 0,
        "sub": 0,
        "add": 0,
        "gt": 0,
        "ge": 0,
        "nex": 0,
        "eqx": 0,
        "ne": 0,
        "eq": 0,
        "le": 0,
        "lt": 0,
        "shiftx": 0,
        "shift": 0,
        "sshr": 0,
        "sshl": 0,
        "shr": 0,
        "shl": 0,
        "xnor": 0,
        "xor": 0,
        "or": 0,
        "and": 0,
        "sop": 0,
        "lut": 0,
        "slice": 0,
        "logic_not": 0,
        "reduce_bool": 0,
        "reduce_xnor": 0,
        "reduce_xor": 0,
        "reduce_or": 0,
        "reduce_and": 0,
        "neg": 0,
        "pos": 0,
        "not": 0
    }
}
