{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.19995,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 3.48676e-05,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 4.7777e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.12782e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 3.54568e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.12782e-05,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.86458,
	"finish__clock__skew__setup": 0.00515782,
	"finish__clock__skew__hold": 0.00515782,
	"finish__timing__drv__max_slew_limit": 0.921949,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.908574,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 8,
	"finish__timing__drv__max_fanout": 2,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000137274,
	"finish__power__switching__total": 1.6935e-05,
	"finish__power__leakage__total": 2.58774e-08,
	"finish__power__total": 0.000154235,
	"finish__design__io": 23,
	"finish__design__die__area": 10447.9,
	"finish__design__core__area": 9389.52,
	"finish__design__instance__count": 811,
	"finish__design__instance__area": 9389.52,
	"finish__design__instance__count__stdcell": 811,
	"finish__design__instance__area__stdcell": 9389.52,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 1,
	"finish__design__instance__utilization__stdcell": 1
}