// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "09/05/2025 17:13:45"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Coprocessador (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_R,
	VGA_G,
	VGA_B,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[3:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vga_logic_inst|Mult0~25 ;
wire \vga_logic_inst|Mult0~26 ;
wire \vga_logic_inst|Mult0~27 ;
wire \vga_logic_inst|Mult0~28 ;
wire \vga_logic_inst|Mult0~29 ;
wire \vga_logic_inst|Mult0~30 ;
wire \vga_logic_inst|Mult0~31 ;
wire \vga_logic_inst|Mult0~32 ;
wire \vga_logic_inst|Mult0~33 ;
wire \vga_logic_inst|Mult0~34 ;
wire \vga_logic_inst|Mult0~35 ;
wire \vga_logic_inst|Mult0~36 ;
wire \vga_logic_inst|Mult0~37 ;
wire \vga_logic_inst|Mult0~38 ;
wire \vga_logic_inst|Mult0~39 ;
wire \vga_logic_inst|Mult0~40 ;
wire \vga_logic_inst|Mult0~41 ;
wire \vga_logic_inst|Mult0~42 ;
wire \vga_logic_inst|Mult0~43 ;
wire \vga_logic_inst|Mult0~44 ;
wire \vga_logic_inst|Mult0~45 ;
wire \vga_logic_inst|Mult0~46 ;
wire \vga_logic_inst|Mult0~47 ;
wire \vga_logic_inst|Mult0~48 ;
wire \vga_logic_inst|Mult0~49 ;
wire \vga_logic_inst|Mult0~50 ;
wire \vga_logic_inst|Mult0~51 ;
wire \vga_logic_inst|Mult0~52 ;
wire \vga_logic_inst|Mult0~53 ;
wire \vga_logic_inst|Mult0~54 ;
wire \vga_logic_inst|Mult0~55 ;
wire \vga_logic_inst|Mult0~56 ;
wire \vga_logic_inst|Mult0~57 ;
wire \vga_logic_inst|Mult0~58 ;
wire \vga_logic_inst|Mult0~59 ;
wire \vga_logic_inst|Mult0~60 ;
wire \vga_logic_inst|Mult0~61 ;
wire \vga_logic_inst|Mult0~62 ;
wire \vga_logic_inst|Mult0~63 ;
wire \vga_logic_inst|Mult0~64 ;
wire \vga_logic_inst|Mult0~65 ;
wire \vga_logic_inst|Mult0~66 ;
wire \vga_logic_inst|Mult0~67 ;
wire \vga_logic_inst|Mult0~68 ;
wire \vga_logic_inst|Mult0~69 ;
wire \vga_logic_inst|Mult0~70 ;
wire \vga_logic_inst|Mult0~71 ;
wire \resizer|u_dec|Mult0~8 ;
wire \resizer|u_dec|Mult0~9 ;
wire \resizer|u_dec|Mult0~10 ;
wire \resizer|u_dec|Mult0~11 ;
wire \resizer|u_dec|Mult0~12 ;
wire \resizer|u_dec|Mult0~13 ;
wire \resizer|u_dec|Mult0~14 ;
wire \resizer|u_dec|Mult0~15 ;
wire \resizer|u_dec|Mult0~16 ;
wire \resizer|u_dec|Mult0~17 ;
wire \resizer|u_dec|Mult0~18 ;
wire \resizer|u_dec|Mult0~19 ;
wire \resizer|u_dec|Mult0~20 ;
wire \resizer|u_dec|Mult0~21 ;
wire \resizer|u_dec|Mult0~22 ;
wire \resizer|u_dec|Mult0~23 ;
wire \resizer|u_dec|Mult0~24 ;
wire \resizer|u_dec|Mult0~25 ;
wire \resizer|u_dec|Mult0~26 ;
wire \resizer|u_dec|Mult0~27 ;
wire \resizer|u_dec|Mult0~28 ;
wire \resizer|u_dec|Mult0~29 ;
wire \resizer|u_dec|Mult0~30 ;
wire \resizer|u_dec|Mult0~31 ;
wire \resizer|u_dec|Mult0~32 ;
wire \resizer|u_dec|Mult0~33 ;
wire \resizer|u_dec|Mult0~34 ;
wire \resizer|u_dec|Mult0~35 ;
wire \resizer|u_dec|Mult0~36 ;
wire \resizer|u_dec|Mult0~37 ;
wire \resizer|u_dec|Mult0~38 ;
wire \resizer|u_dec|Mult0~39 ;
wire \resizer|u_dec|Mult0~40 ;
wire \resizer|u_dec|Mult0~41 ;
wire \resizer|u_dec|Mult0~42 ;
wire \resizer|u_dec|Mult0~43 ;
wire \resizer|u_dec|Mult0~44 ;
wire \resizer|u_dec|Mult0~45 ;
wire \resizer|u_dec|Mult0~46 ;
wire \resizer|u_dec|Mult0~47 ;
wire \resizer|u_dec|Mult0~48 ;
wire \resizer|u_dec|Mult0~49 ;
wire \resizer|u_dec|Mult0~50 ;
wire \resizer|u_dec|Mult0~51 ;
wire \resizer|u_dec|Mult0~52 ;
wire \resizer|u_dec|Mult0~53 ;
wire \resizer|u_dec|Mult0~54 ;
wire \resizer|u_dec|Mult0~55 ;
wire \resizer|u_dec|Mult0~56 ;
wire \resizer|u_dec|Mult0~57 ;
wire \resizer|u_ba|Mult0~8 ;
wire \resizer|u_ba|Mult0~9 ;
wire \resizer|u_ba|Mult0~10 ;
wire \resizer|u_ba|Mult0~11 ;
wire \resizer|u_ba|Mult0~12 ;
wire \resizer|u_ba|Mult0~13 ;
wire \resizer|u_ba|Mult0~14 ;
wire \resizer|u_ba|Mult0~15 ;
wire \resizer|u_ba|Mult0~16 ;
wire \resizer|u_ba|Mult0~17 ;
wire \resizer|u_ba|Mult0~18 ;
wire \resizer|u_ba|Mult0~19 ;
wire \resizer|u_ba|Mult0~20 ;
wire \resizer|u_ba|Mult0~21 ;
wire \resizer|u_ba|Mult0~22 ;
wire \resizer|u_ba|Mult0~23 ;
wire \resizer|u_ba|Mult0~24 ;
wire \resizer|u_ba|Mult0~25 ;
wire \resizer|u_ba|Mult0~26 ;
wire \resizer|u_ba|Mult0~27 ;
wire \resizer|u_ba|Mult0~28 ;
wire \resizer|u_ba|Mult0~29 ;
wire \resizer|u_ba|Mult0~30 ;
wire \resizer|u_ba|Mult0~31 ;
wire \resizer|u_ba|Mult0~32 ;
wire \resizer|u_ba|Mult0~33 ;
wire \resizer|u_ba|Mult0~34 ;
wire \resizer|u_ba|Mult0~35 ;
wire \resizer|u_ba|Mult0~36 ;
wire \resizer|u_ba|Mult0~37 ;
wire \resizer|u_ba|Mult0~38 ;
wire \resizer|u_ba|Mult0~39 ;
wire \resizer|u_ba|Mult0~40 ;
wire \resizer|u_ba|Mult0~41 ;
wire \resizer|u_ba|Mult0~42 ;
wire \resizer|u_ba|Mult0~43 ;
wire \resizer|u_ba|Mult0~44 ;
wire \resizer|u_ba|Mult0~45 ;
wire \resizer|u_ba|Mult0~46 ;
wire \resizer|u_ba|Mult0~47 ;
wire \resizer|u_ba|Mult0~48 ;
wire \resizer|u_ba|Mult0~49 ;
wire \resizer|u_ba|Mult0~50 ;
wire \resizer|u_ba|Mult0~51 ;
wire \resizer|u_ba|Mult0~52 ;
wire \resizer|u_ba|Mult0~53 ;
wire \resizer|u_ba|Mult0~54 ;
wire \resizer|u_ba|Mult0~55 ;
wire \resizer|u_ba|Mult0~56 ;
wire \resizer|u_ba|Mult0~57 ;
wire \resizer|u_nn|Mult0~8 ;
wire \resizer|u_nn|Mult0~9 ;
wire \resizer|u_nn|Mult0~10 ;
wire \resizer|u_nn|Mult0~11 ;
wire \resizer|u_nn|Mult0~12 ;
wire \resizer|u_nn|Mult0~13 ;
wire \resizer|u_nn|Mult0~14 ;
wire \resizer|u_nn|Mult0~15 ;
wire \resizer|u_nn|Mult0~16 ;
wire \resizer|u_nn|Mult0~17 ;
wire \resizer|u_nn|Mult0~18 ;
wire \resizer|u_nn|Mult0~19 ;
wire \resizer|u_nn|Mult0~20 ;
wire \resizer|u_nn|Mult0~21 ;
wire \resizer|u_nn|Mult0~22 ;
wire \resizer|u_nn|Mult0~23 ;
wire \resizer|u_nn|Mult0~24 ;
wire \resizer|u_nn|Mult0~25 ;
wire \resizer|u_nn|Mult0~26 ;
wire \resizer|u_nn|Mult0~27 ;
wire \resizer|u_nn|Mult0~28 ;
wire \resizer|u_nn|Mult0~29 ;
wire \resizer|u_nn|Mult0~30 ;
wire \resizer|u_nn|Mult0~31 ;
wire \resizer|u_nn|Mult0~32 ;
wire \resizer|u_nn|Mult0~33 ;
wire \resizer|u_nn|Mult0~34 ;
wire \resizer|u_nn|Mult0~35 ;
wire \resizer|u_nn|Mult0~36 ;
wire \resizer|u_nn|Mult0~37 ;
wire \resizer|u_nn|Mult0~38 ;
wire \resizer|u_nn|Mult0~39 ;
wire \resizer|u_nn|Mult0~40 ;
wire \resizer|u_nn|Mult0~41 ;
wire \resizer|u_nn|Mult0~42 ;
wire \resizer|u_nn|Mult0~43 ;
wire \resizer|u_nn|Mult0~44 ;
wire \resizer|u_nn|Mult0~45 ;
wire \resizer|u_nn|Mult0~46 ;
wire \resizer|u_nn|Mult0~47 ;
wire \resizer|u_nn|Mult0~48 ;
wire \resizer|u_nn|Mult0~49 ;
wire \resizer|u_nn|Mult0~50 ;
wire \resizer|u_nn|Mult0~51 ;
wire \resizer|u_nn|Mult0~52 ;
wire \resizer|u_pr|Mult0~8 ;
wire \resizer|u_pr|Mult0~9 ;
wire \resizer|u_pr|Mult0~10 ;
wire \resizer|u_pr|Mult0~11 ;
wire \resizer|u_pr|Mult0~12 ;
wire \resizer|u_pr|Mult0~13 ;
wire \resizer|u_pr|Mult0~14 ;
wire \resizer|u_pr|Mult0~15 ;
wire \resizer|u_pr|Mult0~16 ;
wire \resizer|u_pr|Mult0~17 ;
wire \resizer|u_pr|Mult0~18 ;
wire \resizer|u_pr|Mult0~19 ;
wire \resizer|u_pr|Mult0~20 ;
wire \resizer|u_pr|Mult0~21 ;
wire \resizer|u_pr|Mult0~22 ;
wire \resizer|u_pr|Mult0~23 ;
wire \resizer|u_pr|Mult0~24 ;
wire \resizer|u_pr|Mult0~25 ;
wire \resizer|u_pr|Mult0~26 ;
wire \resizer|u_pr|Mult0~27 ;
wire \resizer|u_pr|Mult0~28 ;
wire \resizer|u_pr|Mult0~29 ;
wire \resizer|u_pr|Mult0~30 ;
wire \resizer|u_pr|Mult0~31 ;
wire \resizer|u_pr|Mult0~32 ;
wire \resizer|u_pr|Mult0~33 ;
wire \resizer|u_pr|Mult0~34 ;
wire \resizer|u_pr|Mult0~35 ;
wire \resizer|u_pr|Mult0~36 ;
wire \resizer|u_pr|Mult0~37 ;
wire \resizer|u_pr|Mult0~38 ;
wire \resizer|u_pr|Mult0~39 ;
wire \resizer|u_pr|Mult0~40 ;
wire \resizer|u_pr|Mult0~41 ;
wire \resizer|u_pr|Mult0~42 ;
wire \resizer|u_pr|Mult0~43 ;
wire \resizer|u_pr|Mult0~44 ;
wire \resizer|u_pr|Mult0~45 ;
wire \resizer|u_pr|Mult0~46 ;
wire \resizer|u_pr|Mult0~47 ;
wire \resizer|u_pr|Mult0~48 ;
wire \resizer|u_pr|Mult0~49 ;
wire \resizer|u_pr|Mult0~50 ;
wire \resizer|u_pr|Mult0~51 ;
wire \resizer|u_pr|Mult0~52 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \clk_div_reg~0_combout ;
wire \clk_div_reg~q ;
wire \the_vga_driver|Add0~33_sumout ;
wire \KEY[0]~input_o ;
wire \the_vga_driver|Add0~6 ;
wire \the_vga_driver|Add0~29_sumout ;
wire \the_vga_driver|Add0~30 ;
wire \the_vga_driver|Add0~25_sumout ;
wire \the_vga_driver|Equal0~0_combout ;
wire \the_vga_driver|Equal3~0_combout ;
wire \the_vga_driver|Equal0~1_combout ;
wire \the_vga_driver|Add0~26 ;
wire \the_vga_driver|Add0~1_sumout ;
wire \the_vga_driver|Equal0~2_combout ;
wire \the_vga_driver|h_state~20_combout ;
wire \the_vga_driver|h_state.H_ACTIVE_STATE~q ;
wire \the_vga_driver|h_state~21_combout ;
wire \the_vga_driver|h_state.H_FRONT_STATE~q ;
wire \the_vga_driver|h_counter[2]~3_combout ;
wire \the_vga_driver|h_counter[2]~1_combout ;
wire \the_vga_driver|h_counter[2]~2_combout ;
wire \the_vga_driver|Add0~34 ;
wire \the_vga_driver|Add0~37_sumout ;
wire \the_vga_driver|Add0~38 ;
wire \the_vga_driver|Add0~21_sumout ;
wire \the_vga_driver|Add0~22 ;
wire \the_vga_driver|Add0~17_sumout ;
wire \the_vga_driver|Add0~18 ;
wire \the_vga_driver|Add0~13_sumout ;
wire \the_vga_driver|Add0~14 ;
wire \the_vga_driver|Add0~9_sumout ;
wire \the_vga_driver|Add0~10 ;
wire \the_vga_driver|Add0~5_sumout ;
wire \the_vga_driver|Equal1~0_combout ;
wire \the_vga_driver|Equal1~1_combout ;
wire \the_vga_driver|Equal2~0_combout ;
wire \the_vga_driver|h_state~19_combout ;
wire \the_vga_driver|h_state.H_PULSE_STATE~q ;
wire \the_vga_driver|h_state~17_combout ;
wire \the_vga_driver|h_state~18_combout ;
wire \the_vga_driver|h_state.H_BACK_STATE~q ;
wire \the_vga_driver|hysnc_reg~0_combout ;
wire \the_vga_driver|hysnc_reg~q ;
wire \the_vga_driver|line_done~0_combout ;
wire \the_vga_driver|line_done~q ;
wire \the_vga_driver|Add1~29_sumout ;
wire \the_vga_driver|Equal8~0_combout ;
wire \the_vga_driver|Equal6~0_combout ;
wire \the_vga_driver|v_counter[4]~1_combout ;
wire \the_vga_driver|Equal7~0_combout ;
wire \the_vga_driver|Equal6~1_combout ;
wire \the_vga_driver|Equal5~0_combout ;
wire \the_vga_driver|v_counter[4]~2_combout ;
wire \the_vga_driver|v_counter[4]~3_combout ;
wire \the_vga_driver|v_counter[4]~4_combout ;
wire \the_vga_driver|Add1~30 ;
wire \the_vga_driver|Add1~25_sumout ;
wire \the_vga_driver|Add1~26 ;
wire \the_vga_driver|Add1~21_sumout ;
wire \the_vga_driver|Add1~22 ;
wire \the_vga_driver|Add1~17_sumout ;
wire \the_vga_driver|Add1~18 ;
wire \the_vga_driver|Add1~13_sumout ;
wire \the_vga_driver|Add1~14 ;
wire \the_vga_driver|Add1~9_sumout ;
wire \the_vga_driver|Add1~10 ;
wire \the_vga_driver|Add1~5_sumout ;
wire \the_vga_driver|Add1~6 ;
wire \the_vga_driver|Add1~1_sumout ;
wire \the_vga_driver|Add1~2 ;
wire \the_vga_driver|Add1~37_sumout ;
wire \the_vga_driver|Add1~38 ;
wire \the_vga_driver|Add1~33_sumout ;
wire \the_vga_driver|Equal5~1_combout ;
wire \the_vga_driver|Equal6~2_combout ;
wire \the_vga_driver|v_state~20_combout ;
wire \the_vga_driver|v_state.V_FRONT_STATE~q ;
wire \the_vga_driver|v_state~18_combout ;
wire \the_vga_driver|v_state.V_PULSE_STATE~q ;
wire \the_vga_driver|Equal8~1_combout ;
wire \the_vga_driver|v_state~17_combout ;
wire \the_vga_driver|v_state.V_BACK_STATE~q ;
wire \the_vga_driver|v_state~19_combout ;
wire \the_vga_driver|v_state.V_ACTIVE_STATE~q ;
wire \the_vga_driver|vsync_reg~0_combout ;
wire \the_vga_driver|vsync_reg~q ;
wire \the_vga_driver|blank~combout ;
wire \the_vga_driver|red_reg~5_combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \prev_return~0_combout ;
wire \prev_return~q ;
wire \return_pulse~combout ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \algorithm_select[1]~0_combout ;
wire \KEY[2]~input_o ;
wire \prev_zoom_in~0_combout ;
wire \prev_zoom_in~q ;
wire \main_fsm|start_condition~0_combout ;
wire \main_fsm|zoom_level[0]~0_combout ;
wire \main_fsm|zoom_level~2_combout ;
wire \prev_zoom_out~0_combout ;
wire \prev_zoom_out~q ;
wire \main_fsm|start_condition~1_combout ;
wire \main_fsm|prev_zoom_level~0_combout ;
wire \scrolling_display|text_data[19][5]~3_combout ;
wire \algorithm_select[0]~1_combout ;
wire \resizer|u_ba|Add2~17_sumout ;
wire \resizer|u_ba|Add2~2 ;
wire \resizer|u_ba|Add2~9_sumout ;
wire \resizer|u_ba|Add2~10 ;
wire \resizer|u_ba|Add2~13_sumout ;
wire \resizer|u_ba|Add2~14 ;
wire \resizer|u_ba|Add2~5_sumout ;
wire \resizer|u_ba|LessThan0~13_combout ;
wire \main_fsm|LessThan1~0_combout ;
wire \resizer|u_ba|Equal2~0_combout ;
wire \resizer|u_ba|Equal2~1_combout ;
wire \resizer|u_ba|Add1~46 ;
wire \resizer|u_ba|Add1~42 ;
wire \resizer|u_ba|Add1~38 ;
wire \resizer|u_ba|Add1~34 ;
wire \resizer|u_ba|Add1~30 ;
wire \resizer|u_ba|Add1~58 ;
wire \resizer|u_ba|Add1~54 ;
wire \resizer|u_ba|Add1~50 ;
wire \resizer|u_ba|Add1~26 ;
wire \resizer|u_ba|Add1~22 ;
wire \resizer|u_ba|Add1~6 ;
wire \resizer|u_ba|Add1~18 ;
wire \resizer|u_ba|Add1~14 ;
wire \resizer|u_ba|Add1~10 ;
wire \resizer|u_ba|Add1~1_sumout ;
wire \resizer|u_ba|Add1~21_sumout ;
wire \resizer|u_ba|LessThan0~1_combout ;
wire \resizer|u_ba|Add1~5_sumout ;
wire \resizer|u_ba|Add1~17_sumout ;
wire \resizer|u_ba|write_ptr[11]~DUPLICATE_q ;
wire \resizer|u_ba|Add1~13_sumout ;
wire \resizer|u_ba|Add1~9_sumout ;
wire \resizer|u_ba|LessThan0~2_combout ;
wire \resizer|u_ba|LessThan0~3_combout ;
wire \resizer|u_ba|write_ptr[0]~0_combout ;
wire \resizer|u_ba|Add2~18 ;
wire \resizer|u_ba|Add2~21_sumout ;
wire \resizer|u_ba|Add2~22 ;
wire \resizer|u_ba|Add2~25_sumout ;
wire \resizer|u_ba|write_ptr[2]~DUPLICATE_q ;
wire \resizer|u_ba|Add2~26 ;
wire \resizer|u_ba|Add2~29_sumout ;
wire \resizer|u_ba|Add2~30 ;
wire \resizer|u_ba|Add2~33_sumout ;
wire \resizer|u_ba|Add2~34 ;
wire \resizer|u_ba|Add2~37_sumout ;
wire \resizer|u_ba|Add2~38 ;
wire \resizer|u_ba|Add2~41_sumout ;
wire \resizer|u_ba|write_ptr[6]~DUPLICATE_q ;
wire \resizer|u_ba|Add2~42 ;
wire \resizer|u_ba|Add2~45_sumout ;
wire \resizer|u_ba|Add2~46 ;
wire \resizer|u_ba|Add2~49_sumout ;
wire \resizer|u_ba|Add2~50 ;
wire \resizer|u_ba|Add2~53_sumout ;
wire \resizer|u_ba|Add2~54 ;
wire \resizer|u_ba|Add2~57_sumout ;
wire \resizer|u_ba|Add2~58 ;
wire \resizer|u_ba|Add2~61_sumout ;
wire \resizer|u_ba|Add2~62 ;
wire \resizer|u_ba|Add2~65_sumout ;
wire \resizer|u_ba|write_ptr[12]~DUPLICATE_q ;
wire \resizer|u_ba|Add2~66 ;
wire \resizer|u_ba|Add2~1_sumout ;
wire \resizer|u_ba|LessThan0~0_combout ;
wire \resizer|u_ba|Add1~25_sumout ;
wire \resizer|u_ba|LessThan0~4_combout ;
wire \resizer|u_ba|LessThan0~5_combout ;
wire \resizer|u_ba|Add1~29_sumout ;
wire \resizer|u_ba|Add1~33_sumout ;
wire \resizer|u_ba|Add1~37_sumout ;
wire \resizer|u_ba|LessThan0~8_combout ;
wire \resizer|u_ba|Add1~57_sumout ;
wire \resizer|u_ba|Add1~49_sumout ;
wire \resizer|u_ba|Add1~53_sumout ;
wire \resizer|u_ba|LessThan0~10_combout ;
wire \resizer|u_ba|Add1~45_sumout ;
wire \resizer|u_ba|Add1~41_sumout ;
wire \resizer|u_ba|LessThan0~7_combout ;
wire \resizer|u_ba|LessThan0~9_combout ;
wire \resizer|u_ba|LessThan0~6_combout ;
wire \resizer|u_ba|LessThan0~11_combout ;
wire \resizer|u_ba|LessThan0~12_combout ;
wire \resizer|u_ba|done~0_combout ;
wire \resizer|u_ba|done~q ;
wire \resizer|u_nn|Add2~17_sumout ;
wire \resizer|u_nn|IMG_HEIGHT_OUT[3]~0_combout ;
wire \resizer|u_pr|Equal0~0_combout ;
wire \resizer|u_pr|Equal1~0_combout ;
wire \resizer|u_nn|Add1~46 ;
wire \resizer|u_nn|Add1~42 ;
wire \resizer|u_nn|Add1~38 ;
wire \resizer|u_nn|Add1~34 ;
wire \resizer|u_nn|Add1~30 ;
wire \resizer|u_nn|Add1~58 ;
wire \resizer|u_nn|Add1~54 ;
wire \resizer|u_nn|Add1~50 ;
wire \resizer|u_nn|Add1~25_sumout ;
wire \resizer|u_nn|LessThan0~14_combout ;
wire \resizer|u_nn|Add1~26 ;
wire \resizer|u_nn|Add1~22 ;
wire \resizer|u_nn|Add1~17_sumout ;
wire \resizer|u_nn|LessThan0~4_combout ;
wire \resizer|u_nn|Add1~21_sumout ;
wire \resizer|u_nn|Add1~18 ;
wire \resizer|u_nn|Add1~2 ;
wire \resizer|u_nn|Add1~13_sumout ;
wire \resizer|u_nn|Add1~14 ;
wire \resizer|u_nn|Add1~10 ;
wire \resizer|u_nn|Add1~5_sumout ;
wire \resizer|u_nn|Add1~9_sumout ;
wire \resizer|u_nn|LessThan0~0_combout ;
wire \resizer|u_nn|Add1~1_sumout ;
wire \resizer|u_nn|LessThan0~3_combout ;
wire \resizer|u_nn|LessThan0~15_combout ;
wire \resizer|u_nn|LessThan0~6_combout ;
wire \resizer|u_nn|LessThan0~5_combout ;
wire \resizer|u_nn|Add1~37_sumout ;
wire \resizer|u_nn|Add1~41_sumout ;
wire \resizer|u_nn|Add1~45_sumout ;
wire \resizer|u_nn|LessThan0~8_combout ;
wire \resizer|u_nn|Add1~53_sumout ;
wire \resizer|u_nn|Add1~57_sumout ;
wire \resizer|u_nn|Add1~49_sumout ;
wire \resizer|u_nn|LessThan0~11_combout ;
wire \resizer|u_nn|Add1~33_sumout ;
wire \resizer|u_nn|Add1~29_sumout ;
wire \resizer|u_nn|LessThan0~7_combout ;
wire \resizer|u_nn|LessThan0~10_combout ;
wire \resizer|u_nn|LessThan0~9_combout ;
wire \resizer|u_nn|LessThan0~12_combout ;
wire \resizer|u_nn|LessThan0~13_combout ;
wire \resizer|u_nn|Add1~6 ;
wire \resizer|u_nn|Add1~74 ;
wire \resizer|u_nn|Add1~70 ;
wire \resizer|u_nn|Add1~66 ;
wire \resizer|u_nn|Add1~61_sumout ;
wire \resizer|u_nn|Add2~14 ;
wire \resizer|u_nn|Add2~5_sumout ;
wire \resizer|u_nn|Add2~6 ;
wire \resizer|u_nn|Add2~73_sumout ;
wire \resizer|u_nn|Add2~74 ;
wire \resizer|u_nn|Add2~69_sumout ;
wire \resizer|u_nn|Add1~65_sumout ;
wire \resizer|u_nn|Add1~69_sumout ;
wire \resizer|u_nn|LessThan0~16_combout ;
wire \resizer|u_nn|Add1~73_sumout ;
wire \resizer|u_nn|LessThan0~17_combout ;
wire \resizer|u_nn|LessThan0~18_combout ;
wire \resizer|u_nn|LessThan0~1_combout ;
wire \resizer|u_nn|LessThan0~2_combout ;
wire \resizer|u_nn|x_in_count~0_combout ;
wire \resizer|u_nn|Add2~18 ;
wire \resizer|u_nn|Add2~21_sumout ;
wire \resizer|u_nn|Add2~22 ;
wire \resizer|u_nn|Add2~25_sumout ;
wire \resizer|u_nn|Add2~26 ;
wire \resizer|u_nn|Add2~29_sumout ;
wire \resizer|u_nn|Add2~30 ;
wire \resizer|u_nn|Add2~33_sumout ;
wire \resizer|u_nn|Add2~34 ;
wire \resizer|u_nn|Add2~37_sumout ;
wire \resizer|u_nn|Add2~38 ;
wire \resizer|u_nn|Add2~41_sumout ;
wire \resizer|u_nn|Add2~42 ;
wire \resizer|u_nn|Add2~45_sumout ;
wire \resizer|u_nn|Add2~46 ;
wire \resizer|u_nn|Add2~49_sumout ;
wire \resizer|u_nn|Add2~50 ;
wire \resizer|u_nn|Add2~53_sumout ;
wire \resizer|u_nn|Add2~54 ;
wire \resizer|u_nn|Add2~57_sumout ;
wire \resizer|u_nn|Add2~58 ;
wire \resizer|u_nn|Add2~61_sumout ;
wire \resizer|u_nn|Add2~62 ;
wire \resizer|u_nn|Add2~65_sumout ;
wire \resizer|u_nn|Add2~66 ;
wire \resizer|u_nn|Add2~1_sumout ;
wire \resizer|u_nn|Add2~2 ;
wire \resizer|u_nn|Add2~9_sumout ;
wire \resizer|u_nn|Add2~10 ;
wire \resizer|u_nn|Add2~13_sumout ;
wire \resizer|u_nn|Add1~62 ;
wire \resizer|u_nn|Add1~77_sumout ;
wire \resizer|u_nn|LessThan0~19_combout ;
wire \resizer|u_nn|LessThan0~20_combout ;
wire \resizer|u_nn|LessThan0~21_combout ;
wire \resizer|u_nn|done~0_combout ;
wire \resizer|u_nn|done~q ;
wire \resizer|u_pr|Add2~17_sumout ;
wire \resizer|u_pr|Add2~54 ;
wire \resizer|u_pr|Add2~57_sumout ;
wire \resizer|u_pr|Add2~58 ;
wire \resizer|u_pr|Add2~61_sumout ;
wire \resizer|u_pr|Add2~62 ;
wire \resizer|u_pr|Add2~65_sumout ;
wire \resizer|u_pr|Add2~66 ;
wire \resizer|u_pr|Add2~1_sumout ;
wire \resizer|u_pr|Add2~2 ;
wire \resizer|u_pr|Add2~9_sumout ;
wire \resizer|u_pr|Add2~10 ;
wire \resizer|u_pr|Add2~13_sumout ;
wire \resizer|u_pr|Add2~14 ;
wire \resizer|u_pr|Add2~5_sumout ;
wire \resizer|u_pr|Add2~6 ;
wire \resizer|u_pr|Add2~73_sumout ;
wire \resizer|u_pr|write_ptr[17]~DUPLICATE_q ;
wire \resizer|u_pr|Add2~74 ;
wire \resizer|u_pr|Add2~69_sumout ;
wire \resizer|u_pr|write_ptr[15]~DUPLICATE_q ;
wire \resizer|u_pr|Add1~46 ;
wire \resizer|u_pr|Add1~42 ;
wire \resizer|u_pr|Add1~38 ;
wire \resizer|u_pr|Add1~34 ;
wire \resizer|u_pr|Add1~30 ;
wire \resizer|u_pr|Add1~58 ;
wire \resizer|u_pr|Add1~54 ;
wire \resizer|u_pr|Add1~50 ;
wire \resizer|u_pr|Add1~26 ;
wire \resizer|u_pr|Add1~22 ;
wire \resizer|u_pr|Add1~18 ;
wire \resizer|u_pr|Add1~2 ;
wire \resizer|u_pr|Add1~14 ;
wire \resizer|u_pr|Add1~10 ;
wire \resizer|u_pr|Add1~6 ;
wire \resizer|u_pr|Add1~73_sumout ;
wire \resizer|u_pr|LessThan0~17_combout ;
wire \resizer|u_pr|Add1~74 ;
wire \resizer|u_pr|Add1~69_sumout ;
wire \resizer|u_pr|LessThan0~16_combout ;
wire \resizer|u_pr|Add1~70 ;
wire \resizer|u_pr|Add1~66 ;
wire \resizer|u_pr|Add1~61_sumout ;
wire \resizer|u_pr|Add1~65_sumout ;
wire \resizer|u_pr|LessThan0~18_combout ;
wire \resizer|u_pr|Add1~17_sumout ;
wire \resizer|u_pr|Add1~1_sumout ;
wire \resizer|u_pr|Add1~13_sumout ;
wire \resizer|u_pr|Add1~5_sumout ;
wire \resizer|u_pr|Add1~9_sumout ;
wire \resizer|u_pr|LessThan0~1_combout ;
wire \resizer|u_pr|LessThan0~0_combout ;
wire \resizer|u_pr|LessThan0~2_combout ;
wire \resizer|u_pr|Add1~62 ;
wire \resizer|u_pr|Add1~77_sumout ;
wire \resizer|u_pr|LessThan0~20_combout ;
wire \resizer|u_pr|LessThan0~19_combout ;
wire \resizer|u_pr|LessThan0~21_combout ;
wire \resizer|u_pr|Add1~33_sumout ;
wire \resizer|u_pr|Add1~29_sumout ;
wire \resizer|u_pr|Add1~37_sumout ;
wire \resizer|u_pr|LessThan0~9_combout ;
wire \resizer|u_pr|LessThan0~7_combout ;
wire \resizer|u_pr|write_ptr[7]~DUPLICATE_q ;
wire \resizer|u_pr|Add1~53_sumout ;
wire \resizer|u_pr|Add1~57_sumout ;
wire \resizer|u_pr|Add1~49_sumout ;
wire \resizer|u_pr|LessThan0~10_combout ;
wire \resizer|u_pr|LessThan0~11_combout ;
wire \resizer|u_pr|write_ptr[1]~DUPLICATE_q ;
wire \resizer|u_pr|Add1~41_sumout ;
wire \resizer|u_pr|Add1~45_sumout ;
wire \resizer|u_pr|LessThan0~8_combout ;
wire \resizer|u_pr|LessThan0~12_combout ;
wire \resizer|u_pr|LessThan0~4_combout ;
wire \resizer|u_pr|Add1~25_sumout ;
wire \resizer|u_pr|LessThan0~6_combout ;
wire \resizer|u_pr|Add1~21_sumout ;
wire \resizer|u_pr|LessThan0~5_combout ;
wire \resizer|u_pr|LessThan0~3_combout ;
wire \resizer|u_pr|LessThan0~13_combout ;
wire \resizer|u_pr|x_in_count~0_combout ;
wire \resizer|u_pr|Add2~18 ;
wire \resizer|u_pr|Add2~21_sumout ;
wire \resizer|u_pr|Add2~22 ;
wire \resizer|u_pr|Add2~25_sumout ;
wire \resizer|u_pr|Add2~26 ;
wire \resizer|u_pr|Add2~29_sumout ;
wire \resizer|u_pr|Add2~30 ;
wire \resizer|u_pr|Add2~33_sumout ;
wire \resizer|u_pr|Add2~34 ;
wire \resizer|u_pr|Add2~37_sumout ;
wire \resizer|u_pr|Add2~38 ;
wire \resizer|u_pr|Add2~41_sumout ;
wire \resizer|u_pr|Add2~42 ;
wire \resizer|u_pr|Add2~45_sumout ;
wire \resizer|u_pr|Add2~46 ;
wire \resizer|u_pr|Add2~49_sumout ;
wire \resizer|u_pr|Add2~50 ;
wire \resizer|u_pr|Add2~53_sumout ;
wire \resizer|u_pr|LessThan0~14_combout ;
wire \resizer|u_pr|LessThan0~15_combout ;
wire \resizer|u_pr|done~0_combout ;
wire \resizer|u_pr|done~q ;
wire \resizer|u_dec|Add1~46 ;
wire \resizer|u_dec|Add1~42 ;
wire \resizer|u_dec|Add1~38 ;
wire \resizer|u_dec|Add1~34 ;
wire \resizer|u_dec|Add1~30 ;
wire \resizer|u_dec|Add1~58 ;
wire \resizer|u_dec|Add1~54 ;
wire \resizer|u_dec|Add1~50 ;
wire \resizer|u_dec|Add1~26 ;
wire \resizer|u_dec|Add1~22 ;
wire \resizer|u_dec|Add1~5_sumout ;
wire \resizer|u_dec|Add2~17_sumout ;
wire \resizer|u_dec|Add2~58 ;
wire \resizer|u_dec|Add2~61_sumout ;
wire \resizer|u_dec|Add2~62 ;
wire \resizer|u_dec|Add2~65_sumout ;
wire \resizer|u_dec|Add2~66 ;
wire \resizer|u_dec|Add2~1_sumout ;
wire \resizer|u_dec|Add2~2 ;
wire \resizer|u_dec|Add2~9_sumout ;
wire \resizer|u_dec|Add2~10 ;
wire \resizer|u_dec|Add2~13_sumout ;
wire \resizer|u_dec|Add2~14 ;
wire \resizer|u_dec|Add2~5_sumout ;
wire \resizer|u_dec|LessThan0~13_combout ;
wire \resizer|u_dec|Add1~6 ;
wire \resizer|u_dec|Add1~18 ;
wire \resizer|u_dec|Add1~14 ;
wire \resizer|u_dec|Add1~10 ;
wire \resizer|u_dec|Add1~1_sumout ;
wire \resizer|u_dec|Add1~21_sumout ;
wire \resizer|u_dec|LessThan0~5_combout ;
wire \resizer|u_dec|LessThan0~4_combout ;
wire \resizer|u_dec|Add1~25_sumout ;
wire \resizer|u_dec|Add1~9_sumout ;
wire \resizer|u_dec|Add1~17_sumout ;
wire \resizer|u_dec|Add1~13_sumout ;
wire \resizer|u_dec|LessThan0~0_combout ;
wire \resizer|u_dec|Add1~29_sumout ;
wire \resizer|u_dec|Add1~33_sumout ;
wire \resizer|u_dec|Add1~37_sumout ;
wire \resizer|u_dec|LessThan0~8_combout ;
wire \resizer|u_dec|LessThan0~6_combout ;
wire \resizer|u_dec|Add1~45_sumout ;
wire \resizer|u_dec|write_ptr[1]~DUPLICATE_q ;
wire \resizer|u_dec|Add1~41_sumout ;
wire \resizer|u_dec|LessThan0~7_combout ;
wire \resizer|u_dec|write_ptr[7]~DUPLICATE_q ;
wire \resizer|u_dec|write_ptr[5]~DUPLICATE_q ;
wire \resizer|u_dec|Add1~49_sumout ;
wire \resizer|u_dec|Add1~57_sumout ;
wire \resizer|u_dec|Add1~53_sumout ;
wire \resizer|u_dec|LessThan0~9_combout ;
wire \resizer|u_dec|LessThan0~10_combout ;
wire \resizer|u_dec|LessThan0~11_combout ;
wire \resizer|u_dec|LessThan0~12_combout ;
wire \resizer|u_dec|write_ptr[12]~0_combout ;
wire \resizer|u_dec|Add2~18 ;
wire \resizer|u_dec|Add2~21_sumout ;
wire \resizer|u_dec|Add2~22 ;
wire \resizer|u_dec|Add2~25_sumout ;
wire \resizer|u_dec|Add2~26 ;
wire \resizer|u_dec|Add2~29_sumout ;
wire \resizer|u_dec|Add2~30 ;
wire \resizer|u_dec|Add2~33_sumout ;
wire \resizer|u_dec|Add2~34 ;
wire \resizer|u_dec|Add2~37_sumout ;
wire \resizer|u_dec|Add2~38 ;
wire \resizer|u_dec|Add2~41_sumout ;
wire \resizer|u_dec|Add2~42 ;
wire \resizer|u_dec|Add2~45_sumout ;
wire \resizer|u_dec|Add2~46 ;
wire \resizer|u_dec|Add2~49_sumout ;
wire \resizer|u_dec|Add2~50 ;
wire \resizer|u_dec|Add2~53_sumout ;
wire \resizer|u_dec|Add2~54 ;
wire \resizer|u_dec|Add2~57_sumout ;
wire \resizer|u_dec|LessThan0~2_combout ;
wire \resizer|u_dec|LessThan0~1_combout ;
wire \resizer|u_dec|LessThan0~3_combout ;
wire \resizer|u_dec|done~0_combout ;
wire \resizer|u_dec|done~q ;
wire \resizer|Mux40~0_combout ;
wire \main_fsm|current_state~0_combout ;
wire \main_fsm|current_state~q ;
wire \main_fsm|prev_zoom_level[0]~1_combout ;
wire \main_fsm|Add0~0_combout ;
wire \main_fsm|zoom_level[2]~1_combout ;
wire \main_fsm|processing_has_run_once~0_combout ;
wire \main_fsm|processing_has_run_once~q ;
wire \vga_logic_inst|Equal0~0_combout ;
wire \vga_logic_inst|Equal1~0_combout ;
wire \vga_logic_inst|Add1~0_combout ;
wire \vga_logic_inst|Equal2~0_combout ;
wire \vga_logic_inst|Add1~4_combout ;
wire \vga_logic_inst|Add1~3_combout ;
wire \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ;
wire \vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ;
wire \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ;
wire \vga_logic_inst|Add3~38_cout ;
wire \vga_logic_inst|Add3~34_cout ;
wire \vga_logic_inst|Add3~30_cout ;
wire \vga_logic_inst|Add3~26_cout ;
wire \vga_logic_inst|Add3~22_cout ;
wire \vga_logic_inst|Add3~10 ;
wire \vga_logic_inst|Add3~6 ;
wire \vga_logic_inst|Add3~1_sumout ;
wire \vga_logic_inst|Add3~5_sumout ;
wire \vga_logic_inst|LessThan3~8_combout ;
wire \vga_logic_inst|Add3~2 ;
wire \vga_logic_inst|Add3~17_sumout ;
wire \vga_logic_inst|Add3~18 ;
wire \vga_logic_inst|Add3~13_sumout ;
wire \vga_logic_inst|LessThan3~10_combout ;
wire \vga_logic_inst|LessThan3~0_combout ;
wire \the_vga_driver|next_y[2]~5_combout ;
wire \the_vga_driver|next_y[4]~3_combout ;
wire \the_vga_driver|next_y[3]~4_combout ;
wire \vga_logic_inst|LessThan3~6_combout ;
wire \vga_logic_inst|Add3~9_sumout ;
wire \the_vga_driver|next_y[6]~0_combout ;
wire \vga_logic_inst|LessThan3~1_combout ;
wire \the_vga_driver|next_y[1]~2_combout ;
wire \vga_logic_inst|LessThan3~3_combout ;
wire \vga_logic_inst|LessThan3~4_combout ;
wire \vga_logic_inst|LessThan3~2_combout ;
wire \vga_logic_inst|LessThan3~5_combout ;
wire \the_vga_driver|next_y[5]~1_combout ;
wire \vga_logic_inst|LessThan3~7_combout ;
wire \vga_logic_inst|LessThan3~9_combout ;
wire \vga_logic_inst|LessThan3~11_combout ;
wire \the_vga_driver|next_x[8]~1_combout ;
wire \vga_logic_inst|Add0~22 ;
wire \vga_logic_inst|Add0~18 ;
wire \vga_logic_inst|Add0~14 ;
wire \vga_logic_inst|Add0~10 ;
wire \vga_logic_inst|Add0~6 ;
wire \vga_logic_inst|Add0~30 ;
wire \vga_logic_inst|Add0~26 ;
wire \vga_logic_inst|Add0~1_sumout ;
wire \vga_logic_inst|Add0~25_sumout ;
wire \vga_logic_inst|Add0~29_sumout ;
wire \vga_logic_inst|Add0~5_sumout ;
wire \vga_logic_inst|Add0~9_sumout ;
wire \vga_logic_inst|Add0~13_sumout ;
wire \vga_logic_inst|Add0~17_sumout ;
wire \vga_logic_inst|Add2~26_cout ;
wire \vga_logic_inst|Add2~22_cout ;
wire \vga_logic_inst|Add2~18_cout ;
wire \vga_logic_inst|Add2~14_cout ;
wire \vga_logic_inst|Add2~10 ;
wire \vga_logic_inst|Add2~6 ;
wire \vga_logic_inst|Add2~1_sumout ;
wire \the_vga_driver|next_x[9]~0_combout ;
wire \vga_logic_inst|Add2~5_sumout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ;
wire \vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ;
wire \vga_logic_inst|LessThan1~0_combout ;
wire \vga_logic_inst|LessThan1~7_combout ;
wire \vga_logic_inst|LessThan1~2_combout ;
wire \vga_logic_inst|Add0~21_sumout ;
wire \vga_logic_inst|LessThan1~8_combout ;
wire \vga_logic_inst|LessThan1~1_combout ;
wire \vga_logic_inst|Add2~9_sumout ;
wire \vga_logic_inst|LessThan1~3_combout ;
wire \vga_logic_inst|LessThan1~4_combout ;
wire \vga_logic_inst|Equal0~1_combout ;
wire \vga_display_zoom_level[1]~0_combout ;
wire \vga_display_zoom_level[2]~2_combout ;
wire \the_vga_driver|next_y[0]~7_combout ;
wire \vga_logic_inst|Add4~46_cout ;
wire \vga_logic_inst|Add4~1_sumout ;
wire \vga_logic_inst|Add4~2 ;
wire \vga_logic_inst|Add4~5_sumout ;
wire \vga_logic_inst|Add4~6 ;
wire \vga_logic_inst|Add4~9_sumout ;
wire \vga_logic_inst|Add4~10 ;
wire \vga_logic_inst|Add4~13_sumout ;
wire \vga_logic_inst|Add4~14 ;
wire \vga_logic_inst|Add4~17_sumout ;
wire \vga_logic_inst|Add4~18 ;
wire \vga_logic_inst|Add4~21_sumout ;
wire \vga_logic_inst|Add4~22 ;
wire \vga_logic_inst|Add4~25_sumout ;
wire \vga_logic_inst|Add4~26 ;
wire \vga_logic_inst|Add4~29_sumout ;
wire \vga_logic_inst|Add4~30 ;
wire \vga_logic_inst|Add4~33_sumout ;
wire \vga_logic_inst|Add4~34 ;
wire \vga_logic_inst|Add4~37_sumout ;
wire \vga_logic_inst|Add4~38 ;
wire \vga_logic_inst|Add4~41_sumout ;
wire \vga_logic_inst|Mult0~21 ;
wire \vga_logic_inst|Add5~46_cout ;
wire \vga_logic_inst|Add5~42_cout ;
wire \vga_logic_inst|Add5~38_cout ;
wire \vga_logic_inst|Add5~6 ;
wire \vga_logic_inst|Add5~10 ;
wire \vga_logic_inst|Add5~14 ;
wire \vga_logic_inst|Add5~18 ;
wire \vga_logic_inst|Add5~22 ;
wire \vga_logic_inst|Add5~26 ;
wire \vga_logic_inst|Add5~30 ;
wire \vga_logic_inst|Add5~34 ;
wire \vga_logic_inst|Add5~1_sumout ;
wire \vga_logic_inst|Mult0~20 ;
wire \vga_logic_inst|Mult0~19 ;
wire \vga_logic_inst|Mult0~18 ;
wire \vga_logic_inst|Mult0~17 ;
wire \vga_logic_inst|Add5~33_sumout ;
wire \vga_logic_inst|Add5~29_sumout ;
wire \vga_logic_inst|Mult0~16 ;
wire \vga_logic_inst|Add5~25_sumout ;
wire \vga_logic_inst|Mult0~15 ;
wire \vga_logic_inst|Add5~21_sumout ;
wire \vga_logic_inst|Mult0~14 ;
wire \vga_logic_inst|Add5~17_sumout ;
wire \vga_logic_inst|Mult0~13 ;
wire \vga_logic_inst|Mult0~12 ;
wire \vga_logic_inst|Add5~13_sumout ;
wire \vga_logic_inst|Add5~9_sumout ;
wire \vga_logic_inst|Mult0~11 ;
wire \vga_logic_inst|Add5~5_sumout ;
wire \vga_logic_inst|Mult0~10 ;
wire \vga_logic_inst|Mult0~9 ;
wire \vga_logic_inst|Mult0~8_resulta ;
wire \vga_logic_inst|Add6~10 ;
wire \vga_logic_inst|Add6~14 ;
wire \vga_logic_inst|Add6~18 ;
wire \vga_logic_inst|Add6~22 ;
wire \vga_logic_inst|Add6~26 ;
wire \vga_logic_inst|Add6~30 ;
wire \vga_logic_inst|Add6~34 ;
wire \vga_logic_inst|Add6~38 ;
wire \vga_logic_inst|Add6~42 ;
wire \vga_logic_inst|Add6~46 ;
wire \vga_logic_inst|Add6~50 ;
wire \vga_logic_inst|Add6~54 ;
wire \vga_logic_inst|Add6~58 ;
wire \vga_logic_inst|Add6~1_sumout ;
wire \the_vga_driver|next_y[7]~6_combout ;
wire \vga_logic_inst|LessThan2~5_combout ;
wire \vga_logic_inst|LessThan2~6_combout ;
wire \vga_logic_inst|Add1~1_combout ;
wire \vga_logic_inst|LessThan0~1_combout ;
wire \vga_logic_inst|Add1~2_combout ;
wire \vga_display_zoom_level[0]~1_combout ;
wire \vga_logic_inst|LessThan2~2_combout ;
wire \vga_logic_inst|LessThan2~3_combout ;
wire \vga_logic_inst|LessThan2~1_combout ;
wire \vga_logic_inst|LessThan2~0_combout ;
wire \vga_logic_inst|LessThan2~4_combout ;
wire \vga_logic_inst|is_image_area~6_combout ;
wire \vga_logic_inst|is_image_area~0_combout ;
wire \vga_logic_inst|is_image_area~3_combout ;
wire \vga_logic_inst|LessThan0~0_combout ;
wire \vga_logic_inst|is_image_area~4_combout ;
wire \vga_logic_inst|is_image_area~11_combout ;
wire \vga_logic_inst|is_image_area~1_combout ;
wire \vga_logic_inst|is_image_area~10_combout ;
wire \vga_logic_inst|is_image_area~2_combout ;
wire \vga_logic_inst|is_image_area~5_combout ;
wire \vga_logic_inst|Mult0~22 ;
wire \vga_logic_inst|Add6~2 ;
wire \vga_logic_inst|Add6~5_sumout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ;
wire \vga_logic_inst|Add6~9_sumout ;
wire \vga_logic_inst|read_addr[0]~0_combout ;
wire \vga_logic_inst|Add6~13_sumout ;
wire \vga_logic_inst|read_addr[1]~1_combout ;
wire \vga_logic_inst|Add6~17_sumout ;
wire \vga_logic_inst|read_addr[2]~2_combout ;
wire \vga_logic_inst|Add6~21_sumout ;
wire \vga_logic_inst|read_addr[3]~3_combout ;
wire \vga_logic_inst|Add6~25_sumout ;
wire \vga_logic_inst|read_addr[4]~4_combout ;
wire \vga_logic_inst|Add6~29_sumout ;
wire \vga_logic_inst|read_addr[5]~5_combout ;
wire \vga_logic_inst|Add6~33_sumout ;
wire \vga_logic_inst|read_addr[6]~6_combout ;
wire \vga_logic_inst|Add6~37_sumout ;
wire \vga_logic_inst|read_addr[7]~7_combout ;
wire \vga_logic_inst|Add6~41_sumout ;
wire \vga_logic_inst|read_addr[8]~8_combout ;
wire \vga_logic_inst|Add6~45_sumout ;
wire \vga_logic_inst|read_addr[9]~9_combout ;
wire \vga_logic_inst|Add6~49_sumout ;
wire \vga_logic_inst|read_addr[10]~10_combout ;
wire \vga_logic_inst|Add6~53_sumout ;
wire \vga_logic_inst|read_addr[11]~11_combout ;
wire \vga_logic_inst|Add6~57_sumout ;
wire \vga_logic_inst|read_addr[12]~12_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_logic_inst|read_addr[14]~14_combout ;
wire \vga_logic_inst|Mult0~24 ;
wire \vga_logic_inst|Mult0~23 ;
wire \vga_logic_inst|Add6~6 ;
wire \vga_logic_inst|Add6~66 ;
wire \vga_logic_inst|Add6~61_sumout ;
wire \vga_logic_inst|read_addr[16]~15_combout ;
wire \vga_logic_inst|read_addr[13]~13_combout ;
wire \vga_logic_inst|Add6~65_sumout ;
wire \vga_logic_inst|read_addr[15]~16_combout ;
wire \the_vga_driver|red_reg~0_combout ;
wire \resizer|Mux25~0_combout ;
wire \resizer|Mux26~0_combout ;
wire \resizer|Mux24~0_combout ;
wire \resizer|Mux23~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0_combout ;
wire \vga_logic_inst|LessThan1~6_combout ;
wire \the_vga_driver|next_x[7]~2_combout ;
wire \vga_logic_inst|LessThan1~5_combout ;
wire \vga_logic_inst|is_image_area~8_combout ;
wire \vga_logic_inst|is_image_area~9_combout ;
wire \vga_logic_inst|is_image_area~7_combout ;
wire \resizer|u_nn|Add4~5_sumout ;
wire \resizer|u_nn|Add5~5_sumout ;
wire \resizer|u_nn|Add5~6 ;
wire \resizer|u_nn|Add5~13_sumout ;
wire \resizer|u_nn|Add5~14 ;
wire \resizer|u_nn|Add5~1_sumout ;
wire \resizer|u_nn|Add5~2 ;
wire \resizer|u_nn|Add5~9_sumout ;
wire \resizer|u_nn|Add5~10 ;
wire \resizer|u_nn|Add5~17_sumout ;
wire \resizer|u_nn|Add5~18 ;
wire \resizer|u_nn|Add5~21_sumout ;
wire \resizer|u_nn|Add5~22 ;
wire \resizer|u_nn|Add5~25_sumout ;
wire \resizer|u_nn|Add5~26 ;
wire \resizer|u_nn|Add5~29_sumout ;
wire \resizer|u_nn|Equal2~2_combout ;
wire \resizer|u_nn|Add5~30 ;
wire \resizer|u_nn|Add5~33_sumout ;
wire \resizer|u_nn|x_out_count[8]~DUPLICATE_q ;
wire \resizer|u_nn|Add5~34 ;
wire \resizer|u_nn|Add5~37_sumout ;
wire \resizer|u_nn|Equal2~0_combout ;
wire \resizer|u_nn|Equal2~1_combout ;
wire \resizer|u_nn|LessThan0~23_combout ;
wire \resizer|u_nn|LessThan0~22_combout ;
wire \resizer|u_nn|LessThan0~24_combout ;
wire \resizer|u_nn|x_out_count[9]~0_combout ;
wire \resizer|u_nn|Add4~6 ;
wire \resizer|u_nn|Add4~13_sumout ;
wire \resizer|u_nn|Add4~14 ;
wire \resizer|u_nn|Add4~1_sumout ;
wire \resizer|u_nn|Add4~2 ;
wire \resizer|u_nn|Add4~9_sumout ;
wire \resizer|u_nn|Add4~10 ;
wire \resizer|u_nn|Add4~17_sumout ;
wire \resizer|u_nn|Add4~18 ;
wire \resizer|u_nn|Add4~37_sumout ;
wire \resizer|u_nn|Add4~38 ;
wire \resizer|u_nn|Add4~25_sumout ;
wire \resizer|u_nn|Add4~26 ;
wire \resizer|u_nn|Add4~33_sumout ;
wire \resizer|u_nn|Add4~34 ;
wire \resizer|u_nn|Add4~21_sumout ;
wire \resizer|u_nn|Add4~22 ;
wire \resizer|u_nn|Add4~29_sumout ;
wire \resizer|u_nn|y_in_count~2_combout ;
wire \resizer|u_nn|y_in_count~8_combout ;
wire \resizer|u_nn|y_in_count~3_combout ;
wire \resizer|u_nn|y_in_count~7_combout ;
wire \resizer|u_nn|y_in_count~6_combout ;
wire \resizer|u_nn|y_out_count[3]~DUPLICATE_q ;
wire \resizer|u_nn|y_in_count~5_combout ;
wire \resizer|u_nn|y_in_count~4_combout ;
wire \resizer|u_nn|y_in_count~1_combout ;
wire \resizer|u_nn|y_in_count~0_combout ;
wire \resizer|u_nn|Add6~10 ;
wire \resizer|u_nn|Add6~14 ;
wire \resizer|u_nn|Add6~18 ;
wire \resizer|u_nn|Add6~22 ;
wire \resizer|u_nn|Add6~26 ;
wire \resizer|u_nn|Add6~30 ;
wire \resizer|u_nn|Add6~1_sumout ;
wire \resizer|u_ba|Add4~1_sumout ;
wire \resizer|u_ba|Add5~1_sumout ;
wire \resizer|u_ba|Add5~2 ;
wire \resizer|u_ba|Add5~5_sumout ;
wire \resizer|u_ba|Add5~6 ;
wire \resizer|u_ba|Add5~9_sumout ;
wire \resizer|u_ba|Add5~10 ;
wire \resizer|u_ba|Add5~13_sumout ;
wire \resizer|u_ba|Add5~14 ;
wire \resizer|u_ba|Add5~17_sumout ;
wire \resizer|u_ba|x_out_count[4]~DUPLICATE_q ;
wire \resizer|u_ba|Equal1~0_combout ;
wire \resizer|u_ba|Add5~18 ;
wire \resizer|u_ba|Add5~25_sumout ;
wire \resizer|u_ba|Add5~26 ;
wire \resizer|u_ba|Add5~29_sumout ;
wire \resizer|u_ba|Add5~30 ;
wire \resizer|u_ba|Add5~21_sumout ;
wire \resizer|u_ba|Equal1~1_combout ;
wire \resizer|u_ba|LessThan0~20_combout ;
wire \resizer|u_ba|LessThan0~21_combout ;
wire \resizer|u_ba|LessThan0~22_combout ;
wire \resizer|u_ba|LessThan0~15_combout ;
wire \resizer|u_ba|LessThan0~14_combout ;
wire \resizer|u_ba|LessThan0~16_combout ;
wire \resizer|u_ba|LessThan0~24_combout ;
wire \resizer|u_ba|x_out_count[5]~0_combout ;
wire \resizer|u_ba|Add4~2 ;
wire \resizer|u_ba|Add4~5_sumout ;
wire \resizer|u_ba|Add4~6 ;
wire \resizer|u_ba|Add4~29_sumout ;
wire \resizer|u_ba|Add4~30 ;
wire \resizer|u_ba|Add4~13_sumout ;
wire \resizer|u_ba|Add4~14 ;
wire \resizer|u_ba|Add4~21_sumout ;
wire \resizer|u_ba|Add4~22 ;
wire \resizer|u_ba|Add4~9_sumout ;
wire \resizer|u_ba|Add4~10 ;
wire \resizer|u_ba|Add4~17_sumout ;
wire \resizer|u_ba|y_in_count~3_combout ;
wire \resizer|u_ba|y_in_count~8_combout ;
wire \resizer|u_ba|Add4~18 ;
wire \resizer|u_ba|Add4~25_sumout ;
wire \resizer|u_ba|y_in_count~4_combout ;
wire \resizer|u_ba|y_in_count~7_combout ;
wire \resizer|u_ba|y_in_count~6_combout ;
wire \resizer|u_ba|y_in_count~5_combout ;
wire \resizer|u_ba|LessThan0~17_combout ;
wire \resizer|u_ba|LessThan0~18_combout ;
wire \resizer|u_ba|LessThan0~19_combout ;
wire \resizer|u_ba|LessThan0~23_combout ;
wire \resizer|u_dec|Add0~0_combout ;
wire \resizer|u_ba|y_in_count~1_combout ;
wire \resizer|u_ba|y_in_count~2_combout ;
wire \resizer|u_dec|y_in_count~0_combout ;
wire \resizer|u_ba|y_in_count~0_combout ;
wire \resizer|u_ba|Add9~10 ;
wire \resizer|u_ba|Add9~14 ;
wire \resizer|u_ba|Add9~18 ;
wire \resizer|u_ba|Add9~22 ;
wire \resizer|u_ba|Add9~26 ;
wire \resizer|u_ba|Add9~30 ;
wire \resizer|u_ba|Add9~1_sumout ;
wire \resizer|u_dec|Add4~1_sumout ;
wire \resizer|u_dec|Add5~1_sumout ;
wire \resizer|u_dec|Add5~2 ;
wire \resizer|u_dec|Add5~5_sumout ;
wire \resizer|u_dec|x_out_count[1]~DUPLICATE_q ;
wire \resizer|u_dec|Add5~6 ;
wire \resizer|u_dec|Add5~9_sumout ;
wire \resizer|u_dec|Add5~10 ;
wire \resizer|u_dec|Add5~13_sumout ;
wire \resizer|u_dec|Add5~14 ;
wire \resizer|u_dec|Add5~17_sumout ;
wire \resizer|u_dec|x_out_count[0]~DUPLICATE_q ;
wire \resizer|u_dec|Equal2~0_combout ;
wire \resizer|u_dec|Add5~18 ;
wire \resizer|u_dec|Add5~25_sumout ;
wire \resizer|u_dec|Add5~26 ;
wire \resizer|u_dec|Add5~29_sumout ;
wire \resizer|u_dec|Add5~30 ;
wire \resizer|u_dec|Add5~21_sumout ;
wire \resizer|u_dec|x_out_count[6]~DUPLICATE_q ;
wire \resizer|u_dec|x_out_count[5]~DUPLICATE_q ;
wire \resizer|u_dec|Equal2~1_combout ;
wire \resizer|u_dec|LessThan0~20_combout ;
wire \resizer|u_dec|LessThan0~21_combout ;
wire \resizer|u_dec|LessThan0~22_combout ;
wire \resizer|u_dec|LessThan0~15_combout ;
wire \resizer|u_dec|LessThan0~14_combout ;
wire \resizer|u_dec|LessThan0~16_combout ;
wire \resizer|u_dec|LessThan0~24_combout ;
wire \resizer|u_dec|x_out_count[1]~0_combout ;
wire \resizer|u_dec|Add4~2 ;
wire \resizer|u_dec|Add4~5_sumout ;
wire \resizer|u_dec|Add4~6 ;
wire \resizer|u_dec|Add4~29_sumout ;
wire \resizer|u_dec|Add4~30 ;
wire \resizer|u_dec|Add4~13_sumout ;
wire \resizer|u_dec|Add4~14 ;
wire \resizer|u_dec|Add4~21_sumout ;
wire \resizer|u_dec|Add4~22 ;
wire \resizer|u_dec|Add4~9_sumout ;
wire \resizer|u_dec|Add4~10 ;
wire \resizer|u_dec|Add4~17_sumout ;
wire \resizer|u_dec|y_in_count~4_combout ;
wire \resizer|u_dec|Add4~18 ;
wire \resizer|u_dec|Add4~25_sumout ;
wire \resizer|u_dec|y_in_count~5_combout ;
wire \resizer|u_dec|y_in_count~9_combout ;
wire \resizer|u_dec|y_out_count[1]~DUPLICATE_q ;
wire \resizer|u_dec|y_in_count~8_combout ;
wire \resizer|u_dec|y_in_count~7_combout ;
wire \resizer|u_dec|y_in_count~6_combout ;
wire \resizer|u_dec|y_in_count~2_combout ;
wire \resizer|u_dec|LessThan0~18_combout ;
wire \resizer|u_dec|LessThan0~19_combout ;
wire \resizer|u_dec|LessThan0~17_combout ;
wire \resizer|u_dec|LessThan0~23_combout ;
wire \resizer|u_dec|y_in_count~3_combout ;
wire \resizer|u_dec|y_in_count~1_combout ;
wire \resizer|u_dec|y_in_count[0]~DUPLICATE_q ;
wire \resizer|u_dec|Add6~10 ;
wire \resizer|u_dec|Add6~14 ;
wire \resizer|u_dec|Add6~18 ;
wire \resizer|u_dec|Add6~22 ;
wire \resizer|u_dec|Add6~26 ;
wire \resizer|u_dec|Add6~30 ;
wire \resizer|u_dec|Add6~1_sumout ;
wire \resizer|u_pr|Add5~5_sumout ;
wire \resizer|u_pr|Add5~6 ;
wire \resizer|u_pr|Add5~13_sumout ;
wire \resizer|u_pr|Add5~14 ;
wire \resizer|u_pr|Add5~1_sumout ;
wire \resizer|u_pr|Add5~2 ;
wire \resizer|u_pr|Add5~9_sumout ;
wire \resizer|u_pr|Add5~10 ;
wire \resizer|u_pr|Add5~17_sumout ;
wire \resizer|u_pr|Add5~18 ;
wire \resizer|u_pr|Add5~21_sumout ;
wire \resizer|u_pr|Add5~22 ;
wire \resizer|u_pr|Add5~25_sumout ;
wire \resizer|u_pr|Add5~26 ;
wire \resizer|u_pr|Add5~29_sumout ;
wire \resizer|u_pr|x_out_count[7]~DUPLICATE_q ;
wire \resizer|u_pr|Equal2~2_combout ;
wire \resizer|u_pr|Equal2~1_combout ;
wire \resizer|u_pr|Add5~30 ;
wire \resizer|u_pr|Add5~33_sumout ;
wire \resizer|u_pr|x_out_count[8]~DUPLICATE_q ;
wire \resizer|u_pr|Add5~34 ;
wire \resizer|u_pr|Add5~37_sumout ;
wire \resizer|u_pr|x_out_count[9]~DUPLICATE_q ;
wire \resizer|u_pr|Equal2~0_combout ;
wire \resizer|u_pr|LessThan0~23_combout ;
wire \resizer|u_pr|LessThan0~22_combout ;
wire \resizer|u_pr|LessThan0~24_combout ;
wire \resizer|u_pr|x_out_count[5]~0_combout ;
wire \resizer|u_pr|Add4~5_sumout ;
wire \resizer|u_pr|Add4~6 ;
wire \resizer|u_pr|Add4~13_sumout ;
wire \resizer|u_pr|Add4~14 ;
wire \resizer|u_pr|Add4~1_sumout ;
wire \resizer|u_pr|Add4~2 ;
wire \resizer|u_pr|Add4~9_sumout ;
wire \resizer|u_pr|Add4~10 ;
wire \resizer|u_pr|Add4~17_sumout ;
wire \resizer|u_pr|Add4~18 ;
wire \resizer|u_pr|Add4~37_sumout ;
wire \resizer|u_pr|Add4~38 ;
wire \resizer|u_pr|Add4~25_sumout ;
wire \resizer|u_pr|Add4~26 ;
wire \resizer|u_pr|Add4~33_sumout ;
wire \resizer|u_pr|Add4~34 ;
wire \resizer|u_pr|Add4~21_sumout ;
wire \resizer|u_pr|Add4~22 ;
wire \resizer|u_pr|Add4~29_sumout ;
wire \resizer|u_pr|y_out_count[9]~DUPLICATE_q ;
wire \resizer|u_pr|y_in_count~2_combout ;
wire \resizer|u_pr|y_in_count~8_combout ;
wire \resizer|u_pr|y_in_count~3_combout ;
wire \resizer|u_pr|y_in_count~7_combout ;
wire \resizer|u_pr|y_in_count~6_combout ;
wire \resizer|u_pr|y_in_count~5_combout ;
wire \resizer|u_pr|y_out_count[2]~DUPLICATE_q ;
wire \resizer|u_pr|y_in_count~4_combout ;
wire \resizer|u_pr|y_in_count~1_combout ;
wire \resizer|u_pr|y_in_count~0_combout ;
wire \resizer|u_pr|Add6~10 ;
wire \resizer|u_pr|Add6~14 ;
wire \resizer|u_pr|Add6~18 ;
wire \resizer|u_pr|Add6~22 ;
wire \resizer|u_pr|Add6~26 ;
wire \resizer|u_pr|Add6~30 ;
wire \resizer|u_pr|Add6~1_sumout ;
wire \resizer|u_ba|Add10~40_combout ;
wire \resizer|u_pr|Add6~29_sumout ;
wire \resizer|u_ba|Add9~29_sumout ;
wire \resizer|u_nn|Add6~29_sumout ;
wire \resizer|u_dec|Add6~29_sumout ;
wire \resizer|u_ba|Add10~53_combout ;
wire \resizer|u_dec|Add6~25_sumout ;
wire \resizer|u_ba|Add9~25_sumout ;
wire \resizer|u_nn|Add6~25_sumout ;
wire \resizer|u_pr|Add6~25_sumout ;
wire \resizer|u_ba|Add10~52_combout ;
wire \resizer|u_dec|Add6~21_sumout ;
wire \resizer|u_ba|Add9~21_sumout ;
wire \resizer|u_pr|Add6~21_sumout ;
wire \resizer|u_nn|Add6~21_sumout ;
wire \resizer|u_ba|Add10~51_combout ;
wire \resizer|u_dec|Add6~17_sumout ;
wire \resizer|u_nn|Add6~17_sumout ;
wire \resizer|u_ba|Add9~17_sumout ;
wire \resizer|u_pr|Add6~17_sumout ;
wire \resizer|u_ba|Add10~50_combout ;
wire \resizer|u_nn|x_in_count~9_combout ;
wire \resizer|u_pr|x_in_count~9_combout ;
wire \resizer|u_ba|Add10~48_combout ;
wire \resizer|u_ba|Add9~13_sumout ;
wire \resizer|u_dec|Add6~13_sumout ;
wire \resizer|u_pr|Add6~13_sumout ;
wire \resizer|u_nn|Add6~13_sumout ;
wire \resizer|u_ba|Add10~49_combout ;
wire \Equal0~1_combout ;
wire \resizer|u_dec|Add6~9_sumout ;
wire \resizer|u_ba|Add9~9_sumout ;
wire \resizer|u_pr|Add6~9_sumout ;
wire \resizer|u_nn|Add6~9_sumout ;
wire \resizer|u_ba|Add10~47_combout ;
wire \resizer|u_nn|x_in_count~8_combout ;
wire \resizer|u_pr|x_in_count~8_combout ;
wire \resizer|u_ba|x_in_count~8_combout ;
wire \resizer|u_dec|x_in_count~8_combout ;
wire \resizer|u_ba|Add10~46_combout ;
wire \resizer|u_ba|x_in_count~7_combout ;
wire \resizer|u_nn|x_in_count~7_combout ;
wire \resizer|u_pr|x_out_count[6]~DUPLICATE_q ;
wire \resizer|u_pr|x_in_count~7_combout ;
wire \resizer|u_dec|x_in_count~7_combout ;
wire \resizer|u_ba|Add10~45_combout ;
wire \resizer|u_ba|Add10~44_combout ;
wire \resizer|u_nn|y_in_count[0]~DUPLICATE_q ;
wire \resizer|u_ba|Add10~42_combout ;
wire \resizer|u_ba|x_in_count~6_combout ;
wire \resizer|u_nn|x_in_count~6_combout ;
wire \resizer|u_dec|x_in_count~6_combout ;
wire \resizer|u_pr|x_in_count~6_combout ;
wire \resizer|u_ba|Add10~43_combout ;
wire \resizer|u_ba|Add10~10 ;
wire \resizer|u_ba|Add10~14 ;
wire \resizer|u_ba|Add10~18 ;
wire \resizer|u_ba|Add10~22 ;
wire \resizer|u_ba|Add10~26 ;
wire \resizer|u_ba|Add10~30 ;
wire \resizer|u_ba|Add10~34 ;
wire \resizer|u_ba|Add10~38 ;
wire \resizer|u_ba|Add10~1_sumout ;
wire \resizer|u_ba|Add9~2 ;
wire \resizer|u_ba|Add9~5_sumout ;
wire \resizer|u_dec|Add6~2 ;
wire \resizer|u_dec|Add6~5_sumout ;
wire \resizer|u_pr|Add6~2 ;
wire \resizer|u_pr|Add6~5_sumout ;
wire \resizer|u_nn|Add6~2 ;
wire \resizer|u_nn|Add6~5_sumout ;
wire \resizer|u_ba|Add10~41_combout ;
wire \resizer|u_ba|Add10~2 ;
wire \resizer|u_ba|Add10~5_sumout ;
wire \resizer|u_pr|x_in_count~1_combout ;
wire \resizer|u_dec|x_in_count~0_combout ;
wire \resizer|u_ba|x_in_count~0_combout ;
wire \resizer|u_nn|x_in_count~1_combout ;
wire \resizer|Mux22~0_combout ;
wire \resizer|u_dec|x_in_count~1_combout ;
wire \resizer|u_dec|x_in_count~2_combout ;
wire \resizer|u_nn|x_in_count~2_combout ;
wire \resizer|u_pr|x_in_count~2_combout ;
wire \resizer|u_ba|x_in_count~1_combout ;
wire \resizer|u_ba|x_in_count~2_combout ;
wire \resizer|Mux21~0_combout ;
wire \resizer|u_nn|x_in_count~3_combout ;
wire \resizer|u_ba|x_in_count~3_combout ;
wire \resizer|u_pr|x_in_count~3_combout ;
wire \resizer|u_dec|x_in_count~3_combout ;
wire \resizer|Mux20~0_combout ;
wire \resizer|u_ba|x_in_count~4_combout ;
wire \resizer|u_nn|x_in_count~4_combout ;
wire \resizer|u_pr|x_in_count~4_combout ;
wire \resizer|u_dec|x_in_count~4_combout ;
wire \resizer|Mux19~0_combout ;
wire \resizer|u_ba|x_in_count~5_combout ;
wire \resizer|u_nn|x_in_count~5_combout ;
wire \resizer|u_dec|x_in_count~5_combout ;
wire \resizer|u_pr|x_in_count~5_combout ;
wire \resizer|Mux18~0_combout ;
wire \resizer|u_ba|Add10~9_sumout ;
wire \resizer|u_ba|Add10~13_sumout ;
wire \resizer|u_ba|Add10~17_sumout ;
wire \resizer|u_ba|Add10~21_sumout ;
wire \resizer|u_ba|Add10~25_sumout ;
wire \resizer|u_ba|Add10~29_sumout ;
wire \resizer|u_ba|Add10~33_sumout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \resizer|Mux7~0_combout ;
wire \resizer|Mux7~1_combout ;
wire \resizer|u_ba|Add10~37_sumout ;
wire \Add4~10 ;
wire \Add4~14 ;
wire \Add4~18 ;
wire \Add4~22 ;
wire \Add4~26 ;
wire \Add4~30 ;
wire \Add4~34 ;
wire \Add4~38 ;
wire \Add4~2 ;
wire \Add4~5_sumout ;
wire \Add4~1_sumout ;
wire \Add4~9_sumout ;
wire \Add4~13_sumout ;
wire \Add4~17_sumout ;
wire \Add4~21_sumout ;
wire \Add4~25_sumout ;
wire \Add4~29_sumout ;
wire \Add4~33_sumout ;
wire \Add4~37_sumout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \rom2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ;
wire \Add6~10 ;
wire \Add6~14 ;
wire \Add6~18 ;
wire \Add6~22 ;
wire \Add6~26 ;
wire \Add6~30 ;
wire \Add6~34 ;
wire \Add6~38 ;
wire \Add6~42 ;
wire \Add6~46 ;
wire \Add6~50 ;
wire \Add6~54 ;
wire \Add6~58 ;
wire \Add6~1_sumout ;
wire \Add6~2 ;
wire \Add6~5_sumout ;
wire \Add6~9_sumout ;
wire \Add6~13_sumout ;
wire \Add6~17_sumout ;
wire \Add6~21_sumout ;
wire \Add6~25_sumout ;
wire \Add6~29_sumout ;
wire \Add6~33_sumout ;
wire \Add6~37_sumout ;
wire \Add6~41_sumout ;
wire \Add6~45_sumout ;
wire \Add6~49_sumout ;
wire \Add6~53_sumout ;
wire \Add6~57_sumout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ;
wire \Add3~10 ;
wire \Add3~14 ;
wire \Add3~18 ;
wire \Add3~22 ;
wire \Add3~26 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~42 ;
wire \Add3~46 ;
wire \Add3~50 ;
wire \Add3~54 ;
wire \Add3~58 ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \Add3~1_sumout ;
wire \Add3~9_sumout ;
wire \Add3~13_sumout ;
wire \Add3~17_sumout ;
wire \Add3~21_sumout ;
wire \Add3~25_sumout ;
wire \Add3~29_sumout ;
wire \Add3~33_sumout ;
wire \Add3~37_sumout ;
wire \Add3~41_sumout ;
wire \Add3~45_sumout ;
wire \Add3~49_sumout ;
wire \Add3~53_sumout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \rom0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ;
wire \Add3~57_sumout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a17 ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a17 ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \resizer|u_ba|Add6~74 ;
wire \resizer|u_ba|Add6~66 ;
wire \resizer|u_ba|Add6~33_sumout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a17 ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ;
wire \resizer|u_ba|Add6~65_sumout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a17 ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ;
wire \resizer|u_ba|Add6~73_sumout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \resizer|u_ba|Add6~70_cout ;
wire \resizer|u_ba|Add6~71 ;
wire \resizer|u_ba|Add6~38_cout ;
wire \resizer|u_ba|Add6~39 ;
wire \resizer|u_ba|Add6~1_sumout ;
wire \resizer|Mux7~2_combout ;
wire \resizer|Mux39~0_combout ;
wire \resizer|Mux38~0_combout ;
wire \resizer|Mux37~0_combout ;
wire \resizer|Mux36~0_combout ;
wire \resizer|Mux35~0_combout ;
wire \resizer|Mux34~0_combout ;
wire \resizer|Mux33~0_combout ;
wire \resizer|Mux32~0_combout ;
wire \resizer|Mux31~0_combout ;
wire \resizer|Mux30~0_combout ;
wire \resizer|Mux29~0_combout ;
wire \resizer|Mux28~0_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a19 ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a19 ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ;
wire \resizer|u_ba|Add6~34 ;
wire \resizer|u_ba|Add6~41_sumout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a19 ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a19 ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ;
wire \resizer|u_ba|Add6~2 ;
wire \resizer|u_ba|Add6~3 ;
wire \resizer|u_ba|Add6~5_sumout ;
wire \resizer|Mux6~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ;
wire \resizer|Mux27~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \the_vga_driver|red_reg~1_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \the_vga_driver|red_reg~3_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \the_vga_driver|red_reg~2_combout ;
wire \the_vga_driver|red_reg~4_combout ;
wire \the_vga_driver|red_reg~70_combout ;
wire \the_vga_driver|red_reg~6_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a17 ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \the_vga_driver|red_reg~9_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \the_vga_driver|red_reg~8_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a73 ;
wire \the_vga_driver|red_reg~7_combout ;
wire \the_vga_driver|red_reg~10_combout ;
wire \the_vga_driver|red_reg~66_combout ;
wire \the_vga_driver|red_reg~11_combout ;
wire \the_vga_driver|red_reg[1]~feeder_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ;
wire \resizer|u_ba|Add6~42 ;
wire \resizer|u_ba|Add6~45_sumout ;
wire \resizer|u_ba|Add6~6 ;
wire \resizer|u_ba|Add6~7 ;
wire \resizer|u_ba|Add6~9_sumout ;
wire \resizer|Mux5~0_combout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a21 ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a21 ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a21 ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a21 ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ;
wire \resizer|u_ba|Add6~46 ;
wire \resizer|u_ba|Add6~49_sumout ;
wire \resizer|u_ba|Add6~10 ;
wire \resizer|u_ba|Add6~11 ;
wire \resizer|u_ba|Add6~13_sumout ;
wire \resizer|Mux4~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \the_vga_driver|red_reg~12_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \the_vga_driver|red_reg~14_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \the_vga_driver|red_reg~13_combout ;
wire \the_vga_driver|red_reg~15_combout ;
wire \the_vga_driver|red_reg~62_combout ;
wire \the_vga_driver|red_reg~16_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a19 ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \the_vga_driver|red_reg~19_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a75 ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \the_vga_driver|red_reg~17_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \the_vga_driver|red_reg~18_combout ;
wire \the_vga_driver|red_reg~20_combout ;
wire \the_vga_driver|red_reg~58_combout ;
wire \the_vga_driver|red_reg~21_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ;
wire \resizer|u_ba|Add6~50 ;
wire \resizer|u_ba|Add6~53_sumout ;
wire \resizer|u_ba|Add6~14 ;
wire \resizer|u_ba|Add6~15 ;
wire \resizer|u_ba|Add6~17_sumout ;
wire \resizer|Mux3~0_combout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a23 ;
wire \rom3|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a23 ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \rom1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom0|altsyncram_component|auto_generated|ram_block1a23 ;
wire \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ;
wire \resizer|u_ba|Add6~54 ;
wire \resizer|u_ba|Add6~57_sumout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \rom2|altsyncram_component|auto_generated|ram_block1a23 ;
wire \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ;
wire \resizer|u_ba|Add6~18 ;
wire \resizer|u_ba|Add6~19 ;
wire \resizer|u_ba|Add6~21_sumout ;
wire \resizer|Mux2~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \the_vga_driver|red_reg~22_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \the_vga_driver|red_reg~24_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \the_vga_driver|red_reg~23_combout ;
wire \the_vga_driver|red_reg~25_combout ;
wire \the_vga_driver|red_reg~54_combout ;
wire \the_vga_driver|red_reg~26_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a21 ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a77 ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \the_vga_driver|red_reg~27_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \the_vga_driver|red_reg~28_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \the_vga_driver|red_reg~29_combout ;
wire \the_vga_driver|red_reg~30_combout ;
wire \the_vga_driver|red_reg~50_combout ;
wire \the_vga_driver|red_reg~31_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \resizer|u_ba|Add6~58 ;
wire \resizer|u_ba|Add6~61_sumout ;
wire \resizer|u_ba|Add6~22 ;
wire \resizer|u_ba|Add6~23 ;
wire \resizer|u_ba|Add6~25_sumout ;
wire \resizer|Mux1~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \the_vga_driver|red_reg~33_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \the_vga_driver|red_reg~34_combout ;
wire \resizer|u_ba|Add6~26 ;
wire \resizer|u_ba|Add6~27 ;
wire \resizer|u_ba|Add6~29_sumout ;
wire \resizer|Mux0~0_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \the_vga_driver|red_reg~32_combout ;
wire \the_vga_driver|red_reg~35_combout ;
wire \the_vga_driver|red_reg~46_combout ;
wire \the_vga_driver|red_reg~36_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \the_vga_driver|red_reg~38_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a79 ;
wire \the_vga_driver|red_reg~37_combout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \the_vga_driver|red_reg~39_combout ;
wire \the_vga_driver|red_reg~40_combout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a23 ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \the_vga_driver|red_reg~42_combout ;
wire \the_vga_driver|red_reg~41_combout ;
wire \the_vga_driver|red_reg[7]~feeder_combout ;
wire \the_vga_driver|green_reg[7]~feeder_combout ;
wire \the_vga_driver|blue_reg[1]~feeder_combout ;
wire \the_vga_driver|blue_reg[4]~feeder_combout ;
wire \the_vga_driver|blue_reg[5]~feeder_combout ;
wire \main_fsm|invalid_zoom_error~0_combout ;
wire \scrolling_display|last_invalid_zoom_error~q ;
wire \Equal0~0_combout ;
wire \scrolling_display|last_no_switch_selected_error~0_combout ;
wire \scrolling_display|last_no_switch_selected_error~q ;
wire \LessThan0~0_combout ;
wire \scrolling_display|last_multiple_switches_error~q ;
wire \scrolling_display|always2~1_combout ;
wire \main_fsm|invalid_zoom_error~1_combout ;
wire \main_fsm|invalid_zoom_error~2_combout ;
wire \scrolling_display|last_algorithm_select[1]~0_combout ;
wire \scrolling_display|always2~0_combout ;
wire \scrolling_display|always2~2_combout ;
wire \scrolling_display|text_pointer~0_combout ;
wire \scrolling_display|Add0~5_sumout ;
wire \scrolling_display|Add0~6 ;
wire \scrolling_display|Add0~29_sumout ;
wire \scrolling_display|Add0~30 ;
wire \scrolling_display|Add0~21_sumout ;
wire \scrolling_display|Add0~22 ;
wire \scrolling_display|Add0~13_sumout ;
wire \scrolling_display|Add0~14 ;
wire \scrolling_display|Add0~9_sumout ;
wire \scrolling_display|Add0~10 ;
wire \scrolling_display|Add0~53_sumout ;
wire \scrolling_display|Add0~54 ;
wire \scrolling_display|Add0~49_sumout ;
wire \scrolling_display|Add0~50 ;
wire \scrolling_display|Add0~45_sumout ;
wire \scrolling_display|Add0~46 ;
wire \scrolling_display|Add0~41_sumout ;
wire \scrolling_display|Add0~42 ;
wire \scrolling_display|Add0~37_sumout ;
wire \scrolling_display|Add0~38 ;
wire \scrolling_display|Add0~25_sumout ;
wire \scrolling_display|Add0~26 ;
wire \scrolling_display|Add0~1_sumout ;
wire \scrolling_display|Add0~2 ;
wire \scrolling_display|Add0~33_sumout ;
wire \scrolling_display|scroll_counter[12]~DUPLICATE_q ;
wire \scrolling_display|Equal0~1_combout ;
wire \scrolling_display|Add0~34 ;
wire \scrolling_display|Add0~17_sumout ;
wire \scrolling_display|scroll_counter[13]~DUPLICATE_q ;
wire \scrolling_display|Equal0~0_combout ;
wire \scrolling_display|Add0~18 ;
wire \scrolling_display|Add0~61_sumout ;
wire \scrolling_display|Add0~62 ;
wire \scrolling_display|Add0~77_sumout ;
wire \scrolling_display|Add0~78 ;
wire \scrolling_display|Add0~81_sumout ;
wire \scrolling_display|Add0~82 ;
wire \scrolling_display|Add0~85_sumout ;
wire \scrolling_display|Add0~86 ;
wire \scrolling_display|Add0~93_sumout ;
wire \scrolling_display|Add0~94 ;
wire \scrolling_display|Add0~97_sumout ;
wire \scrolling_display|Add0~98 ;
wire \scrolling_display|Add0~89_sumout ;
wire \scrolling_display|Equal0~3_combout ;
wire \scrolling_display|Add0~90 ;
wire \scrolling_display|Add0~73_sumout ;
wire \scrolling_display|Add0~74 ;
wire \scrolling_display|Add0~69_sumout ;
wire \scrolling_display|scroll_counter[23]~DUPLICATE_q ;
wire \scrolling_display|Add0~70 ;
wire \scrolling_display|Add0~65_sumout ;
wire \scrolling_display|Add0~66 ;
wire \scrolling_display|Add0~57_sumout ;
wire \scrolling_display|Equal0~2_combout ;
wire \scrolling_display|Equal0~4_combout ;
wire \scrolling_display|text_pointer[2]~1_combout ;
wire \scrolling_display|text_pointer~2_combout ;
wire \scrolling_display|Mux36~0_combout ;
wire \scrolling_display|text_pointer~4_combout ;
wire \scrolling_display|text_pointer~5_combout ;
wire \scrolling_display|text_pointer~3_combout ;
wire \scrolling_display|Mux41~1_combout ;
wire \scrolling_display|Mux41~0_combout ;
wire \scrolling_display|text_data~25_combout ;
wire \scrolling_display|text_data~2_combout ;
wire \scrolling_display|text_data~18_combout ;
wire \scrolling_display|Mux41~15_combout ;
wire \scrolling_display|Mux41~16_combout ;
wire \scrolling_display|text_data[11][0]~24_combout ;
wire \scrolling_display|Decoder0~0_combout ;
wire \scrolling_display|text_data~0_combout ;
wire \scrolling_display|text_data[12][0]~1_combout ;
wire \scrolling_display|Decoder0~1_combout ;
wire \scrolling_display|text_data[10][0]~23_combout ;
wire \scrolling_display|text_data[11][1]~12_combout ;
wire \scrolling_display|Mux41~14_combout ;
wire \scrolling_display|text_data[16][0]~19_combout ;
wire \scrolling_display|text_data[15][0]~20_combout ;
wire \scrolling_display|text_data[15][0]~21_combout ;
wire \scrolling_display|Mux41~11_combout ;
wire \scrolling_display|text_data~8_combout ;
wire \scrolling_display|text_data~10_combout ;
wire \scrolling_display|text_data~22_combout ;
wire \scrolling_display|Mux41~12_combout ;
wire \scrolling_display|Mux41~7_combout ;
wire \scrolling_display|Mux41~9_combout ;
wire \scrolling_display|Mux41~6_combout ;
wire \scrolling_display|text_data~6_combout ;
wire \scrolling_display|Mux41~8_combout ;
wire \scrolling_display|Mux41~10_combout ;
wire \scrolling_display|Mux41~13_combout ;
wire \scrolling_display|Mux41~17_combout ;
wire \scrolling_display|text_data[7][1]~5_combout ;
wire \scrolling_display|text_data[10][3]~30_combout ;
wire \scrolling_display|Mux41~21_combout ;
wire \scrolling_display|text_data[21][1]~27_combout ;
wire \scrolling_display|text_data[9][1]~13_combout ;
wire \scrolling_display|text_data[10][1]~14_combout ;
wire \scrolling_display|text_data[17][3]~26_combout ;
wire \scrolling_display|Mux41~19_combout ;
wire \scrolling_display|text_data[7][3]~28_combout ;
wire \scrolling_display|text_data[19][2]~29_combout ;
wire \scrolling_display|Mux38~2_combout ;
wire \scrolling_display|Mux38~1_combout ;
wire \scrolling_display|Mux41~20_combout ;
wire \scrolling_display|Mux38~3_combout ;
wire \scrolling_display|Mux38~4_combout ;
wire \scrolling_display|text_data[12][1]~15_combout ;
wire \scrolling_display|Mux38~0_combout ;
wire \scrolling_display|Mux38~5_combout ;
wire \scrolling_display|Mux38~6_combout ;
wire \scrolling_display|text_data~34_combout ;
wire \scrolling_display|Mux41~26_combout ;
wire \scrolling_display|Mux41~25_combout ;
wire \scrolling_display|Mux41~23_combout ;
wire \scrolling_display|Mux41~24_combout ;
wire \scrolling_display|Mux39~0_combout ;
wire \scrolling_display|text_data[10][2]~32_combout ;
wire \scrolling_display|text_data[13][2]~31_combout ;
wire \scrolling_display|text_data[16][2]~33_combout ;
wire \scrolling_display|Mux41~22_combout ;
wire \scrolling_display|Mux39~1_combout ;
wire \scrolling_display|Mux39~2_combout ;
wire \scrolling_display|Mux41~18_combout ;
wire \scrolling_display|Mux37~3_combout ;
wire \scrolling_display|Mux37~2_combout ;
wire \scrolling_display|Mux37~4_combout ;
wire \scrolling_display|Mux37~0_combout ;
wire \scrolling_display|Mux37~1_combout ;
wire \scrolling_display|Mux37~10_combout ;
wire \scrolling_display|Mux37~5_combout ;
wire \scrolling_display|text_data~9_combout ;
wire \scrolling_display|text_data~7_combout ;
wire \scrolling_display|Mux41~3_combout ;
wire \scrolling_display|Mux35~0_combout ;
wire \scrolling_display|Mux35~1_combout ;
wire \scrolling_display|Mux35~2_combout ;
wire \scrolling_display|Mux35~3_combout ;
wire \scrolling_display|Mux35~4_combout ;
wire \scrolling_display|Mux35~5_combout ;
wire \scrolling_display|Mux1~0_combout ;
wire \scrolling_display|Mux41~28_combout ;
wire \scrolling_display|text_data~16_combout ;
wire \scrolling_display|Mux41~27_combout ;
wire \scrolling_display|Mux35~6_combout ;
wire \scrolling_display|text_data[19][5]~35_combout ;
wire \scrolling_display|Mux1~1_combout ;
wire \scrolling_display|text_data~37_combout ;
wire \scrolling_display|text_data~36_combout ;
wire \scrolling_display|Mux41~29_combout ;
wire \scrolling_display|Mux36~1_combout ;
wire \scrolling_display|Mux36~2_combout ;
wire \scrolling_display|WideOr41~0_combout ;
wire \scrolling_display|text_data[8][1]~4_combout ;
wire \scrolling_display|Mux41~2_combout ;
wire \scrolling_display|text_data[6][1]~11_combout ;
wire \scrolling_display|Mux40~0_combout ;
wire \scrolling_display|Mux40~2_combout ;
wire \scrolling_display|text_data[17][1]~17_combout ;
wire \scrolling_display|Mux41~5_combout ;
wire \scrolling_display|Mux41~4_combout ;
wire \scrolling_display|Mux40~1_combout ;
wire \scrolling_display|WideOr41~1_combout ;
wire \scrolling_display|WideOr40~0_combout ;
wire \scrolling_display|WideOr39~0_combout ;
wire \scrolling_display|WideOr38~0_combout ;
wire \scrolling_display|WideOr37~0_combout ;
wire \scrolling_display|WideOr36~0_combout ;
wire \scrolling_display|WideOr35~0_combout ;
wire \scrolling_display|WideOr35~1_combout ;
wire \scrolling_display|Mux1~2_combout ;
wire \scrolling_display|Mux29~0_combout ;
wire \scrolling_display|Mux1~3_combout ;
wire \scrolling_display|Mux29~1_combout ;
wire \scrolling_display|Mux41~55_combout ;
wire \scrolling_display|Mux41~37_combout ;
wire \scrolling_display|Mux29~2_combout ;
wire \scrolling_display|Mux41~43_combout ;
wire \scrolling_display|Mux18~0_combout ;
wire \scrolling_display|Mux41~44_combout ;
wire \scrolling_display|Mux34~2_combout ;
wire \scrolling_display|Mux4~0_combout ;
wire \scrolling_display|Mux41~46_combout ;
wire \scrolling_display|text_data[13][3]~42_combout ;
wire \scrolling_display|Mux41~45_combout ;
wire \scrolling_display|Mux41~47_combout ;
wire \scrolling_display|Mux31~0_combout ;
wire \scrolling_display|Mux41~42_combout ;
wire \scrolling_display|Mux34~1_combout ;
wire \scrolling_display|Mux31~1_combout ;
wire \scrolling_display|Mux5~3_combout ;
wire \scrolling_display|Mux5~1_combout ;
wire \scrolling_display|Mux5~2_combout ;
wire \scrolling_display|Mux41~30_combout ;
wire \scrolling_display|Mux5~0_combout ;
wire \scrolling_display|Mux33~0_combout ;
wire \scrolling_display|Mux33~1_combout ;
wire \scrolling_display|Mux41~49_combout ;
wire \scrolling_display|Mux41~48_combout ;
wire \scrolling_display|Mux41~52_combout ;
wire \scrolling_display|Mux41~50_combout ;
wire \scrolling_display|text_data[8][2]~43_combout ;
wire \scrolling_display|Mux41~51_combout ;
wire \scrolling_display|Mux32~0_combout ;
wire \scrolling_display|Mux32~1_combout ;
wire \scrolling_display|Mux41~38_combout ;
wire \scrolling_display|text_data[9][2]~41_combout ;
wire \scrolling_display|Mux41~40_combout ;
wire \scrolling_display|Mux41~41_combout ;
wire \scrolling_display|Mux30~1_combout ;
wire \scrolling_display|Mux41~39_combout ;
wire \scrolling_display|Mux30~0_combout ;
wire \scrolling_display|Mux41~34_combout ;
wire \scrolling_display|text_data[13][0]~38_combout ;
wire \scrolling_display|text_data[14][0]~39_combout ;
wire \scrolling_display|Mux41~35_combout ;
wire \scrolling_display|text_data[8][0]~40_combout ;
wire \scrolling_display|Mux41~36_combout ;
wire \scrolling_display|Mux34~0_combout ;
wire \scrolling_display|Mux41~33_combout ;
wire \scrolling_display|Mux41~31_combout ;
wire \scrolling_display|Mux41~32_combout ;
wire \scrolling_display|Mux34~3_combout ;
wire \scrolling_display|WideOr34~0_combout ;
wire \scrolling_display|Mux41~54_combout ;
wire \scrolling_display|Mux28~0_combout ;
wire \scrolling_display|Mux41~53_combout ;
wire \scrolling_display|Mux28~1_combout ;
wire \scrolling_display|WideOr34~1_combout ;
wire \scrolling_display|WideOr33~0_combout ;
wire \scrolling_display|WideOr33~1_combout ;
wire \scrolling_display|WideOr32~0_combout ;
wire \scrolling_display|WideOr32~1_combout ;
wire \scrolling_display|WideOr31~0_combout ;
wire \scrolling_display|WideOr31~1_combout ;
wire \scrolling_display|WideOr30~0_combout ;
wire \scrolling_display|WideOr30~1_combout ;
wire \scrolling_display|WideOr29~0_combout ;
wire \scrolling_display|WideOr29~1_combout ;
wire \scrolling_display|WideOr28~0_combout ;
wire \scrolling_display|WideOr28~1_combout ;
wire \scrolling_display|Mux26~1_combout ;
wire \scrolling_display|Mux41~57_combout ;
wire \scrolling_display|Mux41~59_combout ;
wire \scrolling_display|Mux41~58_combout ;
wire \scrolling_display|Mux41~56_combout ;
wire \scrolling_display|Mux26~0_combout ;
wire \scrolling_display|Mux26~2_combout ;
wire \scrolling_display|Mux22~1_combout ;
wire \scrolling_display|Mux22~2_combout ;
wire \scrolling_display|Mux22~3_combout ;
wire \scrolling_display|Mux22~0_combout ;
wire \scrolling_display|Mux22~4_combout ;
wire \scrolling_display|Mux21~0_combout ;
wire \scrolling_display|Mux21~3_combout ;
wire \scrolling_display|Mux21~1_combout ;
wire \scrolling_display|Mux21~2_combout ;
wire \scrolling_display|Mux21~4_combout ;
wire \scrolling_display|WideOr22~0_combout ;
wire \scrolling_display|Mux37~6_combout ;
wire \scrolling_display|Mux37~7_combout ;
wire \scrolling_display|Mux23~0_combout ;
wire \scrolling_display|Mux41~61_combout ;
wire \scrolling_display|Mux24~1_combout ;
wire \scrolling_display|Mux24~2_combout ;
wire \scrolling_display|Mux41~62_combout ;
wire \scrolling_display|Mux41~96_combout ;
wire \scrolling_display|Mux24~0_combout ;
wire \scrolling_display|Mux24~3_combout ;
wire \scrolling_display|Mux41~76_combout ;
wire \scrolling_display|Mux41~92_combout ;
wire \scrolling_display|Mux25~2_combout ;
wire \scrolling_display|Mux25~1_combout ;
wire \scrolling_display|Mux25~3_combout ;
wire \scrolling_display|Mux25~0_combout ;
wire \scrolling_display|Mux25~4_combout ;
wire \scrolling_display|Mux27~4_combout ;
wire \scrolling_display|Mux41~60_combout ;
wire \scrolling_display|Mux27~0_combout ;
wire \scrolling_display|Mux27~1_combout ;
wire \scrolling_display|Mux27~2_combout ;
wire \scrolling_display|Mux27~3_combout ;
wire \scrolling_display|Mux27~5_combout ;
wire \scrolling_display|WideOr27~0_combout ;
wire \scrolling_display|WideOr26~0_combout ;
wire \scrolling_display|WideOr25~0_combout ;
wire \scrolling_display|WideOr24~0_combout ;
wire \scrolling_display|WideOr23~0_combout ;
wire \scrolling_display|WideOr22~1_combout ;
wire \scrolling_display|WideOr21~0_combout ;
wire \scrolling_display|WideOr21~1_combout ;
wire \scrolling_display|Mux41~75_combout ;
wire \scrolling_display|Mux18~8_combout ;
wire \scrolling_display|Mux18~9_combout ;
wire \scrolling_display|Add2~1_combout ;
wire \scrolling_display|Add2~2_combout ;
wire \scrolling_display|Mux18~1_combout ;
wire \scrolling_display|Mux18~4_combout ;
wire \scrolling_display|Mux14~0_combout ;
wire \scrolling_display|Add2~0_combout ;
wire \scrolling_display|Mux1~4_combout ;
wire \scrolling_display|Mux15~1_combout ;
wire \scrolling_display|Mux15~0_combout ;
wire \scrolling_display|Mux15~2_combout ;
wire \scrolling_display|Mux15~4_combout ;
wire \scrolling_display|Mux15~3_combout ;
wire \scrolling_display|Mux15~5_combout ;
wire \scrolling_display|Mux15~6_combout ;
wire \scrolling_display|Mux16~6_combout ;
wire \scrolling_display|Mux16~4_combout ;
wire \scrolling_display|Mux16~3_combout ;
wire \scrolling_display|Mux16~5_combout ;
wire \scrolling_display|Mux16~1_combout ;
wire \scrolling_display|Mux16~0_combout ;
wire \scrolling_display|Mux16~2_combout ;
wire \scrolling_display|Mux16~7_combout ;
wire \scrolling_display|Mux41~84_combout ;
wire \scrolling_display|Mux41~68_combout ;
wire \scrolling_display|Mux41~72_combout ;
wire \scrolling_display|Mux18~5_combout ;
wire \scrolling_display|Mux17~0_combout ;
wire \scrolling_display|Mux19~2_combout ;
wire \scrolling_display|Mux5~5_combout ;
wire \scrolling_display|Mux5~6_combout ;
wire \scrolling_display|Mux19~0_combout ;
wire \scrolling_display|Mux5~4_combout ;
wire \scrolling_display|Mux19~1_combout ;
wire \scrolling_display|Mux41~73_combout ;
wire \scrolling_display|Mux41~88_combout ;
wire \scrolling_display|Mux41~74_combout ;
wire \scrolling_display|Mux18~6_combout ;
wire \scrolling_display|Mux18~7_combout ;
wire \scrolling_display|Mux18~13_combout ;
wire \scrolling_display|Mux41~80_combout ;
wire \scrolling_display|Mux41~63_combout ;
wire \scrolling_display|Mux18~2_combout ;
wire \scrolling_display|Mux41~67_combout ;
wire \scrolling_display|Mux18~3_combout ;
wire \scrolling_display|Mux20~0_combout ;
wire \scrolling_display|WideOr20~0_combout ;
wire \scrolling_display|WideOr20~1_combout ;
wire \scrolling_display|WideOr19~0_combout ;
wire \scrolling_display|WideOr19~1_combout ;
wire \scrolling_display|WideOr18~0_combout ;
wire \scrolling_display|WideOr18~1_combout ;
wire \scrolling_display|WideOr17~0_combout ;
wire \scrolling_display|WideOr17~1_combout ;
wire \scrolling_display|WideOr16~0_combout ;
wire \scrolling_display|WideOr16~1_combout ;
wire \scrolling_display|WideOr15~0_combout ;
wire \scrolling_display|WideOr15~1_combout ;
wire \scrolling_display|WideOr14~0_combout ;
wire \scrolling_display|WideOr14~1_combout ;
wire \scrolling_display|Mux8~0_combout ;
wire \scrolling_display|Mux7~0_combout ;
wire \scrolling_display|Mux12~0_combout ;
wire \scrolling_display|Mux13~0_combout ;
wire \scrolling_display|Mux8~1_combout ;
wire \scrolling_display|Mux7~1_combout ;
wire \scrolling_display|WideOr13~0_combout ;
wire \scrolling_display|Mux10~0_combout ;
wire \scrolling_display|Mux11~0_combout ;
wire \scrolling_display|Mux37~8_combout ;
wire \scrolling_display|Mux37~9_combout ;
wire \scrolling_display|Mux9~0_combout ;
wire \scrolling_display|WideOr13~1_combout ;
wire \scrolling_display|WideOr12~0_combout ;
wire \scrolling_display|WideOr11~0_combout ;
wire \scrolling_display|WideOr10~0_combout ;
wire \scrolling_display|WideOr9~0_combout ;
wire \scrolling_display|WideOr8~0_combout ;
wire \scrolling_display|WideOr7~0_combout ;
wire \scrolling_display|WideOr7~1_combout ;
wire \scrolling_display|Mux1~5_combout ;
wire \scrolling_display|Mux1~6_combout ;
wire \scrolling_display|Mux4~1_combout ;
wire \scrolling_display|Mux4~2_combout ;
wire \scrolling_display|Mux0~0_combout ;
wire \scrolling_display|Mux0~1_combout ;
wire \scrolling_display|Mux3~0_combout ;
wire \scrolling_display|Mux3~1_combout ;
wire \scrolling_display|Mux2~1_combout ;
wire \scrolling_display|Mux2~0_combout ;
wire \scrolling_display|Mux5~7_combout ;
wire \scrolling_display|Mux5~8_combout ;
wire \scrolling_display|Mux4~3_combout ;
wire \scrolling_display|Mux4~4_combout ;
wire \scrolling_display|Mux6~0_combout ;
wire \scrolling_display|Mux6~1_combout ;
wire \scrolling_display|WideOr6~0_combout ;
wire \scrolling_display|WideOr6~1_combout ;
wire \scrolling_display|WideOr5~0_combout ;
wire \scrolling_display|WideOr5~1_combout ;
wire \scrolling_display|WideOr4~0_combout ;
wire \scrolling_display|WideOr4~1_combout ;
wire \scrolling_display|WideOr3~0_combout ;
wire \scrolling_display|WideOr3~1_combout ;
wire \scrolling_display|WideOr2~0_combout ;
wire \scrolling_display|WideOr2~1_combout ;
wire \scrolling_display|WideOr1~0_combout ;
wire \scrolling_display|WideOr1~1_combout ;
wire \scrolling_display|WideOr0~0_combout ;
wire \scrolling_display|WideOr0~1_combout ;
wire [1:0] \rom1|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w ;
wire [2:0] \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w ;
wire [1:0] \rom3|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w ;
wire [1:0] \rom1|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \rom2|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \rom3|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w ;
wire [2:0] \main_fsm|prev_zoom_level ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w ;
wire [2:0] \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w ;
wire [2:0] \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w ;
wire [8:0] \resizer|u_pr|y_in_count ;
wire [1:0] \rom0|altsyncram_component|auto_generated|address_reg_a ;
wire [7:0] \resizer|u_ba|y_in_count ;
wire [2:0] \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w ;
wire [9:0] \resizer|u_pr|x_out_count ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b ;
wire [2:0] \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w ;
wire [9:0] \resizer|u_nn|x_out_count ;
wire [18:0] \resizer|u_pr|IMG_SIZE_OUT ;
wire [18:0] \resizer|u_nn|IMG_SIZE_OUT ;
wire [13:0] \resizer|u_dec|IMG_SIZE_OUT ;
wire [1:0] \rom2|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w ;
wire [16:0] \resizer|u_dec|write_ptr ;
wire [9:0] \the_vga_driver|h_counter ;
wire [2:0] \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w ;
wire [13:0] \resizer|u_ba|IMG_SIZE_OUT ;
wire [8:0] \resizer|u_nn|y_in_count ;
wire [18:0] \resizer|u_pr|write_ptr ;
wire [2:0] \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w ;
wire [18:0] \resizer|u_nn|write_ptr ;
wire [9:0] \the_vga_driver|v_counter ;
wire [7:0] \resizer|u_ba|x_in_count ;
wire [2:0] \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w ;
wire [7:0] \resizer|u_ba|x_out_count ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w ;
wire [8:0] \resizer|u_nn|x_in_count ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|address_reg_b ;
wire [2:0] \main_fsm|zoom_level ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w ;
wire [24:0] \scrolling_display|scroll_counter ;
wire [7:0] \resizer|u_dec|x_in_count ;
wire [7:0] \resizer|u_dec|y_out_count ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w ;
wire [8:0] \resizer|u_pr|x_in_count ;
wire [9:0] \resizer|u_nn|y_out_count ;
wire [2:0] \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w ;
wire [9:0] \resizer|u_pr|y_out_count ;
wire [7:0] \the_vga_driver|red_reg ;
wire [7:0] \the_vga_driver|green_reg ;
wire [7:0] \the_vga_driver|blue_reg ;
wire [4:0] \scrolling_display|text_pointer ;
wire [16:0] \resizer|u_ba|write_ptr ;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a ;
wire [1:0] \scrolling_display|last_algorithm_select ;
wire [2:0] \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w ;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a ;
wire [7:0] \resizer|u_dec|y_in_count ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w ;
wire [7:0] \resizer|u_ba|y_out_count ;
wire [1:0] \rom0|altsyncram_component|auto_generated|out_address_reg_a ;
wire [7:0] \resizer|u_dec|x_out_count ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w ;
wire [3:0] \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w ;

wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \rom0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \rom0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \rom0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \rom0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \vga_logic_inst|Mult0~8_RESULTA_bus ;
wire [1:0] \rom3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \rom2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \rom3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \rom2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \rom3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \rom2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \resizer|u_dec|Mult0~mac_RESULTA_bus ;
wire [63:0] \resizer|u_ba|Mult0~mac_RESULTA_bus ;
wire [63:0] \resizer|u_nn|Mult0~mac_RESULTA_bus ;
wire [63:0] \resizer|u_pr|Mult0~mac_RESULTA_bus ;
wire [1:0] \rom1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \rom1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \rom1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \rom3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \rom2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \rom1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a73  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a17  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a75  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a19  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a77  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a21  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];
assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a79  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [1];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a23  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \rom0|altsyncram_component|auto_generated|ram_block1a17  = \rom0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \rom0|altsyncram_component|auto_generated|ram_block1a19  = \rom0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \rom0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \rom0|altsyncram_component|auto_generated|ram_block1a21  = \rom0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \rom0|altsyncram_component|auto_generated|ram_block1a23  = \rom0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_logic_inst|Mult0~8_resulta  = \vga_logic_inst|Mult0~8_RESULTA_bus [0];
assign \vga_logic_inst|Mult0~9  = \vga_logic_inst|Mult0~8_RESULTA_bus [1];
assign \vga_logic_inst|Mult0~10  = \vga_logic_inst|Mult0~8_RESULTA_bus [2];
assign \vga_logic_inst|Mult0~11  = \vga_logic_inst|Mult0~8_RESULTA_bus [3];
assign \vga_logic_inst|Mult0~12  = \vga_logic_inst|Mult0~8_RESULTA_bus [4];
assign \vga_logic_inst|Mult0~13  = \vga_logic_inst|Mult0~8_RESULTA_bus [5];
assign \vga_logic_inst|Mult0~14  = \vga_logic_inst|Mult0~8_RESULTA_bus [6];
assign \vga_logic_inst|Mult0~15  = \vga_logic_inst|Mult0~8_RESULTA_bus [7];
assign \vga_logic_inst|Mult0~16  = \vga_logic_inst|Mult0~8_RESULTA_bus [8];
assign \vga_logic_inst|Mult0~17  = \vga_logic_inst|Mult0~8_RESULTA_bus [9];
assign \vga_logic_inst|Mult0~18  = \vga_logic_inst|Mult0~8_RESULTA_bus [10];
assign \vga_logic_inst|Mult0~19  = \vga_logic_inst|Mult0~8_RESULTA_bus [11];
assign \vga_logic_inst|Mult0~20  = \vga_logic_inst|Mult0~8_RESULTA_bus [12];
assign \vga_logic_inst|Mult0~21  = \vga_logic_inst|Mult0~8_RESULTA_bus [13];
assign \vga_logic_inst|Mult0~22  = \vga_logic_inst|Mult0~8_RESULTA_bus [14];
assign \vga_logic_inst|Mult0~23  = \vga_logic_inst|Mult0~8_RESULTA_bus [15];
assign \vga_logic_inst|Mult0~24  = \vga_logic_inst|Mult0~8_RESULTA_bus [16];
assign \vga_logic_inst|Mult0~25  = \vga_logic_inst|Mult0~8_RESULTA_bus [17];
assign \vga_logic_inst|Mult0~26  = \vga_logic_inst|Mult0~8_RESULTA_bus [18];
assign \vga_logic_inst|Mult0~27  = \vga_logic_inst|Mult0~8_RESULTA_bus [19];
assign \vga_logic_inst|Mult0~28  = \vga_logic_inst|Mult0~8_RESULTA_bus [20];
assign \vga_logic_inst|Mult0~29  = \vga_logic_inst|Mult0~8_RESULTA_bus [21];
assign \vga_logic_inst|Mult0~30  = \vga_logic_inst|Mult0~8_RESULTA_bus [22];
assign \vga_logic_inst|Mult0~31  = \vga_logic_inst|Mult0~8_RESULTA_bus [23];
assign \vga_logic_inst|Mult0~32  = \vga_logic_inst|Mult0~8_RESULTA_bus [24];
assign \vga_logic_inst|Mult0~33  = \vga_logic_inst|Mult0~8_RESULTA_bus [25];
assign \vga_logic_inst|Mult0~34  = \vga_logic_inst|Mult0~8_RESULTA_bus [26];
assign \vga_logic_inst|Mult0~35  = \vga_logic_inst|Mult0~8_RESULTA_bus [27];
assign \vga_logic_inst|Mult0~36  = \vga_logic_inst|Mult0~8_RESULTA_bus [28];
assign \vga_logic_inst|Mult0~37  = \vga_logic_inst|Mult0~8_RESULTA_bus [29];
assign \vga_logic_inst|Mult0~38  = \vga_logic_inst|Mult0~8_RESULTA_bus [30];
assign \vga_logic_inst|Mult0~39  = \vga_logic_inst|Mult0~8_RESULTA_bus [31];
assign \vga_logic_inst|Mult0~40  = \vga_logic_inst|Mult0~8_RESULTA_bus [32];
assign \vga_logic_inst|Mult0~41  = \vga_logic_inst|Mult0~8_RESULTA_bus [33];
assign \vga_logic_inst|Mult0~42  = \vga_logic_inst|Mult0~8_RESULTA_bus [34];
assign \vga_logic_inst|Mult0~43  = \vga_logic_inst|Mult0~8_RESULTA_bus [35];
assign \vga_logic_inst|Mult0~44  = \vga_logic_inst|Mult0~8_RESULTA_bus [36];
assign \vga_logic_inst|Mult0~45  = \vga_logic_inst|Mult0~8_RESULTA_bus [37];
assign \vga_logic_inst|Mult0~46  = \vga_logic_inst|Mult0~8_RESULTA_bus [38];
assign \vga_logic_inst|Mult0~47  = \vga_logic_inst|Mult0~8_RESULTA_bus [39];
assign \vga_logic_inst|Mult0~48  = \vga_logic_inst|Mult0~8_RESULTA_bus [40];
assign \vga_logic_inst|Mult0~49  = \vga_logic_inst|Mult0~8_RESULTA_bus [41];
assign \vga_logic_inst|Mult0~50  = \vga_logic_inst|Mult0~8_RESULTA_bus [42];
assign \vga_logic_inst|Mult0~51  = \vga_logic_inst|Mult0~8_RESULTA_bus [43];
assign \vga_logic_inst|Mult0~52  = \vga_logic_inst|Mult0~8_RESULTA_bus [44];
assign \vga_logic_inst|Mult0~53  = \vga_logic_inst|Mult0~8_RESULTA_bus [45];
assign \vga_logic_inst|Mult0~54  = \vga_logic_inst|Mult0~8_RESULTA_bus [46];
assign \vga_logic_inst|Mult0~55  = \vga_logic_inst|Mult0~8_RESULTA_bus [47];
assign \vga_logic_inst|Mult0~56  = \vga_logic_inst|Mult0~8_RESULTA_bus [48];
assign \vga_logic_inst|Mult0~57  = \vga_logic_inst|Mult0~8_RESULTA_bus [49];
assign \vga_logic_inst|Mult0~58  = \vga_logic_inst|Mult0~8_RESULTA_bus [50];
assign \vga_logic_inst|Mult0~59  = \vga_logic_inst|Mult0~8_RESULTA_bus [51];
assign \vga_logic_inst|Mult0~60  = \vga_logic_inst|Mult0~8_RESULTA_bus [52];
assign \vga_logic_inst|Mult0~61  = \vga_logic_inst|Mult0~8_RESULTA_bus [53];
assign \vga_logic_inst|Mult0~62  = \vga_logic_inst|Mult0~8_RESULTA_bus [54];
assign \vga_logic_inst|Mult0~63  = \vga_logic_inst|Mult0~8_RESULTA_bus [55];
assign \vga_logic_inst|Mult0~64  = \vga_logic_inst|Mult0~8_RESULTA_bus [56];
assign \vga_logic_inst|Mult0~65  = \vga_logic_inst|Mult0~8_RESULTA_bus [57];
assign \vga_logic_inst|Mult0~66  = \vga_logic_inst|Mult0~8_RESULTA_bus [58];
assign \vga_logic_inst|Mult0~67  = \vga_logic_inst|Mult0~8_RESULTA_bus [59];
assign \vga_logic_inst|Mult0~68  = \vga_logic_inst|Mult0~8_RESULTA_bus [60];
assign \vga_logic_inst|Mult0~69  = \vga_logic_inst|Mult0~8_RESULTA_bus [61];
assign \vga_logic_inst|Mult0~70  = \vga_logic_inst|Mult0~8_RESULTA_bus [62];
assign \vga_logic_inst|Mult0~71  = \vga_logic_inst|Mult0~8_RESULTA_bus [63];

assign \rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \rom3|altsyncram_component|auto_generated|ram_block1a19  = \rom3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \rom3|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \rom2|altsyncram_component|auto_generated|ram_block1a19  = \rom2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \rom3|altsyncram_component|auto_generated|ram_block1a21  = \rom3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \rom2|altsyncram_component|auto_generated|ram_block1a21  = \rom2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \rom3|altsyncram_component|auto_generated|ram_block1a23  = \rom3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \rom3|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \rom2|altsyncram_component|auto_generated|ram_block1a23  = \rom2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \resizer|u_dec|IMG_SIZE_OUT [0] = \resizer|u_dec|Mult0~mac_RESULTA_bus [0];
assign \resizer|u_dec|IMG_SIZE_OUT [1] = \resizer|u_dec|Mult0~mac_RESULTA_bus [1];
assign \resizer|u_dec|IMG_SIZE_OUT [2] = \resizer|u_dec|Mult0~mac_RESULTA_bus [2];
assign \resizer|u_dec|IMG_SIZE_OUT [3] = \resizer|u_dec|Mult0~mac_RESULTA_bus [3];
assign \resizer|u_dec|IMG_SIZE_OUT [4] = \resizer|u_dec|Mult0~mac_RESULTA_bus [4];
assign \resizer|u_dec|IMG_SIZE_OUT [5] = \resizer|u_dec|Mult0~mac_RESULTA_bus [5];
assign \resizer|u_dec|IMG_SIZE_OUT [6] = \resizer|u_dec|Mult0~mac_RESULTA_bus [6];
assign \resizer|u_dec|IMG_SIZE_OUT [7] = \resizer|u_dec|Mult0~mac_RESULTA_bus [7];
assign \resizer|u_dec|IMG_SIZE_OUT [8] = \resizer|u_dec|Mult0~mac_RESULTA_bus [8];
assign \resizer|u_dec|IMG_SIZE_OUT [9] = \resizer|u_dec|Mult0~mac_RESULTA_bus [9];
assign \resizer|u_dec|IMG_SIZE_OUT [10] = \resizer|u_dec|Mult0~mac_RESULTA_bus [10];
assign \resizer|u_dec|IMG_SIZE_OUT [11] = \resizer|u_dec|Mult0~mac_RESULTA_bus [11];
assign \resizer|u_dec|IMG_SIZE_OUT [12] = \resizer|u_dec|Mult0~mac_RESULTA_bus [12];
assign \resizer|u_dec|IMG_SIZE_OUT [13] = \resizer|u_dec|Mult0~mac_RESULTA_bus [13];
assign \resizer|u_dec|Mult0~8  = \resizer|u_dec|Mult0~mac_RESULTA_bus [14];
assign \resizer|u_dec|Mult0~9  = \resizer|u_dec|Mult0~mac_RESULTA_bus [15];
assign \resizer|u_dec|Mult0~10  = \resizer|u_dec|Mult0~mac_RESULTA_bus [16];
assign \resizer|u_dec|Mult0~11  = \resizer|u_dec|Mult0~mac_RESULTA_bus [17];
assign \resizer|u_dec|Mult0~12  = \resizer|u_dec|Mult0~mac_RESULTA_bus [18];
assign \resizer|u_dec|Mult0~13  = \resizer|u_dec|Mult0~mac_RESULTA_bus [19];
assign \resizer|u_dec|Mult0~14  = \resizer|u_dec|Mult0~mac_RESULTA_bus [20];
assign \resizer|u_dec|Mult0~15  = \resizer|u_dec|Mult0~mac_RESULTA_bus [21];
assign \resizer|u_dec|Mult0~16  = \resizer|u_dec|Mult0~mac_RESULTA_bus [22];
assign \resizer|u_dec|Mult0~17  = \resizer|u_dec|Mult0~mac_RESULTA_bus [23];
assign \resizer|u_dec|Mult0~18  = \resizer|u_dec|Mult0~mac_RESULTA_bus [24];
assign \resizer|u_dec|Mult0~19  = \resizer|u_dec|Mult0~mac_RESULTA_bus [25];
assign \resizer|u_dec|Mult0~20  = \resizer|u_dec|Mult0~mac_RESULTA_bus [26];
assign \resizer|u_dec|Mult0~21  = \resizer|u_dec|Mult0~mac_RESULTA_bus [27];
assign \resizer|u_dec|Mult0~22  = \resizer|u_dec|Mult0~mac_RESULTA_bus [28];
assign \resizer|u_dec|Mult0~23  = \resizer|u_dec|Mult0~mac_RESULTA_bus [29];
assign \resizer|u_dec|Mult0~24  = \resizer|u_dec|Mult0~mac_RESULTA_bus [30];
assign \resizer|u_dec|Mult0~25  = \resizer|u_dec|Mult0~mac_RESULTA_bus [31];
assign \resizer|u_dec|Mult0~26  = \resizer|u_dec|Mult0~mac_RESULTA_bus [32];
assign \resizer|u_dec|Mult0~27  = \resizer|u_dec|Mult0~mac_RESULTA_bus [33];
assign \resizer|u_dec|Mult0~28  = \resizer|u_dec|Mult0~mac_RESULTA_bus [34];
assign \resizer|u_dec|Mult0~29  = \resizer|u_dec|Mult0~mac_RESULTA_bus [35];
assign \resizer|u_dec|Mult0~30  = \resizer|u_dec|Mult0~mac_RESULTA_bus [36];
assign \resizer|u_dec|Mult0~31  = \resizer|u_dec|Mult0~mac_RESULTA_bus [37];
assign \resizer|u_dec|Mult0~32  = \resizer|u_dec|Mult0~mac_RESULTA_bus [38];
assign \resizer|u_dec|Mult0~33  = \resizer|u_dec|Mult0~mac_RESULTA_bus [39];
assign \resizer|u_dec|Mult0~34  = \resizer|u_dec|Mult0~mac_RESULTA_bus [40];
assign \resizer|u_dec|Mult0~35  = \resizer|u_dec|Mult0~mac_RESULTA_bus [41];
assign \resizer|u_dec|Mult0~36  = \resizer|u_dec|Mult0~mac_RESULTA_bus [42];
assign \resizer|u_dec|Mult0~37  = \resizer|u_dec|Mult0~mac_RESULTA_bus [43];
assign \resizer|u_dec|Mult0~38  = \resizer|u_dec|Mult0~mac_RESULTA_bus [44];
assign \resizer|u_dec|Mult0~39  = \resizer|u_dec|Mult0~mac_RESULTA_bus [45];
assign \resizer|u_dec|Mult0~40  = \resizer|u_dec|Mult0~mac_RESULTA_bus [46];
assign \resizer|u_dec|Mult0~41  = \resizer|u_dec|Mult0~mac_RESULTA_bus [47];
assign \resizer|u_dec|Mult0~42  = \resizer|u_dec|Mult0~mac_RESULTA_bus [48];
assign \resizer|u_dec|Mult0~43  = \resizer|u_dec|Mult0~mac_RESULTA_bus [49];
assign \resizer|u_dec|Mult0~44  = \resizer|u_dec|Mult0~mac_RESULTA_bus [50];
assign \resizer|u_dec|Mult0~45  = \resizer|u_dec|Mult0~mac_RESULTA_bus [51];
assign \resizer|u_dec|Mult0~46  = \resizer|u_dec|Mult0~mac_RESULTA_bus [52];
assign \resizer|u_dec|Mult0~47  = \resizer|u_dec|Mult0~mac_RESULTA_bus [53];
assign \resizer|u_dec|Mult0~48  = \resizer|u_dec|Mult0~mac_RESULTA_bus [54];
assign \resizer|u_dec|Mult0~49  = \resizer|u_dec|Mult0~mac_RESULTA_bus [55];
assign \resizer|u_dec|Mult0~50  = \resizer|u_dec|Mult0~mac_RESULTA_bus [56];
assign \resizer|u_dec|Mult0~51  = \resizer|u_dec|Mult0~mac_RESULTA_bus [57];
assign \resizer|u_dec|Mult0~52  = \resizer|u_dec|Mult0~mac_RESULTA_bus [58];
assign \resizer|u_dec|Mult0~53  = \resizer|u_dec|Mult0~mac_RESULTA_bus [59];
assign \resizer|u_dec|Mult0~54  = \resizer|u_dec|Mult0~mac_RESULTA_bus [60];
assign \resizer|u_dec|Mult0~55  = \resizer|u_dec|Mult0~mac_RESULTA_bus [61];
assign \resizer|u_dec|Mult0~56  = \resizer|u_dec|Mult0~mac_RESULTA_bus [62];
assign \resizer|u_dec|Mult0~57  = \resizer|u_dec|Mult0~mac_RESULTA_bus [63];

assign \resizer|u_ba|IMG_SIZE_OUT [0] = \resizer|u_ba|Mult0~mac_RESULTA_bus [0];
assign \resizer|u_ba|IMG_SIZE_OUT [1] = \resizer|u_ba|Mult0~mac_RESULTA_bus [1];
assign \resizer|u_ba|IMG_SIZE_OUT [2] = \resizer|u_ba|Mult0~mac_RESULTA_bus [2];
assign \resizer|u_ba|IMG_SIZE_OUT [3] = \resizer|u_ba|Mult0~mac_RESULTA_bus [3];
assign \resizer|u_ba|IMG_SIZE_OUT [4] = \resizer|u_ba|Mult0~mac_RESULTA_bus [4];
assign \resizer|u_ba|IMG_SIZE_OUT [5] = \resizer|u_ba|Mult0~mac_RESULTA_bus [5];
assign \resizer|u_ba|IMG_SIZE_OUT [6] = \resizer|u_ba|Mult0~mac_RESULTA_bus [6];
assign \resizer|u_ba|IMG_SIZE_OUT [7] = \resizer|u_ba|Mult0~mac_RESULTA_bus [7];
assign \resizer|u_ba|IMG_SIZE_OUT [8] = \resizer|u_ba|Mult0~mac_RESULTA_bus [8];
assign \resizer|u_ba|IMG_SIZE_OUT [9] = \resizer|u_ba|Mult0~mac_RESULTA_bus [9];
assign \resizer|u_ba|IMG_SIZE_OUT [10] = \resizer|u_ba|Mult0~mac_RESULTA_bus [10];
assign \resizer|u_ba|IMG_SIZE_OUT [11] = \resizer|u_ba|Mult0~mac_RESULTA_bus [11];
assign \resizer|u_ba|IMG_SIZE_OUT [12] = \resizer|u_ba|Mult0~mac_RESULTA_bus [12];
assign \resizer|u_ba|IMG_SIZE_OUT [13] = \resizer|u_ba|Mult0~mac_RESULTA_bus [13];
assign \resizer|u_ba|Mult0~8  = \resizer|u_ba|Mult0~mac_RESULTA_bus [14];
assign \resizer|u_ba|Mult0~9  = \resizer|u_ba|Mult0~mac_RESULTA_bus [15];
assign \resizer|u_ba|Mult0~10  = \resizer|u_ba|Mult0~mac_RESULTA_bus [16];
assign \resizer|u_ba|Mult0~11  = \resizer|u_ba|Mult0~mac_RESULTA_bus [17];
assign \resizer|u_ba|Mult0~12  = \resizer|u_ba|Mult0~mac_RESULTA_bus [18];
assign \resizer|u_ba|Mult0~13  = \resizer|u_ba|Mult0~mac_RESULTA_bus [19];
assign \resizer|u_ba|Mult0~14  = \resizer|u_ba|Mult0~mac_RESULTA_bus [20];
assign \resizer|u_ba|Mult0~15  = \resizer|u_ba|Mult0~mac_RESULTA_bus [21];
assign \resizer|u_ba|Mult0~16  = \resizer|u_ba|Mult0~mac_RESULTA_bus [22];
assign \resizer|u_ba|Mult0~17  = \resizer|u_ba|Mult0~mac_RESULTA_bus [23];
assign \resizer|u_ba|Mult0~18  = \resizer|u_ba|Mult0~mac_RESULTA_bus [24];
assign \resizer|u_ba|Mult0~19  = \resizer|u_ba|Mult0~mac_RESULTA_bus [25];
assign \resizer|u_ba|Mult0~20  = \resizer|u_ba|Mult0~mac_RESULTA_bus [26];
assign \resizer|u_ba|Mult0~21  = \resizer|u_ba|Mult0~mac_RESULTA_bus [27];
assign \resizer|u_ba|Mult0~22  = \resizer|u_ba|Mult0~mac_RESULTA_bus [28];
assign \resizer|u_ba|Mult0~23  = \resizer|u_ba|Mult0~mac_RESULTA_bus [29];
assign \resizer|u_ba|Mult0~24  = \resizer|u_ba|Mult0~mac_RESULTA_bus [30];
assign \resizer|u_ba|Mult0~25  = \resizer|u_ba|Mult0~mac_RESULTA_bus [31];
assign \resizer|u_ba|Mult0~26  = \resizer|u_ba|Mult0~mac_RESULTA_bus [32];
assign \resizer|u_ba|Mult0~27  = \resizer|u_ba|Mult0~mac_RESULTA_bus [33];
assign \resizer|u_ba|Mult0~28  = \resizer|u_ba|Mult0~mac_RESULTA_bus [34];
assign \resizer|u_ba|Mult0~29  = \resizer|u_ba|Mult0~mac_RESULTA_bus [35];
assign \resizer|u_ba|Mult0~30  = \resizer|u_ba|Mult0~mac_RESULTA_bus [36];
assign \resizer|u_ba|Mult0~31  = \resizer|u_ba|Mult0~mac_RESULTA_bus [37];
assign \resizer|u_ba|Mult0~32  = \resizer|u_ba|Mult0~mac_RESULTA_bus [38];
assign \resizer|u_ba|Mult0~33  = \resizer|u_ba|Mult0~mac_RESULTA_bus [39];
assign \resizer|u_ba|Mult0~34  = \resizer|u_ba|Mult0~mac_RESULTA_bus [40];
assign \resizer|u_ba|Mult0~35  = \resizer|u_ba|Mult0~mac_RESULTA_bus [41];
assign \resizer|u_ba|Mult0~36  = \resizer|u_ba|Mult0~mac_RESULTA_bus [42];
assign \resizer|u_ba|Mult0~37  = \resizer|u_ba|Mult0~mac_RESULTA_bus [43];
assign \resizer|u_ba|Mult0~38  = \resizer|u_ba|Mult0~mac_RESULTA_bus [44];
assign \resizer|u_ba|Mult0~39  = \resizer|u_ba|Mult0~mac_RESULTA_bus [45];
assign \resizer|u_ba|Mult0~40  = \resizer|u_ba|Mult0~mac_RESULTA_bus [46];
assign \resizer|u_ba|Mult0~41  = \resizer|u_ba|Mult0~mac_RESULTA_bus [47];
assign \resizer|u_ba|Mult0~42  = \resizer|u_ba|Mult0~mac_RESULTA_bus [48];
assign \resizer|u_ba|Mult0~43  = \resizer|u_ba|Mult0~mac_RESULTA_bus [49];
assign \resizer|u_ba|Mult0~44  = \resizer|u_ba|Mult0~mac_RESULTA_bus [50];
assign \resizer|u_ba|Mult0~45  = \resizer|u_ba|Mult0~mac_RESULTA_bus [51];
assign \resizer|u_ba|Mult0~46  = \resizer|u_ba|Mult0~mac_RESULTA_bus [52];
assign \resizer|u_ba|Mult0~47  = \resizer|u_ba|Mult0~mac_RESULTA_bus [53];
assign \resizer|u_ba|Mult0~48  = \resizer|u_ba|Mult0~mac_RESULTA_bus [54];
assign \resizer|u_ba|Mult0~49  = \resizer|u_ba|Mult0~mac_RESULTA_bus [55];
assign \resizer|u_ba|Mult0~50  = \resizer|u_ba|Mult0~mac_RESULTA_bus [56];
assign \resizer|u_ba|Mult0~51  = \resizer|u_ba|Mult0~mac_RESULTA_bus [57];
assign \resizer|u_ba|Mult0~52  = \resizer|u_ba|Mult0~mac_RESULTA_bus [58];
assign \resizer|u_ba|Mult0~53  = \resizer|u_ba|Mult0~mac_RESULTA_bus [59];
assign \resizer|u_ba|Mult0~54  = \resizer|u_ba|Mult0~mac_RESULTA_bus [60];
assign \resizer|u_ba|Mult0~55  = \resizer|u_ba|Mult0~mac_RESULTA_bus [61];
assign \resizer|u_ba|Mult0~56  = \resizer|u_ba|Mult0~mac_RESULTA_bus [62];
assign \resizer|u_ba|Mult0~57  = \resizer|u_ba|Mult0~mac_RESULTA_bus [63];

assign \resizer|u_nn|IMG_SIZE_OUT [0] = \resizer|u_nn|Mult0~mac_RESULTA_bus [0];
assign \resizer|u_nn|IMG_SIZE_OUT [1] = \resizer|u_nn|Mult0~mac_RESULTA_bus [1];
assign \resizer|u_nn|IMG_SIZE_OUT [2] = \resizer|u_nn|Mult0~mac_RESULTA_bus [2];
assign \resizer|u_nn|IMG_SIZE_OUT [3] = \resizer|u_nn|Mult0~mac_RESULTA_bus [3];
assign \resizer|u_nn|IMG_SIZE_OUT [4] = \resizer|u_nn|Mult0~mac_RESULTA_bus [4];
assign \resizer|u_nn|IMG_SIZE_OUT [5] = \resizer|u_nn|Mult0~mac_RESULTA_bus [5];
assign \resizer|u_nn|IMG_SIZE_OUT [6] = \resizer|u_nn|Mult0~mac_RESULTA_bus [6];
assign \resizer|u_nn|IMG_SIZE_OUT [7] = \resizer|u_nn|Mult0~mac_RESULTA_bus [7];
assign \resizer|u_nn|IMG_SIZE_OUT [8] = \resizer|u_nn|Mult0~mac_RESULTA_bus [8];
assign \resizer|u_nn|IMG_SIZE_OUT [9] = \resizer|u_nn|Mult0~mac_RESULTA_bus [9];
assign \resizer|u_nn|IMG_SIZE_OUT [10] = \resizer|u_nn|Mult0~mac_RESULTA_bus [10];
assign \resizer|u_nn|IMG_SIZE_OUT [11] = \resizer|u_nn|Mult0~mac_RESULTA_bus [11];
assign \resizer|u_nn|IMG_SIZE_OUT [12] = \resizer|u_nn|Mult0~mac_RESULTA_bus [12];
assign \resizer|u_nn|IMG_SIZE_OUT [13] = \resizer|u_nn|Mult0~mac_RESULTA_bus [13];
assign \resizer|u_nn|IMG_SIZE_OUT [14] = \resizer|u_nn|Mult0~mac_RESULTA_bus [14];
assign \resizer|u_nn|IMG_SIZE_OUT [15] = \resizer|u_nn|Mult0~mac_RESULTA_bus [15];
assign \resizer|u_nn|IMG_SIZE_OUT [16] = \resizer|u_nn|Mult0~mac_RESULTA_bus [16];
assign \resizer|u_nn|IMG_SIZE_OUT [17] = \resizer|u_nn|Mult0~mac_RESULTA_bus [17];
assign \resizer|u_nn|IMG_SIZE_OUT [18] = \resizer|u_nn|Mult0~mac_RESULTA_bus [18];
assign \resizer|u_nn|Mult0~8  = \resizer|u_nn|Mult0~mac_RESULTA_bus [19];
assign \resizer|u_nn|Mult0~9  = \resizer|u_nn|Mult0~mac_RESULTA_bus [20];
assign \resizer|u_nn|Mult0~10  = \resizer|u_nn|Mult0~mac_RESULTA_bus [21];
assign \resizer|u_nn|Mult0~11  = \resizer|u_nn|Mult0~mac_RESULTA_bus [22];
assign \resizer|u_nn|Mult0~12  = \resizer|u_nn|Mult0~mac_RESULTA_bus [23];
assign \resizer|u_nn|Mult0~13  = \resizer|u_nn|Mult0~mac_RESULTA_bus [24];
assign \resizer|u_nn|Mult0~14  = \resizer|u_nn|Mult0~mac_RESULTA_bus [25];
assign \resizer|u_nn|Mult0~15  = \resizer|u_nn|Mult0~mac_RESULTA_bus [26];
assign \resizer|u_nn|Mult0~16  = \resizer|u_nn|Mult0~mac_RESULTA_bus [27];
assign \resizer|u_nn|Mult0~17  = \resizer|u_nn|Mult0~mac_RESULTA_bus [28];
assign \resizer|u_nn|Mult0~18  = \resizer|u_nn|Mult0~mac_RESULTA_bus [29];
assign \resizer|u_nn|Mult0~19  = \resizer|u_nn|Mult0~mac_RESULTA_bus [30];
assign \resizer|u_nn|Mult0~20  = \resizer|u_nn|Mult0~mac_RESULTA_bus [31];
assign \resizer|u_nn|Mult0~21  = \resizer|u_nn|Mult0~mac_RESULTA_bus [32];
assign \resizer|u_nn|Mult0~22  = \resizer|u_nn|Mult0~mac_RESULTA_bus [33];
assign \resizer|u_nn|Mult0~23  = \resizer|u_nn|Mult0~mac_RESULTA_bus [34];
assign \resizer|u_nn|Mult0~24  = \resizer|u_nn|Mult0~mac_RESULTA_bus [35];
assign \resizer|u_nn|Mult0~25  = \resizer|u_nn|Mult0~mac_RESULTA_bus [36];
assign \resizer|u_nn|Mult0~26  = \resizer|u_nn|Mult0~mac_RESULTA_bus [37];
assign \resizer|u_nn|Mult0~27  = \resizer|u_nn|Mult0~mac_RESULTA_bus [38];
assign \resizer|u_nn|Mult0~28  = \resizer|u_nn|Mult0~mac_RESULTA_bus [39];
assign \resizer|u_nn|Mult0~29  = \resizer|u_nn|Mult0~mac_RESULTA_bus [40];
assign \resizer|u_nn|Mult0~30  = \resizer|u_nn|Mult0~mac_RESULTA_bus [41];
assign \resizer|u_nn|Mult0~31  = \resizer|u_nn|Mult0~mac_RESULTA_bus [42];
assign \resizer|u_nn|Mult0~32  = \resizer|u_nn|Mult0~mac_RESULTA_bus [43];
assign \resizer|u_nn|Mult0~33  = \resizer|u_nn|Mult0~mac_RESULTA_bus [44];
assign \resizer|u_nn|Mult0~34  = \resizer|u_nn|Mult0~mac_RESULTA_bus [45];
assign \resizer|u_nn|Mult0~35  = \resizer|u_nn|Mult0~mac_RESULTA_bus [46];
assign \resizer|u_nn|Mult0~36  = \resizer|u_nn|Mult0~mac_RESULTA_bus [47];
assign \resizer|u_nn|Mult0~37  = \resizer|u_nn|Mult0~mac_RESULTA_bus [48];
assign \resizer|u_nn|Mult0~38  = \resizer|u_nn|Mult0~mac_RESULTA_bus [49];
assign \resizer|u_nn|Mult0~39  = \resizer|u_nn|Mult0~mac_RESULTA_bus [50];
assign \resizer|u_nn|Mult0~40  = \resizer|u_nn|Mult0~mac_RESULTA_bus [51];
assign \resizer|u_nn|Mult0~41  = \resizer|u_nn|Mult0~mac_RESULTA_bus [52];
assign \resizer|u_nn|Mult0~42  = \resizer|u_nn|Mult0~mac_RESULTA_bus [53];
assign \resizer|u_nn|Mult0~43  = \resizer|u_nn|Mult0~mac_RESULTA_bus [54];
assign \resizer|u_nn|Mult0~44  = \resizer|u_nn|Mult0~mac_RESULTA_bus [55];
assign \resizer|u_nn|Mult0~45  = \resizer|u_nn|Mult0~mac_RESULTA_bus [56];
assign \resizer|u_nn|Mult0~46  = \resizer|u_nn|Mult0~mac_RESULTA_bus [57];
assign \resizer|u_nn|Mult0~47  = \resizer|u_nn|Mult0~mac_RESULTA_bus [58];
assign \resizer|u_nn|Mult0~48  = \resizer|u_nn|Mult0~mac_RESULTA_bus [59];
assign \resizer|u_nn|Mult0~49  = \resizer|u_nn|Mult0~mac_RESULTA_bus [60];
assign \resizer|u_nn|Mult0~50  = \resizer|u_nn|Mult0~mac_RESULTA_bus [61];
assign \resizer|u_nn|Mult0~51  = \resizer|u_nn|Mult0~mac_RESULTA_bus [62];
assign \resizer|u_nn|Mult0~52  = \resizer|u_nn|Mult0~mac_RESULTA_bus [63];

assign \resizer|u_pr|IMG_SIZE_OUT [0] = \resizer|u_pr|Mult0~mac_RESULTA_bus [0];
assign \resizer|u_pr|IMG_SIZE_OUT [1] = \resizer|u_pr|Mult0~mac_RESULTA_bus [1];
assign \resizer|u_pr|IMG_SIZE_OUT [2] = \resizer|u_pr|Mult0~mac_RESULTA_bus [2];
assign \resizer|u_pr|IMG_SIZE_OUT [3] = \resizer|u_pr|Mult0~mac_RESULTA_bus [3];
assign \resizer|u_pr|IMG_SIZE_OUT [4] = \resizer|u_pr|Mult0~mac_RESULTA_bus [4];
assign \resizer|u_pr|IMG_SIZE_OUT [5] = \resizer|u_pr|Mult0~mac_RESULTA_bus [5];
assign \resizer|u_pr|IMG_SIZE_OUT [6] = \resizer|u_pr|Mult0~mac_RESULTA_bus [6];
assign \resizer|u_pr|IMG_SIZE_OUT [7] = \resizer|u_pr|Mult0~mac_RESULTA_bus [7];
assign \resizer|u_pr|IMG_SIZE_OUT [8] = \resizer|u_pr|Mult0~mac_RESULTA_bus [8];
assign \resizer|u_pr|IMG_SIZE_OUT [9] = \resizer|u_pr|Mult0~mac_RESULTA_bus [9];
assign \resizer|u_pr|IMG_SIZE_OUT [10] = \resizer|u_pr|Mult0~mac_RESULTA_bus [10];
assign \resizer|u_pr|IMG_SIZE_OUT [11] = \resizer|u_pr|Mult0~mac_RESULTA_bus [11];
assign \resizer|u_pr|IMG_SIZE_OUT [12] = \resizer|u_pr|Mult0~mac_RESULTA_bus [12];
assign \resizer|u_pr|IMG_SIZE_OUT [13] = \resizer|u_pr|Mult0~mac_RESULTA_bus [13];
assign \resizer|u_pr|IMG_SIZE_OUT [14] = \resizer|u_pr|Mult0~mac_RESULTA_bus [14];
assign \resizer|u_pr|IMG_SIZE_OUT [15] = \resizer|u_pr|Mult0~mac_RESULTA_bus [15];
assign \resizer|u_pr|IMG_SIZE_OUT [16] = \resizer|u_pr|Mult0~mac_RESULTA_bus [16];
assign \resizer|u_pr|IMG_SIZE_OUT [17] = \resizer|u_pr|Mult0~mac_RESULTA_bus [17];
assign \resizer|u_pr|IMG_SIZE_OUT [18] = \resizer|u_pr|Mult0~mac_RESULTA_bus [18];
assign \resizer|u_pr|Mult0~8  = \resizer|u_pr|Mult0~mac_RESULTA_bus [19];
assign \resizer|u_pr|Mult0~9  = \resizer|u_pr|Mult0~mac_RESULTA_bus [20];
assign \resizer|u_pr|Mult0~10  = \resizer|u_pr|Mult0~mac_RESULTA_bus [21];
assign \resizer|u_pr|Mult0~11  = \resizer|u_pr|Mult0~mac_RESULTA_bus [22];
assign \resizer|u_pr|Mult0~12  = \resizer|u_pr|Mult0~mac_RESULTA_bus [23];
assign \resizer|u_pr|Mult0~13  = \resizer|u_pr|Mult0~mac_RESULTA_bus [24];
assign \resizer|u_pr|Mult0~14  = \resizer|u_pr|Mult0~mac_RESULTA_bus [25];
assign \resizer|u_pr|Mult0~15  = \resizer|u_pr|Mult0~mac_RESULTA_bus [26];
assign \resizer|u_pr|Mult0~16  = \resizer|u_pr|Mult0~mac_RESULTA_bus [27];
assign \resizer|u_pr|Mult0~17  = \resizer|u_pr|Mult0~mac_RESULTA_bus [28];
assign \resizer|u_pr|Mult0~18  = \resizer|u_pr|Mult0~mac_RESULTA_bus [29];
assign \resizer|u_pr|Mult0~19  = \resizer|u_pr|Mult0~mac_RESULTA_bus [30];
assign \resizer|u_pr|Mult0~20  = \resizer|u_pr|Mult0~mac_RESULTA_bus [31];
assign \resizer|u_pr|Mult0~21  = \resizer|u_pr|Mult0~mac_RESULTA_bus [32];
assign \resizer|u_pr|Mult0~22  = \resizer|u_pr|Mult0~mac_RESULTA_bus [33];
assign \resizer|u_pr|Mult0~23  = \resizer|u_pr|Mult0~mac_RESULTA_bus [34];
assign \resizer|u_pr|Mult0~24  = \resizer|u_pr|Mult0~mac_RESULTA_bus [35];
assign \resizer|u_pr|Mult0~25  = \resizer|u_pr|Mult0~mac_RESULTA_bus [36];
assign \resizer|u_pr|Mult0~26  = \resizer|u_pr|Mult0~mac_RESULTA_bus [37];
assign \resizer|u_pr|Mult0~27  = \resizer|u_pr|Mult0~mac_RESULTA_bus [38];
assign \resizer|u_pr|Mult0~28  = \resizer|u_pr|Mult0~mac_RESULTA_bus [39];
assign \resizer|u_pr|Mult0~29  = \resizer|u_pr|Mult0~mac_RESULTA_bus [40];
assign \resizer|u_pr|Mult0~30  = \resizer|u_pr|Mult0~mac_RESULTA_bus [41];
assign \resizer|u_pr|Mult0~31  = \resizer|u_pr|Mult0~mac_RESULTA_bus [42];
assign \resizer|u_pr|Mult0~32  = \resizer|u_pr|Mult0~mac_RESULTA_bus [43];
assign \resizer|u_pr|Mult0~33  = \resizer|u_pr|Mult0~mac_RESULTA_bus [44];
assign \resizer|u_pr|Mult0~34  = \resizer|u_pr|Mult0~mac_RESULTA_bus [45];
assign \resizer|u_pr|Mult0~35  = \resizer|u_pr|Mult0~mac_RESULTA_bus [46];
assign \resizer|u_pr|Mult0~36  = \resizer|u_pr|Mult0~mac_RESULTA_bus [47];
assign \resizer|u_pr|Mult0~37  = \resizer|u_pr|Mult0~mac_RESULTA_bus [48];
assign \resizer|u_pr|Mult0~38  = \resizer|u_pr|Mult0~mac_RESULTA_bus [49];
assign \resizer|u_pr|Mult0~39  = \resizer|u_pr|Mult0~mac_RESULTA_bus [50];
assign \resizer|u_pr|Mult0~40  = \resizer|u_pr|Mult0~mac_RESULTA_bus [51];
assign \resizer|u_pr|Mult0~41  = \resizer|u_pr|Mult0~mac_RESULTA_bus [52];
assign \resizer|u_pr|Mult0~42  = \resizer|u_pr|Mult0~mac_RESULTA_bus [53];
assign \resizer|u_pr|Mult0~43  = \resizer|u_pr|Mult0~mac_RESULTA_bus [54];
assign \resizer|u_pr|Mult0~44  = \resizer|u_pr|Mult0~mac_RESULTA_bus [55];
assign \resizer|u_pr|Mult0~45  = \resizer|u_pr|Mult0~mac_RESULTA_bus [56];
assign \resizer|u_pr|Mult0~46  = \resizer|u_pr|Mult0~mac_RESULTA_bus [57];
assign \resizer|u_pr|Mult0~47  = \resizer|u_pr|Mult0~mac_RESULTA_bus [58];
assign \resizer|u_pr|Mult0~48  = \resizer|u_pr|Mult0~mac_RESULTA_bus [59];
assign \resizer|u_pr|Mult0~49  = \resizer|u_pr|Mult0~mac_RESULTA_bus [60];
assign \resizer|u_pr|Mult0~50  = \resizer|u_pr|Mult0~mac_RESULTA_bus [61];
assign \resizer|u_pr|Mult0~51  = \resizer|u_pr|Mult0~mac_RESULTA_bus [62];
assign \resizer|u_pr|Mult0~52  = \resizer|u_pr|Mult0~mac_RESULTA_bus [63];

assign \rom1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \rom1|altsyncram_component|auto_generated|ram_block1a19  = \rom1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \rom1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \rom1|altsyncram_component|auto_generated|ram_block1a21  = \rom1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \rom1|altsyncram_component|auto_generated|ram_block1a23  = \rom1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \rom1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \rom3|altsyncram_component|auto_generated|ram_block1a17  = \rom3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \rom3|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom3|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \rom2|altsyncram_component|auto_generated|ram_block1a17  = \rom2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \rom1|altsyncram_component|auto_generated|ram_block1a17  = \rom1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clk_div_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\the_vga_driver|hysnc_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\the_vga_driver|vsync_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\the_vga_driver|blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\the_vga_driver|red_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\the_vga_driver|red_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\the_vga_driver|red_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\the_vga_driver|red_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\the_vga_driver|red_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\the_vga_driver|red_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\the_vga_driver|red_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\the_vga_driver|red_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\the_vga_driver|green_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\the_vga_driver|green_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\the_vga_driver|green_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\the_vga_driver|green_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\the_vga_driver|green_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\the_vga_driver|green_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\the_vga_driver|green_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\the_vga_driver|green_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\the_vga_driver|blue_reg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\the_vga_driver|blue_reg [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\the_vga_driver|blue_reg [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\the_vga_driver|blue_reg [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\the_vga_driver|blue_reg [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\the_vga_driver|blue_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\the_vga_driver|blue_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\the_vga_driver|blue_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(!\scrolling_display|WideOr41~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(!\scrolling_display|WideOr40~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\scrolling_display|WideOr39~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(!\scrolling_display|WideOr38~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(!\scrolling_display|WideOr37~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(!\scrolling_display|WideOr36~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\scrolling_display|WideOr35~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(!\scrolling_display|WideOr34~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(!\scrolling_display|WideOr33~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(!\scrolling_display|WideOr32~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(!\scrolling_display|WideOr31~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(!\scrolling_display|WideOr30~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(!\scrolling_display|WideOr29~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\scrolling_display|WideOr28~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(!\scrolling_display|WideOr27~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(!\scrolling_display|WideOr26~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\scrolling_display|WideOr25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(!\scrolling_display|WideOr24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(!\scrolling_display|WideOr23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(!\scrolling_display|WideOr22~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\scrolling_display|WideOr21~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(!\scrolling_display|WideOr20~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(!\scrolling_display|WideOr19~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(!\scrolling_display|WideOr18~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(!\scrolling_display|WideOr17~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(!\scrolling_display|WideOr16~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(!\scrolling_display|WideOr15~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\scrolling_display|WideOr14~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(!\scrolling_display|WideOr13~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(!\scrolling_display|WideOr12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\scrolling_display|WideOr11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(!\scrolling_display|WideOr10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(!\scrolling_display|WideOr9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(!\scrolling_display|WideOr8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\scrolling_display|WideOr7~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(!\scrolling_display|WideOr6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(!\scrolling_display|WideOr5~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(!\scrolling_display|WideOr4~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\scrolling_display|WideOr3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(!\scrolling_display|WideOr2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(!\scrolling_display|WideOr1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\scrolling_display|WideOr0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N42
cyclonev_lcell_comb \clk_div_reg~0 (
// Equation(s):
// \clk_div_reg~0_combout  = ( !\clk_div_reg~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_div_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_div_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_div_reg~0 .extended_lut = "off";
defparam \clk_div_reg~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clk_div_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N11
dffeas clk_div_reg(
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\clk_div_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_div_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk_div_reg.is_wysiwyg = "true";
defparam clk_div_reg.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N0
cyclonev_lcell_comb \the_vga_driver|Add0~33 (
// Equation(s):
// \the_vga_driver|Add0~33_sumout  = SUM(( \the_vga_driver|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \the_vga_driver|Add0~34  = CARRY(( \the_vga_driver|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~33_sumout ),
	.cout(\the_vga_driver|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~33 .extended_lut = "off";
defparam \the_vga_driver|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \the_vga_driver|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \the_vga_driver|Add0~5 (
// Equation(s):
// \the_vga_driver|Add0~5_sumout  = SUM(( \the_vga_driver|h_counter [6] ) + ( GND ) + ( \the_vga_driver|Add0~10  ))
// \the_vga_driver|Add0~6  = CARRY(( \the_vga_driver|h_counter [6] ) + ( GND ) + ( \the_vga_driver|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~5_sumout ),
	.cout(\the_vga_driver|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~5 .extended_lut = "off";
defparam \the_vga_driver|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N21
cyclonev_lcell_comb \the_vga_driver|Add0~29 (
// Equation(s):
// \the_vga_driver|Add0~29_sumout  = SUM(( \the_vga_driver|h_counter [7] ) + ( GND ) + ( \the_vga_driver|Add0~6  ))
// \the_vga_driver|Add0~30  = CARRY(( \the_vga_driver|h_counter [7] ) + ( GND ) + ( \the_vga_driver|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~29_sumout ),
	.cout(\the_vga_driver|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~29 .extended_lut = "off";
defparam \the_vga_driver|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N44
dffeas \the_vga_driver|h_counter[7] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[7] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \the_vga_driver|Add0~25 (
// Equation(s):
// \the_vga_driver|Add0~25_sumout  = SUM(( \the_vga_driver|h_counter [8] ) + ( GND ) + ( \the_vga_driver|Add0~30  ))
// \the_vga_driver|Add0~26  = CARRY(( \the_vga_driver|h_counter [8] ) + ( GND ) + ( \the_vga_driver|Add0~30  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~25_sumout ),
	.cout(\the_vga_driver|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~25 .extended_lut = "off";
defparam \the_vga_driver|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \the_vga_driver|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N41
dffeas \the_vga_driver|h_counter[8] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[8] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \the_vga_driver|Equal0~0 (
// Equation(s):
// \the_vga_driver|Equal0~0_combout  = ( \the_vga_driver|h_counter [3] & ( (!\the_vga_driver|h_counter [8] & (!\the_vga_driver|h_counter [7] & (\the_vga_driver|h_counter [2] & \the_vga_driver|h_counter [1]))) ) )

	.dataa(!\the_vga_driver|h_counter [8]),
	.datab(!\the_vga_driver|h_counter [7]),
	.datac(!\the_vga_driver|h_counter [2]),
	.datad(!\the_vga_driver|h_counter [1]),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal0~0 .extended_lut = "off";
defparam \the_vga_driver|Equal0~0 .lut_mask = 64'h0000000000080008;
defparam \the_vga_driver|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N42
cyclonev_lcell_comb \the_vga_driver|Equal3~0 (
// Equation(s):
// \the_vga_driver|Equal3~0_combout  = ( \the_vga_driver|Equal1~0_combout  & ( \the_vga_driver|Equal0~0_combout  & ( (\the_vga_driver|h_counter [5] & \the_vga_driver|h_counter [0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [5]),
	.datad(!\the_vga_driver|h_counter [0]),
	.datae(!\the_vga_driver|Equal1~0_combout ),
	.dataf(!\the_vga_driver|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal3~0 .extended_lut = "off";
defparam \the_vga_driver|Equal3~0 .lut_mask = 64'h000000000000000F;
defparam \the_vga_driver|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N3
cyclonev_lcell_comb \the_vga_driver|Equal0~1 (
// Equation(s):
// \the_vga_driver|Equal0~1_combout  = ( \the_vga_driver|h_counter [4] & ( \the_vga_driver|h_counter [0] & ( \the_vga_driver|h_counter [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [6]),
	.datae(!\the_vga_driver|h_counter [4]),
	.dataf(!\the_vga_driver|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal0~1 .extended_lut = "off";
defparam \the_vga_driver|Equal0~1 .lut_mask = 64'h00000000000000FF;
defparam \the_vga_driver|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N27
cyclonev_lcell_comb \the_vga_driver|Add0~1 (
// Equation(s):
// \the_vga_driver|Add0~1_sumout  = SUM(( \the_vga_driver|h_counter [9] ) + ( GND ) + ( \the_vga_driver|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~1 .extended_lut = "off";
defparam \the_vga_driver|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N5
dffeas \the_vga_driver|h_counter[9] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[9] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N57
cyclonev_lcell_comb \the_vga_driver|Equal0~2 (
// Equation(s):
// \the_vga_driver|Equal0~2_combout  = ( \the_vga_driver|Equal0~0_combout  & ( \the_vga_driver|h_counter [9] & ( (\the_vga_driver|Equal0~1_combout  & \the_vga_driver|h_counter [5]) ) ) )

	.dataa(!\the_vga_driver|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [5]),
	.datad(gnd),
	.datae(!\the_vga_driver|Equal0~0_combout ),
	.dataf(!\the_vga_driver|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal0~2 .extended_lut = "off";
defparam \the_vga_driver|Equal0~2 .lut_mask = 64'h0000000000000505;
defparam \the_vga_driver|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N24
cyclonev_lcell_comb \the_vga_driver|h_state~20 (
// Equation(s):
// \the_vga_driver|h_state~20_combout  = ( \the_vga_driver|Equal3~0_combout  & ( (!\the_vga_driver|h_state.H_BACK_STATE~q  & (\KEY[0]~input_o  & ((\the_vga_driver|Equal0~2_combout ) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) ) ) # ( 
// !\the_vga_driver|Equal3~0_combout  & ( (\KEY[0]~input_o  & (((\the_vga_driver|Equal0~2_combout ) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q )) # (\the_vga_driver|h_state.H_BACK_STATE~q ))) ) )

	.dataa(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\the_vga_driver|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~20 .extended_lut = "off";
defparam \the_vga_driver|h_state~20 .lut_mask = 64'h070F070F020A020A;
defparam \the_vga_driver|h_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N8
dffeas \the_vga_driver|h_state.H_ACTIVE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_ACTIVE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N21
cyclonev_lcell_comb \the_vga_driver|h_state~21 (
// Equation(s):
// \the_vga_driver|h_state~21_combout  = ( \the_vga_driver|Equal1~1_combout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|Equal0~2_combout ) ) ) # ( !\the_vga_driver|Equal1~1_combout  & ( ((!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & 
// \the_vga_driver|Equal0~2_combout )) # (\the_vga_driver|h_state.H_FRONT_STATE~q ) ) )

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.datad(!\the_vga_driver|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~21 .extended_lut = "off";
defparam \the_vga_driver|h_state~21 .lut_mask = 64'h0FAF0FAF00AA00AA;
defparam \the_vga_driver|h_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N8
dffeas \the_vga_driver|h_state.H_FRONT_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_FRONT_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \the_vga_driver|h_counter[2]~3 (
// Equation(s):
// \the_vga_driver|h_counter[2]~3_combout  = ( !\the_vga_driver|h_state.H_FRONT_STATE~q  & ( \the_vga_driver|h_counter [9] & ( (\the_vga_driver|h_counter [0] & (\the_vga_driver|h_counter [5] & (\the_vga_driver|h_counter [6] & \the_vga_driver|h_counter [4]))) 
// ) ) ) # ( \the_vga_driver|h_state.H_FRONT_STATE~q  & ( !\the_vga_driver|h_counter [9] & ( (\the_vga_driver|h_counter [0] & (!\the_vga_driver|h_counter [5] & (!\the_vga_driver|h_counter [6] & !\the_vga_driver|h_counter [4]))) ) ) )

	.dataa(!\the_vga_driver|h_counter [0]),
	.datab(!\the_vga_driver|h_counter [5]),
	.datac(!\the_vga_driver|h_counter [6]),
	.datad(!\the_vga_driver|h_counter [4]),
	.datae(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.dataf(!\the_vga_driver|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_counter[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_counter[2]~3 .extended_lut = "off";
defparam \the_vga_driver|h_counter[2]~3 .lut_mask = 64'h0000400000010000;
defparam \the_vga_driver|h_counter[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N57
cyclonev_lcell_comb \the_vga_driver|h_counter[2]~1 (
// Equation(s):
// \the_vga_driver|h_counter[2]~1_combout  = ( \the_vga_driver|h_counter [1] & ( \the_vga_driver|h_counter[2]~3_combout  & ( (\the_vga_driver|h_counter [2] & (\the_vga_driver|h_counter [3] & (!\the_vga_driver|h_counter [7] & !\the_vga_driver|h_counter [8]))) 
// ) ) )

	.dataa(!\the_vga_driver|h_counter [2]),
	.datab(!\the_vga_driver|h_counter [3]),
	.datac(!\the_vga_driver|h_counter [7]),
	.datad(!\the_vga_driver|h_counter [8]),
	.datae(!\the_vga_driver|h_counter [1]),
	.dataf(!\the_vga_driver|h_counter[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_counter[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_counter[2]~1 .extended_lut = "off";
defparam \the_vga_driver|h_counter[2]~1 .lut_mask = 64'h0000000000001000;
defparam \the_vga_driver|h_counter[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N48
cyclonev_lcell_comb \the_vga_driver|h_counter[2]~2 (
// Equation(s):
// \the_vga_driver|h_counter[2]~2_combout  = ( \the_vga_driver|h_state.H_BACK_STATE~q  & ( \the_vga_driver|h_counter[2]~1_combout  & ( (!\KEY[0]~input_o ) # (\the_vga_driver|Equal3~0_combout ) ) ) ) # ( !\the_vga_driver|h_state.H_BACK_STATE~q  & ( 
// \the_vga_driver|h_counter[2]~1_combout  & ( (!\the_vga_driver|h_state.H_PULSE_STATE~q ) # ((!\KEY[0]~input_o ) # (\the_vga_driver|h_state~17_combout )) ) ) ) # ( \the_vga_driver|h_state.H_BACK_STATE~q  & ( !\the_vga_driver|h_counter[2]~1_combout  & ( 
// (!\KEY[0]~input_o ) # (\the_vga_driver|Equal3~0_combout ) ) ) ) # ( !\the_vga_driver|h_state.H_BACK_STATE~q  & ( !\the_vga_driver|h_counter[2]~1_combout  & ( (!\KEY[0]~input_o ) # (\the_vga_driver|h_state~17_combout ) ) ) )

	.dataa(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\the_vga_driver|h_state~17_combout ),
	.datad(!\the_vga_driver|Equal3~0_combout ),
	.datae(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.dataf(!\the_vga_driver|h_counter[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_counter[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_counter[2]~2 .extended_lut = "off";
defparam \the_vga_driver|h_counter[2]~2 .lut_mask = 64'hCFCFCCFFEFEFCCFF;
defparam \the_vga_driver|h_counter[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N35
dffeas \the_vga_driver|h_counter[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[0] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N3
cyclonev_lcell_comb \the_vga_driver|Add0~37 (
// Equation(s):
// \the_vga_driver|Add0~37_sumout  = SUM(( \the_vga_driver|h_counter [1] ) + ( GND ) + ( \the_vga_driver|Add0~34  ))
// \the_vga_driver|Add0~38  = CARRY(( \the_vga_driver|h_counter [1] ) + ( GND ) + ( \the_vga_driver|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~37_sumout ),
	.cout(\the_vga_driver|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~37 .extended_lut = "off";
defparam \the_vga_driver|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N32
dffeas \the_vga_driver|h_counter[1] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[1] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N6
cyclonev_lcell_comb \the_vga_driver|Add0~21 (
// Equation(s):
// \the_vga_driver|Add0~21_sumout  = SUM(( \the_vga_driver|h_counter [2] ) + ( GND ) + ( \the_vga_driver|Add0~38  ))
// \the_vga_driver|Add0~22  = CARRY(( \the_vga_driver|h_counter [2] ) + ( GND ) + ( \the_vga_driver|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~21_sumout ),
	.cout(\the_vga_driver|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~21 .extended_lut = "off";
defparam \the_vga_driver|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N56
dffeas \the_vga_driver|h_counter[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[2] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N9
cyclonev_lcell_comb \the_vga_driver|Add0~17 (
// Equation(s):
// \the_vga_driver|Add0~17_sumout  = SUM(( \the_vga_driver|h_counter [3] ) + ( GND ) + ( \the_vga_driver|Add0~22  ))
// \the_vga_driver|Add0~18  = CARRY(( \the_vga_driver|h_counter [3] ) + ( GND ) + ( \the_vga_driver|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~17_sumout ),
	.cout(\the_vga_driver|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~17 .extended_lut = "off";
defparam \the_vga_driver|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N47
dffeas \the_vga_driver|h_counter[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[3] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \the_vga_driver|Add0~13 (
// Equation(s):
// \the_vga_driver|Add0~13_sumout  = SUM(( \the_vga_driver|h_counter [4] ) + ( GND ) + ( \the_vga_driver|Add0~18  ))
// \the_vga_driver|Add0~14  = CARRY(( \the_vga_driver|h_counter [4] ) + ( GND ) + ( \the_vga_driver|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~13_sumout ),
	.cout(\the_vga_driver|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~13 .extended_lut = "off";
defparam \the_vga_driver|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N14
dffeas \the_vga_driver|h_counter[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[4] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N15
cyclonev_lcell_comb \the_vga_driver|Add0~9 (
// Equation(s):
// \the_vga_driver|Add0~9_sumout  = SUM(( \the_vga_driver|h_counter [5] ) + ( GND ) + ( \the_vga_driver|Add0~14  ))
// \the_vga_driver|Add0~10  = CARRY(( \the_vga_driver|h_counter [5] ) + ( GND ) + ( \the_vga_driver|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add0~9_sumout ),
	.cout(\the_vga_driver|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add0~9 .extended_lut = "off";
defparam \the_vga_driver|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N5
dffeas \the_vga_driver|h_counter[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[5] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N53
dffeas \the_vga_driver|h_counter[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|h_counter[2]~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_counter[6] .is_wysiwyg = "true";
defparam \the_vga_driver|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N6
cyclonev_lcell_comb \the_vga_driver|Equal1~0 (
// Equation(s):
// \the_vga_driver|Equal1~0_combout  = ( !\the_vga_driver|h_counter [4] & ( (!\the_vga_driver|h_counter [6] & !\the_vga_driver|h_counter [9]) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_counter [6]),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [9]),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal1~0 .extended_lut = "off";
defparam \the_vga_driver|Equal1~0 .lut_mask = 64'hCC00CC0000000000;
defparam \the_vga_driver|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N9
cyclonev_lcell_comb \the_vga_driver|Equal1~1 (
// Equation(s):
// \the_vga_driver|Equal1~1_combout  = ( \the_vga_driver|Equal0~0_combout  & ( !\the_vga_driver|h_counter [5] & ( (\the_vga_driver|Equal1~0_combout  & \the_vga_driver|h_counter [0]) ) ) )

	.dataa(!\the_vga_driver|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [0]),
	.datad(gnd),
	.datae(!\the_vga_driver|Equal0~0_combout ),
	.dataf(!\the_vga_driver|h_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal1~1 .extended_lut = "off";
defparam \the_vga_driver|Equal1~1 .lut_mask = 64'h0000050500000000;
defparam \the_vga_driver|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N18
cyclonev_lcell_comb \the_vga_driver|Equal2~0 (
// Equation(s):
// \the_vga_driver|Equal2~0_combout  = ( !\the_vga_driver|h_counter [9] & ( (!\the_vga_driver|h_counter [5] & (\the_vga_driver|Equal0~1_combout  & \the_vga_driver|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_counter [5]),
	.datac(!\the_vga_driver|Equal0~1_combout ),
	.datad(!\the_vga_driver|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal2~0 .extended_lut = "off";
defparam \the_vga_driver|Equal2~0 .lut_mask = 64'h000C000C00000000;
defparam \the_vga_driver|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N39
cyclonev_lcell_comb \the_vga_driver|h_state~19 (
// Equation(s):
// \the_vga_driver|h_state~19_combout  = ( \the_vga_driver|Equal2~0_combout  & ( (!\the_vga_driver|h_state.H_PULSE_STATE~q  & (\the_vga_driver|Equal1~1_combout  & \the_vga_driver|h_state.H_FRONT_STATE~q )) ) ) # ( !\the_vga_driver|Equal2~0_combout  & ( 
// ((\the_vga_driver|Equal1~1_combout  & \the_vga_driver|h_state.H_FRONT_STATE~q )) # (\the_vga_driver|h_state.H_PULSE_STATE~q ) ) )

	.dataa(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.datab(!\the_vga_driver|Equal1~1_combout ),
	.datac(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~19 .extended_lut = "off";
defparam \the_vga_driver|h_state~19 .lut_mask = 64'h5757575702020202;
defparam \the_vga_driver|h_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N53
dffeas \the_vga_driver|h_state.H_PULSE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_PULSE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N33
cyclonev_lcell_comb \the_vga_driver|h_state~17 (
// Equation(s):
// \the_vga_driver|h_state~17_combout  = ( \the_vga_driver|Equal0~0_combout  & ( (\the_vga_driver|h_state.H_PULSE_STATE~q  & (!\the_vga_driver|h_counter [9] & (!\the_vga_driver|h_counter [5] & \the_vga_driver|Equal0~1_combout ))) ) )

	.dataa(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.datab(!\the_vga_driver|h_counter [9]),
	.datac(!\the_vga_driver|h_counter [5]),
	.datad(!\the_vga_driver|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~17 .extended_lut = "off";
defparam \the_vga_driver|h_state~17 .lut_mask = 64'h0000000000400040;
defparam \the_vga_driver|h_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N36
cyclonev_lcell_comb \the_vga_driver|h_state~18 (
// Equation(s):
// \the_vga_driver|h_state~18_combout  = ( \the_vga_driver|Equal3~0_combout  & ( (\the_vga_driver|h_state~17_combout  & !\the_vga_driver|h_state.H_BACK_STATE~q ) ) ) # ( !\the_vga_driver|Equal3~0_combout  & ( (\the_vga_driver|h_state.H_BACK_STATE~q ) # 
// (\the_vga_driver|h_state~17_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_state~17_combout ),
	.datad(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|h_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|h_state~18 .extended_lut = "off";
defparam \the_vga_driver|h_state~18 .lut_mask = 64'h0FFF0FFF0F000F00;
defparam \the_vga_driver|h_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N50
dffeas \the_vga_driver|h_state.H_BACK_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|h_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|h_state.H_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|h_state.H_BACK_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|h_state.H_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N27
cyclonev_lcell_comb \the_vga_driver|hysnc_reg~0 (
// Equation(s):
// \the_vga_driver|hysnc_reg~0_combout  = ( \the_vga_driver|h_state.H_PULSE_STATE~q  & ( \the_vga_driver|h_state.H_BACK_STATE~q  ) ) # ( !\the_vga_driver|h_state.H_PULSE_STATE~q  & ( ((!\the_vga_driver|h_state.H_ACTIVE_STATE~q ) # 
// ((\the_vga_driver|hysnc_reg~q ) # (\the_vga_driver|h_state.H_FRONT_STATE~q ))) # (\the_vga_driver|h_state.H_BACK_STATE~q ) ) )

	.dataa(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_state.H_FRONT_STATE~q ),
	.datad(!\the_vga_driver|hysnc_reg~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_PULSE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|hysnc_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|hysnc_reg~0 .extended_lut = "off";
defparam \the_vga_driver|hysnc_reg~0 .lut_mask = 64'hDFFFDFFF55555555;
defparam \the_vga_driver|hysnc_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N56
dffeas \the_vga_driver|hysnc_reg (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|hysnc_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|hysnc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|hysnc_reg .is_wysiwyg = "true";
defparam \the_vga_driver|hysnc_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N12
cyclonev_lcell_comb \the_vga_driver|line_done~0 (
// Equation(s):
// \the_vga_driver|line_done~0_combout  = ( !\the_vga_driver|h_state.H_BACK_STATE~q  & ( (((\the_vga_driver|line_done~q  & ((\the_vga_driver|h_state.H_ACTIVE_STATE~q ))))) ) ) # ( \the_vga_driver|h_state.H_BACK_STATE~q  & ( (\the_vga_driver|Equal0~0_combout  
// & (!\the_vga_driver|h_counter [0] & (\the_vga_driver|Equal1~0_combout  & (\the_vga_driver|h_counter [5])))) ) )

	.dataa(!\the_vga_driver|Equal0~0_combout ),
	.datab(!\the_vga_driver|h_counter [0]),
	.datac(!\the_vga_driver|Equal1~0_combout ),
	.datad(!\the_vga_driver|h_counter [5]),
	.datae(!\the_vga_driver|h_state.H_BACK_STATE~q ),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(!\the_vga_driver|line_done~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|line_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|line_done~0 .extended_lut = "on";
defparam \the_vga_driver|line_done~0 .lut_mask = 64'h000000040F0F0004;
defparam \the_vga_driver|line_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y15_N14
dffeas \the_vga_driver|line_done (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|line_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|line_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|line_done .is_wysiwyg = "true";
defparam \the_vga_driver|line_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N30
cyclonev_lcell_comb \the_vga_driver|Add1~29 (
// Equation(s):
// \the_vga_driver|Add1~29_sumout  = SUM(( \the_vga_driver|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \the_vga_driver|Add1~30  = CARRY(( \the_vga_driver|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~29_sumout ),
	.cout(\the_vga_driver|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~29 .extended_lut = "off";
defparam \the_vga_driver|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \the_vga_driver|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N15
cyclonev_lcell_comb \the_vga_driver|Equal8~0 (
// Equation(s):
// \the_vga_driver|Equal8~0_combout  = ( \the_vga_driver|v_counter [5] & ( !\the_vga_driver|v_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [0]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal8~0 .extended_lut = "off";
defparam \the_vga_driver|Equal8~0 .lut_mask = 64'h00000000FF00FF00;
defparam \the_vga_driver|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N33
cyclonev_lcell_comb \the_vga_driver|Equal6~0 (
// Equation(s):
// \the_vga_driver|Equal6~0_combout  = ( !\the_vga_driver|v_counter [6] & ( (!\the_vga_driver|v_counter [1] & (!\the_vga_driver|v_counter [2] & (!\the_vga_driver|v_counter [4] & !\the_vga_driver|v_counter [7]))) ) )

	.dataa(!\the_vga_driver|v_counter [1]),
	.datab(!\the_vga_driver|v_counter [2]),
	.datac(!\the_vga_driver|v_counter [4]),
	.datad(!\the_vga_driver|v_counter [7]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal6~0 .extended_lut = "off";
defparam \the_vga_driver|Equal6~0 .lut_mask = 64'h8000800000000000;
defparam \the_vga_driver|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N9
cyclonev_lcell_comb \the_vga_driver|v_counter[4]~1 (
// Equation(s):
// \the_vga_driver|v_counter[4]~1_combout  = ( !\the_vga_driver|v_counter [3] & ( \the_vga_driver|Equal6~0_combout  & ( (!\the_vga_driver|v_counter [9] & (\the_vga_driver|Equal8~0_combout  & (!\the_vga_driver|v_counter [8] & 
// \the_vga_driver|v_state.V_BACK_STATE~q ))) ) ) )

	.dataa(!\the_vga_driver|v_counter [9]),
	.datab(!\the_vga_driver|Equal8~0_combout ),
	.datac(!\the_vga_driver|v_counter [8]),
	.datad(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datae(!\the_vga_driver|v_counter [3]),
	.dataf(!\the_vga_driver|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[4]~1 .extended_lut = "off";
defparam \the_vga_driver|v_counter[4]~1 .lut_mask = 64'h0000000000200000;
defparam \the_vga_driver|v_counter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N48
cyclonev_lcell_comb \the_vga_driver|Equal7~0 (
// Equation(s):
// \the_vga_driver|Equal7~0_combout  = ( !\the_vga_driver|v_counter [5] & ( \the_vga_driver|Equal6~0_combout  & ( (\the_vga_driver|v_counter [0] & (!\the_vga_driver|v_counter [3] & (!\the_vga_driver|v_counter [9] & !\the_vga_driver|v_counter [8]))) ) ) )

	.dataa(!\the_vga_driver|v_counter [0]),
	.datab(!\the_vga_driver|v_counter [3]),
	.datac(!\the_vga_driver|v_counter [9]),
	.datad(!\the_vga_driver|v_counter [8]),
	.datae(!\the_vga_driver|v_counter [5]),
	.dataf(!\the_vga_driver|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal7~0 .extended_lut = "off";
defparam \the_vga_driver|Equal7~0 .lut_mask = 64'h0000000040000000;
defparam \the_vga_driver|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N30
cyclonev_lcell_comb \the_vga_driver|Equal6~1 (
// Equation(s):
// \the_vga_driver|Equal6~1_combout  = ( !\the_vga_driver|v_counter [5] & ( (\the_vga_driver|v_counter [3] & \the_vga_driver|v_counter [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [3]),
	.datad(!\the_vga_driver|v_counter [0]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal6~1 .extended_lut = "off";
defparam \the_vga_driver|Equal6~1 .lut_mask = 64'h000F000F00000000;
defparam \the_vga_driver|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \the_vga_driver|Equal5~0 (
// Equation(s):
// \the_vga_driver|Equal5~0_combout  = ( \the_vga_driver|v_counter [6] & ( (\the_vga_driver|v_counter [1] & (\the_vga_driver|v_counter [2] & (\the_vga_driver|v_counter [7] & \the_vga_driver|v_counter [4]))) ) )

	.dataa(!\the_vga_driver|v_counter [1]),
	.datab(!\the_vga_driver|v_counter [2]),
	.datac(!\the_vga_driver|v_counter [7]),
	.datad(!\the_vga_driver|v_counter [4]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal5~0 .extended_lut = "off";
defparam \the_vga_driver|Equal5~0 .lut_mask = 64'h0000000000010001;
defparam \the_vga_driver|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \the_vga_driver|v_counter[4]~2 (
// Equation(s):
// \the_vga_driver|v_counter[4]~2_combout  = ( \the_vga_driver|v_counter [8] & ( \the_vga_driver|Equal6~0_combout  & ( (!\the_vga_driver|v_state.V_FRONT_STATE~q  & (\the_vga_driver|Equal6~1_combout  & (!\the_vga_driver|v_counter [9] & 
// \the_vga_driver|Equal5~0_combout ))) ) ) ) # ( !\the_vga_driver|v_counter [8] & ( \the_vga_driver|Equal6~0_combout  & ( (\the_vga_driver|v_state.V_FRONT_STATE~q  & (\the_vga_driver|Equal6~1_combout  & !\the_vga_driver|v_counter [9])) ) ) ) # ( 
// \the_vga_driver|v_counter [8] & ( !\the_vga_driver|Equal6~0_combout  & ( (!\the_vga_driver|v_state.V_FRONT_STATE~q  & (\the_vga_driver|Equal6~1_combout  & (!\the_vga_driver|v_counter [9] & \the_vga_driver|Equal5~0_combout ))) ) ) )

	.dataa(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datab(!\the_vga_driver|Equal6~1_combout ),
	.datac(!\the_vga_driver|v_counter [9]),
	.datad(!\the_vga_driver|Equal5~0_combout ),
	.datae(!\the_vga_driver|v_counter [8]),
	.dataf(!\the_vga_driver|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[4]~2 .extended_lut = "off";
defparam \the_vga_driver|v_counter[4]~2 .lut_mask = 64'h0000002010100020;
defparam \the_vga_driver|v_counter[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N54
cyclonev_lcell_comb \the_vga_driver|v_counter[4]~3 (
// Equation(s):
// \the_vga_driver|v_counter[4]~3_combout  = ( \the_vga_driver|v_state.V_PULSE_STATE~q  & ( \the_vga_driver|v_counter[4]~2_combout  & ( ((!\KEY[0]~input_o ) # ((!\the_vga_driver|v_state.V_BACK_STATE~q  & \the_vga_driver|Equal7~0_combout ))) # 
// (\the_vga_driver|v_counter[4]~1_combout ) ) ) ) # ( !\the_vga_driver|v_state.V_PULSE_STATE~q  & ( \the_vga_driver|v_counter[4]~2_combout  & ( (!\the_vga_driver|v_state.V_BACK_STATE~q ) # ((!\KEY[0]~input_o ) # (\the_vga_driver|v_counter[4]~1_combout )) ) 
// ) ) # ( \the_vga_driver|v_state.V_PULSE_STATE~q  & ( !\the_vga_driver|v_counter[4]~2_combout  & ( ((!\KEY[0]~input_o ) # ((!\the_vga_driver|v_state.V_BACK_STATE~q  & \the_vga_driver|Equal7~0_combout ))) # (\the_vga_driver|v_counter[4]~1_combout ) ) ) ) # 
// ( !\the_vga_driver|v_state.V_PULSE_STATE~q  & ( !\the_vga_driver|v_counter[4]~2_combout  & ( (!\KEY[0]~input_o ) # (\the_vga_driver|v_counter[4]~1_combout ) ) ) )

	.dataa(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datab(!\the_vga_driver|v_counter[4]~1_combout ),
	.datac(!\the_vga_driver|Equal7~0_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.dataf(!\the_vga_driver|v_counter[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[4]~3 .extended_lut = "off";
defparam \the_vga_driver|v_counter[4]~3 .lut_mask = 64'hFF33FF3BFFBBFF3B;
defparam \the_vga_driver|v_counter[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \the_vga_driver|v_counter[4]~4 (
// Equation(s):
// \the_vga_driver|v_counter[4]~4_combout  = ( \the_vga_driver|line_done~q  ) # ( !\the_vga_driver|line_done~q  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|line_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_counter[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_counter[4]~4 .extended_lut = "off";
defparam \the_vga_driver|v_counter[4]~4 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \the_vga_driver|v_counter[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N29
dffeas \the_vga_driver|v_counter[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[4]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[0] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N33
cyclonev_lcell_comb \the_vga_driver|Add1~25 (
// Equation(s):
// \the_vga_driver|Add1~25_sumout  = SUM(( \the_vga_driver|v_counter [1] ) + ( GND ) + ( \the_vga_driver|Add1~30  ))
// \the_vga_driver|Add1~26  = CARRY(( \the_vga_driver|v_counter [1] ) + ( GND ) + ( \the_vga_driver|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~25_sumout ),
	.cout(\the_vga_driver|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~25 .extended_lut = "off";
defparam \the_vga_driver|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N23
dffeas \the_vga_driver|v_counter[1] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[4]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[1] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N36
cyclonev_lcell_comb \the_vga_driver|Add1~21 (
// Equation(s):
// \the_vga_driver|Add1~21_sumout  = SUM(( \the_vga_driver|v_counter [2] ) + ( GND ) + ( \the_vga_driver|Add1~26  ))
// \the_vga_driver|Add1~22  = CARRY(( \the_vga_driver|v_counter [2] ) + ( GND ) + ( \the_vga_driver|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~21_sumout ),
	.cout(\the_vga_driver|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~21 .extended_lut = "off";
defparam \the_vga_driver|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N47
dffeas \the_vga_driver|v_counter[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[4]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[2] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N39
cyclonev_lcell_comb \the_vga_driver|Add1~17 (
// Equation(s):
// \the_vga_driver|Add1~17_sumout  = SUM(( \the_vga_driver|v_counter [3] ) + ( GND ) + ( \the_vga_driver|Add1~22  ))
// \the_vga_driver|Add1~18  = CARRY(( \the_vga_driver|v_counter [3] ) + ( GND ) + ( \the_vga_driver|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~17_sumout ),
	.cout(\the_vga_driver|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~17 .extended_lut = "off";
defparam \the_vga_driver|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N59
dffeas \the_vga_driver|v_counter[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[4]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[3] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N42
cyclonev_lcell_comb \the_vga_driver|Add1~13 (
// Equation(s):
// \the_vga_driver|Add1~13_sumout  = SUM(( \the_vga_driver|v_counter [4] ) + ( GND ) + ( \the_vga_driver|Add1~18  ))
// \the_vga_driver|Add1~14  = CARRY(( \the_vga_driver|v_counter [4] ) + ( GND ) + ( \the_vga_driver|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~13_sumout ),
	.cout(\the_vga_driver|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~13 .extended_lut = "off";
defparam \the_vga_driver|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N8
dffeas \the_vga_driver|v_counter[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[4]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[4] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N45
cyclonev_lcell_comb \the_vga_driver|Add1~9 (
// Equation(s):
// \the_vga_driver|Add1~9_sumout  = SUM(( \the_vga_driver|v_counter [5] ) + ( GND ) + ( \the_vga_driver|Add1~14  ))
// \the_vga_driver|Add1~10  = CARRY(( \the_vga_driver|v_counter [5] ) + ( GND ) + ( \the_vga_driver|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~9_sumout ),
	.cout(\the_vga_driver|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~9 .extended_lut = "off";
defparam \the_vga_driver|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \the_vga_driver|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N38
dffeas \the_vga_driver|v_counter[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[4]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[5] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N48
cyclonev_lcell_comb \the_vga_driver|Add1~5 (
// Equation(s):
// \the_vga_driver|Add1~5_sumout  = SUM(( \the_vga_driver|v_counter [6] ) + ( GND ) + ( \the_vga_driver|Add1~10  ))
// \the_vga_driver|Add1~6  = CARRY(( \the_vga_driver|v_counter [6] ) + ( GND ) + ( \the_vga_driver|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~5_sumout ),
	.cout(\the_vga_driver|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~5 .extended_lut = "off";
defparam \the_vga_driver|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N5
dffeas \the_vga_driver|v_counter[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[4]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[6] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N51
cyclonev_lcell_comb \the_vga_driver|Add1~1 (
// Equation(s):
// \the_vga_driver|Add1~1_sumout  = SUM(( \the_vga_driver|v_counter [7] ) + ( GND ) + ( \the_vga_driver|Add1~6  ))
// \the_vga_driver|Add1~2  = CARRY(( \the_vga_driver|v_counter [7] ) + ( GND ) + ( \the_vga_driver|Add1~6  ))

	.dataa(!\the_vga_driver|v_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~1_sumout ),
	.cout(\the_vga_driver|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~1 .extended_lut = "off";
defparam \the_vga_driver|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \the_vga_driver|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N2
dffeas \the_vga_driver|v_counter[7] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[4]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[7] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N54
cyclonev_lcell_comb \the_vga_driver|Add1~37 (
// Equation(s):
// \the_vga_driver|Add1~37_sumout  = SUM(( \the_vga_driver|v_counter [8] ) + ( GND ) + ( \the_vga_driver|Add1~2  ))
// \the_vga_driver|Add1~38  = CARRY(( \the_vga_driver|v_counter [8] ) + ( GND ) + ( \the_vga_driver|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~37_sumout ),
	.cout(\the_vga_driver|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~37 .extended_lut = "off";
defparam \the_vga_driver|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \the_vga_driver|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N14
dffeas \the_vga_driver|v_counter[8] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[4]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[8] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N57
cyclonev_lcell_comb \the_vga_driver|Add1~33 (
// Equation(s):
// \the_vga_driver|Add1~33_sumout  = SUM(( \the_vga_driver|v_counter [9] ) + ( GND ) + ( \the_vga_driver|Add1~38  ))

	.dataa(!\the_vga_driver|v_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\the_vga_driver|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\the_vga_driver|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Add1~33 .extended_lut = "off";
defparam \the_vga_driver|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \the_vga_driver|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N11
dffeas \the_vga_driver|v_counter[9] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\the_vga_driver|v_counter[4]~3_combout ),
	.sload(vcc),
	.ena(\the_vga_driver|v_counter[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_counter[9] .is_wysiwyg = "true";
defparam \the_vga_driver|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \the_vga_driver|Equal5~1 (
// Equation(s):
// \the_vga_driver|Equal5~1_combout  = ( \the_vga_driver|v_counter [8] & ( \the_vga_driver|Equal6~1_combout  & ( (!\the_vga_driver|v_counter [9] & \the_vga_driver|Equal5~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|v_counter [9]),
	.datac(gnd),
	.datad(!\the_vga_driver|Equal5~0_combout ),
	.datae(!\the_vga_driver|v_counter [8]),
	.dataf(!\the_vga_driver|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal5~1 .extended_lut = "off";
defparam \the_vga_driver|Equal5~1 .lut_mask = 64'h00000000000000CC;
defparam \the_vga_driver|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N21
cyclonev_lcell_comb \the_vga_driver|Equal6~2 (
// Equation(s):
// \the_vga_driver|Equal6~2_combout  = ( \the_vga_driver|Equal6~1_combout  & ( (\the_vga_driver|Equal6~0_combout  & (!\the_vga_driver|v_counter [8] & !\the_vga_driver|v_counter [9])) ) )

	.dataa(!\the_vga_driver|Equal6~0_combout ),
	.datab(!\the_vga_driver|v_counter [8]),
	.datac(!\the_vga_driver|v_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal6~2 .extended_lut = "off";
defparam \the_vga_driver|Equal6~2 .lut_mask = 64'h0000000040404040;
defparam \the_vga_driver|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N39
cyclonev_lcell_comb \the_vga_driver|v_state~20 (
// Equation(s):
// \the_vga_driver|v_state~20_combout  = ( \the_vga_driver|Equal6~2_combout  & ( (!\the_vga_driver|line_done~q  & (((\the_vga_driver|v_state.V_FRONT_STATE~q )))) # (\the_vga_driver|line_done~q  & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & 
// ((\the_vga_driver|Equal5~1_combout )))) ) ) # ( !\the_vga_driver|Equal6~2_combout  & ( ((!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (\the_vga_driver|line_done~q  & \the_vga_driver|Equal5~1_combout ))) # (\the_vga_driver|v_state.V_FRONT_STATE~q ) ) )

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datac(!\the_vga_driver|line_done~q ),
	.datad(!\the_vga_driver|Equal5~1_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~20 .extended_lut = "off";
defparam \the_vga_driver|v_state~20 .lut_mask = 64'h333B333B303A303A;
defparam \the_vga_driver|v_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N41
dffeas \the_vga_driver|v_state.V_FRONT_STATE (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|v_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_FRONT_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N27
cyclonev_lcell_comb \the_vga_driver|v_state~18 (
// Equation(s):
// \the_vga_driver|v_state~18_combout  = ( \the_vga_driver|Equal7~0_combout  & ( (!\the_vga_driver|v_state.V_PULSE_STATE~q  & (\the_vga_driver|line_done~q  & (\the_vga_driver|v_state.V_FRONT_STATE~q  & \the_vga_driver|Equal6~2_combout ))) # 
// (\the_vga_driver|v_state.V_PULSE_STATE~q  & (!\the_vga_driver|line_done~q )) ) ) # ( !\the_vga_driver|Equal7~0_combout  & ( ((\the_vga_driver|line_done~q  & (\the_vga_driver|v_state.V_FRONT_STATE~q  & \the_vga_driver|Equal6~2_combout ))) # 
// (\the_vga_driver|v_state.V_PULSE_STATE~q ) ) )

	.dataa(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.datab(!\the_vga_driver|line_done~q ),
	.datac(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datad(!\the_vga_driver|Equal6~2_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~18 .extended_lut = "off";
defparam \the_vga_driver|v_state~18 .lut_mask = 64'h5557555744464446;
defparam \the_vga_driver|v_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N56
dffeas \the_vga_driver|v_state.V_PULSE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|v_state~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_PULSE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N18
cyclonev_lcell_comb \the_vga_driver|Equal8~1 (
// Equation(s):
// \the_vga_driver|Equal8~1_combout  = ( \the_vga_driver|Equal8~0_combout  & ( (\the_vga_driver|Equal6~0_combout  & (!\the_vga_driver|v_counter [8] & (!\the_vga_driver|v_counter [9] & !\the_vga_driver|v_counter [3]))) ) )

	.dataa(!\the_vga_driver|Equal6~0_combout ),
	.datab(!\the_vga_driver|v_counter [8]),
	.datac(!\the_vga_driver|v_counter [9]),
	.datad(!\the_vga_driver|v_counter [3]),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|Equal8~1 .extended_lut = "off";
defparam \the_vga_driver|Equal8~1 .lut_mask = 64'h0000000040004000;
defparam \the_vga_driver|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \the_vga_driver|v_state~17 (
// Equation(s):
// \the_vga_driver|v_state~17_combout  = ( \the_vga_driver|Equal7~0_combout  & ( (!\the_vga_driver|line_done~q  & (((\the_vga_driver|v_state.V_BACK_STATE~q )))) # (\the_vga_driver|line_done~q  & ((!\the_vga_driver|v_state.V_BACK_STATE~q  & 
// (\the_vga_driver|v_state.V_PULSE_STATE~q )) # (\the_vga_driver|v_state.V_BACK_STATE~q  & ((!\the_vga_driver|Equal8~1_combout ))))) ) ) # ( !\the_vga_driver|Equal7~0_combout  & ( (\the_vga_driver|v_state.V_BACK_STATE~q  & ((!\the_vga_driver|line_done~q ) # 
// (!\the_vga_driver|Equal8~1_combout ))) ) )

	.dataa(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.datab(!\the_vga_driver|line_done~q ),
	.datac(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datad(!\the_vga_driver|Equal8~1_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~17 .extended_lut = "off";
defparam \the_vga_driver|v_state~17 .lut_mask = 64'h0F0C0F0C1F1C1F1C;
defparam \the_vga_driver|v_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N38
dffeas \the_vga_driver|v_state.V_BACK_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|v_state~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_BACK_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N0
cyclonev_lcell_comb \the_vga_driver|v_state~19 (
// Equation(s):
// \the_vga_driver|v_state~19_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|Equal5~1_combout  & ( (\KEY[0]~input_o  & ((!\the_vga_driver|v_counter[4]~1_combout ) # (!\the_vga_driver|line_done~q ))) ) ) ) # ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|Equal5~1_combout  & ( (\KEY[0]~input_o  & ((!\the_vga_driver|line_done~q  & (\the_vga_driver|v_state.V_BACK_STATE~q )) # (\the_vga_driver|line_done~q  & 
// ((!\the_vga_driver|v_counter[4]~1_combout ))))) ) ) ) # ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|Equal5~1_combout  & ( (\KEY[0]~input_o  & ((!\the_vga_driver|v_counter[4]~1_combout ) # (!\the_vga_driver|line_done~q ))) ) ) ) # ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|Equal5~1_combout  & ( (\the_vga_driver|v_state.V_BACK_STATE~q  & (\KEY[0]~input_o  & ((!\the_vga_driver|v_counter[4]~1_combout ) # (!\the_vga_driver|line_done~q )))) ) ) )

	.dataa(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datab(!\the_vga_driver|v_counter[4]~1_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\the_vga_driver|line_done~q ),
	.datae(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\the_vga_driver|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|v_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|v_state~19 .extended_lut = "off";
defparam \the_vga_driver|v_state~19 .lut_mask = 64'h05040F0C050C0F0C;
defparam \the_vga_driver|v_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N41
dffeas \the_vga_driver|v_state.V_ACTIVE_STATE (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|v_state~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|v_state.V_ACTIVE_STATE .is_wysiwyg = "true";
defparam \the_vga_driver|v_state.V_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N36
cyclonev_lcell_comb \the_vga_driver|vsync_reg~0 (
// Equation(s):
// \the_vga_driver|vsync_reg~0_combout  = ( \the_vga_driver|vsync_reg~q  & ( (!\the_vga_driver|v_state.V_PULSE_STATE~q ) # (\the_vga_driver|v_state.V_BACK_STATE~q ) ) ) # ( !\the_vga_driver|vsync_reg~q  & ( ((!\the_vga_driver|v_state.V_PULSE_STATE~q  & 
// ((!\the_vga_driver|v_state.V_ACTIVE_STATE~q ) # (\the_vga_driver|v_state.V_FRONT_STATE~q )))) # (\the_vga_driver|v_state.V_BACK_STATE~q ) ) )

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|v_state.V_FRONT_STATE~q ),
	.datac(!\the_vga_driver|v_state.V_PULSE_STATE~q ),
	.datad(!\the_vga_driver|v_state.V_BACK_STATE~q ),
	.datae(gnd),
	.dataf(!\the_vga_driver|vsync_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|vsync_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|vsync_reg~0 .extended_lut = "off";
defparam \the_vga_driver|vsync_reg~0 .lut_mask = 64'hB0FFB0FFF0FFF0FF;
defparam \the_vga_driver|vsync_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y13_N53
dffeas \the_vga_driver|vsync_reg (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|vsync_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|vsync_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|vsync_reg .is_wysiwyg = "true";
defparam \the_vga_driver|vsync_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y38_N39
cyclonev_lcell_comb \the_vga_driver|blank (
// Equation(s):
// \the_vga_driver|blank~combout  = ( \the_vga_driver|hysnc_reg~q  & ( \the_vga_driver|vsync_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_vga_driver|hysnc_reg~q ),
	.dataf(!\the_vga_driver|vsync_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|blank .extended_lut = "off";
defparam \the_vga_driver|blank .lut_mask = 64'h000000000000FFFF;
defparam \the_vga_driver|blank .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N27
cyclonev_lcell_comb \the_vga_driver|red_reg~5 (
// Equation(s):
// \the_vga_driver|red_reg~5_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~5 .extended_lut = "off";
defparam \the_vga_driver|red_reg~5 .lut_mask = 64'hCCCCCCCC00000000;
defparam \the_vga_driver|red_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N15
cyclonev_lcell_comb \prev_return~0 (
// Equation(s):
// \prev_return~0_combout  = !\KEY[1]~input_o 

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prev_return~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prev_return~0 .extended_lut = "off";
defparam \prev_return~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \prev_return~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas prev_return(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\prev_return~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_return~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_return.is_wysiwyg = "true";
defparam prev_return.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N12
cyclonev_lcell_comb return_pulse(
// Equation(s):
// \return_pulse~combout  = ( \prev_return~q  ) # ( !\prev_return~q  & ( \KEY[1]~input_o  ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prev_return~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\return_pulse~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam return_pulse.extended_lut = "off";
defparam return_pulse.lut_mask = 64'h55555555FFFFFFFF;
defparam return_pulse.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N42
cyclonev_lcell_comb \algorithm_select[1]~0 (
// Equation(s):
// \algorithm_select[1]~0_combout  = ( \SW[2]~input_o  & ( \SW[3]~input_o  & ( (\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( !\SW[2]~input_o  & ( \SW[3]~input_o  & ( (\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( \SW[2]~input_o  & ( !\SW[3]~input_o  & ( 
// (\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( !\SW[2]~input_o  & ( !\SW[3]~input_o  ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algorithm_select[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algorithm_select[1]~0 .extended_lut = "off";
defparam \algorithm_select[1]~0 .lut_mask = 64'hFFFF3F3F3F3F3F3F;
defparam \algorithm_select[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N0
cyclonev_lcell_comb \prev_zoom_in~0 (
// Equation(s):
// \prev_zoom_in~0_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prev_zoom_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prev_zoom_in~0 .extended_lut = "off";
defparam \prev_zoom_in~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \prev_zoom_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N2
dffeas prev_zoom_in(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\prev_zoom_in~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_zoom_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_zoom_in.is_wysiwyg = "true";
defparam prev_zoom_in.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \main_fsm|start_condition~0 (
// Equation(s):
// \main_fsm|start_condition~0_combout  = ( !\prev_zoom_in~q  & ( (!\KEY[2]~input_o  & !\main_fsm|zoom_level [2]) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\prev_zoom_in~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|start_condition~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|start_condition~0 .extended_lut = "off";
defparam \main_fsm|start_condition~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \main_fsm|start_condition~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N5
dffeas \main_fsm|prev_zoom_level[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|zoom_level [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_fsm|prev_zoom_level[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|prev_zoom_level [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|prev_zoom_level[0] .is_wysiwyg = "true";
defparam \main_fsm|prev_zoom_level[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N3
cyclonev_lcell_comb \main_fsm|zoom_level[0]~0 (
// Equation(s):
// \main_fsm|zoom_level[0]~0_combout  = ( \main_fsm|prev_zoom_level~0_combout  & ( (!\return_pulse~combout  & ((!\main_fsm|current_state~q  & (\main_fsm|prev_zoom_level [0])) # (\main_fsm|current_state~q  & ((\main_fsm|zoom_level [0]))))) # 
// (\return_pulse~combout  & (((\main_fsm|zoom_level [0])))) ) ) # ( !\main_fsm|prev_zoom_level~0_combout  & ( (!\main_fsm|current_state~q  & ((!\return_pulse~combout  & (\main_fsm|prev_zoom_level [0])) # (\return_pulse~combout  & ((!\main_fsm|zoom_level 
// [0]))))) # (\main_fsm|current_state~q  & (((\main_fsm|zoom_level [0])))) ) )

	.dataa(!\return_pulse~combout ),
	.datab(!\main_fsm|current_state~q ),
	.datac(!\main_fsm|prev_zoom_level [0]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|prev_zoom_level~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|zoom_level[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|zoom_level[0]~0 .extended_lut = "off";
defparam \main_fsm|zoom_level[0]~0 .lut_mask = 64'h4C3B4C3B087F087F;
defparam \main_fsm|zoom_level[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N20
dffeas \main_fsm|zoom_level[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|zoom_level[0]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|zoom_level [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|zoom_level[0] .is_wysiwyg = "true";
defparam \main_fsm|zoom_level[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y13_N20
dffeas \main_fsm|prev_zoom_level[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|zoom_level [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_fsm|prev_zoom_level[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|prev_zoom_level [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|prev_zoom_level[1] .is_wysiwyg = "true";
defparam \main_fsm|prev_zoom_level[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N18
cyclonev_lcell_comb \main_fsm|zoom_level~2 (
// Equation(s):
// \main_fsm|zoom_level~2_combout  = ( !\main_fsm|zoom_level [0] & ( (!\return_pulse~combout  & ((((\main_fsm|prev_zoom_level [1]))))) # (\return_pulse~combout  & (!\main_fsm|zoom_level [1] $ ((((!\main_fsm|start_condition~1_combout )) # 
// (\algorithm_select[1]~0_combout ))))) ) ) # ( \main_fsm|zoom_level [0] & ( (!\return_pulse~combout  & ((((\main_fsm|prev_zoom_level [1]))))) # (\return_pulse~combout  & (!\main_fsm|zoom_level [1] $ (((!\algorithm_select[1]~0_combout ) # 
// ((!\main_fsm|start_condition~0_combout )))))) ) )

	.dataa(!\return_pulse~combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\main_fsm|start_condition~0_combout ),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|prev_zoom_level [1]),
	.datag(!\main_fsm|start_condition~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|zoom_level~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|zoom_level~2 .extended_lut = "on";
defparam \main_fsm|zoom_level~2 .lut_mask = 64'h04510154AEFBABFE;
defparam \main_fsm|zoom_level~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N50
dffeas \main_fsm|zoom_level[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|zoom_level~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\main_fsm|current_state~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|zoom_level [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|zoom_level[1] .is_wysiwyg = "true";
defparam \main_fsm|zoom_level[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N9
cyclonev_lcell_comb \prev_zoom_out~0 (
// Equation(s):
// \prev_zoom_out~0_combout  = !\KEY[3]~input_o 

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\prev_zoom_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \prev_zoom_out~0 .extended_lut = "off";
defparam \prev_zoom_out~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \prev_zoom_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N11
dffeas prev_zoom_out(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\prev_zoom_out~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prev_zoom_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam prev_zoom_out.is_wysiwyg = "true";
defparam prev_zoom_out.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \main_fsm|start_condition~1 (
// Equation(s):
// \main_fsm|start_condition~1_combout  = ( \main_fsm|zoom_level [2] & ( \main_fsm|zoom_level [0] & ( (!\KEY[3]~input_o  & !\prev_zoom_out~q ) ) ) ) # ( !\main_fsm|zoom_level [2] & ( \main_fsm|zoom_level [0] & ( (!\KEY[3]~input_o  & !\prev_zoom_out~q ) ) ) ) 
// # ( \main_fsm|zoom_level [2] & ( !\main_fsm|zoom_level [0] & ( (!\KEY[3]~input_o  & !\prev_zoom_out~q ) ) ) ) # ( !\main_fsm|zoom_level [2] & ( !\main_fsm|zoom_level [0] & ( (!\KEY[3]~input_o  & (!\main_fsm|zoom_level [1] & !\prev_zoom_out~q )) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\prev_zoom_out~q ),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [2]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|start_condition~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|start_condition~1 .extended_lut = "off";
defparam \main_fsm|start_condition~1 .lut_mask = 64'h8080A0A0A0A0A0A0;
defparam \main_fsm|start_condition~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N39
cyclonev_lcell_comb \main_fsm|prev_zoom_level~0 (
// Equation(s):
// \main_fsm|prev_zoom_level~0_combout  = ( \main_fsm|start_condition~0_combout  & ( (!\main_fsm|start_condition~1_combout  & !\algorithm_select[1]~0_combout ) ) ) # ( !\main_fsm|start_condition~0_combout  & ( (!\main_fsm|start_condition~1_combout ) # 
// (\algorithm_select[1]~0_combout ) ) )

	.dataa(!\main_fsm|start_condition~1_combout ),
	.datab(gnd),
	.datac(!\algorithm_select[1]~0_combout ),
	.datad(gnd),
	.datae(!\main_fsm|start_condition~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|prev_zoom_level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|prev_zoom_level~0 .extended_lut = "off";
defparam \main_fsm|prev_zoom_level~0 .lut_mask = 64'hAFAFA0A0AFAFA0A0;
defparam \main_fsm|prev_zoom_level~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N24
cyclonev_lcell_comb \scrolling_display|text_data[19][5]~3 (
// Equation(s):
// \scrolling_display|text_data[19][5]~3_combout  = ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & (!\SW[3]~input_o  & !\SW[2]~input_o )) ) ) # ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (!\SW[3]~input_o  $ (!\SW[2]~input_o ))) # (\SW[0]~input_o  & 
// (!\SW[3]~input_o  & !\SW[2]~input_o )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[19][5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[19][5]~3 .extended_lut = "off";
defparam \scrolling_display|text_data[19][5]~3 .lut_mask = 64'h6868686880808080;
defparam \scrolling_display|text_data[19][5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N39
cyclonev_lcell_comb \algorithm_select[0]~1 (
// Equation(s):
// \algorithm_select[0]~1_combout  = ( \SW[1]~input_o  & ( !\SW[0]~input_o  ) ) # ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\SW[3]~input_o  & !\SW[2]~input_o )) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(gnd),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\algorithm_select[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \algorithm_select[0]~1 .extended_lut = "off";
defparam \algorithm_select[0]~1 .lut_mask = 64'h22002200AAAAAAAA;
defparam \algorithm_select[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \resizer|u_ba|Add2~17 (
// Equation(s):
// \resizer|u_ba|Add2~17_sumout  = SUM(( \resizer|u_ba|write_ptr [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_ba|Add2~18  = CARRY(( \resizer|u_ba|write_ptr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~17_sumout ),
	.cout(\resizer|u_ba|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~17 .extended_lut = "off";
defparam \resizer|u_ba|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_ba|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N39
cyclonev_lcell_comb \resizer|u_ba|Add2~1 (
// Equation(s):
// \resizer|u_ba|Add2~1_sumout  = SUM(( \resizer|u_ba|write_ptr [13] ) + ( GND ) + ( \resizer|u_ba|Add2~66  ))
// \resizer|u_ba|Add2~2  = CARRY(( \resizer|u_ba|write_ptr [13] ) + ( GND ) + ( \resizer|u_ba|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~1_sumout ),
	.cout(\resizer|u_ba|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~1 .extended_lut = "off";
defparam \resizer|u_ba|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \resizer|u_ba|Add2~9 (
// Equation(s):
// \resizer|u_ba|Add2~9_sumout  = SUM(( \resizer|u_ba|write_ptr [14] ) + ( GND ) + ( \resizer|u_ba|Add2~2  ))
// \resizer|u_ba|Add2~10  = CARRY(( \resizer|u_ba|write_ptr [14] ) + ( GND ) + ( \resizer|u_ba|Add2~2  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|write_ptr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~9_sumout ),
	.cout(\resizer|u_ba|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~9 .extended_lut = "off";
defparam \resizer|u_ba|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_ba|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N44
dffeas \resizer|u_ba|write_ptr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[14] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N45
cyclonev_lcell_comb \resizer|u_ba|Add2~13 (
// Equation(s):
// \resizer|u_ba|Add2~13_sumout  = SUM(( \resizer|u_ba|write_ptr [15] ) + ( GND ) + ( \resizer|u_ba|Add2~10  ))
// \resizer|u_ba|Add2~14  = CARRY(( \resizer|u_ba|write_ptr [15] ) + ( GND ) + ( \resizer|u_ba|Add2~10  ))

	.dataa(!\resizer|u_ba|write_ptr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~13_sumout ),
	.cout(\resizer|u_ba|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~13 .extended_lut = "off";
defparam \resizer|u_ba|Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_ba|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N46
dffeas \resizer|u_ba|write_ptr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[15] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \resizer|u_ba|Add2~5 (
// Equation(s):
// \resizer|u_ba|Add2~5_sumout  = SUM(( \resizer|u_ba|write_ptr [16] ) + ( GND ) + ( \resizer|u_ba|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~5 .extended_lut = "off";
defparam \resizer|u_ba|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N50
dffeas \resizer|u_ba|write_ptr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[16] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \resizer|u_ba|LessThan0~13 (
// Equation(s):
// \resizer|u_ba|LessThan0~13_combout  = ( !\resizer|u_ba|write_ptr [16] & ( (!\resizer|u_ba|write_ptr [15] & !\resizer|u_ba|write_ptr [14]) ) )

	.dataa(gnd),
	.datab(!\resizer|u_ba|write_ptr [15]),
	.datac(gnd),
	.datad(!\resizer|u_ba|write_ptr [14]),
	.datae(!\resizer|u_ba|write_ptr [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~13 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~13 .lut_mask = 64'hCC000000CC000000;
defparam \resizer|u_ba|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N39
cyclonev_lcell_comb \main_fsm|LessThan1~0 (
// Equation(s):
// \main_fsm|LessThan1~0_combout  = ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] ) ) # ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \main_fsm|zoom_level [2] ) ) ) # ( \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] ) ) # ( 
// !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|LessThan1~0 .extended_lut = "off";
defparam \main_fsm|LessThan1~0 .lut_mask = 64'hFFFFFFFF0F0FFFFF;
defparam \main_fsm|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N12
cyclonev_lcell_comb \resizer|u_ba|Equal2~0 (
// Equation(s):
// \resizer|u_ba|Equal2~0_combout  = (\main_fsm|zoom_level [1] & (!\main_fsm|zoom_level [2] & \main_fsm|zoom_level [0]))

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Equal2~0 .extended_lut = "off";
defparam \resizer|u_ba|Equal2~0 .lut_mask = 64'h0404040404040404;
defparam \resizer|u_ba|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \resizer|u_ba|Equal2~1 (
// Equation(s):
// \resizer|u_ba|Equal2~1_combout  = ( \main_fsm|zoom_level [1] & ( !\main_fsm|zoom_level [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [2]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Equal2~1 .extended_lut = "off";
defparam \resizer|u_ba|Equal2~1 .lut_mask = 64'h00000000FF00FF00;
defparam \resizer|u_ba|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y12_N0
cyclonev_mac \resizer|u_ba|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({!\resizer|u_ba|Equal2~1_combout ,\resizer|u_ba|Equal2~0_combout ,!\resizer|u_ba|Equal2~0_combout ,\resizer|u_ba|Equal2~0_combout ,!\main_fsm|LessThan1~0_combout ,gnd,gnd,gnd}),
	.ay({!\resizer|u_ba|Equal2~1_combout ,\main_fsm|LessThan1~0_combout ,vcc,vcc,\resizer|u_ba|Equal2~1_combout ,!\main_fsm|LessThan1~0_combout ,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\resizer|u_ba|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \resizer|u_ba|Mult0~mac .accumulate_clock = "none";
defparam \resizer|u_ba|Mult0~mac .ax_clock = "none";
defparam \resizer|u_ba|Mult0~mac .ax_width = 8;
defparam \resizer|u_ba|Mult0~mac .ay_scan_in_clock = "none";
defparam \resizer|u_ba|Mult0~mac .ay_scan_in_width = 7;
defparam \resizer|u_ba|Mult0~mac .ay_use_scan_in = "false";
defparam \resizer|u_ba|Mult0~mac .az_clock = "none";
defparam \resizer|u_ba|Mult0~mac .bx_clock = "none";
defparam \resizer|u_ba|Mult0~mac .by_clock = "none";
defparam \resizer|u_ba|Mult0~mac .by_use_scan_in = "false";
defparam \resizer|u_ba|Mult0~mac .bz_clock = "none";
defparam \resizer|u_ba|Mult0~mac .coef_a_0 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_a_1 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_a_2 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_a_3 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_a_4 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_a_5 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_a_6 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_a_7 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_b_0 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_b_1 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_b_2 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_b_3 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_b_4 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_b_5 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_b_6 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_b_7 = 0;
defparam \resizer|u_ba|Mult0~mac .coef_sel_a_clock = "none";
defparam \resizer|u_ba|Mult0~mac .coef_sel_b_clock = "none";
defparam \resizer|u_ba|Mult0~mac .delay_scan_out_ay = "false";
defparam \resizer|u_ba|Mult0~mac .delay_scan_out_by = "false";
defparam \resizer|u_ba|Mult0~mac .enable_double_accum = "false";
defparam \resizer|u_ba|Mult0~mac .load_const_clock = "none";
defparam \resizer|u_ba|Mult0~mac .load_const_value = 0;
defparam \resizer|u_ba|Mult0~mac .mode_sub_location = 0;
defparam \resizer|u_ba|Mult0~mac .negate_clock = "none";
defparam \resizer|u_ba|Mult0~mac .operand_source_max = "input";
defparam \resizer|u_ba|Mult0~mac .operand_source_may = "input";
defparam \resizer|u_ba|Mult0~mac .operand_source_mbx = "input";
defparam \resizer|u_ba|Mult0~mac .operand_source_mby = "input";
defparam \resizer|u_ba|Mult0~mac .operation_mode = "m9x9";
defparam \resizer|u_ba|Mult0~mac .output_clock = "none";
defparam \resizer|u_ba|Mult0~mac .preadder_subtract_a = "false";
defparam \resizer|u_ba|Mult0~mac .preadder_subtract_b = "false";
defparam \resizer|u_ba|Mult0~mac .result_a_width = 64;
defparam \resizer|u_ba|Mult0~mac .signed_max = "false";
defparam \resizer|u_ba|Mult0~mac .signed_may = "false";
defparam \resizer|u_ba|Mult0~mac .signed_mbx = "false";
defparam \resizer|u_ba|Mult0~mac .signed_mby = "false";
defparam \resizer|u_ba|Mult0~mac .sub_clock = "none";
defparam \resizer|u_ba|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \resizer|u_ba|Add1~45 (
// Equation(s):
// \resizer|u_ba|Add1~45_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_ba|Add1~46  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|IMG_SIZE_OUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~45_sumout ),
	.cout(\resizer|u_ba|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~45 .extended_lut = "off";
defparam \resizer|u_ba|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_ba|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N3
cyclonev_lcell_comb \resizer|u_ba|Add1~41 (
// Equation(s):
// \resizer|u_ba|Add1~41_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \resizer|u_ba|Add1~46  ))
// \resizer|u_ba|Add1~42  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \resizer|u_ba|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|IMG_SIZE_OUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~41_sumout ),
	.cout(\resizer|u_ba|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~41 .extended_lut = "off";
defparam \resizer|u_ba|Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_ba|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \resizer|u_ba|Add1~37 (
// Equation(s):
// \resizer|u_ba|Add1~37_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \resizer|u_ba|Add1~42  ))
// \resizer|u_ba|Add1~38  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \resizer|u_ba|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|IMG_SIZE_OUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~37_sumout ),
	.cout(\resizer|u_ba|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~37 .extended_lut = "off";
defparam \resizer|u_ba|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_ba|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N9
cyclonev_lcell_comb \resizer|u_ba|Add1~33 (
// Equation(s):
// \resizer|u_ba|Add1~33_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \resizer|u_ba|Add1~38  ))
// \resizer|u_ba|Add1~34  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \resizer|u_ba|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|IMG_SIZE_OUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~33_sumout ),
	.cout(\resizer|u_ba|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~33 .extended_lut = "off";
defparam \resizer|u_ba|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_ba|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N12
cyclonev_lcell_comb \resizer|u_ba|Add1~29 (
// Equation(s):
// \resizer|u_ba|Add1~29_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \resizer|u_ba|Add1~34  ))
// \resizer|u_ba|Add1~30  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \resizer|u_ba|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|IMG_SIZE_OUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~29_sumout ),
	.cout(\resizer|u_ba|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~29 .extended_lut = "off";
defparam \resizer|u_ba|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_ba|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N15
cyclonev_lcell_comb \resizer|u_ba|Add1~57 (
// Equation(s):
// \resizer|u_ba|Add1~57_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \resizer|u_ba|Add1~30  ))
// \resizer|u_ba|Add1~58  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \resizer|u_ba|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|IMG_SIZE_OUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~57_sumout ),
	.cout(\resizer|u_ba|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~57 .extended_lut = "off";
defparam \resizer|u_ba|Add1~57 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_ba|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N18
cyclonev_lcell_comb \resizer|u_ba|Add1~53 (
// Equation(s):
// \resizer|u_ba|Add1~53_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \resizer|u_ba|Add1~58  ))
// \resizer|u_ba|Add1~54  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \resizer|u_ba|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|IMG_SIZE_OUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~53_sumout ),
	.cout(\resizer|u_ba|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~53 .extended_lut = "off";
defparam \resizer|u_ba|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_ba|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \resizer|u_ba|Add1~49 (
// Equation(s):
// \resizer|u_ba|Add1~49_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \resizer|u_ba|Add1~54  ))
// \resizer|u_ba|Add1~50  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \resizer|u_ba|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|IMG_SIZE_OUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~49_sumout ),
	.cout(\resizer|u_ba|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~49 .extended_lut = "off";
defparam \resizer|u_ba|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_ba|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \resizer|u_ba|Add1~25 (
// Equation(s):
// \resizer|u_ba|Add1~25_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \resizer|u_ba|Add1~50  ))
// \resizer|u_ba|Add1~26  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \resizer|u_ba|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|IMG_SIZE_OUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~25_sumout ),
	.cout(\resizer|u_ba|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~25 .extended_lut = "off";
defparam \resizer|u_ba|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_ba|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N27
cyclonev_lcell_comb \resizer|u_ba|Add1~21 (
// Equation(s):
// \resizer|u_ba|Add1~21_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \resizer|u_ba|Add1~26  ))
// \resizer|u_ba|Add1~22  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \resizer|u_ba|Add1~26  ))

	.dataa(!\resizer|u_ba|IMG_SIZE_OUT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~21_sumout ),
	.cout(\resizer|u_ba|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~21 .extended_lut = "off";
defparam \resizer|u_ba|Add1~21 .lut_mask = 64'h0000000000005555;
defparam \resizer|u_ba|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N30
cyclonev_lcell_comb \resizer|u_ba|Add1~5 (
// Equation(s):
// \resizer|u_ba|Add1~5_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \resizer|u_ba|Add1~22  ))
// \resizer|u_ba|Add1~6  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \resizer|u_ba|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|IMG_SIZE_OUT [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~5_sumout ),
	.cout(\resizer|u_ba|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~5 .extended_lut = "off";
defparam \resizer|u_ba|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_ba|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N33
cyclonev_lcell_comb \resizer|u_ba|Add1~17 (
// Equation(s):
// \resizer|u_ba|Add1~17_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \resizer|u_ba|Add1~6  ))
// \resizer|u_ba|Add1~18  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \resizer|u_ba|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|IMG_SIZE_OUT [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~17_sumout ),
	.cout(\resizer|u_ba|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~17 .extended_lut = "off";
defparam \resizer|u_ba|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_ba|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N36
cyclonev_lcell_comb \resizer|u_ba|Add1~13 (
// Equation(s):
// \resizer|u_ba|Add1~13_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \resizer|u_ba|Add1~18  ))
// \resizer|u_ba|Add1~14  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \resizer|u_ba|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|IMG_SIZE_OUT [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~13_sumout ),
	.cout(\resizer|u_ba|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~13 .extended_lut = "off";
defparam \resizer|u_ba|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_ba|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N39
cyclonev_lcell_comb \resizer|u_ba|Add1~9 (
// Equation(s):
// \resizer|u_ba|Add1~9_sumout  = SUM(( \resizer|u_ba|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \resizer|u_ba|Add1~14  ))
// \resizer|u_ba|Add1~10  = CARRY(( \resizer|u_ba|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \resizer|u_ba|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|IMG_SIZE_OUT [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~9_sumout ),
	.cout(\resizer|u_ba|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~9 .extended_lut = "off";
defparam \resizer|u_ba|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_ba|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \resizer|u_ba|Add1~1 (
// Equation(s):
// \resizer|u_ba|Add1~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_ba|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add1~1 .extended_lut = "off";
defparam \resizer|u_ba|Add1~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_ba|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N3
cyclonev_lcell_comb \resizer|u_ba|LessThan0~1 (
// Equation(s):
// \resizer|u_ba|LessThan0~1_combout  = ( !\resizer|u_ba|write_ptr [9] & ( \resizer|u_ba|Add1~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_ba|write_ptr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~1 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~1 .lut_mask = 64'h00FF00FF00000000;
defparam \resizer|u_ba|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N37
dffeas \resizer|u_ba|write_ptr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[12] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N34
dffeas \resizer|u_ba|write_ptr[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[11]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N24
cyclonev_lcell_comb \resizer|u_ba|LessThan0~2 (
// Equation(s):
// \resizer|u_ba|LessThan0~2_combout  = ( \resizer|u_ba|Add1~13_sumout  & ( \resizer|u_ba|Add1~9_sumout  & ( (!\resizer|u_ba|write_ptr [13]) # ((!\resizer|u_ba|write_ptr [12]) # ((\resizer|u_ba|Add1~17_sumout  & !\resizer|u_ba|write_ptr[11]~DUPLICATE_q ))) ) 
// ) ) # ( !\resizer|u_ba|Add1~13_sumout  & ( \resizer|u_ba|Add1~9_sumout  & ( (!\resizer|u_ba|write_ptr [13]) # ((!\resizer|u_ba|write_ptr [12] & (\resizer|u_ba|Add1~17_sumout  & !\resizer|u_ba|write_ptr[11]~DUPLICATE_q ))) ) ) ) # ( 
// \resizer|u_ba|Add1~13_sumout  & ( !\resizer|u_ba|Add1~9_sumout  & ( (!\resizer|u_ba|write_ptr [13] & ((!\resizer|u_ba|write_ptr [12]) # ((\resizer|u_ba|Add1~17_sumout  & !\resizer|u_ba|write_ptr[11]~DUPLICATE_q )))) ) ) ) # ( !\resizer|u_ba|Add1~13_sumout 
//  & ( !\resizer|u_ba|Add1~9_sumout  & ( (!\resizer|u_ba|write_ptr [13] & (!\resizer|u_ba|write_ptr [12] & (\resizer|u_ba|Add1~17_sumout  & !\resizer|u_ba|write_ptr[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\resizer|u_ba|write_ptr [13]),
	.datab(!\resizer|u_ba|write_ptr [12]),
	.datac(!\resizer|u_ba|Add1~17_sumout ),
	.datad(!\resizer|u_ba|write_ptr[11]~DUPLICATE_q ),
	.datae(!\resizer|u_ba|Add1~13_sumout ),
	.dataf(!\resizer|u_ba|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~2 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~2 .lut_mask = 64'h08008A88AEAAEFEE;
defparam \resizer|u_ba|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N42
cyclonev_lcell_comb \resizer|u_ba|LessThan0~3 (
// Equation(s):
// \resizer|u_ba|LessThan0~3_combout  = ( !\resizer|u_ba|LessThan0~2_combout  & ( (!\resizer|u_ba|LessThan0~0_combout ) # ((!\resizer|u_ba|LessThan0~1_combout  & ((!\resizer|u_ba|Add1~5_sumout ) # (\resizer|u_ba|write_ptr [10]))) # 
// (\resizer|u_ba|LessThan0~1_combout  & (\resizer|u_ba|write_ptr [10] & !\resizer|u_ba|Add1~5_sumout ))) ) )

	.dataa(!\resizer|u_ba|LessThan0~1_combout ),
	.datab(!\resizer|u_ba|write_ptr [10]),
	.datac(!\resizer|u_ba|Add1~5_sumout ),
	.datad(!\resizer|u_ba|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_ba|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~3 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~3 .lut_mask = 64'hFFB2FFB200000000;
defparam \resizer|u_ba|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N12
cyclonev_lcell_comb \resizer|u_ba|write_ptr[0]~0 (
// Equation(s):
// \resizer|u_ba|write_ptr[0]~0_combout  = ( \resizer|u_ba|LessThan0~3_combout  & ( (!\main_fsm|current_state~q ) # ((!\resizer|u_ba|Add1~1_sumout  & ((!\resizer|u_ba|LessThan0~12_combout ) # (!\resizer|u_ba|LessThan0~13_combout )))) ) ) # ( 
// !\resizer|u_ba|LessThan0~3_combout  & ( (!\main_fsm|current_state~q ) # ((!\resizer|u_ba|LessThan0~13_combout  & !\resizer|u_ba|Add1~1_sumout )) ) )

	.dataa(!\resizer|u_ba|LessThan0~12_combout ),
	.datab(!\resizer|u_ba|LessThan0~13_combout ),
	.datac(!\main_fsm|current_state~q ),
	.datad(!\resizer|u_ba|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_ba|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[0]~0 .extended_lut = "off";
defparam \resizer|u_ba|write_ptr[0]~0 .lut_mask = 64'hFCF0FCF0FEF0FEF0;
defparam \resizer|u_ba|write_ptr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \resizer|u_ba|write_ptr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[0] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N3
cyclonev_lcell_comb \resizer|u_ba|Add2~21 (
// Equation(s):
// \resizer|u_ba|Add2~21_sumout  = SUM(( \resizer|u_ba|write_ptr [1] ) + ( GND ) + ( \resizer|u_ba|Add2~18  ))
// \resizer|u_ba|Add2~22  = CARRY(( \resizer|u_ba|write_ptr [1] ) + ( GND ) + ( \resizer|u_ba|Add2~18  ))

	.dataa(!\resizer|u_ba|write_ptr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~21_sumout ),
	.cout(\resizer|u_ba|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~21 .extended_lut = "off";
defparam \resizer|u_ba|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_ba|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \resizer|u_ba|write_ptr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[1] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \resizer|u_ba|Add2~25 (
// Equation(s):
// \resizer|u_ba|Add2~25_sumout  = SUM(( \resizer|u_ba|write_ptr[2]~DUPLICATE_q  ) + ( GND ) + ( \resizer|u_ba|Add2~22  ))
// \resizer|u_ba|Add2~26  = CARRY(( \resizer|u_ba|write_ptr[2]~DUPLICATE_q  ) + ( GND ) + ( \resizer|u_ba|Add2~22  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|write_ptr[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~25_sumout ),
	.cout(\resizer|u_ba|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~25 .extended_lut = "off";
defparam \resizer|u_ba|Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_ba|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N8
dffeas \resizer|u_ba|write_ptr[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[2]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N9
cyclonev_lcell_comb \resizer|u_ba|Add2~29 (
// Equation(s):
// \resizer|u_ba|Add2~29_sumout  = SUM(( \resizer|u_ba|write_ptr [3] ) + ( GND ) + ( \resizer|u_ba|Add2~26  ))
// \resizer|u_ba|Add2~30  = CARRY(( \resizer|u_ba|write_ptr [3] ) + ( GND ) + ( \resizer|u_ba|Add2~26  ))

	.dataa(!\resizer|u_ba|write_ptr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~29_sumout ),
	.cout(\resizer|u_ba|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~29 .extended_lut = "off";
defparam \resizer|u_ba|Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_ba|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N10
dffeas \resizer|u_ba|write_ptr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[3] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \resizer|u_ba|Add2~33 (
// Equation(s):
// \resizer|u_ba|Add2~33_sumout  = SUM(( \resizer|u_ba|write_ptr [4] ) + ( GND ) + ( \resizer|u_ba|Add2~30  ))
// \resizer|u_ba|Add2~34  = CARRY(( \resizer|u_ba|write_ptr [4] ) + ( GND ) + ( \resizer|u_ba|Add2~30  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|write_ptr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~33_sumout ),
	.cout(\resizer|u_ba|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~33 .extended_lut = "off";
defparam \resizer|u_ba|Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_ba|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \resizer|u_ba|write_ptr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[4] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N15
cyclonev_lcell_comb \resizer|u_ba|Add2~37 (
// Equation(s):
// \resizer|u_ba|Add2~37_sumout  = SUM(( \resizer|u_ba|write_ptr [5] ) + ( GND ) + ( \resizer|u_ba|Add2~34  ))
// \resizer|u_ba|Add2~38  = CARRY(( \resizer|u_ba|write_ptr [5] ) + ( GND ) + ( \resizer|u_ba|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~37_sumout ),
	.cout(\resizer|u_ba|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~37 .extended_lut = "off";
defparam \resizer|u_ba|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \resizer|u_ba|write_ptr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[5] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \resizer|u_ba|Add2~41 (
// Equation(s):
// \resizer|u_ba|Add2~41_sumout  = SUM(( \resizer|u_ba|write_ptr[6]~DUPLICATE_q  ) + ( GND ) + ( \resizer|u_ba|Add2~38  ))
// \resizer|u_ba|Add2~42  = CARRY(( \resizer|u_ba|write_ptr[6]~DUPLICATE_q  ) + ( GND ) + ( \resizer|u_ba|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~41_sumout ),
	.cout(\resizer|u_ba|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~41 .extended_lut = "off";
defparam \resizer|u_ba|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \resizer|u_ba|write_ptr[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[6]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N21
cyclonev_lcell_comb \resizer|u_ba|Add2~45 (
// Equation(s):
// \resizer|u_ba|Add2~45_sumout  = SUM(( \resizer|u_ba|write_ptr [7] ) + ( GND ) + ( \resizer|u_ba|Add2~42  ))
// \resizer|u_ba|Add2~46  = CARRY(( \resizer|u_ba|write_ptr [7] ) + ( GND ) + ( \resizer|u_ba|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~45_sumout ),
	.cout(\resizer|u_ba|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~45 .extended_lut = "off";
defparam \resizer|u_ba|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N22
dffeas \resizer|u_ba|write_ptr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[7] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \resizer|u_ba|Add2~49 (
// Equation(s):
// \resizer|u_ba|Add2~49_sumout  = SUM(( \resizer|u_ba|write_ptr [8] ) + ( GND ) + ( \resizer|u_ba|Add2~46  ))
// \resizer|u_ba|Add2~50  = CARRY(( \resizer|u_ba|write_ptr [8] ) + ( GND ) + ( \resizer|u_ba|Add2~46  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|write_ptr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~49_sumout ),
	.cout(\resizer|u_ba|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~49 .extended_lut = "off";
defparam \resizer|u_ba|Add2~49 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_ba|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \resizer|u_ba|write_ptr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[8] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \resizer|u_ba|Add2~53 (
// Equation(s):
// \resizer|u_ba|Add2~53_sumout  = SUM(( \resizer|u_ba|write_ptr [9] ) + ( GND ) + ( \resizer|u_ba|Add2~50  ))
// \resizer|u_ba|Add2~54  = CARRY(( \resizer|u_ba|write_ptr [9] ) + ( GND ) + ( \resizer|u_ba|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~53_sumout ),
	.cout(\resizer|u_ba|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~53 .extended_lut = "off";
defparam \resizer|u_ba|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N28
dffeas \resizer|u_ba|write_ptr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[9] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \resizer|u_ba|Add2~57 (
// Equation(s):
// \resizer|u_ba|Add2~57_sumout  = SUM(( \resizer|u_ba|write_ptr [10] ) + ( GND ) + ( \resizer|u_ba|Add2~54  ))
// \resizer|u_ba|Add2~58  = CARRY(( \resizer|u_ba|write_ptr [10] ) + ( GND ) + ( \resizer|u_ba|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~57_sumout ),
	.cout(\resizer|u_ba|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~57 .extended_lut = "off";
defparam \resizer|u_ba|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \resizer|u_ba|write_ptr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[10] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N33
cyclonev_lcell_comb \resizer|u_ba|Add2~61 (
// Equation(s):
// \resizer|u_ba|Add2~61_sumout  = SUM(( \resizer|u_ba|write_ptr [11] ) + ( GND ) + ( \resizer|u_ba|Add2~58  ))
// \resizer|u_ba|Add2~62  = CARRY(( \resizer|u_ba|write_ptr [11] ) + ( GND ) + ( \resizer|u_ba|Add2~58  ))

	.dataa(!\resizer|u_ba|write_ptr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~61_sumout ),
	.cout(\resizer|u_ba|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~61 .extended_lut = "off";
defparam \resizer|u_ba|Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_ba|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N35
dffeas \resizer|u_ba|write_ptr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[11] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \resizer|u_ba|Add2~65 (
// Equation(s):
// \resizer|u_ba|Add2~65_sumout  = SUM(( \resizer|u_ba|write_ptr[12]~DUPLICATE_q  ) + ( GND ) + ( \resizer|u_ba|Add2~62  ))
// \resizer|u_ba|Add2~66  = CARRY(( \resizer|u_ba|write_ptr[12]~DUPLICATE_q  ) + ( GND ) + ( \resizer|u_ba|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add2~65_sumout ),
	.cout(\resizer|u_ba|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add2~65 .extended_lut = "off";
defparam \resizer|u_ba|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N38
dffeas \resizer|u_ba|write_ptr[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[12]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N40
dffeas \resizer|u_ba|write_ptr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[13] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N54
cyclonev_lcell_comb \resizer|u_ba|LessThan0~0 (
// Equation(s):
// \resizer|u_ba|LessThan0~0_combout  = ( \resizer|u_ba|Add1~13_sumout  & ( \resizer|u_ba|Add1~9_sumout  & ( (\resizer|u_ba|write_ptr [13] & (\resizer|u_ba|write_ptr [12] & (!\resizer|u_ba|Add1~17_sumout  $ (\resizer|u_ba|write_ptr[11]~DUPLICATE_q )))) ) ) ) 
// # ( !\resizer|u_ba|Add1~13_sumout  & ( \resizer|u_ba|Add1~9_sumout  & ( (\resizer|u_ba|write_ptr [13] & (!\resizer|u_ba|write_ptr [12] & (!\resizer|u_ba|Add1~17_sumout  $ (\resizer|u_ba|write_ptr[11]~DUPLICATE_q )))) ) ) ) # ( \resizer|u_ba|Add1~13_sumout 
//  & ( !\resizer|u_ba|Add1~9_sumout  & ( (!\resizer|u_ba|write_ptr [13] & (\resizer|u_ba|write_ptr [12] & (!\resizer|u_ba|Add1~17_sumout  $ (\resizer|u_ba|write_ptr[11]~DUPLICATE_q )))) ) ) ) # ( !\resizer|u_ba|Add1~13_sumout  & ( 
// !\resizer|u_ba|Add1~9_sumout  & ( (!\resizer|u_ba|write_ptr [13] & (!\resizer|u_ba|write_ptr [12] & (!\resizer|u_ba|Add1~17_sumout  $ (\resizer|u_ba|write_ptr[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\resizer|u_ba|write_ptr [13]),
	.datab(!\resizer|u_ba|write_ptr [12]),
	.datac(!\resizer|u_ba|Add1~17_sumout ),
	.datad(!\resizer|u_ba|write_ptr[11]~DUPLICATE_q ),
	.datae(!\resizer|u_ba|Add1~13_sumout ),
	.dataf(!\resizer|u_ba|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~0 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~0 .lut_mask = 64'h8008200240041001;
defparam \resizer|u_ba|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N15
cyclonev_lcell_comb \resizer|u_ba|LessThan0~4 (
// Equation(s):
// \resizer|u_ba|LessThan0~4_combout  = ( \resizer|u_ba|Add1~5_sumout  & ( !\resizer|u_ba|write_ptr [10] ) ) # ( !\resizer|u_ba|Add1~5_sumout  & ( \resizer|u_ba|write_ptr [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~4 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~4 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \resizer|u_ba|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N45
cyclonev_lcell_comb \resizer|u_ba|LessThan0~5 (
// Equation(s):
// \resizer|u_ba|LessThan0~5_combout  = ( \resizer|u_ba|write_ptr [9] & ( !\resizer|u_ba|Add1~21_sumout  ) ) # ( !\resizer|u_ba|write_ptr [9] & ( \resizer|u_ba|Add1~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_ba|write_ptr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~5 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~5 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \resizer|u_ba|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \resizer|u_ba|write_ptr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[2] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N30
cyclonev_lcell_comb \resizer|u_ba|LessThan0~8 (
// Equation(s):
// \resizer|u_ba|LessThan0~8_combout  = ( \resizer|u_ba|Add1~33_sumout  & ( \resizer|u_ba|Add1~37_sumout  & ( (!\resizer|u_ba|Add1~29_sumout  & (!\resizer|u_ba|write_ptr [4] & ((!\resizer|u_ba|write_ptr [2]) # (!\resizer|u_ba|write_ptr [3])))) # 
// (\resizer|u_ba|Add1~29_sumout  & ((!\resizer|u_ba|write_ptr [2]) # ((!\resizer|u_ba|write_ptr [4]) # (!\resizer|u_ba|write_ptr [3])))) ) ) ) # ( !\resizer|u_ba|Add1~33_sumout  & ( \resizer|u_ba|Add1~37_sumout  & ( (!\resizer|u_ba|Add1~29_sumout  & 
// (!\resizer|u_ba|write_ptr [2] & (!\resizer|u_ba|write_ptr [4] & !\resizer|u_ba|write_ptr [3]))) # (\resizer|u_ba|Add1~29_sumout  & ((!\resizer|u_ba|write_ptr [4]) # ((!\resizer|u_ba|write_ptr [2] & !\resizer|u_ba|write_ptr [3])))) ) ) ) # ( 
// \resizer|u_ba|Add1~33_sumout  & ( !\resizer|u_ba|Add1~37_sumout  & ( (!\resizer|u_ba|Add1~29_sumout  & (!\resizer|u_ba|write_ptr [4] & !\resizer|u_ba|write_ptr [3])) # (\resizer|u_ba|Add1~29_sumout  & ((!\resizer|u_ba|write_ptr [4]) # 
// (!\resizer|u_ba|write_ptr [3]))) ) ) ) # ( !\resizer|u_ba|Add1~33_sumout  & ( !\resizer|u_ba|Add1~37_sumout  & ( (\resizer|u_ba|Add1~29_sumout  & !\resizer|u_ba|write_ptr [4]) ) ) )

	.dataa(!\resizer|u_ba|write_ptr [2]),
	.datab(!\resizer|u_ba|Add1~29_sumout ),
	.datac(!\resizer|u_ba|write_ptr [4]),
	.datad(!\resizer|u_ba|write_ptr [3]),
	.datae(!\resizer|u_ba|Add1~33_sumout ),
	.dataf(!\resizer|u_ba|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~8 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~8 .lut_mask = 64'h3030F330B230F3B2;
defparam \resizer|u_ba|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N20
dffeas \resizer|u_ba|write_ptr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|write_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|write_ptr[6] .is_wysiwyg = "true";
defparam \resizer|u_ba|write_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \resizer|u_ba|LessThan0~10 (
// Equation(s):
// \resizer|u_ba|LessThan0~10_combout  = ( \resizer|u_ba|Add1~49_sumout  & ( \resizer|u_ba|Add1~53_sumout  & ( (!\resizer|u_ba|write_ptr [6]) # ((!\resizer|u_ba|write_ptr [7]) # ((!\resizer|u_ba|write_ptr [5] & \resizer|u_ba|Add1~57_sumout ))) ) ) ) # ( 
// !\resizer|u_ba|Add1~49_sumout  & ( \resizer|u_ba|Add1~53_sumout  & ( (!\resizer|u_ba|write_ptr [7] & ((!\resizer|u_ba|write_ptr [6]) # ((!\resizer|u_ba|write_ptr [5] & \resizer|u_ba|Add1~57_sumout )))) ) ) ) # ( \resizer|u_ba|Add1~49_sumout  & ( 
// !\resizer|u_ba|Add1~53_sumout  & ( (!\resizer|u_ba|write_ptr [7]) # ((!\resizer|u_ba|write_ptr [6] & (!\resizer|u_ba|write_ptr [5] & \resizer|u_ba|Add1~57_sumout ))) ) ) ) # ( !\resizer|u_ba|Add1~49_sumout  & ( !\resizer|u_ba|Add1~53_sumout  & ( 
// (!\resizer|u_ba|write_ptr [6] & (!\resizer|u_ba|write_ptr [5] & (!\resizer|u_ba|write_ptr [7] & \resizer|u_ba|Add1~57_sumout ))) ) ) )

	.dataa(!\resizer|u_ba|write_ptr [6]),
	.datab(!\resizer|u_ba|write_ptr [5]),
	.datac(!\resizer|u_ba|write_ptr [7]),
	.datad(!\resizer|u_ba|Add1~57_sumout ),
	.datae(!\resizer|u_ba|Add1~49_sumout ),
	.dataf(!\resizer|u_ba|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~10 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~10 .lut_mask = 64'h0080F0F8A0E0FAFE;
defparam \resizer|u_ba|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N30
cyclonev_lcell_comb \resizer|u_ba|LessThan0~7 (
// Equation(s):
// \resizer|u_ba|LessThan0~7_combout  = ( \resizer|u_ba|Add1~37_sumout  & ( \resizer|u_ba|write_ptr [2] & ( (!\resizer|u_ba|Add1~41_sumout  & (\resizer|u_ba|Add1~45_sumout  & (!\resizer|u_ba|write_ptr [0] & !\resizer|u_ba|write_ptr [1]))) # 
// (\resizer|u_ba|Add1~41_sumout  & ((!\resizer|u_ba|write_ptr [1]) # ((\resizer|u_ba|Add1~45_sumout  & !\resizer|u_ba|write_ptr [0])))) ) ) ) # ( !\resizer|u_ba|Add1~37_sumout  & ( !\resizer|u_ba|write_ptr [2] & ( (!\resizer|u_ba|Add1~41_sumout  & 
// (\resizer|u_ba|Add1~45_sumout  & (!\resizer|u_ba|write_ptr [0] & !\resizer|u_ba|write_ptr [1]))) # (\resizer|u_ba|Add1~41_sumout  & ((!\resizer|u_ba|write_ptr [1]) # ((\resizer|u_ba|Add1~45_sumout  & !\resizer|u_ba|write_ptr [0])))) ) ) )

	.dataa(!\resizer|u_ba|Add1~45_sumout ),
	.datab(!\resizer|u_ba|write_ptr [0]),
	.datac(!\resizer|u_ba|Add1~41_sumout ),
	.datad(!\resizer|u_ba|write_ptr [1]),
	.datae(!\resizer|u_ba|Add1~37_sumout ),
	.dataf(!\resizer|u_ba|write_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~7 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~7 .lut_mask = 64'h4F04000000004F04;
defparam \resizer|u_ba|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \resizer|u_ba|LessThan0~9 (
// Equation(s):
// \resizer|u_ba|LessThan0~9_combout  = ( \resizer|u_ba|Add1~49_sumout  & ( \resizer|u_ba|Add1~53_sumout  & ( (\resizer|u_ba|write_ptr [6] & (\resizer|u_ba|write_ptr [7] & (!\resizer|u_ba|write_ptr [5] $ (\resizer|u_ba|Add1~57_sumout )))) ) ) ) # ( 
// !\resizer|u_ba|Add1~49_sumout  & ( \resizer|u_ba|Add1~53_sumout  & ( (\resizer|u_ba|write_ptr [6] & (!\resizer|u_ba|write_ptr [7] & (!\resizer|u_ba|write_ptr [5] $ (\resizer|u_ba|Add1~57_sumout )))) ) ) ) # ( \resizer|u_ba|Add1~49_sumout  & ( 
// !\resizer|u_ba|Add1~53_sumout  & ( (!\resizer|u_ba|write_ptr [6] & (\resizer|u_ba|write_ptr [7] & (!\resizer|u_ba|write_ptr [5] $ (\resizer|u_ba|Add1~57_sumout )))) ) ) ) # ( !\resizer|u_ba|Add1~49_sumout  & ( !\resizer|u_ba|Add1~53_sumout  & ( 
// (!\resizer|u_ba|write_ptr [6] & (!\resizer|u_ba|write_ptr [7] & (!\resizer|u_ba|write_ptr [5] $ (\resizer|u_ba|Add1~57_sumout )))) ) ) )

	.dataa(!\resizer|u_ba|write_ptr [6]),
	.datab(!\resizer|u_ba|write_ptr [5]),
	.datac(!\resizer|u_ba|write_ptr [7]),
	.datad(!\resizer|u_ba|Add1~57_sumout ),
	.datae(!\resizer|u_ba|Add1~49_sumout ),
	.dataf(!\resizer|u_ba|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~9 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~9 .lut_mask = 64'h8020080240100401;
defparam \resizer|u_ba|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N15
cyclonev_lcell_comb \resizer|u_ba|LessThan0~6 (
// Equation(s):
// \resizer|u_ba|LessThan0~6_combout  = ( \resizer|u_ba|Add1~33_sumout  & ( \resizer|u_ba|Add1~29_sumout  & ( (\resizer|u_ba|write_ptr [4] & \resizer|u_ba|write_ptr [3]) ) ) ) # ( !\resizer|u_ba|Add1~33_sumout  & ( \resizer|u_ba|Add1~29_sumout  & ( 
// (\resizer|u_ba|write_ptr [4] & !\resizer|u_ba|write_ptr [3]) ) ) ) # ( \resizer|u_ba|Add1~33_sumout  & ( !\resizer|u_ba|Add1~29_sumout  & ( (!\resizer|u_ba|write_ptr [4] & \resizer|u_ba|write_ptr [3]) ) ) ) # ( !\resizer|u_ba|Add1~33_sumout  & ( 
// !\resizer|u_ba|Add1~29_sumout  & ( (!\resizer|u_ba|write_ptr [4] & !\resizer|u_ba|write_ptr [3]) ) ) )

	.dataa(!\resizer|u_ba|write_ptr [4]),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr [3]),
	.datad(gnd),
	.datae(!\resizer|u_ba|Add1~33_sumout ),
	.dataf(!\resizer|u_ba|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~6 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~6 .lut_mask = 64'hA0A00A0A50500505;
defparam \resizer|u_ba|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N51
cyclonev_lcell_comb \resizer|u_ba|LessThan0~11 (
// Equation(s):
// \resizer|u_ba|LessThan0~11_combout  = ( \resizer|u_ba|LessThan0~6_combout  & ( (!\resizer|u_ba|LessThan0~10_combout  & ((!\resizer|u_ba|LessThan0~9_combout ) # ((!\resizer|u_ba|LessThan0~8_combout  & !\resizer|u_ba|LessThan0~7_combout )))) ) ) # ( 
// !\resizer|u_ba|LessThan0~6_combout  & ( (!\resizer|u_ba|LessThan0~10_combout  & ((!\resizer|u_ba|LessThan0~8_combout ) # (!\resizer|u_ba|LessThan0~9_combout ))) ) )

	.dataa(!\resizer|u_ba|LessThan0~8_combout ),
	.datab(!\resizer|u_ba|LessThan0~10_combout ),
	.datac(!\resizer|u_ba|LessThan0~7_combout ),
	.datad(!\resizer|u_ba|LessThan0~9_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_ba|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~11 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~11 .lut_mask = 64'hCC88CC88CC80CC80;
defparam \resizer|u_ba|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N18
cyclonev_lcell_comb \resizer|u_ba|LessThan0~12 (
// Equation(s):
// \resizer|u_ba|LessThan0~12_combout  = ( !\resizer|u_ba|LessThan0~5_combout  & ( \resizer|u_ba|LessThan0~11_combout  & ( (\resizer|u_ba|LessThan0~0_combout  & (\resizer|u_ba|Add1~25_sumout  & (!\resizer|u_ba|write_ptr [8] & 
// !\resizer|u_ba|LessThan0~4_combout ))) ) ) ) # ( !\resizer|u_ba|LessThan0~5_combout  & ( !\resizer|u_ba|LessThan0~11_combout  & ( (\resizer|u_ba|LessThan0~0_combout  & (!\resizer|u_ba|LessThan0~4_combout  & ((!\resizer|u_ba|write_ptr [8]) # 
// (\resizer|u_ba|Add1~25_sumout )))) ) ) )

	.dataa(!\resizer|u_ba|LessThan0~0_combout ),
	.datab(!\resizer|u_ba|Add1~25_sumout ),
	.datac(!\resizer|u_ba|write_ptr [8]),
	.datad(!\resizer|u_ba|LessThan0~4_combout ),
	.datae(!\resizer|u_ba|LessThan0~5_combout ),
	.dataf(!\resizer|u_ba|LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~12 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~12 .lut_mask = 64'h5100000010000000;
defparam \resizer|u_ba|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N0
cyclonev_lcell_comb \resizer|u_ba|done~0 (
// Equation(s):
// \resizer|u_ba|done~0_combout  = ( \resizer|u_ba|LessThan0~3_combout  & ( (!\resizer|u_ba|Add1~1_sumout  & (\main_fsm|current_state~q  & ((!\resizer|u_ba|LessThan0~12_combout ) # (!\resizer|u_ba|LessThan0~13_combout )))) ) ) # ( 
// !\resizer|u_ba|LessThan0~3_combout  & ( (!\resizer|u_ba|Add1~1_sumout  & (\main_fsm|current_state~q  & !\resizer|u_ba|LessThan0~13_combout )) ) )

	.dataa(!\resizer|u_ba|LessThan0~12_combout ),
	.datab(!\resizer|u_ba|Add1~1_sumout ),
	.datac(!\main_fsm|current_state~q ),
	.datad(!\resizer|u_ba|LessThan0~13_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_ba|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|done~0 .extended_lut = "off";
defparam \resizer|u_ba|done~0 .lut_mask = 64'h0C000C000C080C08;
defparam \resizer|u_ba|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N2
dffeas \resizer|u_ba|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|done .is_wysiwyg = "true";
defparam \resizer|u_ba|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N0
cyclonev_lcell_comb \resizer|u_nn|Add2~17 (
// Equation(s):
// \resizer|u_nn|Add2~17_sumout  = SUM(( \resizer|u_nn|write_ptr [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_nn|Add2~18  = CARRY(( \resizer|u_nn|write_ptr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~17_sumout ),
	.cout(\resizer|u_nn|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~17 .extended_lut = "off";
defparam \resizer|u_nn|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N18
cyclonev_lcell_comb \resizer|u_nn|IMG_HEIGHT_OUT[3]~0 (
// Equation(s):
// \resizer|u_nn|IMG_HEIGHT_OUT[3]~0_combout  = ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [2] & ( \main_fsm|zoom_level [1] ) ) ) # ( \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] & ( !\main_fsm|zoom_level [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|IMG_HEIGHT_OUT[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|IMG_HEIGHT_OUT[3]~0 .extended_lut = "off";
defparam \resizer|u_nn|IMG_HEIGHT_OUT[3]~0 .lut_mask = 64'h0000FF0000FF0000;
defparam \resizer|u_nn|IMG_HEIGHT_OUT[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \resizer|u_pr|Equal0~0 (
// Equation(s):
// \resizer|u_pr|Equal0~0_combout  = ( \main_fsm|zoom_level [2] & ( (\main_fsm|zoom_level [1] & !\main_fsm|zoom_level [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Equal0~0 .extended_lut = "off";
defparam \resizer|u_pr|Equal0~0 .lut_mask = 64'h000000000F000F00;
defparam \resizer|u_pr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N18
cyclonev_lcell_comb \resizer|u_pr|Equal1~0 (
// Equation(s):
// \resizer|u_pr|Equal1~0_combout  = ( !\main_fsm|zoom_level [1] & ( (!\main_fsm|zoom_level [2] & \main_fsm|zoom_level [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Equal1~0 .extended_lut = "off";
defparam \resizer|u_pr|Equal1~0 .lut_mask = 64'h00F000F000000000;
defparam \resizer|u_pr|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y14_N0
cyclonev_mac \resizer|u_nn|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\resizer|u_pr|Equal0~0_combout ,\resizer|u_nn|IMG_HEIGHT_OUT[3]~0_combout ,vcc,vcc,!\resizer|u_pr|Equal0~0_combout ,!\resizer|u_nn|IMG_HEIGHT_OUT[3]~0_combout ,gnd,gnd,gnd}),
	.ay({\resizer|u_pr|Equal0~0_combout ,\resizer|u_pr|Equal1~0_combout ,!\resizer|u_pr|Equal1~0_combout ,\resizer|u_pr|Equal1~0_combout ,!\resizer|u_nn|IMG_HEIGHT_OUT[3]~0_combout ,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\resizer|u_nn|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \resizer|u_nn|Mult0~mac .accumulate_clock = "none";
defparam \resizer|u_nn|Mult0~mac .ax_clock = "none";
defparam \resizer|u_nn|Mult0~mac .ax_width = 9;
defparam \resizer|u_nn|Mult0~mac .ay_scan_in_clock = "none";
defparam \resizer|u_nn|Mult0~mac .ay_scan_in_width = 10;
defparam \resizer|u_nn|Mult0~mac .ay_use_scan_in = "false";
defparam \resizer|u_nn|Mult0~mac .az_clock = "none";
defparam \resizer|u_nn|Mult0~mac .bx_clock = "none";
defparam \resizer|u_nn|Mult0~mac .by_clock = "none";
defparam \resizer|u_nn|Mult0~mac .by_use_scan_in = "false";
defparam \resizer|u_nn|Mult0~mac .bz_clock = "none";
defparam \resizer|u_nn|Mult0~mac .coef_a_0 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_a_1 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_a_2 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_a_3 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_a_4 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_a_5 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_a_6 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_a_7 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_b_0 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_b_1 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_b_2 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_b_3 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_b_4 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_b_5 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_b_6 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_b_7 = 0;
defparam \resizer|u_nn|Mult0~mac .coef_sel_a_clock = "none";
defparam \resizer|u_nn|Mult0~mac .coef_sel_b_clock = "none";
defparam \resizer|u_nn|Mult0~mac .delay_scan_out_ay = "false";
defparam \resizer|u_nn|Mult0~mac .delay_scan_out_by = "false";
defparam \resizer|u_nn|Mult0~mac .enable_double_accum = "false";
defparam \resizer|u_nn|Mult0~mac .load_const_clock = "none";
defparam \resizer|u_nn|Mult0~mac .load_const_value = 0;
defparam \resizer|u_nn|Mult0~mac .mode_sub_location = 0;
defparam \resizer|u_nn|Mult0~mac .negate_clock = "none";
defparam \resizer|u_nn|Mult0~mac .operand_source_max = "input";
defparam \resizer|u_nn|Mult0~mac .operand_source_may = "input";
defparam \resizer|u_nn|Mult0~mac .operand_source_mbx = "input";
defparam \resizer|u_nn|Mult0~mac .operand_source_mby = "input";
defparam \resizer|u_nn|Mult0~mac .operation_mode = "m18x18_full";
defparam \resizer|u_nn|Mult0~mac .output_clock = "none";
defparam \resizer|u_nn|Mult0~mac .preadder_subtract_a = "false";
defparam \resizer|u_nn|Mult0~mac .preadder_subtract_b = "false";
defparam \resizer|u_nn|Mult0~mac .result_a_width = 64;
defparam \resizer|u_nn|Mult0~mac .signed_max = "false";
defparam \resizer|u_nn|Mult0~mac .signed_may = "false";
defparam \resizer|u_nn|Mult0~mac .signed_mbx = "false";
defparam \resizer|u_nn|Mult0~mac .signed_mby = "false";
defparam \resizer|u_nn|Mult0~mac .sub_clock = "none";
defparam \resizer|u_nn|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N0
cyclonev_lcell_comb \resizer|u_nn|Add1~45 (
// Equation(s):
// \resizer|u_nn|Add1~45_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_nn|Add1~46  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|IMG_SIZE_OUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~45_sumout ),
	.cout(\resizer|u_nn|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~45 .extended_lut = "off";
defparam \resizer|u_nn|Add1~45 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N3
cyclonev_lcell_comb \resizer|u_nn|Add1~41 (
// Equation(s):
// \resizer|u_nn|Add1~41_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \resizer|u_nn|Add1~46  ))
// \resizer|u_nn|Add1~42  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \resizer|u_nn|Add1~46  ))

	.dataa(!\resizer|u_nn|IMG_SIZE_OUT [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~41_sumout ),
	.cout(\resizer|u_nn|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~41 .extended_lut = "off";
defparam \resizer|u_nn|Add1~41 .lut_mask = 64'h0000000000005555;
defparam \resizer|u_nn|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N6
cyclonev_lcell_comb \resizer|u_nn|Add1~37 (
// Equation(s):
// \resizer|u_nn|Add1~37_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \resizer|u_nn|Add1~42  ))
// \resizer|u_nn|Add1~38  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \resizer|u_nn|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|IMG_SIZE_OUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~37_sumout ),
	.cout(\resizer|u_nn|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~37 .extended_lut = "off";
defparam \resizer|u_nn|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N9
cyclonev_lcell_comb \resizer|u_nn|Add1~33 (
// Equation(s):
// \resizer|u_nn|Add1~33_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \resizer|u_nn|Add1~38  ))
// \resizer|u_nn|Add1~34  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \resizer|u_nn|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|IMG_SIZE_OUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~33_sumout ),
	.cout(\resizer|u_nn|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~33 .extended_lut = "off";
defparam \resizer|u_nn|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N12
cyclonev_lcell_comb \resizer|u_nn|Add1~29 (
// Equation(s):
// \resizer|u_nn|Add1~29_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \resizer|u_nn|Add1~34  ))
// \resizer|u_nn|Add1~30  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \resizer|u_nn|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|IMG_SIZE_OUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~29_sumout ),
	.cout(\resizer|u_nn|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~29 .extended_lut = "off";
defparam \resizer|u_nn|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N15
cyclonev_lcell_comb \resizer|u_nn|Add1~57 (
// Equation(s):
// \resizer|u_nn|Add1~57_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \resizer|u_nn|Add1~30  ))
// \resizer|u_nn|Add1~58  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \resizer|u_nn|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|IMG_SIZE_OUT [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~57_sumout ),
	.cout(\resizer|u_nn|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~57 .extended_lut = "off";
defparam \resizer|u_nn|Add1~57 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N18
cyclonev_lcell_comb \resizer|u_nn|Add1~53 (
// Equation(s):
// \resizer|u_nn|Add1~53_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \resizer|u_nn|Add1~58  ))
// \resizer|u_nn|Add1~54  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \resizer|u_nn|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|IMG_SIZE_OUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~53_sumout ),
	.cout(\resizer|u_nn|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~53 .extended_lut = "off";
defparam \resizer|u_nn|Add1~53 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N21
cyclonev_lcell_comb \resizer|u_nn|Add1~49 (
// Equation(s):
// \resizer|u_nn|Add1~49_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \resizer|u_nn|Add1~54  ))
// \resizer|u_nn|Add1~50  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \resizer|u_nn|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|IMG_SIZE_OUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~49_sumout ),
	.cout(\resizer|u_nn|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~49 .extended_lut = "off";
defparam \resizer|u_nn|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N24
cyclonev_lcell_comb \resizer|u_nn|Add1~25 (
// Equation(s):
// \resizer|u_nn|Add1~25_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \resizer|u_nn|Add1~50  ))
// \resizer|u_nn|Add1~26  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \resizer|u_nn|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|IMG_SIZE_OUT [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~25_sumout ),
	.cout(\resizer|u_nn|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~25 .extended_lut = "off";
defparam \resizer|u_nn|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N57
cyclonev_lcell_comb \resizer|u_nn|LessThan0~14 (
// Equation(s):
// \resizer|u_nn|LessThan0~14_combout  = ( \resizer|u_nn|Add1~25_sumout  & ( !\resizer|u_nn|write_ptr [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~14 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~14 .lut_mask = 64'h00000000F0F0F0F0;
defparam \resizer|u_nn|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N27
cyclonev_lcell_comb \resizer|u_nn|Add1~21 (
// Equation(s):
// \resizer|u_nn|Add1~21_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \resizer|u_nn|Add1~26  ))
// \resizer|u_nn|Add1~22  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \resizer|u_nn|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|IMG_SIZE_OUT [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~21_sumout ),
	.cout(\resizer|u_nn|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~21 .extended_lut = "off";
defparam \resizer|u_nn|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N30
cyclonev_lcell_comb \resizer|u_nn|Add1~17 (
// Equation(s):
// \resizer|u_nn|Add1~17_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \resizer|u_nn|Add1~22  ))
// \resizer|u_nn|Add1~18  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \resizer|u_nn|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|IMG_SIZE_OUT [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~17_sumout ),
	.cout(\resizer|u_nn|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~17 .extended_lut = "off";
defparam \resizer|u_nn|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N45
cyclonev_lcell_comb \resizer|u_nn|LessThan0~4 (
// Equation(s):
// \resizer|u_nn|LessThan0~4_combout  = ( \resizer|u_nn|Add1~17_sumout  & ( !\resizer|u_nn|write_ptr [10] ) ) # ( !\resizer|u_nn|Add1~17_sumout  & ( \resizer|u_nn|write_ptr [10] ) )

	.dataa(!\resizer|u_nn|write_ptr [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~4 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~4 .lut_mask = 64'h55555555AAAAAAAA;
defparam \resizer|u_nn|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N33
cyclonev_lcell_comb \resizer|u_nn|Add1~1 (
// Equation(s):
// \resizer|u_nn|Add1~1_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \resizer|u_nn|Add1~18  ))
// \resizer|u_nn|Add1~2  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \resizer|u_nn|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|IMG_SIZE_OUT [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~1_sumout ),
	.cout(\resizer|u_nn|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~1 .extended_lut = "off";
defparam \resizer|u_nn|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N36
cyclonev_lcell_comb \resizer|u_nn|Add1~13 (
// Equation(s):
// \resizer|u_nn|Add1~13_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \resizer|u_nn|Add1~2  ))
// \resizer|u_nn|Add1~14  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \resizer|u_nn|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|IMG_SIZE_OUT [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~13_sumout ),
	.cout(\resizer|u_nn|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~13 .extended_lut = "off";
defparam \resizer|u_nn|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N39
cyclonev_lcell_comb \resizer|u_nn|Add1~9 (
// Equation(s):
// \resizer|u_nn|Add1~9_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \resizer|u_nn|Add1~14  ))
// \resizer|u_nn|Add1~10  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \resizer|u_nn|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|IMG_SIZE_OUT [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~9_sumout ),
	.cout(\resizer|u_nn|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~9 .extended_lut = "off";
defparam \resizer|u_nn|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N42
cyclonev_lcell_comb \resizer|u_nn|Add1~5 (
// Equation(s):
// \resizer|u_nn|Add1~5_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [14] ) + ( VCC ) + ( \resizer|u_nn|Add1~10  ))
// \resizer|u_nn|Add1~6  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [14] ) + ( VCC ) + ( \resizer|u_nn|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|IMG_SIZE_OUT [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~5_sumout ),
	.cout(\resizer|u_nn|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~5 .extended_lut = "off";
defparam \resizer|u_nn|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N48
cyclonev_lcell_comb \resizer|u_nn|LessThan0~0 (
// Equation(s):
// \resizer|u_nn|LessThan0~0_combout  = ( \resizer|u_nn|Add1~5_sumout  & ( \resizer|u_nn|Add1~9_sumout  & ( (\resizer|u_nn|write_ptr [14] & (\resizer|u_nn|write_ptr [13] & (!\resizer|u_nn|write_ptr [12] $ (\resizer|u_nn|Add1~13_sumout )))) ) ) ) # ( 
// !\resizer|u_nn|Add1~5_sumout  & ( \resizer|u_nn|Add1~9_sumout  & ( (!\resizer|u_nn|write_ptr [14] & (\resizer|u_nn|write_ptr [13] & (!\resizer|u_nn|write_ptr [12] $ (\resizer|u_nn|Add1~13_sumout )))) ) ) ) # ( \resizer|u_nn|Add1~5_sumout  & ( 
// !\resizer|u_nn|Add1~9_sumout  & ( (\resizer|u_nn|write_ptr [14] & (!\resizer|u_nn|write_ptr [13] & (!\resizer|u_nn|write_ptr [12] $ (\resizer|u_nn|Add1~13_sumout )))) ) ) ) # ( !\resizer|u_nn|Add1~5_sumout  & ( !\resizer|u_nn|Add1~9_sumout  & ( 
// (!\resizer|u_nn|write_ptr [14] & (!\resizer|u_nn|write_ptr [13] & (!\resizer|u_nn|write_ptr [12] $ (\resizer|u_nn|Add1~13_sumout )))) ) ) )

	.dataa(!\resizer|u_nn|write_ptr [14]),
	.datab(!\resizer|u_nn|write_ptr [12]),
	.datac(!\resizer|u_nn|Add1~13_sumout ),
	.datad(!\resizer|u_nn|write_ptr [13]),
	.datae(!\resizer|u_nn|Add1~5_sumout ),
	.dataf(!\resizer|u_nn|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~0 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~0 .lut_mask = 64'h8200410000820041;
defparam \resizer|u_nn|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N24
cyclonev_lcell_comb \resizer|u_nn|LessThan0~3 (
// Equation(s):
// \resizer|u_nn|LessThan0~3_combout  = ( !\resizer|u_nn|write_ptr [11] & ( \resizer|u_nn|Add1~1_sumout  ) ) # ( \resizer|u_nn|write_ptr [11] & ( !\resizer|u_nn|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_nn|write_ptr [11]),
	.dataf(!\resizer|u_nn|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~3 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~3 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \resizer|u_nn|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \resizer|u_nn|LessThan0~15 (
// Equation(s):
// \resizer|u_nn|LessThan0~15_combout  = ( \resizer|u_nn|LessThan0~0_combout  & ( !\resizer|u_nn|LessThan0~3_combout  & ( (!\resizer|u_nn|LessThan0~4_combout  & ((!\resizer|u_nn|write_ptr [9] & ((\resizer|u_nn|Add1~21_sumout ) # 
// (\resizer|u_nn|LessThan0~14_combout ))) # (\resizer|u_nn|write_ptr [9] & (\resizer|u_nn|LessThan0~14_combout  & \resizer|u_nn|Add1~21_sumout )))) ) ) )

	.dataa(!\resizer|u_nn|write_ptr [9]),
	.datab(!\resizer|u_nn|LessThan0~14_combout ),
	.datac(!\resizer|u_nn|LessThan0~4_combout ),
	.datad(!\resizer|u_nn|Add1~21_sumout ),
	.datae(!\resizer|u_nn|LessThan0~0_combout ),
	.dataf(!\resizer|u_nn|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~15 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~15 .lut_mask = 64'h000020B000000000;
defparam \resizer|u_nn|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N9
cyclonev_lcell_comb \resizer|u_nn|LessThan0~6 (
// Equation(s):
// \resizer|u_nn|LessThan0~6_combout  = ( \resizer|u_nn|Add1~25_sumout  & ( !\resizer|u_nn|write_ptr [8] ) ) # ( !\resizer|u_nn|Add1~25_sumout  & ( \resizer|u_nn|write_ptr [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~6 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~6 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \resizer|u_nn|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N3
cyclonev_lcell_comb \resizer|u_nn|LessThan0~5 (
// Equation(s):
// \resizer|u_nn|LessThan0~5_combout  = ( !\resizer|u_nn|write_ptr [9] & ( \resizer|u_nn|Add1~21_sumout  ) ) # ( \resizer|u_nn|write_ptr [9] & ( !\resizer|u_nn|Add1~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_nn|write_ptr [9]),
	.dataf(!\resizer|u_nn|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~5 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~5 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \resizer|u_nn|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N0
cyclonev_lcell_comb \resizer|u_nn|LessThan0~8 (
// Equation(s):
// \resizer|u_nn|LessThan0~8_combout  = ( \resizer|u_nn|Add1~41_sumout  & ( \resizer|u_nn|Add1~45_sumout  & ( (!\resizer|u_nn|write_ptr [1] & (!\resizer|u_nn|write_ptr [2] $ (((\resizer|u_nn|Add1~37_sumout ))))) # (\resizer|u_nn|write_ptr [1] & 
// (!\resizer|u_nn|write_ptr [0] & (!\resizer|u_nn|write_ptr [2] $ (\resizer|u_nn|Add1~37_sumout )))) ) ) ) # ( !\resizer|u_nn|Add1~41_sumout  & ( \resizer|u_nn|Add1~45_sumout  & ( (!\resizer|u_nn|write_ptr [1] & (!\resizer|u_nn|write_ptr [0] & 
// (!\resizer|u_nn|write_ptr [2] $ (\resizer|u_nn|Add1~37_sumout )))) ) ) ) # ( \resizer|u_nn|Add1~41_sumout  & ( !\resizer|u_nn|Add1~45_sumout  & ( (!\resizer|u_nn|write_ptr [1] & (!\resizer|u_nn|write_ptr [2] $ (\resizer|u_nn|Add1~37_sumout ))) ) ) )

	.dataa(!\resizer|u_nn|write_ptr [2]),
	.datab(!\resizer|u_nn|write_ptr [1]),
	.datac(!\resizer|u_nn|write_ptr [0]),
	.datad(!\resizer|u_nn|Add1~37_sumout ),
	.datae(!\resizer|u_nn|Add1~41_sumout ),
	.dataf(!\resizer|u_nn|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~8 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~8 .lut_mask = 64'h000088448040A854;
defparam \resizer|u_nn|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N18
cyclonev_lcell_comb \resizer|u_nn|LessThan0~11 (
// Equation(s):
// \resizer|u_nn|LessThan0~11_combout  = ( \resizer|u_nn|Add1~57_sumout  & ( \resizer|u_nn|Add1~49_sumout  & ( (!\resizer|u_nn|write_ptr [7]) # ((!\resizer|u_nn|write_ptr [5] & ((!\resizer|u_nn|write_ptr [6]) # (\resizer|u_nn|Add1~53_sumout ))) # 
// (\resizer|u_nn|write_ptr [5] & (!\resizer|u_nn|write_ptr [6] & \resizer|u_nn|Add1~53_sumout ))) ) ) ) # ( !\resizer|u_nn|Add1~57_sumout  & ( \resizer|u_nn|Add1~49_sumout  & ( (!\resizer|u_nn|write_ptr [7]) # ((!\resizer|u_nn|write_ptr [6] & 
// \resizer|u_nn|Add1~53_sumout )) ) ) ) # ( \resizer|u_nn|Add1~57_sumout  & ( !\resizer|u_nn|Add1~49_sumout  & ( (!\resizer|u_nn|write_ptr [7] & ((!\resizer|u_nn|write_ptr [5] & ((!\resizer|u_nn|write_ptr [6]) # (\resizer|u_nn|Add1~53_sumout ))) # 
// (\resizer|u_nn|write_ptr [5] & (!\resizer|u_nn|write_ptr [6] & \resizer|u_nn|Add1~53_sumout )))) ) ) ) # ( !\resizer|u_nn|Add1~57_sumout  & ( !\resizer|u_nn|Add1~49_sumout  & ( (!\resizer|u_nn|write_ptr [6] & (!\resizer|u_nn|write_ptr [7] & 
// \resizer|u_nn|Add1~53_sumout )) ) ) )

	.dataa(!\resizer|u_nn|write_ptr [5]),
	.datab(!\resizer|u_nn|write_ptr [6]),
	.datac(!\resizer|u_nn|write_ptr [7]),
	.datad(!\resizer|u_nn|Add1~53_sumout ),
	.datae(!\resizer|u_nn|Add1~57_sumout ),
	.dataf(!\resizer|u_nn|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~11 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~11 .lut_mask = 64'h00C080E0F0FCF8FE;
defparam \resizer|u_nn|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N30
cyclonev_lcell_comb \resizer|u_nn|LessThan0~7 (
// Equation(s):
// \resizer|u_nn|LessThan0~7_combout  = ( \resizer|u_nn|Add1~33_sumout  & ( \resizer|u_nn|Add1~29_sumout  & ( (\resizer|u_nn|write_ptr [4] & \resizer|u_nn|write_ptr [3]) ) ) ) # ( !\resizer|u_nn|Add1~33_sumout  & ( \resizer|u_nn|Add1~29_sumout  & ( 
// (\resizer|u_nn|write_ptr [4] & !\resizer|u_nn|write_ptr [3]) ) ) ) # ( \resizer|u_nn|Add1~33_sumout  & ( !\resizer|u_nn|Add1~29_sumout  & ( (!\resizer|u_nn|write_ptr [4] & \resizer|u_nn|write_ptr [3]) ) ) ) # ( !\resizer|u_nn|Add1~33_sumout  & ( 
// !\resizer|u_nn|Add1~29_sumout  & ( (!\resizer|u_nn|write_ptr [4] & !\resizer|u_nn|write_ptr [3]) ) ) )

	.dataa(!\resizer|u_nn|write_ptr [4]),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [3]),
	.datad(gnd),
	.datae(!\resizer|u_nn|Add1~33_sumout ),
	.dataf(!\resizer|u_nn|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~7 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~7 .lut_mask = 64'hA0A00A0A50500505;
defparam \resizer|u_nn|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N48
cyclonev_lcell_comb \resizer|u_nn|LessThan0~10 (
// Equation(s):
// \resizer|u_nn|LessThan0~10_combout  = ( \resizer|u_nn|Add1~57_sumout  & ( \resizer|u_nn|Add1~49_sumout  & ( (\resizer|u_nn|write_ptr [5] & (\resizer|u_nn|write_ptr [7] & (!\resizer|u_nn|write_ptr [6] $ (\resizer|u_nn|Add1~53_sumout )))) ) ) ) # ( 
// !\resizer|u_nn|Add1~57_sumout  & ( \resizer|u_nn|Add1~49_sumout  & ( (!\resizer|u_nn|write_ptr [5] & (\resizer|u_nn|write_ptr [7] & (!\resizer|u_nn|write_ptr [6] $ (\resizer|u_nn|Add1~53_sumout )))) ) ) ) # ( \resizer|u_nn|Add1~57_sumout  & ( 
// !\resizer|u_nn|Add1~49_sumout  & ( (\resizer|u_nn|write_ptr [5] & (!\resizer|u_nn|write_ptr [7] & (!\resizer|u_nn|write_ptr [6] $ (\resizer|u_nn|Add1~53_sumout )))) ) ) ) # ( !\resizer|u_nn|Add1~57_sumout  & ( !\resizer|u_nn|Add1~49_sumout  & ( 
// (!\resizer|u_nn|write_ptr [5] & (!\resizer|u_nn|write_ptr [7] & (!\resizer|u_nn|write_ptr [6] $ (\resizer|u_nn|Add1~53_sumout )))) ) ) )

	.dataa(!\resizer|u_nn|write_ptr [5]),
	.datab(!\resizer|u_nn|write_ptr [6]),
	.datac(!\resizer|u_nn|write_ptr [7]),
	.datad(!\resizer|u_nn|Add1~53_sumout ),
	.datae(!\resizer|u_nn|Add1~57_sumout ),
	.dataf(!\resizer|u_nn|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~10 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~10 .lut_mask = 64'h8020401008020401;
defparam \resizer|u_nn|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N42
cyclonev_lcell_comb \resizer|u_nn|LessThan0~9 (
// Equation(s):
// \resizer|u_nn|LessThan0~9_combout  = ( \resizer|u_nn|Add1~29_sumout  & ( \resizer|u_nn|Add1~37_sumout  & ( (!\resizer|u_nn|write_ptr [4]) # ((!\resizer|u_nn|write_ptr [2] & ((!\resizer|u_nn|write_ptr [3]) # (\resizer|u_nn|Add1~33_sumout ))) # 
// (\resizer|u_nn|write_ptr [2] & (!\resizer|u_nn|write_ptr [3] & \resizer|u_nn|Add1~33_sumout ))) ) ) ) # ( !\resizer|u_nn|Add1~29_sumout  & ( \resizer|u_nn|Add1~37_sumout  & ( (!\resizer|u_nn|write_ptr [4] & ((!\resizer|u_nn|write_ptr [2] & 
// ((!\resizer|u_nn|write_ptr [3]) # (\resizer|u_nn|Add1~33_sumout ))) # (\resizer|u_nn|write_ptr [2] & (!\resizer|u_nn|write_ptr [3] & \resizer|u_nn|Add1~33_sumout )))) ) ) ) # ( \resizer|u_nn|Add1~29_sumout  & ( !\resizer|u_nn|Add1~37_sumout  & ( 
// (!\resizer|u_nn|write_ptr [4]) # ((!\resizer|u_nn|write_ptr [3] & \resizer|u_nn|Add1~33_sumout )) ) ) ) # ( !\resizer|u_nn|Add1~29_sumout  & ( !\resizer|u_nn|Add1~37_sumout  & ( (!\resizer|u_nn|write_ptr [3] & (!\resizer|u_nn|write_ptr [4] & 
// \resizer|u_nn|Add1~33_sumout )) ) ) )

	.dataa(!\resizer|u_nn|write_ptr [2]),
	.datab(!\resizer|u_nn|write_ptr [3]),
	.datac(!\resizer|u_nn|write_ptr [4]),
	.datad(!\resizer|u_nn|Add1~33_sumout ),
	.datae(!\resizer|u_nn|Add1~29_sumout ),
	.dataf(!\resizer|u_nn|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~9 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~9 .lut_mask = 64'h00C0F0FC80E0F8FE;
defparam \resizer|u_nn|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N6
cyclonev_lcell_comb \resizer|u_nn|LessThan0~12 (
// Equation(s):
// \resizer|u_nn|LessThan0~12_combout  = ( \resizer|u_nn|LessThan0~9_combout  & ( (!\resizer|u_nn|LessThan0~11_combout  & !\resizer|u_nn|LessThan0~10_combout ) ) ) # ( !\resizer|u_nn|LessThan0~9_combout  & ( (!\resizer|u_nn|LessThan0~11_combout  & 
// ((!\resizer|u_nn|LessThan0~8_combout ) # ((!\resizer|u_nn|LessThan0~7_combout ) # (!\resizer|u_nn|LessThan0~10_combout )))) ) )

	.dataa(!\resizer|u_nn|LessThan0~8_combout ),
	.datab(!\resizer|u_nn|LessThan0~11_combout ),
	.datac(!\resizer|u_nn|LessThan0~7_combout ),
	.datad(!\resizer|u_nn|LessThan0~10_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_nn|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~12 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~12 .lut_mask = 64'hCCC8CCC8CC00CC00;
defparam \resizer|u_nn|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \resizer|u_nn|LessThan0~13 (
// Equation(s):
// \resizer|u_nn|LessThan0~13_combout  = ( \resizer|u_nn|LessThan0~0_combout  & ( !\resizer|u_nn|LessThan0~12_combout  & ( (!\resizer|u_nn|LessThan0~4_combout  & (!\resizer|u_nn|LessThan0~6_combout  & (!\resizer|u_nn|LessThan0~3_combout  & 
// !\resizer|u_nn|LessThan0~5_combout ))) ) ) )

	.dataa(!\resizer|u_nn|LessThan0~4_combout ),
	.datab(!\resizer|u_nn|LessThan0~6_combout ),
	.datac(!\resizer|u_nn|LessThan0~3_combout ),
	.datad(!\resizer|u_nn|LessThan0~5_combout ),
	.datae(!\resizer|u_nn|LessThan0~0_combout ),
	.dataf(!\resizer|u_nn|LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~13 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~13 .lut_mask = 64'h0000800000000000;
defparam \resizer|u_nn|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N45
cyclonev_lcell_comb \resizer|u_nn|Add1~73 (
// Equation(s):
// \resizer|u_nn|Add1~73_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [15] ) + ( VCC ) + ( \resizer|u_nn|Add1~6  ))
// \resizer|u_nn|Add1~74  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [15] ) + ( VCC ) + ( \resizer|u_nn|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|IMG_SIZE_OUT [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~73_sumout ),
	.cout(\resizer|u_nn|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~73 .extended_lut = "off";
defparam \resizer|u_nn|Add1~73 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N48
cyclonev_lcell_comb \resizer|u_nn|Add1~69 (
// Equation(s):
// \resizer|u_nn|Add1~69_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [16] ) + ( VCC ) + ( \resizer|u_nn|Add1~74  ))
// \resizer|u_nn|Add1~70  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [16] ) + ( VCC ) + ( \resizer|u_nn|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|IMG_SIZE_OUT [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~69_sumout ),
	.cout(\resizer|u_nn|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~69 .extended_lut = "off";
defparam \resizer|u_nn|Add1~69 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N51
cyclonev_lcell_comb \resizer|u_nn|Add1~65 (
// Equation(s):
// \resizer|u_nn|Add1~65_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [17] ) + ( VCC ) + ( \resizer|u_nn|Add1~70  ))
// \resizer|u_nn|Add1~66  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [17] ) + ( VCC ) + ( \resizer|u_nn|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|IMG_SIZE_OUT [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~65_sumout ),
	.cout(\resizer|u_nn|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~65 .extended_lut = "off";
defparam \resizer|u_nn|Add1~65 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_nn|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N54
cyclonev_lcell_comb \resizer|u_nn|Add1~61 (
// Equation(s):
// \resizer|u_nn|Add1~61_sumout  = SUM(( \resizer|u_nn|IMG_SIZE_OUT [18] ) + ( VCC ) + ( \resizer|u_nn|Add1~66  ))
// \resizer|u_nn|Add1~62  = CARRY(( \resizer|u_nn|IMG_SIZE_OUT [18] ) + ( VCC ) + ( \resizer|u_nn|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|IMG_SIZE_OUT [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~61_sumout ),
	.cout(\resizer|u_nn|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~61 .extended_lut = "off";
defparam \resizer|u_nn|Add1~61 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N45
cyclonev_lcell_comb \resizer|u_nn|Add2~13 (
// Equation(s):
// \resizer|u_nn|Add2~13_sumout  = SUM(( \resizer|u_nn|write_ptr [15] ) + ( GND ) + ( \resizer|u_nn|Add2~10  ))
// \resizer|u_nn|Add2~14  = CARRY(( \resizer|u_nn|write_ptr [15] ) + ( GND ) + ( \resizer|u_nn|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~13_sumout ),
	.cout(\resizer|u_nn|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~13 .extended_lut = "off";
defparam \resizer|u_nn|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N48
cyclonev_lcell_comb \resizer|u_nn|Add2~5 (
// Equation(s):
// \resizer|u_nn|Add2~5_sumout  = SUM(( \resizer|u_nn|write_ptr [16] ) + ( GND ) + ( \resizer|u_nn|Add2~14  ))
// \resizer|u_nn|Add2~6  = CARRY(( \resizer|u_nn|write_ptr [16] ) + ( GND ) + ( \resizer|u_nn|Add2~14  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|write_ptr [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~5_sumout ),
	.cout(\resizer|u_nn|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~5 .extended_lut = "off";
defparam \resizer|u_nn|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_nn|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N49
dffeas \resizer|u_nn|write_ptr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[16] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N51
cyclonev_lcell_comb \resizer|u_nn|Add2~73 (
// Equation(s):
// \resizer|u_nn|Add2~73_sumout  = SUM(( \resizer|u_nn|write_ptr [17] ) + ( GND ) + ( \resizer|u_nn|Add2~6  ))
// \resizer|u_nn|Add2~74  = CARRY(( \resizer|u_nn|write_ptr [17] ) + ( GND ) + ( \resizer|u_nn|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~73_sumout ),
	.cout(\resizer|u_nn|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~73 .extended_lut = "off";
defparam \resizer|u_nn|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N52
dffeas \resizer|u_nn|write_ptr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[17] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N54
cyclonev_lcell_comb \resizer|u_nn|Add2~69 (
// Equation(s):
// \resizer|u_nn|Add2~69_sumout  = SUM(( \resizer|u_nn|write_ptr [18] ) + ( GND ) + ( \resizer|u_nn|Add2~74  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|write_ptr [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~69 .extended_lut = "off";
defparam \resizer|u_nn|Add2~69 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_nn|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N55
dffeas \resizer|u_nn|write_ptr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[18] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N0
cyclonev_lcell_comb \resizer|u_nn|LessThan0~16 (
// Equation(s):
// \resizer|u_nn|LessThan0~16_combout  = ( !\resizer|u_nn|write_ptr [16] & ( \resizer|u_nn|Add1~69_sumout  ) ) # ( \resizer|u_nn|write_ptr [16] & ( !\resizer|u_nn|Add1~69_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_nn|write_ptr [16]),
	.dataf(!\resizer|u_nn|Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~16 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~16 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \resizer|u_nn|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N18
cyclonev_lcell_comb \resizer|u_nn|LessThan0~17 (
// Equation(s):
// \resizer|u_nn|LessThan0~17_combout  = ( \resizer|u_nn|Add1~73_sumout  & ( !\resizer|u_nn|write_ptr [15] ) ) # ( !\resizer|u_nn|Add1~73_sumout  & ( \resizer|u_nn|write_ptr [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_nn|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~17 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~17 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \resizer|u_nn|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N39
cyclonev_lcell_comb \resizer|u_nn|LessThan0~18 (
// Equation(s):
// \resizer|u_nn|LessThan0~18_combout  = ( !\resizer|u_nn|LessThan0~16_combout  & ( !\resizer|u_nn|LessThan0~17_combout  & ( (!\resizer|u_nn|Add1~61_sumout  & (!\resizer|u_nn|write_ptr [18] & (!\resizer|u_nn|write_ptr [17] $ (\resizer|u_nn|Add1~65_sumout 
// )))) # (\resizer|u_nn|Add1~61_sumout  & (\resizer|u_nn|write_ptr [18] & (!\resizer|u_nn|write_ptr [17] $ (\resizer|u_nn|Add1~65_sumout )))) ) ) )

	.dataa(!\resizer|u_nn|Add1~61_sumout ),
	.datab(!\resizer|u_nn|write_ptr [18]),
	.datac(!\resizer|u_nn|write_ptr [17]),
	.datad(!\resizer|u_nn|Add1~65_sumout ),
	.datae(!\resizer|u_nn|LessThan0~16_combout ),
	.dataf(!\resizer|u_nn|LessThan0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~18 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~18 .lut_mask = 64'h9009000000000000;
defparam \resizer|u_nn|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N30
cyclonev_lcell_comb \resizer|u_nn|LessThan0~1 (
// Equation(s):
// \resizer|u_nn|LessThan0~1_combout  = ( \resizer|u_nn|Add1~5_sumout  & ( \resizer|u_nn|Add1~9_sumout  & ( (!\resizer|u_nn|write_ptr [14]) # ((!\resizer|u_nn|write_ptr [13]) # ((!\resizer|u_nn|write_ptr [12] & \resizer|u_nn|Add1~13_sumout ))) ) ) ) # ( 
// !\resizer|u_nn|Add1~5_sumout  & ( \resizer|u_nn|Add1~9_sumout  & ( (!\resizer|u_nn|write_ptr [14] & ((!\resizer|u_nn|write_ptr [13]) # ((!\resizer|u_nn|write_ptr [12] & \resizer|u_nn|Add1~13_sumout )))) ) ) ) # ( \resizer|u_nn|Add1~5_sumout  & ( 
// !\resizer|u_nn|Add1~9_sumout  & ( (!\resizer|u_nn|write_ptr [14]) # ((!\resizer|u_nn|write_ptr [12] & (\resizer|u_nn|Add1~13_sumout  & !\resizer|u_nn|write_ptr [13]))) ) ) ) # ( !\resizer|u_nn|Add1~5_sumout  & ( !\resizer|u_nn|Add1~9_sumout  & ( 
// (!\resizer|u_nn|write_ptr [14] & (!\resizer|u_nn|write_ptr [12] & (\resizer|u_nn|Add1~13_sumout  & !\resizer|u_nn|write_ptr [13]))) ) ) )

	.dataa(!\resizer|u_nn|write_ptr [14]),
	.datab(!\resizer|u_nn|write_ptr [12]),
	.datac(!\resizer|u_nn|Add1~13_sumout ),
	.datad(!\resizer|u_nn|write_ptr [13]),
	.datae(!\resizer|u_nn|Add1~5_sumout ),
	.dataf(!\resizer|u_nn|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~1 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~1 .lut_mask = 64'h0800AEAAAA08FFAE;
defparam \resizer|u_nn|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N9
cyclonev_lcell_comb \resizer|u_nn|LessThan0~2 (
// Equation(s):
// \resizer|u_nn|LessThan0~2_combout  = ( \resizer|u_nn|LessThan0~0_combout  & ( !\resizer|u_nn|LessThan0~1_combout  & ( (!\resizer|u_nn|write_ptr [11] & (!\resizer|u_nn|Add1~1_sumout  & ((!\resizer|u_nn|Add1~17_sumout ) # (\resizer|u_nn|write_ptr [10])))) # 
// (\resizer|u_nn|write_ptr [11] & (((!\resizer|u_nn|Add1~17_sumout ) # (!\resizer|u_nn|Add1~1_sumout )) # (\resizer|u_nn|write_ptr [10]))) ) ) ) # ( !\resizer|u_nn|LessThan0~0_combout  & ( !\resizer|u_nn|LessThan0~1_combout  ) )

	.dataa(!\resizer|u_nn|write_ptr [10]),
	.datab(!\resizer|u_nn|Add1~17_sumout ),
	.datac(!\resizer|u_nn|write_ptr [11]),
	.datad(!\resizer|u_nn|Add1~1_sumout ),
	.datae(!\resizer|u_nn|LessThan0~0_combout ),
	.dataf(!\resizer|u_nn|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~2 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~2 .lut_mask = 64'hFFFFDF0D00000000;
defparam \resizer|u_nn|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N30
cyclonev_lcell_comb \resizer|u_nn|x_in_count~0 (
// Equation(s):
// \resizer|u_nn|x_in_count~0_combout  = ( \resizer|u_nn|LessThan0~21_combout  & ( \resizer|u_nn|LessThan0~2_combout  & ( !\main_fsm|current_state~q  ) ) ) # ( !\resizer|u_nn|LessThan0~21_combout  & ( \resizer|u_nn|LessThan0~2_combout  & ( 
// (!\main_fsm|current_state~q ) # ((!\resizer|u_nn|LessThan0~18_combout ) # ((!\resizer|u_nn|LessThan0~15_combout  & !\resizer|u_nn|LessThan0~13_combout ))) ) ) ) # ( \resizer|u_nn|LessThan0~21_combout  & ( !\resizer|u_nn|LessThan0~2_combout  & ( 
// !\main_fsm|current_state~q  ) ) ) # ( !\resizer|u_nn|LessThan0~21_combout  & ( !\resizer|u_nn|LessThan0~2_combout  & ( (!\main_fsm|current_state~q ) # (!\resizer|u_nn|LessThan0~18_combout ) ) ) )

	.dataa(!\resizer|u_nn|LessThan0~15_combout ),
	.datab(!\main_fsm|current_state~q ),
	.datac(!\resizer|u_nn|LessThan0~13_combout ),
	.datad(!\resizer|u_nn|LessThan0~18_combout ),
	.datae(!\resizer|u_nn|LessThan0~21_combout ),
	.dataf(!\resizer|u_nn|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|x_in_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|x_in_count~0 .extended_lut = "off";
defparam \resizer|u_nn|x_in_count~0 .lut_mask = 64'hFFCCCCCCFFECCCCC;
defparam \resizer|u_nn|x_in_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N2
dffeas \resizer|u_nn|write_ptr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[0] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N3
cyclonev_lcell_comb \resizer|u_nn|Add2~21 (
// Equation(s):
// \resizer|u_nn|Add2~21_sumout  = SUM(( \resizer|u_nn|write_ptr [1] ) + ( GND ) + ( \resizer|u_nn|Add2~18  ))
// \resizer|u_nn|Add2~22  = CARRY(( \resizer|u_nn|write_ptr [1] ) + ( GND ) + ( \resizer|u_nn|Add2~18  ))

	.dataa(!\resizer|u_nn|write_ptr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~21_sumout ),
	.cout(\resizer|u_nn|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~21 .extended_lut = "off";
defparam \resizer|u_nn|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_nn|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N4
dffeas \resizer|u_nn|write_ptr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[1] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N6
cyclonev_lcell_comb \resizer|u_nn|Add2~25 (
// Equation(s):
// \resizer|u_nn|Add2~25_sumout  = SUM(( \resizer|u_nn|write_ptr [2] ) + ( GND ) + ( \resizer|u_nn|Add2~22  ))
// \resizer|u_nn|Add2~26  = CARRY(( \resizer|u_nn|write_ptr [2] ) + ( GND ) + ( \resizer|u_nn|Add2~22  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|write_ptr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~25_sumout ),
	.cout(\resizer|u_nn|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~25 .extended_lut = "off";
defparam \resizer|u_nn|Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_nn|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N8
dffeas \resizer|u_nn|write_ptr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[2] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N9
cyclonev_lcell_comb \resizer|u_nn|Add2~29 (
// Equation(s):
// \resizer|u_nn|Add2~29_sumout  = SUM(( \resizer|u_nn|write_ptr [3] ) + ( GND ) + ( \resizer|u_nn|Add2~26  ))
// \resizer|u_nn|Add2~30  = CARRY(( \resizer|u_nn|write_ptr [3] ) + ( GND ) + ( \resizer|u_nn|Add2~26  ))

	.dataa(!\resizer|u_nn|write_ptr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~29_sumout ),
	.cout(\resizer|u_nn|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~29 .extended_lut = "off";
defparam \resizer|u_nn|Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_nn|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N10
dffeas \resizer|u_nn|write_ptr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[3] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N12
cyclonev_lcell_comb \resizer|u_nn|Add2~33 (
// Equation(s):
// \resizer|u_nn|Add2~33_sumout  = SUM(( \resizer|u_nn|write_ptr [4] ) + ( GND ) + ( \resizer|u_nn|Add2~30  ))
// \resizer|u_nn|Add2~34  = CARRY(( \resizer|u_nn|write_ptr [4] ) + ( GND ) + ( \resizer|u_nn|Add2~30  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|write_ptr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~33_sumout ),
	.cout(\resizer|u_nn|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~33 .extended_lut = "off";
defparam \resizer|u_nn|Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_nn|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N13
dffeas \resizer|u_nn|write_ptr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[4] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N15
cyclonev_lcell_comb \resizer|u_nn|Add2~37 (
// Equation(s):
// \resizer|u_nn|Add2~37_sumout  = SUM(( \resizer|u_nn|write_ptr [5] ) + ( GND ) + ( \resizer|u_nn|Add2~34  ))
// \resizer|u_nn|Add2~38  = CARRY(( \resizer|u_nn|write_ptr [5] ) + ( GND ) + ( \resizer|u_nn|Add2~34  ))

	.dataa(!\resizer|u_nn|write_ptr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~37_sumout ),
	.cout(\resizer|u_nn|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~37 .extended_lut = "off";
defparam \resizer|u_nn|Add2~37 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_nn|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N16
dffeas \resizer|u_nn|write_ptr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[5] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N18
cyclonev_lcell_comb \resizer|u_nn|Add2~41 (
// Equation(s):
// \resizer|u_nn|Add2~41_sumout  = SUM(( \resizer|u_nn|write_ptr [6] ) + ( GND ) + ( \resizer|u_nn|Add2~38  ))
// \resizer|u_nn|Add2~42  = CARRY(( \resizer|u_nn|write_ptr [6] ) + ( GND ) + ( \resizer|u_nn|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~41_sumout ),
	.cout(\resizer|u_nn|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~41 .extended_lut = "off";
defparam \resizer|u_nn|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N19
dffeas \resizer|u_nn|write_ptr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[6] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N21
cyclonev_lcell_comb \resizer|u_nn|Add2~45 (
// Equation(s):
// \resizer|u_nn|Add2~45_sumout  = SUM(( \resizer|u_nn|write_ptr [7] ) + ( GND ) + ( \resizer|u_nn|Add2~42  ))
// \resizer|u_nn|Add2~46  = CARRY(( \resizer|u_nn|write_ptr [7] ) + ( GND ) + ( \resizer|u_nn|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~45_sumout ),
	.cout(\resizer|u_nn|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~45 .extended_lut = "off";
defparam \resizer|u_nn|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N22
dffeas \resizer|u_nn|write_ptr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[7] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N24
cyclonev_lcell_comb \resizer|u_nn|Add2~49 (
// Equation(s):
// \resizer|u_nn|Add2~49_sumout  = SUM(( \resizer|u_nn|write_ptr [8] ) + ( GND ) + ( \resizer|u_nn|Add2~46  ))
// \resizer|u_nn|Add2~50  = CARRY(( \resizer|u_nn|write_ptr [8] ) + ( GND ) + ( \resizer|u_nn|Add2~46  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|write_ptr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~49_sumout ),
	.cout(\resizer|u_nn|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~49 .extended_lut = "off";
defparam \resizer|u_nn|Add2~49 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_nn|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N25
dffeas \resizer|u_nn|write_ptr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[8] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N27
cyclonev_lcell_comb \resizer|u_nn|Add2~53 (
// Equation(s):
// \resizer|u_nn|Add2~53_sumout  = SUM(( \resizer|u_nn|write_ptr [9] ) + ( GND ) + ( \resizer|u_nn|Add2~50  ))
// \resizer|u_nn|Add2~54  = CARRY(( \resizer|u_nn|write_ptr [9] ) + ( GND ) + ( \resizer|u_nn|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~53_sumout ),
	.cout(\resizer|u_nn|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~53 .extended_lut = "off";
defparam \resizer|u_nn|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N28
dffeas \resizer|u_nn|write_ptr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[9] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N30
cyclonev_lcell_comb \resizer|u_nn|Add2~57 (
// Equation(s):
// \resizer|u_nn|Add2~57_sumout  = SUM(( \resizer|u_nn|write_ptr [10] ) + ( GND ) + ( \resizer|u_nn|Add2~54  ))
// \resizer|u_nn|Add2~58  = CARRY(( \resizer|u_nn|write_ptr [10] ) + ( GND ) + ( \resizer|u_nn|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~57_sumout ),
	.cout(\resizer|u_nn|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~57 .extended_lut = "off";
defparam \resizer|u_nn|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N31
dffeas \resizer|u_nn|write_ptr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[10] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N33
cyclonev_lcell_comb \resizer|u_nn|Add2~61 (
// Equation(s):
// \resizer|u_nn|Add2~61_sumout  = SUM(( \resizer|u_nn|write_ptr [11] ) + ( GND ) + ( \resizer|u_nn|Add2~58  ))
// \resizer|u_nn|Add2~62  = CARRY(( \resizer|u_nn|write_ptr [11] ) + ( GND ) + ( \resizer|u_nn|Add2~58  ))

	.dataa(!\resizer|u_nn|write_ptr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~61_sumout ),
	.cout(\resizer|u_nn|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~61 .extended_lut = "off";
defparam \resizer|u_nn|Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_nn|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N34
dffeas \resizer|u_nn|write_ptr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[11] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N36
cyclonev_lcell_comb \resizer|u_nn|Add2~65 (
// Equation(s):
// \resizer|u_nn|Add2~65_sumout  = SUM(( \resizer|u_nn|write_ptr [12] ) + ( GND ) + ( \resizer|u_nn|Add2~62  ))
// \resizer|u_nn|Add2~66  = CARRY(( \resizer|u_nn|write_ptr [12] ) + ( GND ) + ( \resizer|u_nn|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~65_sumout ),
	.cout(\resizer|u_nn|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~65 .extended_lut = "off";
defparam \resizer|u_nn|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N38
dffeas \resizer|u_nn|write_ptr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[12] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N39
cyclonev_lcell_comb \resizer|u_nn|Add2~1 (
// Equation(s):
// \resizer|u_nn|Add2~1_sumout  = SUM(( \resizer|u_nn|write_ptr [13] ) + ( GND ) + ( \resizer|u_nn|Add2~66  ))
// \resizer|u_nn|Add2~2  = CARRY(( \resizer|u_nn|write_ptr [13] ) + ( GND ) + ( \resizer|u_nn|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|write_ptr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~1_sumout ),
	.cout(\resizer|u_nn|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~1 .extended_lut = "off";
defparam \resizer|u_nn|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N40
dffeas \resizer|u_nn|write_ptr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[13] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y14_N42
cyclonev_lcell_comb \resizer|u_nn|Add2~9 (
// Equation(s):
// \resizer|u_nn|Add2~9_sumout  = SUM(( \resizer|u_nn|write_ptr [14] ) + ( GND ) + ( \resizer|u_nn|Add2~2  ))
// \resizer|u_nn|Add2~10  = CARRY(( \resizer|u_nn|write_ptr [14] ) + ( GND ) + ( \resizer|u_nn|Add2~2  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|write_ptr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add2~9_sumout ),
	.cout(\resizer|u_nn|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add2~9 .extended_lut = "off";
defparam \resizer|u_nn|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_nn|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y14_N43
dffeas \resizer|u_nn|write_ptr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[14] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y14_N46
dffeas \resizer|u_nn|write_ptr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|write_ptr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|write_ptr[15] .is_wysiwyg = "true";
defparam \resizer|u_nn|write_ptr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N57
cyclonev_lcell_comb \resizer|u_nn|Add1~77 (
// Equation(s):
// \resizer|u_nn|Add1~77_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_nn|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add1~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add1~77 .extended_lut = "off";
defparam \resizer|u_nn|Add1~77 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_nn|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N54
cyclonev_lcell_comb \resizer|u_nn|LessThan0~19 (
// Equation(s):
// \resizer|u_nn|LessThan0~19_combout  = ( \resizer|u_nn|Add1~69_sumout  & ( \resizer|u_nn|Add1~61_sumout  & ( (\resizer|u_nn|write_ptr [18] & (\resizer|u_nn|write_ptr [16] & (!\resizer|u_nn|write_ptr [17] $ (\resizer|u_nn|Add1~65_sumout )))) ) ) ) # ( 
// !\resizer|u_nn|Add1~69_sumout  & ( \resizer|u_nn|Add1~61_sumout  & ( (\resizer|u_nn|write_ptr [18] & (!\resizer|u_nn|write_ptr [16] & (!\resizer|u_nn|write_ptr [17] $ (\resizer|u_nn|Add1~65_sumout )))) ) ) ) # ( \resizer|u_nn|Add1~69_sumout  & ( 
// !\resizer|u_nn|Add1~61_sumout  & ( (!\resizer|u_nn|write_ptr [18] & (\resizer|u_nn|write_ptr [16] & (!\resizer|u_nn|write_ptr [17] $ (\resizer|u_nn|Add1~65_sumout )))) ) ) ) # ( !\resizer|u_nn|Add1~69_sumout  & ( !\resizer|u_nn|Add1~61_sumout  & ( 
// (!\resizer|u_nn|write_ptr [18] & (!\resizer|u_nn|write_ptr [16] & (!\resizer|u_nn|write_ptr [17] $ (\resizer|u_nn|Add1~65_sumout )))) ) ) )

	.dataa(!\resizer|u_nn|write_ptr [18]),
	.datab(!\resizer|u_nn|write_ptr [17]),
	.datac(!\resizer|u_nn|Add1~65_sumout ),
	.datad(!\resizer|u_nn|write_ptr [16]),
	.datae(!\resizer|u_nn|Add1~69_sumout ),
	.dataf(!\resizer|u_nn|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~19 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~19 .lut_mask = 64'h8200008241000041;
defparam \resizer|u_nn|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N12
cyclonev_lcell_comb \resizer|u_nn|LessThan0~20 (
// Equation(s):
// \resizer|u_nn|LessThan0~20_combout  = ( \resizer|u_nn|Add1~69_sumout  & ( \resizer|u_nn|Add1~61_sumout  & ( (!\resizer|u_nn|write_ptr [18]) # ((!\resizer|u_nn|write_ptr [17] & ((!\resizer|u_nn|write_ptr [16]) # (\resizer|u_nn|Add1~65_sumout ))) # 
// (\resizer|u_nn|write_ptr [17] & (\resizer|u_nn|Add1~65_sumout  & !\resizer|u_nn|write_ptr [16]))) ) ) ) # ( !\resizer|u_nn|Add1~69_sumout  & ( \resizer|u_nn|Add1~61_sumout  & ( (!\resizer|u_nn|write_ptr [18]) # ((!\resizer|u_nn|write_ptr [17] & 
// \resizer|u_nn|Add1~65_sumout )) ) ) ) # ( \resizer|u_nn|Add1~69_sumout  & ( !\resizer|u_nn|Add1~61_sumout  & ( (!\resizer|u_nn|write_ptr [18] & ((!\resizer|u_nn|write_ptr [17] & ((!\resizer|u_nn|write_ptr [16]) # (\resizer|u_nn|Add1~65_sumout ))) # 
// (\resizer|u_nn|write_ptr [17] & (\resizer|u_nn|Add1~65_sumout  & !\resizer|u_nn|write_ptr [16])))) ) ) ) # ( !\resizer|u_nn|Add1~69_sumout  & ( !\resizer|u_nn|Add1~61_sumout  & ( (!\resizer|u_nn|write_ptr [18] & (!\resizer|u_nn|write_ptr [17] & 
// \resizer|u_nn|Add1~65_sumout )) ) ) )

	.dataa(!\resizer|u_nn|write_ptr [18]),
	.datab(!\resizer|u_nn|write_ptr [17]),
	.datac(!\resizer|u_nn|Add1~65_sumout ),
	.datad(!\resizer|u_nn|write_ptr [16]),
	.datae(!\resizer|u_nn|Add1~69_sumout ),
	.dataf(!\resizer|u_nn|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~20 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~20 .lut_mask = 64'h08088A08AEAEEFAE;
defparam \resizer|u_nn|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y14_N42
cyclonev_lcell_comb \resizer|u_nn|LessThan0~21 (
// Equation(s):
// \resizer|u_nn|LessThan0~21_combout  = ( \resizer|u_nn|LessThan0~19_combout  & ( \resizer|u_nn|LessThan0~20_combout  ) ) # ( !\resizer|u_nn|LessThan0~19_combout  & ( \resizer|u_nn|LessThan0~20_combout  ) ) # ( \resizer|u_nn|LessThan0~19_combout  & ( 
// !\resizer|u_nn|LessThan0~20_combout  & ( ((!\resizer|u_nn|write_ptr [15] & \resizer|u_nn|Add1~73_sumout )) # (\resizer|u_nn|Add1~77_sumout ) ) ) ) # ( !\resizer|u_nn|LessThan0~19_combout  & ( !\resizer|u_nn|LessThan0~20_combout  & ( 
// \resizer|u_nn|Add1~77_sumout  ) ) )

	.dataa(!\resizer|u_nn|write_ptr [15]),
	.datab(gnd),
	.datac(!\resizer|u_nn|Add1~73_sumout ),
	.datad(!\resizer|u_nn|Add1~77_sumout ),
	.datae(!\resizer|u_nn|LessThan0~19_combout ),
	.dataf(!\resizer|u_nn|LessThan0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~21 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~21 .lut_mask = 64'h00FF0AFFFFFFFFFF;
defparam \resizer|u_nn|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N36
cyclonev_lcell_comb \resizer|u_nn|done~0 (
// Equation(s):
// \resizer|u_nn|done~0_combout  = ( \resizer|u_nn|LessThan0~15_combout  & ( \resizer|u_nn|LessThan0~2_combout  & ( (!\resizer|u_nn|LessThan0~21_combout  & (\main_fsm|current_state~q  & !\resizer|u_nn|LessThan0~18_combout )) ) ) ) # ( 
// !\resizer|u_nn|LessThan0~15_combout  & ( \resizer|u_nn|LessThan0~2_combout  & ( (!\resizer|u_nn|LessThan0~21_combout  & (\main_fsm|current_state~q  & ((!\resizer|u_nn|LessThan0~18_combout ) # (!\resizer|u_nn|LessThan0~13_combout )))) ) ) ) # ( 
// \resizer|u_nn|LessThan0~15_combout  & ( !\resizer|u_nn|LessThan0~2_combout  & ( (!\resizer|u_nn|LessThan0~21_combout  & (\main_fsm|current_state~q  & !\resizer|u_nn|LessThan0~18_combout )) ) ) ) # ( !\resizer|u_nn|LessThan0~15_combout  & ( 
// !\resizer|u_nn|LessThan0~2_combout  & ( (!\resizer|u_nn|LessThan0~21_combout  & (\main_fsm|current_state~q  & !\resizer|u_nn|LessThan0~18_combout )) ) ) )

	.dataa(!\resizer|u_nn|LessThan0~21_combout ),
	.datab(!\main_fsm|current_state~q ),
	.datac(!\resizer|u_nn|LessThan0~18_combout ),
	.datad(!\resizer|u_nn|LessThan0~13_combout ),
	.datae(!\resizer|u_nn|LessThan0~15_combout ),
	.dataf(!\resizer|u_nn|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|done~0 .extended_lut = "off";
defparam \resizer|u_nn|done~0 .lut_mask = 64'h2020202022202020;
defparam \resizer|u_nn|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y14_N37
dffeas \resizer|u_nn|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|done .is_wysiwyg = "true";
defparam \resizer|u_nn|done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N0
cyclonev_lcell_comb \resizer|u_pr|Add2~17 (
// Equation(s):
// \resizer|u_pr|Add2~17_sumout  = SUM(( \resizer|u_pr|write_ptr [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_pr|Add2~18  = CARRY(( \resizer|u_pr|write_ptr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|write_ptr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~17_sumout ),
	.cout(\resizer|u_pr|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~17 .extended_lut = "off";
defparam \resizer|u_pr|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_pr|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N53
dffeas \resizer|u_pr|write_ptr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[17] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N27
cyclonev_lcell_comb \resizer|u_pr|Add2~53 (
// Equation(s):
// \resizer|u_pr|Add2~53_sumout  = SUM(( \resizer|u_pr|write_ptr [9] ) + ( GND ) + ( \resizer|u_pr|Add2~50  ))
// \resizer|u_pr|Add2~54  = CARRY(( \resizer|u_pr|write_ptr [9] ) + ( GND ) + ( \resizer|u_pr|Add2~50  ))

	.dataa(!\resizer|u_pr|write_ptr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~53_sumout ),
	.cout(\resizer|u_pr|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~53 .extended_lut = "off";
defparam \resizer|u_pr|Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_pr|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N30
cyclonev_lcell_comb \resizer|u_pr|Add2~57 (
// Equation(s):
// \resizer|u_pr|Add2~57_sumout  = SUM(( \resizer|u_pr|write_ptr [10] ) + ( GND ) + ( \resizer|u_pr|Add2~54  ))
// \resizer|u_pr|Add2~58  = CARRY(( \resizer|u_pr|write_ptr [10] ) + ( GND ) + ( \resizer|u_pr|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|write_ptr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~57_sumout ),
	.cout(\resizer|u_pr|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~57 .extended_lut = "off";
defparam \resizer|u_pr|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_pr|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \resizer|u_pr|write_ptr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[10] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N33
cyclonev_lcell_comb \resizer|u_pr|Add2~61 (
// Equation(s):
// \resizer|u_pr|Add2~61_sumout  = SUM(( \resizer|u_pr|write_ptr [11] ) + ( GND ) + ( \resizer|u_pr|Add2~58  ))
// \resizer|u_pr|Add2~62  = CARRY(( \resizer|u_pr|write_ptr [11] ) + ( GND ) + ( \resizer|u_pr|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|write_ptr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~61_sumout ),
	.cout(\resizer|u_pr|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~61 .extended_lut = "off";
defparam \resizer|u_pr|Add2~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_pr|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N34
dffeas \resizer|u_pr|write_ptr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[11] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N36
cyclonev_lcell_comb \resizer|u_pr|Add2~65 (
// Equation(s):
// \resizer|u_pr|Add2~65_sumout  = SUM(( \resizer|u_pr|write_ptr [12] ) + ( GND ) + ( \resizer|u_pr|Add2~62  ))
// \resizer|u_pr|Add2~66  = CARRY(( \resizer|u_pr|write_ptr [12] ) + ( GND ) + ( \resizer|u_pr|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|write_ptr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~65_sumout ),
	.cout(\resizer|u_pr|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~65 .extended_lut = "off";
defparam \resizer|u_pr|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_pr|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N38
dffeas \resizer|u_pr|write_ptr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[12] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N39
cyclonev_lcell_comb \resizer|u_pr|Add2~1 (
// Equation(s):
// \resizer|u_pr|Add2~1_sumout  = SUM(( \resizer|u_pr|write_ptr [13] ) + ( GND ) + ( \resizer|u_pr|Add2~66  ))
// \resizer|u_pr|Add2~2  = CARRY(( \resizer|u_pr|write_ptr [13] ) + ( GND ) + ( \resizer|u_pr|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|write_ptr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~1_sumout ),
	.cout(\resizer|u_pr|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~1 .extended_lut = "off";
defparam \resizer|u_pr|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_pr|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N40
dffeas \resizer|u_pr|write_ptr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[13] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N42
cyclonev_lcell_comb \resizer|u_pr|Add2~9 (
// Equation(s):
// \resizer|u_pr|Add2~9_sumout  = SUM(( \resizer|u_pr|write_ptr [14] ) + ( GND ) + ( \resizer|u_pr|Add2~2  ))
// \resizer|u_pr|Add2~10  = CARRY(( \resizer|u_pr|write_ptr [14] ) + ( GND ) + ( \resizer|u_pr|Add2~2  ))

	.dataa(gnd),
	.datab(!\resizer|u_pr|write_ptr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~9_sumout ),
	.cout(\resizer|u_pr|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~9 .extended_lut = "off";
defparam \resizer|u_pr|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_pr|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N43
dffeas \resizer|u_pr|write_ptr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[14] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N45
cyclonev_lcell_comb \resizer|u_pr|Add2~13 (
// Equation(s):
// \resizer|u_pr|Add2~13_sumout  = SUM(( \resizer|u_pr|write_ptr [15] ) + ( GND ) + ( \resizer|u_pr|Add2~10  ))
// \resizer|u_pr|Add2~14  = CARRY(( \resizer|u_pr|write_ptr [15] ) + ( GND ) + ( \resizer|u_pr|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~13_sumout ),
	.cout(\resizer|u_pr|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~13 .extended_lut = "off";
defparam \resizer|u_pr|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_pr|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N47
dffeas \resizer|u_pr|write_ptr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[15] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N48
cyclonev_lcell_comb \resizer|u_pr|Add2~5 (
// Equation(s):
// \resizer|u_pr|Add2~5_sumout  = SUM(( \resizer|u_pr|write_ptr [16] ) + ( GND ) + ( \resizer|u_pr|Add2~14  ))
// \resizer|u_pr|Add2~6  = CARRY(( \resizer|u_pr|write_ptr [16] ) + ( GND ) + ( \resizer|u_pr|Add2~14  ))

	.dataa(gnd),
	.datab(!\resizer|u_pr|write_ptr [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~5_sumout ),
	.cout(\resizer|u_pr|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~5 .extended_lut = "off";
defparam \resizer|u_pr|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_pr|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N49
dffeas \resizer|u_pr|write_ptr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[16] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N51
cyclonev_lcell_comb \resizer|u_pr|Add2~73 (
// Equation(s):
// \resizer|u_pr|Add2~73_sumout  = SUM(( \resizer|u_pr|write_ptr [17] ) + ( GND ) + ( \resizer|u_pr|Add2~6  ))
// \resizer|u_pr|Add2~74  = CARRY(( \resizer|u_pr|write_ptr [17] ) + ( GND ) + ( \resizer|u_pr|Add2~6  ))

	.dataa(!\resizer|u_pr|write_ptr [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~73_sumout ),
	.cout(\resizer|u_pr|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~73 .extended_lut = "off";
defparam \resizer|u_pr|Add2~73 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_pr|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N52
dffeas \resizer|u_pr|write_ptr[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[17]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N54
cyclonev_lcell_comb \resizer|u_pr|Add2~69 (
// Equation(s):
// \resizer|u_pr|Add2~69_sumout  = SUM(( \resizer|u_pr|write_ptr [18] ) + ( GND ) + ( \resizer|u_pr|Add2~74  ))

	.dataa(gnd),
	.datab(!\resizer|u_pr|write_ptr [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~69 .extended_lut = "off";
defparam \resizer|u_pr|Add2~69 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_pr|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N55
dffeas \resizer|u_pr|write_ptr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[18] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N46
dffeas \resizer|u_pr|write_ptr[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[15]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y16_N0
cyclonev_mac \resizer|u_pr|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\resizer|u_pr|Equal0~0_combout ,\resizer|u_nn|IMG_HEIGHT_OUT[3]~0_combout ,vcc,vcc,!\resizer|u_pr|Equal0~0_combout ,!\resizer|u_nn|IMG_HEIGHT_OUT[3]~0_combout ,gnd,gnd,gnd}),
	.ay({\resizer|u_pr|Equal0~0_combout ,\resizer|u_pr|Equal1~0_combout ,!\resizer|u_pr|Equal1~0_combout ,\resizer|u_pr|Equal1~0_combout ,!\resizer|u_nn|IMG_HEIGHT_OUT[3]~0_combout ,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\resizer|u_pr|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \resizer|u_pr|Mult0~mac .accumulate_clock = "none";
defparam \resizer|u_pr|Mult0~mac .ax_clock = "none";
defparam \resizer|u_pr|Mult0~mac .ax_width = 9;
defparam \resizer|u_pr|Mult0~mac .ay_scan_in_clock = "none";
defparam \resizer|u_pr|Mult0~mac .ay_scan_in_width = 10;
defparam \resizer|u_pr|Mult0~mac .ay_use_scan_in = "false";
defparam \resizer|u_pr|Mult0~mac .az_clock = "none";
defparam \resizer|u_pr|Mult0~mac .bx_clock = "none";
defparam \resizer|u_pr|Mult0~mac .by_clock = "none";
defparam \resizer|u_pr|Mult0~mac .by_use_scan_in = "false";
defparam \resizer|u_pr|Mult0~mac .bz_clock = "none";
defparam \resizer|u_pr|Mult0~mac .coef_a_0 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_a_1 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_a_2 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_a_3 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_a_4 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_a_5 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_a_6 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_a_7 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_b_0 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_b_1 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_b_2 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_b_3 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_b_4 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_b_5 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_b_6 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_b_7 = 0;
defparam \resizer|u_pr|Mult0~mac .coef_sel_a_clock = "none";
defparam \resizer|u_pr|Mult0~mac .coef_sel_b_clock = "none";
defparam \resizer|u_pr|Mult0~mac .delay_scan_out_ay = "false";
defparam \resizer|u_pr|Mult0~mac .delay_scan_out_by = "false";
defparam \resizer|u_pr|Mult0~mac .enable_double_accum = "false";
defparam \resizer|u_pr|Mult0~mac .load_const_clock = "none";
defparam \resizer|u_pr|Mult0~mac .load_const_value = 0;
defparam \resizer|u_pr|Mult0~mac .mode_sub_location = 0;
defparam \resizer|u_pr|Mult0~mac .negate_clock = "none";
defparam \resizer|u_pr|Mult0~mac .operand_source_max = "input";
defparam \resizer|u_pr|Mult0~mac .operand_source_may = "input";
defparam \resizer|u_pr|Mult0~mac .operand_source_mbx = "input";
defparam \resizer|u_pr|Mult0~mac .operand_source_mby = "input";
defparam \resizer|u_pr|Mult0~mac .operation_mode = "m18x18_full";
defparam \resizer|u_pr|Mult0~mac .output_clock = "none";
defparam \resizer|u_pr|Mult0~mac .preadder_subtract_a = "false";
defparam \resizer|u_pr|Mult0~mac .preadder_subtract_b = "false";
defparam \resizer|u_pr|Mult0~mac .result_a_width = 64;
defparam \resizer|u_pr|Mult0~mac .signed_max = "false";
defparam \resizer|u_pr|Mult0~mac .signed_may = "false";
defparam \resizer|u_pr|Mult0~mac .signed_mbx = "false";
defparam \resizer|u_pr|Mult0~mac .signed_mby = "false";
defparam \resizer|u_pr|Mult0~mac .sub_clock = "none";
defparam \resizer|u_pr|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N0
cyclonev_lcell_comb \resizer|u_pr|Add1~45 (
// Equation(s):
// \resizer|u_pr|Add1~45_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_pr|Add1~46  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|IMG_SIZE_OUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~45_sumout ),
	.cout(\resizer|u_pr|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~45 .extended_lut = "off";
defparam \resizer|u_pr|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_pr|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N3
cyclonev_lcell_comb \resizer|u_pr|Add1~41 (
// Equation(s):
// \resizer|u_pr|Add1~41_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \resizer|u_pr|Add1~46  ))
// \resizer|u_pr|Add1~42  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \resizer|u_pr|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|IMG_SIZE_OUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~41_sumout ),
	.cout(\resizer|u_pr|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~41 .extended_lut = "off";
defparam \resizer|u_pr|Add1~41 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N6
cyclonev_lcell_comb \resizer|u_pr|Add1~37 (
// Equation(s):
// \resizer|u_pr|Add1~37_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \resizer|u_pr|Add1~42  ))
// \resizer|u_pr|Add1~38  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \resizer|u_pr|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|IMG_SIZE_OUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~37_sumout ),
	.cout(\resizer|u_pr|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~37 .extended_lut = "off";
defparam \resizer|u_pr|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N9
cyclonev_lcell_comb \resizer|u_pr|Add1~33 (
// Equation(s):
// \resizer|u_pr|Add1~33_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \resizer|u_pr|Add1~38  ))
// \resizer|u_pr|Add1~34  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \resizer|u_pr|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|IMG_SIZE_OUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~33_sumout ),
	.cout(\resizer|u_pr|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~33 .extended_lut = "off";
defparam \resizer|u_pr|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N12
cyclonev_lcell_comb \resizer|u_pr|Add1~29 (
// Equation(s):
// \resizer|u_pr|Add1~29_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \resizer|u_pr|Add1~34  ))
// \resizer|u_pr|Add1~30  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \resizer|u_pr|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|IMG_SIZE_OUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~29_sumout ),
	.cout(\resizer|u_pr|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~29 .extended_lut = "off";
defparam \resizer|u_pr|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N15
cyclonev_lcell_comb \resizer|u_pr|Add1~57 (
// Equation(s):
// \resizer|u_pr|Add1~57_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \resizer|u_pr|Add1~30  ))
// \resizer|u_pr|Add1~58  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \resizer|u_pr|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|IMG_SIZE_OUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~57_sumout ),
	.cout(\resizer|u_pr|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~57 .extended_lut = "off";
defparam \resizer|u_pr|Add1~57 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \resizer|u_pr|Add1~53 (
// Equation(s):
// \resizer|u_pr|Add1~53_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \resizer|u_pr|Add1~58  ))
// \resizer|u_pr|Add1~54  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \resizer|u_pr|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|IMG_SIZE_OUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~53_sumout ),
	.cout(\resizer|u_pr|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~53 .extended_lut = "off";
defparam \resizer|u_pr|Add1~53 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N21
cyclonev_lcell_comb \resizer|u_pr|Add1~49 (
// Equation(s):
// \resizer|u_pr|Add1~49_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \resizer|u_pr|Add1~54  ))
// \resizer|u_pr|Add1~50  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \resizer|u_pr|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|IMG_SIZE_OUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~49_sumout ),
	.cout(\resizer|u_pr|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~49 .extended_lut = "off";
defparam \resizer|u_pr|Add1~49 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \resizer|u_pr|Add1~25 (
// Equation(s):
// \resizer|u_pr|Add1~25_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \resizer|u_pr|Add1~50  ))
// \resizer|u_pr|Add1~26  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \resizer|u_pr|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|IMG_SIZE_OUT [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~25_sumout ),
	.cout(\resizer|u_pr|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~25 .extended_lut = "off";
defparam \resizer|u_pr|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_pr|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N27
cyclonev_lcell_comb \resizer|u_pr|Add1~21 (
// Equation(s):
// \resizer|u_pr|Add1~21_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \resizer|u_pr|Add1~26  ))
// \resizer|u_pr|Add1~22  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \resizer|u_pr|Add1~26  ))

	.dataa(!\resizer|u_pr|IMG_SIZE_OUT [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~21_sumout ),
	.cout(\resizer|u_pr|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~21 .extended_lut = "off";
defparam \resizer|u_pr|Add1~21 .lut_mask = 64'h0000000000005555;
defparam \resizer|u_pr|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \resizer|u_pr|Add1~17 (
// Equation(s):
// \resizer|u_pr|Add1~17_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \resizer|u_pr|Add1~22  ))
// \resizer|u_pr|Add1~18  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \resizer|u_pr|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|IMG_SIZE_OUT [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~17_sumout ),
	.cout(\resizer|u_pr|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~17 .extended_lut = "off";
defparam \resizer|u_pr|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N33
cyclonev_lcell_comb \resizer|u_pr|Add1~1 (
// Equation(s):
// \resizer|u_pr|Add1~1_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \resizer|u_pr|Add1~18  ))
// \resizer|u_pr|Add1~2  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \resizer|u_pr|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|IMG_SIZE_OUT [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~1_sumout ),
	.cout(\resizer|u_pr|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~1 .extended_lut = "off";
defparam \resizer|u_pr|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_pr|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N36
cyclonev_lcell_comb \resizer|u_pr|Add1~13 (
// Equation(s):
// \resizer|u_pr|Add1~13_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \resizer|u_pr|Add1~2  ))
// \resizer|u_pr|Add1~14  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \resizer|u_pr|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|IMG_SIZE_OUT [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~13_sumout ),
	.cout(\resizer|u_pr|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~13 .extended_lut = "off";
defparam \resizer|u_pr|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N39
cyclonev_lcell_comb \resizer|u_pr|Add1~9 (
// Equation(s):
// \resizer|u_pr|Add1~9_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \resizer|u_pr|Add1~14  ))
// \resizer|u_pr|Add1~10  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \resizer|u_pr|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|IMG_SIZE_OUT [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~9_sumout ),
	.cout(\resizer|u_pr|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~9 .extended_lut = "off";
defparam \resizer|u_pr|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_pr|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \resizer|u_pr|Add1~5 (
// Equation(s):
// \resizer|u_pr|Add1~5_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [14] ) + ( VCC ) + ( \resizer|u_pr|Add1~10  ))
// \resizer|u_pr|Add1~6  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [14] ) + ( VCC ) + ( \resizer|u_pr|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|IMG_SIZE_OUT [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~5_sumout ),
	.cout(\resizer|u_pr|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~5 .extended_lut = "off";
defparam \resizer|u_pr|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N45
cyclonev_lcell_comb \resizer|u_pr|Add1~73 (
// Equation(s):
// \resizer|u_pr|Add1~73_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [15] ) + ( VCC ) + ( \resizer|u_pr|Add1~6  ))
// \resizer|u_pr|Add1~74  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [15] ) + ( VCC ) + ( \resizer|u_pr|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|IMG_SIZE_OUT [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~73_sumout ),
	.cout(\resizer|u_pr|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~73 .extended_lut = "off";
defparam \resizer|u_pr|Add1~73 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_pr|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N36
cyclonev_lcell_comb \resizer|u_pr|LessThan0~17 (
// Equation(s):
// \resizer|u_pr|LessThan0~17_combout  = ( \resizer|u_pr|Add1~73_sumout  & ( !\resizer|u_pr|write_ptr[15]~DUPLICATE_q  ) ) # ( !\resizer|u_pr|Add1~73_sumout  & ( \resizer|u_pr|write_ptr[15]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|write_ptr[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~17 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~17 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \resizer|u_pr|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \resizer|u_pr|Add1~69 (
// Equation(s):
// \resizer|u_pr|Add1~69_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [16] ) + ( VCC ) + ( \resizer|u_pr|Add1~74  ))
// \resizer|u_pr|Add1~70  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [16] ) + ( VCC ) + ( \resizer|u_pr|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|IMG_SIZE_OUT [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~69_sumout ),
	.cout(\resizer|u_pr|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~69 .extended_lut = "off";
defparam \resizer|u_pr|Add1~69 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_pr|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N9
cyclonev_lcell_comb \resizer|u_pr|LessThan0~16 (
// Equation(s):
// \resizer|u_pr|LessThan0~16_combout  = ( !\resizer|u_pr|Add1~69_sumout  & ( \resizer|u_pr|write_ptr [16] ) ) # ( \resizer|u_pr|Add1~69_sumout  & ( !\resizer|u_pr|write_ptr [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_pr|Add1~69_sumout ),
	.dataf(!\resizer|u_pr|write_ptr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~16 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~16 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \resizer|u_pr|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N51
cyclonev_lcell_comb \resizer|u_pr|Add1~65 (
// Equation(s):
// \resizer|u_pr|Add1~65_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [17] ) + ( VCC ) + ( \resizer|u_pr|Add1~70  ))
// \resizer|u_pr|Add1~66  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [17] ) + ( VCC ) + ( \resizer|u_pr|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|IMG_SIZE_OUT [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~65_sumout ),
	.cout(\resizer|u_pr|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~65 .extended_lut = "off";
defparam \resizer|u_pr|Add1~65 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_pr|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N54
cyclonev_lcell_comb \resizer|u_pr|Add1~61 (
// Equation(s):
// \resizer|u_pr|Add1~61_sumout  = SUM(( \resizer|u_pr|IMG_SIZE_OUT [18] ) + ( VCC ) + ( \resizer|u_pr|Add1~66  ))
// \resizer|u_pr|Add1~62  = CARRY(( \resizer|u_pr|IMG_SIZE_OUT [18] ) + ( VCC ) + ( \resizer|u_pr|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|IMG_SIZE_OUT [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~61_sumout ),
	.cout(\resizer|u_pr|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~61 .extended_lut = "off";
defparam \resizer|u_pr|Add1~61 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_pr|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N18
cyclonev_lcell_comb \resizer|u_pr|LessThan0~18 (
// Equation(s):
// \resizer|u_pr|LessThan0~18_combout  = ( \resizer|u_pr|Add1~61_sumout  & ( \resizer|u_pr|Add1~65_sumout  & ( (\resizer|u_pr|write_ptr[17]~DUPLICATE_q  & (\resizer|u_pr|write_ptr [18] & (!\resizer|u_pr|LessThan0~17_combout  & 
// !\resizer|u_pr|LessThan0~16_combout ))) ) ) ) # ( !\resizer|u_pr|Add1~61_sumout  & ( \resizer|u_pr|Add1~65_sumout  & ( (\resizer|u_pr|write_ptr[17]~DUPLICATE_q  & (!\resizer|u_pr|write_ptr [18] & (!\resizer|u_pr|LessThan0~17_combout  & 
// !\resizer|u_pr|LessThan0~16_combout ))) ) ) ) # ( \resizer|u_pr|Add1~61_sumout  & ( !\resizer|u_pr|Add1~65_sumout  & ( (!\resizer|u_pr|write_ptr[17]~DUPLICATE_q  & (\resizer|u_pr|write_ptr [18] & (!\resizer|u_pr|LessThan0~17_combout  & 
// !\resizer|u_pr|LessThan0~16_combout ))) ) ) ) # ( !\resizer|u_pr|Add1~61_sumout  & ( !\resizer|u_pr|Add1~65_sumout  & ( (!\resizer|u_pr|write_ptr[17]~DUPLICATE_q  & (!\resizer|u_pr|write_ptr [18] & (!\resizer|u_pr|LessThan0~17_combout  & 
// !\resizer|u_pr|LessThan0~16_combout ))) ) ) )

	.dataa(!\resizer|u_pr|write_ptr[17]~DUPLICATE_q ),
	.datab(!\resizer|u_pr|write_ptr [18]),
	.datac(!\resizer|u_pr|LessThan0~17_combout ),
	.datad(!\resizer|u_pr|LessThan0~16_combout ),
	.datae(!\resizer|u_pr|Add1~61_sumout ),
	.dataf(!\resizer|u_pr|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~18 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~18 .lut_mask = 64'h8000200040001000;
defparam \resizer|u_pr|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \resizer|u_pr|LessThan0~1 (
// Equation(s):
// \resizer|u_pr|LessThan0~1_combout  = ( \resizer|u_pr|Add1~5_sumout  & ( \resizer|u_pr|Add1~9_sumout  & ( (!\resizer|u_pr|write_ptr [13]) # ((!\resizer|u_pr|write_ptr [14]) # ((!\resizer|u_pr|write_ptr [12] & \resizer|u_pr|Add1~13_sumout ))) ) ) ) # ( 
// !\resizer|u_pr|Add1~5_sumout  & ( \resizer|u_pr|Add1~9_sumout  & ( (!\resizer|u_pr|write_ptr [14] & ((!\resizer|u_pr|write_ptr [13]) # ((!\resizer|u_pr|write_ptr [12] & \resizer|u_pr|Add1~13_sumout )))) ) ) ) # ( \resizer|u_pr|Add1~5_sumout  & ( 
// !\resizer|u_pr|Add1~9_sumout  & ( (!\resizer|u_pr|write_ptr [14]) # ((!\resizer|u_pr|write_ptr [12] & (!\resizer|u_pr|write_ptr [13] & \resizer|u_pr|Add1~13_sumout ))) ) ) ) # ( !\resizer|u_pr|Add1~5_sumout  & ( !\resizer|u_pr|Add1~9_sumout  & ( 
// (!\resizer|u_pr|write_ptr [12] & (!\resizer|u_pr|write_ptr [13] & (\resizer|u_pr|Add1~13_sumout  & !\resizer|u_pr|write_ptr [14]))) ) ) )

	.dataa(!\resizer|u_pr|write_ptr [12]),
	.datab(!\resizer|u_pr|write_ptr [13]),
	.datac(!\resizer|u_pr|Add1~13_sumout ),
	.datad(!\resizer|u_pr|write_ptr [14]),
	.datae(!\resizer|u_pr|Add1~5_sumout ),
	.dataf(!\resizer|u_pr|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~1 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~1 .lut_mask = 64'h0800FF08CE00FFCE;
defparam \resizer|u_pr|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N18
cyclonev_lcell_comb \resizer|u_pr|LessThan0~0 (
// Equation(s):
// \resizer|u_pr|LessThan0~0_combout  = ( \resizer|u_pr|Add1~5_sumout  & ( \resizer|u_pr|Add1~9_sumout  & ( (\resizer|u_pr|write_ptr [13] & (\resizer|u_pr|write_ptr [14] & (!\resizer|u_pr|write_ptr [12] $ (\resizer|u_pr|Add1~13_sumout )))) ) ) ) # ( 
// !\resizer|u_pr|Add1~5_sumout  & ( \resizer|u_pr|Add1~9_sumout  & ( (\resizer|u_pr|write_ptr [13] & (!\resizer|u_pr|write_ptr [14] & (!\resizer|u_pr|write_ptr [12] $ (\resizer|u_pr|Add1~13_sumout )))) ) ) ) # ( \resizer|u_pr|Add1~5_sumout  & ( 
// !\resizer|u_pr|Add1~9_sumout  & ( (!\resizer|u_pr|write_ptr [13] & (\resizer|u_pr|write_ptr [14] & (!\resizer|u_pr|write_ptr [12] $ (\resizer|u_pr|Add1~13_sumout )))) ) ) ) # ( !\resizer|u_pr|Add1~5_sumout  & ( !\resizer|u_pr|Add1~9_sumout  & ( 
// (!\resizer|u_pr|write_ptr [13] & (!\resizer|u_pr|write_ptr [14] & (!\resizer|u_pr|write_ptr [12] $ (\resizer|u_pr|Add1~13_sumout )))) ) ) )

	.dataa(!\resizer|u_pr|write_ptr [12]),
	.datab(!\resizer|u_pr|write_ptr [13]),
	.datac(!\resizer|u_pr|Add1~13_sumout ),
	.datad(!\resizer|u_pr|write_ptr [14]),
	.datae(!\resizer|u_pr|Add1~5_sumout ),
	.dataf(!\resizer|u_pr|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~0 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~0 .lut_mask = 64'h8400008421000021;
defparam \resizer|u_pr|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N30
cyclonev_lcell_comb \resizer|u_pr|LessThan0~2 (
// Equation(s):
// \resizer|u_pr|LessThan0~2_combout  = ( !\resizer|u_pr|LessThan0~1_combout  & ( \resizer|u_pr|LessThan0~0_combout  & ( (!\resizer|u_pr|write_ptr [11] & (!\resizer|u_pr|Add1~1_sumout  & ((!\resizer|u_pr|Add1~17_sumout ) # (\resizer|u_pr|write_ptr [10])))) # 
// (\resizer|u_pr|write_ptr [11] & (((!\resizer|u_pr|Add1~17_sumout ) # (!\resizer|u_pr|Add1~1_sumout )) # (\resizer|u_pr|write_ptr [10]))) ) ) ) # ( !\resizer|u_pr|LessThan0~1_combout  & ( !\resizer|u_pr|LessThan0~0_combout  ) )

	.dataa(!\resizer|u_pr|write_ptr [11]),
	.datab(!\resizer|u_pr|write_ptr [10]),
	.datac(!\resizer|u_pr|Add1~17_sumout ),
	.datad(!\resizer|u_pr|Add1~1_sumout ),
	.datae(!\resizer|u_pr|LessThan0~1_combout ),
	.dataf(!\resizer|u_pr|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~2 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~2 .lut_mask = 64'hFFFF0000F7510000;
defparam \resizer|u_pr|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N57
cyclonev_lcell_comb \resizer|u_pr|Add1~77 (
// Equation(s):
// \resizer|u_pr|Add1~77_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_pr|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add1~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add1~77 .extended_lut = "off";
defparam \resizer|u_pr|Add1~77 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_pr|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N54
cyclonev_lcell_comb \resizer|u_pr|LessThan0~20 (
// Equation(s):
// \resizer|u_pr|LessThan0~20_combout  = ( \resizer|u_pr|Add1~69_sumout  & ( \resizer|u_pr|Add1~65_sumout  & ( (!\resizer|u_pr|write_ptr [18] & ((!\resizer|u_pr|write_ptr [16]) # ((!\resizer|u_pr|write_ptr[17]~DUPLICATE_q ) # (\resizer|u_pr|Add1~61_sumout 
// )))) # (\resizer|u_pr|write_ptr [18] & (\resizer|u_pr|Add1~61_sumout  & ((!\resizer|u_pr|write_ptr [16]) # (!\resizer|u_pr|write_ptr[17]~DUPLICATE_q )))) ) ) ) # ( !\resizer|u_pr|Add1~69_sumout  & ( \resizer|u_pr|Add1~65_sumout  & ( 
// (!\resizer|u_pr|write_ptr [18] & ((!\resizer|u_pr|write_ptr[17]~DUPLICATE_q ) # (\resizer|u_pr|Add1~61_sumout ))) # (\resizer|u_pr|write_ptr [18] & (!\resizer|u_pr|write_ptr[17]~DUPLICATE_q  & \resizer|u_pr|Add1~61_sumout )) ) ) ) # ( 
// \resizer|u_pr|Add1~69_sumout  & ( !\resizer|u_pr|Add1~65_sumout  & ( (!\resizer|u_pr|write_ptr [18] & (((!\resizer|u_pr|write_ptr [16] & !\resizer|u_pr|write_ptr[17]~DUPLICATE_q )) # (\resizer|u_pr|Add1~61_sumout ))) # (\resizer|u_pr|write_ptr [18] & 
// (!\resizer|u_pr|write_ptr [16] & (!\resizer|u_pr|write_ptr[17]~DUPLICATE_q  & \resizer|u_pr|Add1~61_sumout ))) ) ) ) # ( !\resizer|u_pr|Add1~69_sumout  & ( !\resizer|u_pr|Add1~65_sumout  & ( (!\resizer|u_pr|write_ptr [18] & \resizer|u_pr|Add1~61_sumout ) 
// ) ) )

	.dataa(!\resizer|u_pr|write_ptr [16]),
	.datab(!\resizer|u_pr|write_ptr [18]),
	.datac(!\resizer|u_pr|write_ptr[17]~DUPLICATE_q ),
	.datad(!\resizer|u_pr|Add1~61_sumout ),
	.datae(!\resizer|u_pr|Add1~69_sumout ),
	.dataf(!\resizer|u_pr|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~20 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~20 .lut_mask = 64'h00CC80ECC0FCC8FE;
defparam \resizer|u_pr|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N24
cyclonev_lcell_comb \resizer|u_pr|LessThan0~19 (
// Equation(s):
// \resizer|u_pr|LessThan0~19_combout  = ( \resizer|u_pr|Add1~69_sumout  & ( \resizer|u_pr|Add1~65_sumout  & ( (\resizer|u_pr|write_ptr [16] & (\resizer|u_pr|write_ptr[17]~DUPLICATE_q  & (!\resizer|u_pr|write_ptr [18] $ (\resizer|u_pr|Add1~61_sumout )))) ) ) 
// ) # ( !\resizer|u_pr|Add1~69_sumout  & ( \resizer|u_pr|Add1~65_sumout  & ( (!\resizer|u_pr|write_ptr [16] & (\resizer|u_pr|write_ptr[17]~DUPLICATE_q  & (!\resizer|u_pr|write_ptr [18] $ (\resizer|u_pr|Add1~61_sumout )))) ) ) ) # ( 
// \resizer|u_pr|Add1~69_sumout  & ( !\resizer|u_pr|Add1~65_sumout  & ( (\resizer|u_pr|write_ptr [16] & (!\resizer|u_pr|write_ptr[17]~DUPLICATE_q  & (!\resizer|u_pr|write_ptr [18] $ (\resizer|u_pr|Add1~61_sumout )))) ) ) ) # ( !\resizer|u_pr|Add1~69_sumout  
// & ( !\resizer|u_pr|Add1~65_sumout  & ( (!\resizer|u_pr|write_ptr [16] & (!\resizer|u_pr|write_ptr[17]~DUPLICATE_q  & (!\resizer|u_pr|write_ptr [18] $ (\resizer|u_pr|Add1~61_sumout )))) ) ) )

	.dataa(!\resizer|u_pr|write_ptr [16]),
	.datab(!\resizer|u_pr|write_ptr [18]),
	.datac(!\resizer|u_pr|write_ptr[17]~DUPLICATE_q ),
	.datad(!\resizer|u_pr|Add1~61_sumout ),
	.datae(!\resizer|u_pr|Add1~69_sumout ),
	.dataf(!\resizer|u_pr|Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~19 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~19 .lut_mask = 64'h8020401008020401;
defparam \resizer|u_pr|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y16_N0
cyclonev_lcell_comb \resizer|u_pr|LessThan0~21 (
// Equation(s):
// \resizer|u_pr|LessThan0~21_combout  = ( \resizer|u_pr|LessThan0~20_combout  & ( \resizer|u_pr|LessThan0~19_combout  ) ) # ( !\resizer|u_pr|LessThan0~20_combout  & ( \resizer|u_pr|LessThan0~19_combout  & ( ((!\resizer|u_pr|write_ptr[15]~DUPLICATE_q  & 
// \resizer|u_pr|Add1~73_sumout )) # (\resizer|u_pr|Add1~77_sumout ) ) ) ) # ( \resizer|u_pr|LessThan0~20_combout  & ( !\resizer|u_pr|LessThan0~19_combout  ) ) # ( !\resizer|u_pr|LessThan0~20_combout  & ( !\resizer|u_pr|LessThan0~19_combout  & ( 
// \resizer|u_pr|Add1~77_sumout  ) ) )

	.dataa(!\resizer|u_pr|write_ptr[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\resizer|u_pr|Add1~73_sumout ),
	.datad(!\resizer|u_pr|Add1~77_sumout ),
	.datae(!\resizer|u_pr|LessThan0~20_combout ),
	.dataf(!\resizer|u_pr|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~21 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~21 .lut_mask = 64'h00FFFFFF0AFFFFFF;
defparam \resizer|u_pr|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \resizer|u_pr|LessThan0~9 (
// Equation(s):
// \resizer|u_pr|LessThan0~9_combout  = ( \resizer|u_pr|write_ptr [4] & ( \resizer|u_pr|Add1~37_sumout  & ( (\resizer|u_pr|Add1~29_sumout  & ((!\resizer|u_pr|write_ptr [3] & ((!\resizer|u_pr|write_ptr [2]) # (\resizer|u_pr|Add1~33_sumout ))) # 
// (\resizer|u_pr|write_ptr [3] & (\resizer|u_pr|Add1~33_sumout  & !\resizer|u_pr|write_ptr [2])))) ) ) ) # ( !\resizer|u_pr|write_ptr [4] & ( \resizer|u_pr|Add1~37_sumout  & ( ((!\resizer|u_pr|write_ptr [3] & ((!\resizer|u_pr|write_ptr [2]) # 
// (\resizer|u_pr|Add1~33_sumout ))) # (\resizer|u_pr|write_ptr [3] & (\resizer|u_pr|Add1~33_sumout  & !\resizer|u_pr|write_ptr [2]))) # (\resizer|u_pr|Add1~29_sumout ) ) ) ) # ( \resizer|u_pr|write_ptr [4] & ( !\resizer|u_pr|Add1~37_sumout  & ( 
// (!\resizer|u_pr|write_ptr [3] & (\resizer|u_pr|Add1~33_sumout  & \resizer|u_pr|Add1~29_sumout )) ) ) ) # ( !\resizer|u_pr|write_ptr [4] & ( !\resizer|u_pr|Add1~37_sumout  & ( ((!\resizer|u_pr|write_ptr [3] & \resizer|u_pr|Add1~33_sumout )) # 
// (\resizer|u_pr|Add1~29_sumout ) ) ) )

	.dataa(!\resizer|u_pr|write_ptr [3]),
	.datab(!\resizer|u_pr|Add1~33_sumout ),
	.datac(!\resizer|u_pr|Add1~29_sumout ),
	.datad(!\resizer|u_pr|write_ptr [2]),
	.datae(!\resizer|u_pr|write_ptr [4]),
	.dataf(!\resizer|u_pr|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~9 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~9 .lut_mask = 64'h2F2F0202BF2F0B02;
defparam \resizer|u_pr|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N6
cyclonev_lcell_comb \resizer|u_pr|LessThan0~7 (
// Equation(s):
// \resizer|u_pr|LessThan0~7_combout  = ( \resizer|u_pr|Add1~33_sumout  & ( (\resizer|u_pr|write_ptr [3] & (!\resizer|u_pr|write_ptr [4] $ (\resizer|u_pr|Add1~29_sumout ))) ) ) # ( !\resizer|u_pr|Add1~33_sumout  & ( (!\resizer|u_pr|write_ptr [3] & 
// (!\resizer|u_pr|write_ptr [4] $ (\resizer|u_pr|Add1~29_sumout ))) ) )

	.dataa(gnd),
	.datab(!\resizer|u_pr|write_ptr [4]),
	.datac(!\resizer|u_pr|write_ptr [3]),
	.datad(!\resizer|u_pr|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~7 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~7 .lut_mask = 64'hC030C0300C030C03;
defparam \resizer|u_pr|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N22
dffeas \resizer|u_pr|write_ptr[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[7]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N51
cyclonev_lcell_comb \resizer|u_pr|LessThan0~10 (
// Equation(s):
// \resizer|u_pr|LessThan0~10_combout  = ( \resizer|u_pr|Add1~57_sumout  & ( \resizer|u_pr|Add1~49_sumout  & ( (\resizer|u_pr|write_ptr[7]~DUPLICATE_q  & (\resizer|u_pr|write_ptr [5] & (!\resizer|u_pr|Add1~53_sumout  $ (\resizer|u_pr|write_ptr [6])))) ) ) ) 
// # ( !\resizer|u_pr|Add1~57_sumout  & ( \resizer|u_pr|Add1~49_sumout  & ( (\resizer|u_pr|write_ptr[7]~DUPLICATE_q  & (!\resizer|u_pr|write_ptr [5] & (!\resizer|u_pr|Add1~53_sumout  $ (\resizer|u_pr|write_ptr [6])))) ) ) ) # ( \resizer|u_pr|Add1~57_sumout  
// & ( !\resizer|u_pr|Add1~49_sumout  & ( (!\resizer|u_pr|write_ptr[7]~DUPLICATE_q  & (\resizer|u_pr|write_ptr [5] & (!\resizer|u_pr|Add1~53_sumout  $ (\resizer|u_pr|write_ptr [6])))) ) ) ) # ( !\resizer|u_pr|Add1~57_sumout  & ( !\resizer|u_pr|Add1~49_sumout 
//  & ( (!\resizer|u_pr|write_ptr[7]~DUPLICATE_q  & (!\resizer|u_pr|write_ptr [5] & (!\resizer|u_pr|Add1~53_sumout  $ (\resizer|u_pr|write_ptr [6])))) ) ) )

	.dataa(!\resizer|u_pr|write_ptr[7]~DUPLICATE_q ),
	.datab(!\resizer|u_pr|Add1~53_sumout ),
	.datac(!\resizer|u_pr|write_ptr [6]),
	.datad(!\resizer|u_pr|write_ptr [5]),
	.datae(!\resizer|u_pr|Add1~57_sumout ),
	.dataf(!\resizer|u_pr|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~10 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~10 .lut_mask = 64'h8200008241000041;
defparam \resizer|u_pr|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N42
cyclonev_lcell_comb \resizer|u_pr|LessThan0~11 (
// Equation(s):
// \resizer|u_pr|LessThan0~11_combout  = ( \resizer|u_pr|Add1~57_sumout  & ( \resizer|u_pr|Add1~49_sumout  & ( (!\resizer|u_pr|write_ptr[7]~DUPLICATE_q ) # ((!\resizer|u_pr|write_ptr [5] & ((!\resizer|u_pr|write_ptr [6]) # (\resizer|u_pr|Add1~53_sumout ))) # 
// (\resizer|u_pr|write_ptr [5] & (!\resizer|u_pr|write_ptr [6] & \resizer|u_pr|Add1~53_sumout ))) ) ) ) # ( !\resizer|u_pr|Add1~57_sumout  & ( \resizer|u_pr|Add1~49_sumout  & ( (!\resizer|u_pr|write_ptr[7]~DUPLICATE_q ) # ((!\resizer|u_pr|write_ptr [6] & 
// \resizer|u_pr|Add1~53_sumout )) ) ) ) # ( \resizer|u_pr|Add1~57_sumout  & ( !\resizer|u_pr|Add1~49_sumout  & ( (!\resizer|u_pr|write_ptr[7]~DUPLICATE_q  & ((!\resizer|u_pr|write_ptr [5] & ((!\resizer|u_pr|write_ptr [6]) # (\resizer|u_pr|Add1~53_sumout ))) 
// # (\resizer|u_pr|write_ptr [5] & (!\resizer|u_pr|write_ptr [6] & \resizer|u_pr|Add1~53_sumout )))) ) ) ) # ( !\resizer|u_pr|Add1~57_sumout  & ( !\resizer|u_pr|Add1~49_sumout  & ( (!\resizer|u_pr|write_ptr [6] & (!\resizer|u_pr|write_ptr[7]~DUPLICATE_q  & 
// \resizer|u_pr|Add1~53_sumout )) ) ) )

	.dataa(!\resizer|u_pr|write_ptr [5]),
	.datab(!\resizer|u_pr|write_ptr [6]),
	.datac(!\resizer|u_pr|write_ptr[7]~DUPLICATE_q ),
	.datad(!\resizer|u_pr|Add1~53_sumout ),
	.datae(!\resizer|u_pr|Add1~57_sumout ),
	.dataf(!\resizer|u_pr|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~11 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~11 .lut_mask = 64'h00C080E0F0FCF8FE;
defparam \resizer|u_pr|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N4
dffeas \resizer|u_pr|write_ptr[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N45
cyclonev_lcell_comb \resizer|u_pr|LessThan0~8 (
// Equation(s):
// \resizer|u_pr|LessThan0~8_combout  = ( \resizer|u_pr|write_ptr [2] & ( \resizer|u_pr|Add1~45_sumout  & ( (\resizer|u_pr|Add1~37_sumout  & ((!\resizer|u_pr|write_ptr[1]~DUPLICATE_q  & ((!\resizer|u_pr|write_ptr [0]) # (\resizer|u_pr|Add1~41_sumout ))) # 
// (\resizer|u_pr|write_ptr[1]~DUPLICATE_q  & (\resizer|u_pr|Add1~41_sumout  & !\resizer|u_pr|write_ptr [0])))) ) ) ) # ( !\resizer|u_pr|write_ptr [2] & ( \resizer|u_pr|Add1~45_sumout  & ( (!\resizer|u_pr|Add1~37_sumout  & 
// ((!\resizer|u_pr|write_ptr[1]~DUPLICATE_q  & ((!\resizer|u_pr|write_ptr [0]) # (\resizer|u_pr|Add1~41_sumout ))) # (\resizer|u_pr|write_ptr[1]~DUPLICATE_q  & (\resizer|u_pr|Add1~41_sumout  & !\resizer|u_pr|write_ptr [0])))) ) ) ) # ( 
// \resizer|u_pr|write_ptr [2] & ( !\resizer|u_pr|Add1~45_sumout  & ( (!\resizer|u_pr|write_ptr[1]~DUPLICATE_q  & (\resizer|u_pr|Add1~41_sumout  & \resizer|u_pr|Add1~37_sumout )) ) ) ) # ( !\resizer|u_pr|write_ptr [2] & ( !\resizer|u_pr|Add1~45_sumout  & ( 
// (!\resizer|u_pr|write_ptr[1]~DUPLICATE_q  & (\resizer|u_pr|Add1~41_sumout  & !\resizer|u_pr|Add1~37_sumout )) ) ) )

	.dataa(!\resizer|u_pr|write_ptr[1]~DUPLICATE_q ),
	.datab(!\resizer|u_pr|Add1~41_sumout ),
	.datac(!\resizer|u_pr|Add1~37_sumout ),
	.datad(!\resizer|u_pr|write_ptr [0]),
	.datae(!\resizer|u_pr|write_ptr [2]),
	.dataf(!\resizer|u_pr|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~8 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~8 .lut_mask = 64'h20200202B0200B02;
defparam \resizer|u_pr|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N36
cyclonev_lcell_comb \resizer|u_pr|LessThan0~12 (
// Equation(s):
// \resizer|u_pr|LessThan0~12_combout  = ( \resizer|u_pr|LessThan0~8_combout  & ( (!\resizer|u_pr|LessThan0~11_combout  & ((!\resizer|u_pr|LessThan0~10_combout ) # ((!\resizer|u_pr|LessThan0~9_combout  & !\resizer|u_pr|LessThan0~7_combout )))) ) ) # ( 
// !\resizer|u_pr|LessThan0~8_combout  & ( (!\resizer|u_pr|LessThan0~11_combout  & ((!\resizer|u_pr|LessThan0~9_combout ) # (!\resizer|u_pr|LessThan0~10_combout ))) ) )

	.dataa(!\resizer|u_pr|LessThan0~9_combout ),
	.datab(!\resizer|u_pr|LessThan0~7_combout ),
	.datac(!\resizer|u_pr|LessThan0~10_combout ),
	.datad(!\resizer|u_pr|LessThan0~11_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_pr|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~12 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~12 .lut_mask = 64'hFA00FA00F800F800;
defparam \resizer|u_pr|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N39
cyclonev_lcell_comb \resizer|u_pr|LessThan0~4 (
// Equation(s):
// \resizer|u_pr|LessThan0~4_combout  = ( \resizer|u_pr|Add1~17_sumout  & ( !\resizer|u_pr|write_ptr [10] ) ) # ( !\resizer|u_pr|Add1~17_sumout  & ( \resizer|u_pr|write_ptr [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|write_ptr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~4 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~4 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \resizer|u_pr|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N15
cyclonev_lcell_comb \resizer|u_pr|LessThan0~6 (
// Equation(s):
// \resizer|u_pr|LessThan0~6_combout  = ( !\resizer|u_pr|write_ptr [8] & ( \resizer|u_pr|Add1~25_sumout  ) ) # ( \resizer|u_pr|write_ptr [8] & ( !\resizer|u_pr|Add1~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_pr|write_ptr [8]),
	.dataf(!\resizer|u_pr|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~6 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~6 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \resizer|u_pr|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N57
cyclonev_lcell_comb \resizer|u_pr|LessThan0~5 (
// Equation(s):
// \resizer|u_pr|LessThan0~5_combout  = ( \resizer|u_pr|Add1~21_sumout  & ( !\resizer|u_pr|write_ptr [9] ) ) # ( !\resizer|u_pr|Add1~21_sumout  & ( \resizer|u_pr|write_ptr [9] ) )

	.dataa(!\resizer|u_pr|write_ptr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~5 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~5 .lut_mask = 64'h55555555AAAAAAAA;
defparam \resizer|u_pr|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N9
cyclonev_lcell_comb \resizer|u_pr|LessThan0~3 (
// Equation(s):
// \resizer|u_pr|LessThan0~3_combout  = ( \resizer|u_pr|Add1~1_sumout  & ( !\resizer|u_pr|write_ptr [11] ) ) # ( !\resizer|u_pr|Add1~1_sumout  & ( \resizer|u_pr|write_ptr [11] ) )

	.dataa(!\resizer|u_pr|write_ptr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_pr|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~3 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~3 .lut_mask = 64'h55555555AAAAAAAA;
defparam \resizer|u_pr|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N12
cyclonev_lcell_comb \resizer|u_pr|LessThan0~13 (
// Equation(s):
// \resizer|u_pr|LessThan0~13_combout  = ( !\resizer|u_pr|LessThan0~5_combout  & ( !\resizer|u_pr|LessThan0~3_combout  & ( (!\resizer|u_pr|LessThan0~12_combout  & (!\resizer|u_pr|LessThan0~4_combout  & (!\resizer|u_pr|LessThan0~6_combout  & 
// \resizer|u_pr|LessThan0~0_combout ))) ) ) )

	.dataa(!\resizer|u_pr|LessThan0~12_combout ),
	.datab(!\resizer|u_pr|LessThan0~4_combout ),
	.datac(!\resizer|u_pr|LessThan0~6_combout ),
	.datad(!\resizer|u_pr|LessThan0~0_combout ),
	.datae(!\resizer|u_pr|LessThan0~5_combout ),
	.dataf(!\resizer|u_pr|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~13 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~13 .lut_mask = 64'h0080000000000000;
defparam \resizer|u_pr|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N24
cyclonev_lcell_comb \resizer|u_pr|x_in_count~0 (
// Equation(s):
// \resizer|u_pr|x_in_count~0_combout  = ( \resizer|u_pr|LessThan0~21_combout  & ( \resizer|u_pr|LessThan0~13_combout  & ( !\main_fsm|current_state~q  ) ) ) # ( !\resizer|u_pr|LessThan0~21_combout  & ( \resizer|u_pr|LessThan0~13_combout  & ( 
// (!\main_fsm|current_state~q ) # (!\resizer|u_pr|LessThan0~18_combout ) ) ) ) # ( \resizer|u_pr|LessThan0~21_combout  & ( !\resizer|u_pr|LessThan0~13_combout  & ( !\main_fsm|current_state~q  ) ) ) # ( !\resizer|u_pr|LessThan0~21_combout  & ( 
// !\resizer|u_pr|LessThan0~13_combout  & ( (!\main_fsm|current_state~q ) # ((!\resizer|u_pr|LessThan0~18_combout ) # ((!\resizer|u_pr|LessThan0~15_combout  & \resizer|u_pr|LessThan0~2_combout ))) ) ) )

	.dataa(!\main_fsm|current_state~q ),
	.datab(!\resizer|u_pr|LessThan0~15_combout ),
	.datac(!\resizer|u_pr|LessThan0~18_combout ),
	.datad(!\resizer|u_pr|LessThan0~2_combout ),
	.datae(!\resizer|u_pr|LessThan0~21_combout ),
	.dataf(!\resizer|u_pr|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|x_in_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|x_in_count~0 .extended_lut = "off";
defparam \resizer|u_pr|x_in_count~0 .lut_mask = 64'hFAFEAAAAFAFAAAAA;
defparam \resizer|u_pr|x_in_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \resizer|u_pr|write_ptr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[0] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N3
cyclonev_lcell_comb \resizer|u_pr|Add2~21 (
// Equation(s):
// \resizer|u_pr|Add2~21_sumout  = SUM(( \resizer|u_pr|write_ptr [1] ) + ( GND ) + ( \resizer|u_pr|Add2~18  ))
// \resizer|u_pr|Add2~22  = CARRY(( \resizer|u_pr|write_ptr [1] ) + ( GND ) + ( \resizer|u_pr|Add2~18  ))

	.dataa(!\resizer|u_pr|write_ptr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~21_sumout ),
	.cout(\resizer|u_pr|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~21 .extended_lut = "off";
defparam \resizer|u_pr|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_pr|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \resizer|u_pr|write_ptr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[1] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N6
cyclonev_lcell_comb \resizer|u_pr|Add2~25 (
// Equation(s):
// \resizer|u_pr|Add2~25_sumout  = SUM(( \resizer|u_pr|write_ptr [2] ) + ( GND ) + ( \resizer|u_pr|Add2~22  ))
// \resizer|u_pr|Add2~26  = CARRY(( \resizer|u_pr|write_ptr [2] ) + ( GND ) + ( \resizer|u_pr|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|write_ptr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~25_sumout ),
	.cout(\resizer|u_pr|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~25 .extended_lut = "off";
defparam \resizer|u_pr|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_pr|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \resizer|u_pr|write_ptr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[2] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N9
cyclonev_lcell_comb \resizer|u_pr|Add2~29 (
// Equation(s):
// \resizer|u_pr|Add2~29_sumout  = SUM(( \resizer|u_pr|write_ptr [3] ) + ( GND ) + ( \resizer|u_pr|Add2~26  ))
// \resizer|u_pr|Add2~30  = CARRY(( \resizer|u_pr|write_ptr [3] ) + ( GND ) + ( \resizer|u_pr|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|write_ptr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~29_sumout ),
	.cout(\resizer|u_pr|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~29 .extended_lut = "off";
defparam \resizer|u_pr|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_pr|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \resizer|u_pr|write_ptr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[3] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N12
cyclonev_lcell_comb \resizer|u_pr|Add2~33 (
// Equation(s):
// \resizer|u_pr|Add2~33_sumout  = SUM(( \resizer|u_pr|write_ptr [4] ) + ( GND ) + ( \resizer|u_pr|Add2~30  ))
// \resizer|u_pr|Add2~34  = CARRY(( \resizer|u_pr|write_ptr [4] ) + ( GND ) + ( \resizer|u_pr|Add2~30  ))

	.dataa(gnd),
	.datab(!\resizer|u_pr|write_ptr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~33_sumout ),
	.cout(\resizer|u_pr|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~33 .extended_lut = "off";
defparam \resizer|u_pr|Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_pr|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \resizer|u_pr|write_ptr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[4] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N15
cyclonev_lcell_comb \resizer|u_pr|Add2~37 (
// Equation(s):
// \resizer|u_pr|Add2~37_sumout  = SUM(( \resizer|u_pr|write_ptr [5] ) + ( GND ) + ( \resizer|u_pr|Add2~34  ))
// \resizer|u_pr|Add2~38  = CARRY(( \resizer|u_pr|write_ptr [5] ) + ( GND ) + ( \resizer|u_pr|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|write_ptr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~37_sumout ),
	.cout(\resizer|u_pr|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~37 .extended_lut = "off";
defparam \resizer|u_pr|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_pr|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N16
dffeas \resizer|u_pr|write_ptr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[5] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N18
cyclonev_lcell_comb \resizer|u_pr|Add2~41 (
// Equation(s):
// \resizer|u_pr|Add2~41_sumout  = SUM(( \resizer|u_pr|write_ptr [6] ) + ( GND ) + ( \resizer|u_pr|Add2~38  ))
// \resizer|u_pr|Add2~42  = CARRY(( \resizer|u_pr|write_ptr [6] ) + ( GND ) + ( \resizer|u_pr|Add2~38  ))

	.dataa(gnd),
	.datab(!\resizer|u_pr|write_ptr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~41_sumout ),
	.cout(\resizer|u_pr|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~41 .extended_lut = "off";
defparam \resizer|u_pr|Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_pr|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \resizer|u_pr|write_ptr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[6] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N21
cyclonev_lcell_comb \resizer|u_pr|Add2~45 (
// Equation(s):
// \resizer|u_pr|Add2~45_sumout  = SUM(( \resizer|u_pr|write_ptr [7] ) + ( GND ) + ( \resizer|u_pr|Add2~42  ))
// \resizer|u_pr|Add2~46  = CARRY(( \resizer|u_pr|write_ptr [7] ) + ( GND ) + ( \resizer|u_pr|Add2~42  ))

	.dataa(!\resizer|u_pr|write_ptr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~45_sumout ),
	.cout(\resizer|u_pr|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~45 .extended_lut = "off";
defparam \resizer|u_pr|Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_pr|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \resizer|u_pr|write_ptr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[7] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N24
cyclonev_lcell_comb \resizer|u_pr|Add2~49 (
// Equation(s):
// \resizer|u_pr|Add2~49_sumout  = SUM(( \resizer|u_pr|write_ptr [8] ) + ( GND ) + ( \resizer|u_pr|Add2~46  ))
// \resizer|u_pr|Add2~50  = CARRY(( \resizer|u_pr|write_ptr [8] ) + ( GND ) + ( \resizer|u_pr|Add2~46  ))

	.dataa(gnd),
	.datab(!\resizer|u_pr|write_ptr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add2~49_sumout ),
	.cout(\resizer|u_pr|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add2~49 .extended_lut = "off";
defparam \resizer|u_pr|Add2~49 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_pr|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \resizer|u_pr|write_ptr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[8] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \resizer|u_pr|write_ptr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|write_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|write_ptr[9] .is_wysiwyg = "true";
defparam \resizer|u_pr|write_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N39
cyclonev_lcell_comb \resizer|u_pr|LessThan0~14 (
// Equation(s):
// \resizer|u_pr|LessThan0~14_combout  = ( !\resizer|u_pr|write_ptr [8] & ( \resizer|u_pr|Add1~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_pr|write_ptr [8]),
	.dataf(!\resizer|u_pr|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~14 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~14 .lut_mask = 64'h00000000FFFF0000;
defparam \resizer|u_pr|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N30
cyclonev_lcell_comb \resizer|u_pr|LessThan0~15 (
// Equation(s):
// \resizer|u_pr|LessThan0~15_combout  = ( \resizer|u_pr|Add1~21_sumout  & ( \resizer|u_pr|LessThan0~0_combout  & ( (!\resizer|u_pr|LessThan0~4_combout  & (!\resizer|u_pr|LessThan0~3_combout  & ((!\resizer|u_pr|write_ptr [9]) # 
// (\resizer|u_pr|LessThan0~14_combout )))) ) ) ) # ( !\resizer|u_pr|Add1~21_sumout  & ( \resizer|u_pr|LessThan0~0_combout  & ( (!\resizer|u_pr|write_ptr [9] & (!\resizer|u_pr|LessThan0~4_combout  & (\resizer|u_pr|LessThan0~14_combout  & 
// !\resizer|u_pr|LessThan0~3_combout ))) ) ) )

	.dataa(!\resizer|u_pr|write_ptr [9]),
	.datab(!\resizer|u_pr|LessThan0~4_combout ),
	.datac(!\resizer|u_pr|LessThan0~14_combout ),
	.datad(!\resizer|u_pr|LessThan0~3_combout ),
	.datae(!\resizer|u_pr|Add1~21_sumout ),
	.dataf(!\resizer|u_pr|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~15 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~15 .lut_mask = 64'h0000000008008C00;
defparam \resizer|u_pr|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N0
cyclonev_lcell_comb \resizer|u_pr|done~0 (
// Equation(s):
// \resizer|u_pr|done~0_combout  = ( !\resizer|u_pr|LessThan0~21_combout  & ( \resizer|u_pr|LessThan0~13_combout  & ( (\main_fsm|current_state~q  & !\resizer|u_pr|LessThan0~18_combout ) ) ) ) # ( !\resizer|u_pr|LessThan0~21_combout  & ( 
// !\resizer|u_pr|LessThan0~13_combout  & ( (\main_fsm|current_state~q  & ((!\resizer|u_pr|LessThan0~18_combout ) # ((!\resizer|u_pr|LessThan0~15_combout  & \resizer|u_pr|LessThan0~2_combout )))) ) ) )

	.dataa(!\main_fsm|current_state~q ),
	.datab(!\resizer|u_pr|LessThan0~15_combout ),
	.datac(!\resizer|u_pr|LessThan0~18_combout ),
	.datad(!\resizer|u_pr|LessThan0~2_combout ),
	.datae(!\resizer|u_pr|LessThan0~21_combout ),
	.dataf(!\resizer|u_pr|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|done~0 .extended_lut = "off";
defparam \resizer|u_pr|done~0 .lut_mask = 64'h5054000050500000;
defparam \resizer|u_pr|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \resizer|u_pr|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|done .is_wysiwyg = "true";
defparam \resizer|u_pr|done .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y18_N0
cyclonev_mac \resizer|u_dec|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({!\resizer|u_ba|Equal2~1_combout ,\resizer|u_ba|Equal2~0_combout ,!\resizer|u_ba|Equal2~0_combout ,\resizer|u_ba|Equal2~0_combout ,!\main_fsm|LessThan1~0_combout ,gnd,gnd,gnd}),
	.ay({!\resizer|u_ba|Equal2~1_combout ,\main_fsm|LessThan1~0_combout ,vcc,vcc,\resizer|u_ba|Equal2~1_combout ,!\main_fsm|LessThan1~0_combout ,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\resizer|u_dec|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \resizer|u_dec|Mult0~mac .accumulate_clock = "none";
defparam \resizer|u_dec|Mult0~mac .ax_clock = "none";
defparam \resizer|u_dec|Mult0~mac .ax_width = 8;
defparam \resizer|u_dec|Mult0~mac .ay_scan_in_clock = "none";
defparam \resizer|u_dec|Mult0~mac .ay_scan_in_width = 7;
defparam \resizer|u_dec|Mult0~mac .ay_use_scan_in = "false";
defparam \resizer|u_dec|Mult0~mac .az_clock = "none";
defparam \resizer|u_dec|Mult0~mac .bx_clock = "none";
defparam \resizer|u_dec|Mult0~mac .by_clock = "none";
defparam \resizer|u_dec|Mult0~mac .by_use_scan_in = "false";
defparam \resizer|u_dec|Mult0~mac .bz_clock = "none";
defparam \resizer|u_dec|Mult0~mac .coef_a_0 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_a_1 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_a_2 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_a_3 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_a_4 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_a_5 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_a_6 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_a_7 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_b_0 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_b_1 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_b_2 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_b_3 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_b_4 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_b_5 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_b_6 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_b_7 = 0;
defparam \resizer|u_dec|Mult0~mac .coef_sel_a_clock = "none";
defparam \resizer|u_dec|Mult0~mac .coef_sel_b_clock = "none";
defparam \resizer|u_dec|Mult0~mac .delay_scan_out_ay = "false";
defparam \resizer|u_dec|Mult0~mac .delay_scan_out_by = "false";
defparam \resizer|u_dec|Mult0~mac .enable_double_accum = "false";
defparam \resizer|u_dec|Mult0~mac .load_const_clock = "none";
defparam \resizer|u_dec|Mult0~mac .load_const_value = 0;
defparam \resizer|u_dec|Mult0~mac .mode_sub_location = 0;
defparam \resizer|u_dec|Mult0~mac .negate_clock = "none";
defparam \resizer|u_dec|Mult0~mac .operand_source_max = "input";
defparam \resizer|u_dec|Mult0~mac .operand_source_may = "input";
defparam \resizer|u_dec|Mult0~mac .operand_source_mbx = "input";
defparam \resizer|u_dec|Mult0~mac .operand_source_mby = "input";
defparam \resizer|u_dec|Mult0~mac .operation_mode = "m9x9";
defparam \resizer|u_dec|Mult0~mac .output_clock = "none";
defparam \resizer|u_dec|Mult0~mac .preadder_subtract_a = "false";
defparam \resizer|u_dec|Mult0~mac .preadder_subtract_b = "false";
defparam \resizer|u_dec|Mult0~mac .result_a_width = 64;
defparam \resizer|u_dec|Mult0~mac .signed_max = "false";
defparam \resizer|u_dec|Mult0~mac .signed_may = "false";
defparam \resizer|u_dec|Mult0~mac .signed_mbx = "false";
defparam \resizer|u_dec|Mult0~mac .signed_mby = "false";
defparam \resizer|u_dec|Mult0~mac .sub_clock = "none";
defparam \resizer|u_dec|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N0
cyclonev_lcell_comb \resizer|u_dec|Add1~45 (
// Equation(s):
// \resizer|u_dec|Add1~45_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_dec|Add1~46  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|IMG_SIZE_OUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~45_sumout ),
	.cout(\resizer|u_dec|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~45 .extended_lut = "off";
defparam \resizer|u_dec|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N3
cyclonev_lcell_comb \resizer|u_dec|Add1~41 (
// Equation(s):
// \resizer|u_dec|Add1~41_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \resizer|u_dec|Add1~46  ))
// \resizer|u_dec|Add1~42  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [1] ) + ( VCC ) + ( \resizer|u_dec|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|IMG_SIZE_OUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~41_sumout ),
	.cout(\resizer|u_dec|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~41 .extended_lut = "off";
defparam \resizer|u_dec|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N6
cyclonev_lcell_comb \resizer|u_dec|Add1~37 (
// Equation(s):
// \resizer|u_dec|Add1~37_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \resizer|u_dec|Add1~42  ))
// \resizer|u_dec|Add1~38  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [2] ) + ( VCC ) + ( \resizer|u_dec|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|IMG_SIZE_OUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~37_sumout ),
	.cout(\resizer|u_dec|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~37 .extended_lut = "off";
defparam \resizer|u_dec|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N9
cyclonev_lcell_comb \resizer|u_dec|Add1~33 (
// Equation(s):
// \resizer|u_dec|Add1~33_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \resizer|u_dec|Add1~38  ))
// \resizer|u_dec|Add1~34  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [3] ) + ( VCC ) + ( \resizer|u_dec|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|IMG_SIZE_OUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~33_sumout ),
	.cout(\resizer|u_dec|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~33 .extended_lut = "off";
defparam \resizer|u_dec|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N12
cyclonev_lcell_comb \resizer|u_dec|Add1~29 (
// Equation(s):
// \resizer|u_dec|Add1~29_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \resizer|u_dec|Add1~34  ))
// \resizer|u_dec|Add1~30  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [4] ) + ( VCC ) + ( \resizer|u_dec|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|IMG_SIZE_OUT [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~29_sumout ),
	.cout(\resizer|u_dec|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~29 .extended_lut = "off";
defparam \resizer|u_dec|Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N15
cyclonev_lcell_comb \resizer|u_dec|Add1~57 (
// Equation(s):
// \resizer|u_dec|Add1~57_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \resizer|u_dec|Add1~30  ))
// \resizer|u_dec|Add1~58  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [5] ) + ( VCC ) + ( \resizer|u_dec|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|IMG_SIZE_OUT [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~57_sumout ),
	.cout(\resizer|u_dec|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~57 .extended_lut = "off";
defparam \resizer|u_dec|Add1~57 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N18
cyclonev_lcell_comb \resizer|u_dec|Add1~53 (
// Equation(s):
// \resizer|u_dec|Add1~53_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \resizer|u_dec|Add1~58  ))
// \resizer|u_dec|Add1~54  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [6] ) + ( VCC ) + ( \resizer|u_dec|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|IMG_SIZE_OUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~53_sumout ),
	.cout(\resizer|u_dec|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~53 .extended_lut = "off";
defparam \resizer|u_dec|Add1~53 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N21
cyclonev_lcell_comb \resizer|u_dec|Add1~49 (
// Equation(s):
// \resizer|u_dec|Add1~49_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \resizer|u_dec|Add1~54  ))
// \resizer|u_dec|Add1~50  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [7] ) + ( VCC ) + ( \resizer|u_dec|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|IMG_SIZE_OUT [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~49_sumout ),
	.cout(\resizer|u_dec|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~49 .extended_lut = "off";
defparam \resizer|u_dec|Add1~49 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N24
cyclonev_lcell_comb \resizer|u_dec|Add1~25 (
// Equation(s):
// \resizer|u_dec|Add1~25_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \resizer|u_dec|Add1~50  ))
// \resizer|u_dec|Add1~26  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [8] ) + ( VCC ) + ( \resizer|u_dec|Add1~50  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|IMG_SIZE_OUT [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~25_sumout ),
	.cout(\resizer|u_dec|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~25 .extended_lut = "off";
defparam \resizer|u_dec|Add1~25 .lut_mask = 64'h0000000000003333;
defparam \resizer|u_dec|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N27
cyclonev_lcell_comb \resizer|u_dec|Add1~21 (
// Equation(s):
// \resizer|u_dec|Add1~21_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \resizer|u_dec|Add1~26  ))
// \resizer|u_dec|Add1~22  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [9] ) + ( VCC ) + ( \resizer|u_dec|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|IMG_SIZE_OUT [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~21_sumout ),
	.cout(\resizer|u_dec|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~21 .extended_lut = "off";
defparam \resizer|u_dec|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N30
cyclonev_lcell_comb \resizer|u_dec|Add1~5 (
// Equation(s):
// \resizer|u_dec|Add1~5_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \resizer|u_dec|Add1~22  ))
// \resizer|u_dec|Add1~6  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [10] ) + ( VCC ) + ( \resizer|u_dec|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|IMG_SIZE_OUT [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~5_sumout ),
	.cout(\resizer|u_dec|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~5 .extended_lut = "off";
defparam \resizer|u_dec|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_dec|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \resizer|u_dec|Add2~17 (
// Equation(s):
// \resizer|u_dec|Add2~17_sumout  = SUM(( \resizer|u_dec|write_ptr [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_dec|Add2~18  = CARRY(( \resizer|u_dec|write_ptr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|write_ptr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~17_sumout ),
	.cout(\resizer|u_dec|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~17 .extended_lut = "off";
defparam \resizer|u_dec|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N30
cyclonev_lcell_comb \resizer|u_dec|Add2~57 (
// Equation(s):
// \resizer|u_dec|Add2~57_sumout  = SUM(( \resizer|u_dec|write_ptr [10] ) + ( GND ) + ( \resizer|u_dec|Add2~54  ))
// \resizer|u_dec|Add2~58  = CARRY(( \resizer|u_dec|write_ptr [10] ) + ( GND ) + ( \resizer|u_dec|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|write_ptr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~57_sumout ),
	.cout(\resizer|u_dec|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~57 .extended_lut = "off";
defparam \resizer|u_dec|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_dec|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N33
cyclonev_lcell_comb \resizer|u_dec|Add2~61 (
// Equation(s):
// \resizer|u_dec|Add2~61_sumout  = SUM(( \resizer|u_dec|write_ptr [11] ) + ( GND ) + ( \resizer|u_dec|Add2~58  ))
// \resizer|u_dec|Add2~62  = CARRY(( \resizer|u_dec|write_ptr [11] ) + ( GND ) + ( \resizer|u_dec|Add2~58  ))

	.dataa(!\resizer|u_dec|write_ptr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~61_sumout ),
	.cout(\resizer|u_dec|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~61 .extended_lut = "off";
defparam \resizer|u_dec|Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_dec|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N35
dffeas \resizer|u_dec|write_ptr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[11] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N36
cyclonev_lcell_comb \resizer|u_dec|Add2~65 (
// Equation(s):
// \resizer|u_dec|Add2~65_sumout  = SUM(( \resizer|u_dec|write_ptr [12] ) + ( GND ) + ( \resizer|u_dec|Add2~62  ))
// \resizer|u_dec|Add2~66  = CARRY(( \resizer|u_dec|write_ptr [12] ) + ( GND ) + ( \resizer|u_dec|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|write_ptr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~65_sumout ),
	.cout(\resizer|u_dec|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~65 .extended_lut = "off";
defparam \resizer|u_dec|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_dec|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N38
dffeas \resizer|u_dec|write_ptr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[12] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N39
cyclonev_lcell_comb \resizer|u_dec|Add2~1 (
// Equation(s):
// \resizer|u_dec|Add2~1_sumout  = SUM(( \resizer|u_dec|write_ptr [13] ) + ( GND ) + ( \resizer|u_dec|Add2~66  ))
// \resizer|u_dec|Add2~2  = CARRY(( \resizer|u_dec|write_ptr [13] ) + ( GND ) + ( \resizer|u_dec|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|write_ptr [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~1_sumout ),
	.cout(\resizer|u_dec|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~1 .extended_lut = "off";
defparam \resizer|u_dec|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_dec|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N40
dffeas \resizer|u_dec|write_ptr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[13] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N42
cyclonev_lcell_comb \resizer|u_dec|Add2~9 (
// Equation(s):
// \resizer|u_dec|Add2~9_sumout  = SUM(( \resizer|u_dec|write_ptr [14] ) + ( GND ) + ( \resizer|u_dec|Add2~2  ))
// \resizer|u_dec|Add2~10  = CARRY(( \resizer|u_dec|write_ptr [14] ) + ( GND ) + ( \resizer|u_dec|Add2~2  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|write_ptr [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~9_sumout ),
	.cout(\resizer|u_dec|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~9 .extended_lut = "off";
defparam \resizer|u_dec|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_dec|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N44
dffeas \resizer|u_dec|write_ptr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[14] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N45
cyclonev_lcell_comb \resizer|u_dec|Add2~13 (
// Equation(s):
// \resizer|u_dec|Add2~13_sumout  = SUM(( \resizer|u_dec|write_ptr [15] ) + ( GND ) + ( \resizer|u_dec|Add2~10  ))
// \resizer|u_dec|Add2~14  = CARRY(( \resizer|u_dec|write_ptr [15] ) + ( GND ) + ( \resizer|u_dec|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|write_ptr [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~13_sumout ),
	.cout(\resizer|u_dec|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~13 .extended_lut = "off";
defparam \resizer|u_dec|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_dec|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N46
dffeas \resizer|u_dec|write_ptr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[15] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N48
cyclonev_lcell_comb \resizer|u_dec|Add2~5 (
// Equation(s):
// \resizer|u_dec|Add2~5_sumout  = SUM(( \resizer|u_dec|write_ptr [16] ) + ( GND ) + ( \resizer|u_dec|Add2~14  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|write_ptr [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~5 .extended_lut = "off";
defparam \resizer|u_dec|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_dec|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N49
dffeas \resizer|u_dec|write_ptr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[16] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N54
cyclonev_lcell_comb \resizer|u_dec|LessThan0~13 (
// Equation(s):
// \resizer|u_dec|LessThan0~13_combout  = ( !\resizer|u_dec|write_ptr [16] & ( !\resizer|u_dec|write_ptr [14] & ( !\resizer|u_dec|write_ptr [15] ) ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|write_ptr [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|write_ptr [16]),
	.dataf(!\resizer|u_dec|write_ptr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~13 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~13 .lut_mask = 64'hCCCC000000000000;
defparam \resizer|u_dec|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N33
cyclonev_lcell_comb \resizer|u_dec|Add1~17 (
// Equation(s):
// \resizer|u_dec|Add1~17_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \resizer|u_dec|Add1~6  ))
// \resizer|u_dec|Add1~18  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [11] ) + ( VCC ) + ( \resizer|u_dec|Add1~6  ))

	.dataa(!\resizer|u_dec|IMG_SIZE_OUT [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~17_sumout ),
	.cout(\resizer|u_dec|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~17 .extended_lut = "off";
defparam \resizer|u_dec|Add1~17 .lut_mask = 64'h0000000000005555;
defparam \resizer|u_dec|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N36
cyclonev_lcell_comb \resizer|u_dec|Add1~13 (
// Equation(s):
// \resizer|u_dec|Add1~13_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \resizer|u_dec|Add1~18  ))
// \resizer|u_dec|Add1~14  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [12] ) + ( VCC ) + ( \resizer|u_dec|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|IMG_SIZE_OUT [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~13_sumout ),
	.cout(\resizer|u_dec|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~13 .extended_lut = "off";
defparam \resizer|u_dec|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \resizer|u_dec|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N39
cyclonev_lcell_comb \resizer|u_dec|Add1~9 (
// Equation(s):
// \resizer|u_dec|Add1~9_sumout  = SUM(( \resizer|u_dec|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \resizer|u_dec|Add1~14  ))
// \resizer|u_dec|Add1~10  = CARRY(( \resizer|u_dec|IMG_SIZE_OUT [13] ) + ( VCC ) + ( \resizer|u_dec|Add1~14  ))

	.dataa(!\resizer|u_dec|IMG_SIZE_OUT [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~9_sumout ),
	.cout(\resizer|u_dec|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~9 .extended_lut = "off";
defparam \resizer|u_dec|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \resizer|u_dec|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N42
cyclonev_lcell_comb \resizer|u_dec|Add1~1 (
// Equation(s):
// \resizer|u_dec|Add1~1_sumout  = SUM(( VCC ) + ( GND ) + ( \resizer|u_dec|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add1~1 .extended_lut = "off";
defparam \resizer|u_dec|Add1~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \resizer|u_dec|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N27
cyclonev_lcell_comb \resizer|u_dec|LessThan0~5 (
// Equation(s):
// \resizer|u_dec|LessThan0~5_combout  = ( \resizer|u_dec|Add1~21_sumout  & ( !\resizer|u_dec|write_ptr [9] ) ) # ( !\resizer|u_dec|Add1~21_sumout  & ( \resizer|u_dec|write_ptr [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|write_ptr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~5 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~5 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \resizer|u_dec|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N30
cyclonev_lcell_comb \resizer|u_dec|LessThan0~4 (
// Equation(s):
// \resizer|u_dec|LessThan0~4_combout  = ( \resizer|u_dec|Add1~5_sumout  & ( !\resizer|u_dec|write_ptr [10] ) ) # ( !\resizer|u_dec|Add1~5_sumout  & ( \resizer|u_dec|write_ptr [10] ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|write_ptr [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~4 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~4 .lut_mask = 64'h33333333CCCCCCCC;
defparam \resizer|u_dec|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N54
cyclonev_lcell_comb \resizer|u_dec|LessThan0~0 (
// Equation(s):
// \resizer|u_dec|LessThan0~0_combout  = ( \resizer|u_dec|Add1~17_sumout  & ( \resizer|u_dec|Add1~13_sumout  & ( (\resizer|u_dec|write_ptr [12] & (\resizer|u_dec|write_ptr [11] & (!\resizer|u_dec|write_ptr [13] $ (\resizer|u_dec|Add1~9_sumout )))) ) ) ) # ( 
// !\resizer|u_dec|Add1~17_sumout  & ( \resizer|u_dec|Add1~13_sumout  & ( (\resizer|u_dec|write_ptr [12] & (!\resizer|u_dec|write_ptr [11] & (!\resizer|u_dec|write_ptr [13] $ (\resizer|u_dec|Add1~9_sumout )))) ) ) ) # ( \resizer|u_dec|Add1~17_sumout  & ( 
// !\resizer|u_dec|Add1~13_sumout  & ( (!\resizer|u_dec|write_ptr [12] & (\resizer|u_dec|write_ptr [11] & (!\resizer|u_dec|write_ptr [13] $ (\resizer|u_dec|Add1~9_sumout )))) ) ) ) # ( !\resizer|u_dec|Add1~17_sumout  & ( !\resizer|u_dec|Add1~13_sumout  & ( 
// (!\resizer|u_dec|write_ptr [12] & (!\resizer|u_dec|write_ptr [11] & (!\resizer|u_dec|write_ptr [13] $ (\resizer|u_dec|Add1~9_sumout )))) ) ) )

	.dataa(!\resizer|u_dec|write_ptr [12]),
	.datab(!\resizer|u_dec|write_ptr [13]),
	.datac(!\resizer|u_dec|write_ptr [11]),
	.datad(!\resizer|u_dec|Add1~9_sumout ),
	.datae(!\resizer|u_dec|Add1~17_sumout ),
	.dataf(!\resizer|u_dec|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~0 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~0 .lut_mask = 64'h8020080240100401;
defparam \resizer|u_dec|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N3
cyclonev_lcell_comb \resizer|u_dec|LessThan0~8 (
// Equation(s):
// \resizer|u_dec|LessThan0~8_combout  = ( \resizer|u_dec|Add1~33_sumout  & ( \resizer|u_dec|Add1~37_sumout  & ( (!\resizer|u_dec|Add1~29_sumout  & (!\resizer|u_dec|write_ptr [4] & ((!\resizer|u_dec|write_ptr [2]) # (!\resizer|u_dec|write_ptr [3])))) # 
// (\resizer|u_dec|Add1~29_sumout  & ((!\resizer|u_dec|write_ptr [2]) # ((!\resizer|u_dec|write_ptr [3]) # (!\resizer|u_dec|write_ptr [4])))) ) ) ) # ( !\resizer|u_dec|Add1~33_sumout  & ( \resizer|u_dec|Add1~37_sumout  & ( (!\resizer|u_dec|Add1~29_sumout  & 
// (!\resizer|u_dec|write_ptr [2] & (!\resizer|u_dec|write_ptr [3] & !\resizer|u_dec|write_ptr [4]))) # (\resizer|u_dec|Add1~29_sumout  & ((!\resizer|u_dec|write_ptr [4]) # ((!\resizer|u_dec|write_ptr [2] & !\resizer|u_dec|write_ptr [3])))) ) ) ) # ( 
// \resizer|u_dec|Add1~33_sumout  & ( !\resizer|u_dec|Add1~37_sumout  & ( (!\resizer|u_dec|Add1~29_sumout  & (!\resizer|u_dec|write_ptr [3] & !\resizer|u_dec|write_ptr [4])) # (\resizer|u_dec|Add1~29_sumout  & ((!\resizer|u_dec|write_ptr [3]) # 
// (!\resizer|u_dec|write_ptr [4]))) ) ) ) # ( !\resizer|u_dec|Add1~33_sumout  & ( !\resizer|u_dec|Add1~37_sumout  & ( (\resizer|u_dec|Add1~29_sumout  & !\resizer|u_dec|write_ptr [4]) ) ) )

	.dataa(!\resizer|u_dec|write_ptr [2]),
	.datab(!\resizer|u_dec|Add1~29_sumout ),
	.datac(!\resizer|u_dec|write_ptr [3]),
	.datad(!\resizer|u_dec|write_ptr [4]),
	.datae(!\resizer|u_dec|Add1~33_sumout ),
	.dataf(!\resizer|u_dec|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~8 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~8 .lut_mask = 64'h3300F330B320FB32;
defparam \resizer|u_dec|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N27
cyclonev_lcell_comb \resizer|u_dec|LessThan0~6 (
// Equation(s):
// \resizer|u_dec|LessThan0~6_combout  = ( \resizer|u_dec|Add1~33_sumout  & ( \resizer|u_dec|Add1~29_sumout  & ( (\resizer|u_dec|write_ptr [4] & \resizer|u_dec|write_ptr [3]) ) ) ) # ( !\resizer|u_dec|Add1~33_sumout  & ( \resizer|u_dec|Add1~29_sumout  & ( 
// (\resizer|u_dec|write_ptr [4] & !\resizer|u_dec|write_ptr [3]) ) ) ) # ( \resizer|u_dec|Add1~33_sumout  & ( !\resizer|u_dec|Add1~29_sumout  & ( (!\resizer|u_dec|write_ptr [4] & \resizer|u_dec|write_ptr [3]) ) ) ) # ( !\resizer|u_dec|Add1~33_sumout  & ( 
// !\resizer|u_dec|Add1~29_sumout  & ( (!\resizer|u_dec|write_ptr [4] & !\resizer|u_dec|write_ptr [3]) ) ) )

	.dataa(!\resizer|u_dec|write_ptr [4]),
	.datab(gnd),
	.datac(!\resizer|u_dec|write_ptr [3]),
	.datad(gnd),
	.datae(!\resizer|u_dec|Add1~33_sumout ),
	.dataf(!\resizer|u_dec|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~6 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~6 .lut_mask = 64'hA0A00A0A50500505;
defparam \resizer|u_dec|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N4
dffeas \resizer|u_dec|write_ptr[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N21
cyclonev_lcell_comb \resizer|u_dec|LessThan0~7 (
// Equation(s):
// \resizer|u_dec|LessThan0~7_combout  = ( \resizer|u_dec|Add1~41_sumout  & ( \resizer|u_dec|Add1~37_sumout  & ( (\resizer|u_dec|write_ptr [2] & ((!\resizer|u_dec|write_ptr[1]~DUPLICATE_q ) # ((\resizer|u_dec|Add1~45_sumout  & !\resizer|u_dec|write_ptr 
// [0])))) ) ) ) # ( !\resizer|u_dec|Add1~41_sumout  & ( \resizer|u_dec|Add1~37_sumout  & ( (\resizer|u_dec|Add1~45_sumout  & (!\resizer|u_dec|write_ptr[1]~DUPLICATE_q  & (!\resizer|u_dec|write_ptr [0] & \resizer|u_dec|write_ptr [2]))) ) ) ) # ( 
// \resizer|u_dec|Add1~41_sumout  & ( !\resizer|u_dec|Add1~37_sumout  & ( (!\resizer|u_dec|write_ptr [2] & ((!\resizer|u_dec|write_ptr[1]~DUPLICATE_q ) # ((\resizer|u_dec|Add1~45_sumout  & !\resizer|u_dec|write_ptr [0])))) ) ) ) # ( 
// !\resizer|u_dec|Add1~41_sumout  & ( !\resizer|u_dec|Add1~37_sumout  & ( (\resizer|u_dec|Add1~45_sumout  & (!\resizer|u_dec|write_ptr[1]~DUPLICATE_q  & (!\resizer|u_dec|write_ptr [0] & !\resizer|u_dec|write_ptr [2]))) ) ) )

	.dataa(!\resizer|u_dec|Add1~45_sumout ),
	.datab(!\resizer|u_dec|write_ptr[1]~DUPLICATE_q ),
	.datac(!\resizer|u_dec|write_ptr [0]),
	.datad(!\resizer|u_dec|write_ptr [2]),
	.datae(!\resizer|u_dec|Add1~41_sumout ),
	.dataf(!\resizer|u_dec|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~7 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~7 .lut_mask = 64'h4000DC00004000DC;
defparam \resizer|u_dec|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N22
dffeas \resizer|u_dec|write_ptr[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[7]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N16
dffeas \resizer|u_dec|write_ptr[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[5]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N45
cyclonev_lcell_comb \resizer|u_dec|LessThan0~9 (
// Equation(s):
// \resizer|u_dec|LessThan0~9_combout  = ( \resizer|u_dec|Add1~57_sumout  & ( \resizer|u_dec|Add1~53_sumout  & ( (\resizer|u_dec|write_ptr [6] & (\resizer|u_dec|write_ptr[5]~DUPLICATE_q  & (!\resizer|u_dec|write_ptr[7]~DUPLICATE_q  $ 
// (\resizer|u_dec|Add1~49_sumout )))) ) ) ) # ( !\resizer|u_dec|Add1~57_sumout  & ( \resizer|u_dec|Add1~53_sumout  & ( (\resizer|u_dec|write_ptr [6] & (!\resizer|u_dec|write_ptr[5]~DUPLICATE_q  & (!\resizer|u_dec|write_ptr[7]~DUPLICATE_q  $ 
// (\resizer|u_dec|Add1~49_sumout )))) ) ) ) # ( \resizer|u_dec|Add1~57_sumout  & ( !\resizer|u_dec|Add1~53_sumout  & ( (!\resizer|u_dec|write_ptr [6] & (\resizer|u_dec|write_ptr[5]~DUPLICATE_q  & (!\resizer|u_dec|write_ptr[7]~DUPLICATE_q  $ 
// (\resizer|u_dec|Add1~49_sumout )))) ) ) ) # ( !\resizer|u_dec|Add1~57_sumout  & ( !\resizer|u_dec|Add1~53_sumout  & ( (!\resizer|u_dec|write_ptr [6] & (!\resizer|u_dec|write_ptr[5]~DUPLICATE_q  & (!\resizer|u_dec|write_ptr[7]~DUPLICATE_q  $ 
// (\resizer|u_dec|Add1~49_sumout )))) ) ) )

	.dataa(!\resizer|u_dec|write_ptr [6]),
	.datab(!\resizer|u_dec|write_ptr[7]~DUPLICATE_q ),
	.datac(!\resizer|u_dec|write_ptr[5]~DUPLICATE_q ),
	.datad(!\resizer|u_dec|Add1~49_sumout ),
	.datae(!\resizer|u_dec|Add1~57_sumout ),
	.dataf(!\resizer|u_dec|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~9 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~9 .lut_mask = 64'h8020080240100401;
defparam \resizer|u_dec|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N48
cyclonev_lcell_comb \resizer|u_dec|LessThan0~10 (
// Equation(s):
// \resizer|u_dec|LessThan0~10_combout  = ( \resizer|u_dec|Add1~57_sumout  & ( \resizer|u_dec|Add1~53_sumout  & ( (!\resizer|u_dec|Add1~49_sumout  & (!\resizer|u_dec|write_ptr[7]~DUPLICATE_q  & ((!\resizer|u_dec|write_ptr [6]) # 
// (!\resizer|u_dec|write_ptr[5]~DUPLICATE_q )))) # (\resizer|u_dec|Add1~49_sumout  & ((!\resizer|u_dec|write_ptr [6]) # ((!\resizer|u_dec|write_ptr[5]~DUPLICATE_q ) # (!\resizer|u_dec|write_ptr[7]~DUPLICATE_q )))) ) ) ) # ( !\resizer|u_dec|Add1~57_sumout  & 
// ( \resizer|u_dec|Add1~53_sumout  & ( (!\resizer|u_dec|write_ptr [6] & ((!\resizer|u_dec|write_ptr[7]~DUPLICATE_q ) # (\resizer|u_dec|Add1~49_sumout ))) # (\resizer|u_dec|write_ptr [6] & (\resizer|u_dec|Add1~49_sumout  & 
// !\resizer|u_dec|write_ptr[7]~DUPLICATE_q )) ) ) ) # ( \resizer|u_dec|Add1~57_sumout  & ( !\resizer|u_dec|Add1~53_sumout  & ( (!\resizer|u_dec|Add1~49_sumout  & (!\resizer|u_dec|write_ptr [6] & (!\resizer|u_dec|write_ptr[5]~DUPLICATE_q  & 
// !\resizer|u_dec|write_ptr[7]~DUPLICATE_q ))) # (\resizer|u_dec|Add1~49_sumout  & ((!\resizer|u_dec|write_ptr[7]~DUPLICATE_q ) # ((!\resizer|u_dec|write_ptr [6] & !\resizer|u_dec|write_ptr[5]~DUPLICATE_q )))) ) ) ) # ( !\resizer|u_dec|Add1~57_sumout  & ( 
// !\resizer|u_dec|Add1~53_sumout  & ( (\resizer|u_dec|Add1~49_sumout  & !\resizer|u_dec|write_ptr[7]~DUPLICATE_q ) ) ) )

	.dataa(!\resizer|u_dec|write_ptr [6]),
	.datab(!\resizer|u_dec|write_ptr[5]~DUPLICATE_q ),
	.datac(!\resizer|u_dec|Add1~49_sumout ),
	.datad(!\resizer|u_dec|write_ptr[7]~DUPLICATE_q ),
	.datae(!\resizer|u_dec|Add1~57_sumout ),
	.dataf(!\resizer|u_dec|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~10 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~10 .lut_mask = 64'h0F008F08AF0AEF0E;
defparam \resizer|u_dec|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N9
cyclonev_lcell_comb \resizer|u_dec|LessThan0~11 (
// Equation(s):
// \resizer|u_dec|LessThan0~11_combout  = ( !\resizer|u_dec|LessThan0~10_combout  & ( (!\resizer|u_dec|LessThan0~9_combout ) # ((!\resizer|u_dec|LessThan0~8_combout  & ((!\resizer|u_dec|LessThan0~6_combout ) # (!\resizer|u_dec|LessThan0~7_combout )))) ) )

	.dataa(!\resizer|u_dec|LessThan0~8_combout ),
	.datab(!\resizer|u_dec|LessThan0~6_combout ),
	.datac(!\resizer|u_dec|LessThan0~7_combout ),
	.datad(!\resizer|u_dec|LessThan0~9_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~11 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~11 .lut_mask = 64'hFFA8FFA800000000;
defparam \resizer|u_dec|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N48
cyclonev_lcell_comb \resizer|u_dec|LessThan0~12 (
// Equation(s):
// \resizer|u_dec|LessThan0~12_combout  = ( \resizer|u_dec|LessThan0~0_combout  & ( \resizer|u_dec|LessThan0~11_combout  & ( (!\resizer|u_dec|LessThan0~5_combout  & (!\resizer|u_dec|LessThan0~4_combout  & (\resizer|u_dec|Add1~25_sumout  & 
// !\resizer|u_dec|write_ptr [8]))) ) ) ) # ( \resizer|u_dec|LessThan0~0_combout  & ( !\resizer|u_dec|LessThan0~11_combout  & ( (!\resizer|u_dec|LessThan0~5_combout  & (!\resizer|u_dec|LessThan0~4_combout  & ((!\resizer|u_dec|write_ptr [8]) # 
// (\resizer|u_dec|Add1~25_sumout )))) ) ) )

	.dataa(!\resizer|u_dec|LessThan0~5_combout ),
	.datab(!\resizer|u_dec|LessThan0~4_combout ),
	.datac(!\resizer|u_dec|Add1~25_sumout ),
	.datad(!\resizer|u_dec|write_ptr [8]),
	.datae(!\resizer|u_dec|LessThan0~0_combout ),
	.dataf(!\resizer|u_dec|LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~12 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~12 .lut_mask = 64'h0000880800000800;
defparam \resizer|u_dec|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N24
cyclonev_lcell_comb \resizer|u_dec|write_ptr[12]~0 (
// Equation(s):
// \resizer|u_dec|write_ptr[12]~0_combout  = ( \resizer|u_dec|LessThan0~12_combout  & ( (!\main_fsm|current_state~q ) # ((!\resizer|u_dec|LessThan0~13_combout  & !\resizer|u_dec|Add1~1_sumout )) ) ) # ( !\resizer|u_dec|LessThan0~12_combout  & ( 
// (!\main_fsm|current_state~q ) # ((!\resizer|u_dec|Add1~1_sumout  & ((!\resizer|u_dec|LessThan0~13_combout ) # (\resizer|u_dec|LessThan0~3_combout )))) ) )

	.dataa(!\main_fsm|current_state~q ),
	.datab(!\resizer|u_dec|LessThan0~13_combout ),
	.datac(!\resizer|u_dec|LessThan0~3_combout ),
	.datad(!\resizer|u_dec|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[12]~0 .extended_lut = "off";
defparam \resizer|u_dec|write_ptr[12]~0 .lut_mask = 64'hEFAAEFAAEEAAEEAA;
defparam \resizer|u_dec|write_ptr[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \resizer|u_dec|write_ptr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[0] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N3
cyclonev_lcell_comb \resizer|u_dec|Add2~21 (
// Equation(s):
// \resizer|u_dec|Add2~21_sumout  = SUM(( \resizer|u_dec|write_ptr [1] ) + ( GND ) + ( \resizer|u_dec|Add2~18  ))
// \resizer|u_dec|Add2~22  = CARRY(( \resizer|u_dec|write_ptr [1] ) + ( GND ) + ( \resizer|u_dec|Add2~18  ))

	.dataa(!\resizer|u_dec|write_ptr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~21_sumout ),
	.cout(\resizer|u_dec|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~21 .extended_lut = "off";
defparam \resizer|u_dec|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_dec|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \resizer|u_dec|write_ptr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[1] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N6
cyclonev_lcell_comb \resizer|u_dec|Add2~25 (
// Equation(s):
// \resizer|u_dec|Add2~25_sumout  = SUM(( \resizer|u_dec|write_ptr [2] ) + ( GND ) + ( \resizer|u_dec|Add2~22  ))
// \resizer|u_dec|Add2~26  = CARRY(( \resizer|u_dec|write_ptr [2] ) + ( GND ) + ( \resizer|u_dec|Add2~22  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|write_ptr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~25_sumout ),
	.cout(\resizer|u_dec|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~25 .extended_lut = "off";
defparam \resizer|u_dec|Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_dec|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N8
dffeas \resizer|u_dec|write_ptr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[2] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N9
cyclonev_lcell_comb \resizer|u_dec|Add2~29 (
// Equation(s):
// \resizer|u_dec|Add2~29_sumout  = SUM(( \resizer|u_dec|write_ptr [3] ) + ( GND ) + ( \resizer|u_dec|Add2~26  ))
// \resizer|u_dec|Add2~30  = CARRY(( \resizer|u_dec|write_ptr [3] ) + ( GND ) + ( \resizer|u_dec|Add2~26  ))

	.dataa(!\resizer|u_dec|write_ptr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~29_sumout ),
	.cout(\resizer|u_dec|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~29 .extended_lut = "off";
defparam \resizer|u_dec|Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_dec|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N10
dffeas \resizer|u_dec|write_ptr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[3] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N12
cyclonev_lcell_comb \resizer|u_dec|Add2~33 (
// Equation(s):
// \resizer|u_dec|Add2~33_sumout  = SUM(( \resizer|u_dec|write_ptr [4] ) + ( GND ) + ( \resizer|u_dec|Add2~30  ))
// \resizer|u_dec|Add2~34  = CARRY(( \resizer|u_dec|write_ptr [4] ) + ( GND ) + ( \resizer|u_dec|Add2~30  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|write_ptr [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~33_sumout ),
	.cout(\resizer|u_dec|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~33 .extended_lut = "off";
defparam \resizer|u_dec|Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_dec|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \resizer|u_dec|write_ptr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[4] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N15
cyclonev_lcell_comb \resizer|u_dec|Add2~37 (
// Equation(s):
// \resizer|u_dec|Add2~37_sumout  = SUM(( \resizer|u_dec|write_ptr [5] ) + ( GND ) + ( \resizer|u_dec|Add2~34  ))
// \resizer|u_dec|Add2~38  = CARRY(( \resizer|u_dec|write_ptr [5] ) + ( GND ) + ( \resizer|u_dec|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|write_ptr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~37_sumout ),
	.cout(\resizer|u_dec|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~37 .extended_lut = "off";
defparam \resizer|u_dec|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_dec|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \resizer|u_dec|write_ptr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[5] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N18
cyclonev_lcell_comb \resizer|u_dec|Add2~41 (
// Equation(s):
// \resizer|u_dec|Add2~41_sumout  = SUM(( \resizer|u_dec|write_ptr [6] ) + ( GND ) + ( \resizer|u_dec|Add2~38  ))
// \resizer|u_dec|Add2~42  = CARRY(( \resizer|u_dec|write_ptr [6] ) + ( GND ) + ( \resizer|u_dec|Add2~38  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|write_ptr [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~41_sumout ),
	.cout(\resizer|u_dec|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~41 .extended_lut = "off";
defparam \resizer|u_dec|Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_dec|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \resizer|u_dec|write_ptr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[6] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N21
cyclonev_lcell_comb \resizer|u_dec|Add2~45 (
// Equation(s):
// \resizer|u_dec|Add2~45_sumout  = SUM(( \resizer|u_dec|write_ptr [7] ) + ( GND ) + ( \resizer|u_dec|Add2~42  ))
// \resizer|u_dec|Add2~46  = CARRY(( \resizer|u_dec|write_ptr [7] ) + ( GND ) + ( \resizer|u_dec|Add2~42  ))

	.dataa(!\resizer|u_dec|write_ptr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~45_sumout ),
	.cout(\resizer|u_dec|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~45 .extended_lut = "off";
defparam \resizer|u_dec|Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \resizer|u_dec|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \resizer|u_dec|write_ptr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[7] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N24
cyclonev_lcell_comb \resizer|u_dec|Add2~49 (
// Equation(s):
// \resizer|u_dec|Add2~49_sumout  = SUM(( \resizer|u_dec|write_ptr [8] ) + ( GND ) + ( \resizer|u_dec|Add2~46  ))
// \resizer|u_dec|Add2~50  = CARRY(( \resizer|u_dec|write_ptr [8] ) + ( GND ) + ( \resizer|u_dec|Add2~46  ))

	.dataa(gnd),
	.datab(!\resizer|u_dec|write_ptr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~49_sumout ),
	.cout(\resizer|u_dec|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~49 .extended_lut = "off";
defparam \resizer|u_dec|Add2~49 .lut_mask = 64'h0000FFFF00003333;
defparam \resizer|u_dec|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \resizer|u_dec|write_ptr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[8] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N27
cyclonev_lcell_comb \resizer|u_dec|Add2~53 (
// Equation(s):
// \resizer|u_dec|Add2~53_sumout  = SUM(( \resizer|u_dec|write_ptr [9] ) + ( GND ) + ( \resizer|u_dec|Add2~50  ))
// \resizer|u_dec|Add2~54  = CARRY(( \resizer|u_dec|write_ptr [9] ) + ( GND ) + ( \resizer|u_dec|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|write_ptr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add2~53_sumout ),
	.cout(\resizer|u_dec|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add2~53 .extended_lut = "off";
defparam \resizer|u_dec|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_dec|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N28
dffeas \resizer|u_dec|write_ptr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[9] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \resizer|u_dec|write_ptr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|write_ptr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|write_ptr[10] .is_wysiwyg = "true";
defparam \resizer|u_dec|write_ptr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N12
cyclonev_lcell_comb \resizer|u_dec|LessThan0~2 (
// Equation(s):
// \resizer|u_dec|LessThan0~2_combout  = ( \resizer|u_dec|Add1~17_sumout  & ( \resizer|u_dec|Add1~13_sumout  & ( (!\resizer|u_dec|write_ptr [13] & ((!\resizer|u_dec|write_ptr [12]) # ((!\resizer|u_dec|write_ptr [11]) # (\resizer|u_dec|Add1~9_sumout )))) # 
// (\resizer|u_dec|write_ptr [13] & (\resizer|u_dec|Add1~9_sumout  & ((!\resizer|u_dec|write_ptr [12]) # (!\resizer|u_dec|write_ptr [11])))) ) ) ) # ( !\resizer|u_dec|Add1~17_sumout  & ( \resizer|u_dec|Add1~13_sumout  & ( (!\resizer|u_dec|write_ptr [12] & 
// ((!\resizer|u_dec|write_ptr [13]) # (\resizer|u_dec|Add1~9_sumout ))) # (\resizer|u_dec|write_ptr [12] & (!\resizer|u_dec|write_ptr [13] & \resizer|u_dec|Add1~9_sumout )) ) ) ) # ( \resizer|u_dec|Add1~17_sumout  & ( !\resizer|u_dec|Add1~13_sumout  & ( 
// (!\resizer|u_dec|write_ptr [13] & (((!\resizer|u_dec|write_ptr [12] & !\resizer|u_dec|write_ptr [11])) # (\resizer|u_dec|Add1~9_sumout ))) # (\resizer|u_dec|write_ptr [13] & (!\resizer|u_dec|write_ptr [12] & (!\resizer|u_dec|write_ptr [11] & 
// \resizer|u_dec|Add1~9_sumout ))) ) ) ) # ( !\resizer|u_dec|Add1~17_sumout  & ( !\resizer|u_dec|Add1~13_sumout  & ( (!\resizer|u_dec|write_ptr [13] & \resizer|u_dec|Add1~9_sumout ) ) ) )

	.dataa(!\resizer|u_dec|write_ptr [12]),
	.datab(!\resizer|u_dec|write_ptr [13]),
	.datac(!\resizer|u_dec|write_ptr [11]),
	.datad(!\resizer|u_dec|Add1~9_sumout ),
	.datae(!\resizer|u_dec|Add1~17_sumout ),
	.dataf(!\resizer|u_dec|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~2 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~2 .lut_mask = 64'h00CC80EC88EEC8FE;
defparam \resizer|u_dec|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N39
cyclonev_lcell_comb \resizer|u_dec|LessThan0~1 (
// Equation(s):
// \resizer|u_dec|LessThan0~1_combout  = ( \resizer|u_dec|Add1~21_sumout  & ( !\resizer|u_dec|write_ptr [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|write_ptr [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~1 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \resizer|u_dec|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N33
cyclonev_lcell_comb \resizer|u_dec|LessThan0~3 (
// Equation(s):
// \resizer|u_dec|LessThan0~3_combout  = ( \resizer|u_dec|LessThan0~1_combout  & ( (!\resizer|u_dec|LessThan0~2_combout  & ((!\resizer|u_dec|LessThan0~0_combout ) # ((!\resizer|u_dec|Add1~5_sumout  & \resizer|u_dec|write_ptr [10])))) ) ) # ( 
// !\resizer|u_dec|LessThan0~1_combout  & ( (!\resizer|u_dec|LessThan0~2_combout  & ((!\resizer|u_dec|Add1~5_sumout ) # ((!\resizer|u_dec|LessThan0~0_combout ) # (\resizer|u_dec|write_ptr [10])))) ) )

	.dataa(!\resizer|u_dec|Add1~5_sumout ),
	.datab(!\resizer|u_dec|write_ptr [10]),
	.datac(!\resizer|u_dec|LessThan0~2_combout ),
	.datad(!\resizer|u_dec|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~3 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~3 .lut_mask = 64'hF0B0F0B0F020F020;
defparam \resizer|u_dec|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N36
cyclonev_lcell_comb \resizer|u_dec|done~0 (
// Equation(s):
// \resizer|u_dec|done~0_combout  = ( \resizer|u_dec|LessThan0~12_combout  & ( (!\resizer|u_dec|LessThan0~13_combout  & (\main_fsm|current_state~q  & !\resizer|u_dec|Add1~1_sumout )) ) ) # ( !\resizer|u_dec|LessThan0~12_combout  & ( 
// (\main_fsm|current_state~q  & (!\resizer|u_dec|Add1~1_sumout  & ((!\resizer|u_dec|LessThan0~13_combout ) # (\resizer|u_dec|LessThan0~3_combout )))) ) )

	.dataa(!\resizer|u_dec|LessThan0~3_combout ),
	.datab(!\resizer|u_dec|LessThan0~13_combout ),
	.datac(!\main_fsm|current_state~q ),
	.datad(!\resizer|u_dec|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|done~0 .extended_lut = "off";
defparam \resizer|u_dec|done~0 .lut_mask = 64'h0D000D000C000C00;
defparam \resizer|u_dec|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y17_N37
dffeas \resizer|u_dec|done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|done .is_wysiwyg = "true";
defparam \resizer|u_dec|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N24
cyclonev_lcell_comb \resizer|Mux40~0 (
// Equation(s):
// \resizer|Mux40~0_combout  = ( \resizer|u_pr|done~q  & ( \resizer|u_dec|done~q  & ( (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout ) # ((\resizer|u_ba|done~q )))) # (\algorithm_select[1]~0_combout  & (((\resizer|u_nn|done~q )) # 
// (\algorithm_select[0]~1_combout ))) ) ) ) # ( !\resizer|u_pr|done~q  & ( \resizer|u_dec|done~q  & ( (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout ) # ((\resizer|u_ba|done~q )))) # (\algorithm_select[1]~0_combout  & 
// (!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|done~q )))) ) ) ) # ( \resizer|u_pr|done~q  & ( !\resizer|u_dec|done~q  & ( (!\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & (\resizer|u_ba|done~q ))) # 
// (\algorithm_select[1]~0_combout  & (((\resizer|u_nn|done~q )) # (\algorithm_select[0]~1_combout ))) ) ) ) # ( !\resizer|u_pr|done~q  & ( !\resizer|u_dec|done~q  & ( (!\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & 
// (\resizer|u_ba|done~q ))) # (\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|done~q )))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\resizer|u_ba|done~q ),
	.datad(!\resizer|u_nn|done~q ),
	.datae(!\resizer|u_pr|done~q ),
	.dataf(!\resizer|u_dec|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux40~0 .extended_lut = "off";
defparam \resizer|Mux40~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \resizer|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N51
cyclonev_lcell_comb \main_fsm|current_state~0 (
// Equation(s):
// \main_fsm|current_state~0_combout  = ( \resizer|Mux40~0_combout  & ( \return_pulse~combout  & ( (!\main_fsm|prev_zoom_level~0_combout  & (!\main_fsm|current_state~q  & \scrolling_display|text_data[19][5]~3_combout )) ) ) ) # ( !\resizer|Mux40~0_combout  & 
// ( \return_pulse~combout  & ( ((!\main_fsm|prev_zoom_level~0_combout  & \scrolling_display|text_data[19][5]~3_combout )) # (\main_fsm|current_state~q ) ) ) ) # ( \resizer|Mux40~0_combout  & ( !\return_pulse~combout  & ( (!\main_fsm|current_state~q  & 
// \scrolling_display|text_data[19][5]~3_combout ) ) ) ) # ( !\resizer|Mux40~0_combout  & ( !\return_pulse~combout  & ( (\scrolling_display|text_data[19][5]~3_combout ) # (\main_fsm|current_state~q ) ) ) )

	.dataa(!\main_fsm|prev_zoom_level~0_combout ),
	.datab(!\main_fsm|current_state~q ),
	.datac(!\scrolling_display|text_data[19][5]~3_combout ),
	.datad(gnd),
	.datae(!\resizer|Mux40~0_combout ),
	.dataf(!\return_pulse~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|current_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|current_state~0 .extended_lut = "off";
defparam \main_fsm|current_state~0 .lut_mask = 64'h3F3F0C0C3B3B0808;
defparam \main_fsm|current_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N14
dffeas \main_fsm|current_state (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|current_state~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|current_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|current_state .is_wysiwyg = "true";
defparam \main_fsm|current_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N0
cyclonev_lcell_comb \main_fsm|prev_zoom_level[0]~1 (
// Equation(s):
// \main_fsm|prev_zoom_level[0]~1_combout  = ( \algorithm_select[1]~0_combout  & ( (\return_pulse~combout  & (!\main_fsm|current_state~q  & \main_fsm|start_condition~0_combout )) ) ) # ( !\algorithm_select[1]~0_combout  & ( (\return_pulse~combout  & 
// (!\main_fsm|current_state~q  & \main_fsm|start_condition~1_combout )) ) )

	.dataa(!\return_pulse~combout ),
	.datab(!\main_fsm|current_state~q ),
	.datac(!\main_fsm|start_condition~0_combout ),
	.datad(!\main_fsm|start_condition~1_combout ),
	.datae(gnd),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|prev_zoom_level[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|prev_zoom_level[0]~1 .extended_lut = "off";
defparam \main_fsm|prev_zoom_level[0]~1 .lut_mask = 64'h0044004404040404;
defparam \main_fsm|prev_zoom_level[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N37
dffeas \main_fsm|prev_zoom_level[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|zoom_level [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_fsm|prev_zoom_level[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|prev_zoom_level [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|prev_zoom_level[2] .is_wysiwyg = "true";
defparam \main_fsm|prev_zoom_level[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N57
cyclonev_lcell_comb \main_fsm|Add0~0 (
// Equation(s):
// \main_fsm|Add0~0_combout  = ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [2] & ( (\main_fsm|start_condition~0_combout  & (\algorithm_select[1]~0_combout  & !\main_fsm|zoom_level [1])) ) ) ) # ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [2] 
// & ( (\main_fsm|zoom_level [1] & ((!\main_fsm|start_condition~0_combout ) # (!\algorithm_select[1]~0_combout ))) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] & ( (!\main_fsm|start_condition~0_combout ) # 
// ((!\algorithm_select[1]~0_combout ) # (\main_fsm|zoom_level [1])) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [2] & ( (!\main_fsm|zoom_level [1]) # ((\main_fsm|start_condition~0_combout  & \algorithm_select[1]~0_combout )) ) ) )

	.dataa(!\main_fsm|start_condition~0_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|Add0~0 .extended_lut = "off";
defparam \main_fsm|Add0~0 .lut_mask = 64'hFF11EEFF00EE1100;
defparam \main_fsm|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N36
cyclonev_lcell_comb \main_fsm|zoom_level[2]~1 (
// Equation(s):
// \main_fsm|zoom_level[2]~1_combout  = ( \return_pulse~combout  & ( \main_fsm|prev_zoom_level~0_combout  & ( \main_fsm|zoom_level [2] ) ) ) # ( !\return_pulse~combout  & ( \main_fsm|prev_zoom_level~0_combout  & ( (!\main_fsm|current_state~q  & 
// (\main_fsm|prev_zoom_level [2])) # (\main_fsm|current_state~q  & ((\main_fsm|zoom_level [2]))) ) ) ) # ( \return_pulse~combout  & ( !\main_fsm|prev_zoom_level~0_combout  & ( (!\main_fsm|current_state~q  & (!\main_fsm|Add0~0_combout )) # 
// (\main_fsm|current_state~q  & ((\main_fsm|zoom_level [2]))) ) ) ) # ( !\return_pulse~combout  & ( !\main_fsm|prev_zoom_level~0_combout  & ( (!\main_fsm|current_state~q  & (\main_fsm|prev_zoom_level [2])) # (\main_fsm|current_state~q  & 
// ((\main_fsm|zoom_level [2]))) ) ) )

	.dataa(!\main_fsm|prev_zoom_level [2]),
	.datab(!\main_fsm|Add0~0_combout ),
	.datac(!\main_fsm|current_state~q ),
	.datad(!\main_fsm|zoom_level [2]),
	.datae(!\return_pulse~combout ),
	.dataf(!\main_fsm|prev_zoom_level~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|zoom_level[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|zoom_level[2]~1 .extended_lut = "off";
defparam \main_fsm|zoom_level[2]~1 .lut_mask = 64'h505FC0CF505F00FF;
defparam \main_fsm|zoom_level[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N53
dffeas \main_fsm|zoom_level[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|zoom_level[2]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|zoom_level [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|zoom_level[2] .is_wysiwyg = "true";
defparam \main_fsm|zoom_level[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N33
cyclonev_lcell_comb \main_fsm|processing_has_run_once~0 (
// Equation(s):
// \main_fsm|processing_has_run_once~0_combout  = ( \main_fsm|processing_has_run_once~q  & ( \resizer|Mux40~0_combout  ) ) # ( !\main_fsm|processing_has_run_once~q  & ( \resizer|Mux40~0_combout  & ( \main_fsm|current_state~q  ) ) ) # ( 
// \main_fsm|processing_has_run_once~q  & ( !\resizer|Mux40~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|current_state~q ),
	.datad(gnd),
	.datae(!\main_fsm|processing_has_run_once~q ),
	.dataf(!\resizer|Mux40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|processing_has_run_once~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|processing_has_run_once~0 .extended_lut = "off";
defparam \main_fsm|processing_has_run_once~0 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \main_fsm|processing_has_run_once~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y14_N47
dffeas \main_fsm|processing_has_run_once (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|processing_has_run_once~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_fsm|processing_has_run_once~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_fsm|processing_has_run_once .is_wysiwyg = "true";
defparam \main_fsm|processing_has_run_once .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N15
cyclonev_lcell_comb \vga_logic_inst|Equal0~0 (
// Equation(s):
// \vga_logic_inst|Equal0~0_combout  = ( \main_fsm|zoom_level [1] & ( (\main_fsm|zoom_level [2] & (\main_fsm|processing_has_run_once~q  & !\main_fsm|zoom_level [0])) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(gnd),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Equal0~0 .extended_lut = "off";
defparam \vga_logic_inst|Equal0~0 .lut_mask = 64'h0000000005000500;
defparam \vga_logic_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N15
cyclonev_lcell_comb \vga_logic_inst|Equal1~0 (
// Equation(s):
// \vga_logic_inst|Equal1~0_combout  = ( \main_fsm|processing_has_run_once~q  & ( (!\main_fsm|zoom_level [1] & (\main_fsm|zoom_level [0] & !\main_fsm|zoom_level [2])) ) )

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [2]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Equal1~0 .extended_lut = "off";
defparam \vga_logic_inst|Equal1~0 .lut_mask = 64'h000000000C000C00;
defparam \vga_logic_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N18
cyclonev_lcell_comb \vga_logic_inst|Add1~0 (
// Equation(s):
// \vga_logic_inst|Add1~0_combout  = ( \main_fsm|zoom_level [1] ) # ( !\main_fsm|zoom_level [1] & ( ((!\main_fsm|processing_has_run_once~q ) # (!\main_fsm|zoom_level [0])) # (\main_fsm|zoom_level [2]) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~0 .extended_lut = "off";
defparam \vga_logic_inst|Add1~0 .lut_mask = 64'hFFDDFFDDFFFFFFFF;
defparam \vga_logic_inst|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N12
cyclonev_lcell_comb \vga_logic_inst|Equal2~0 (
// Equation(s):
// \vga_logic_inst|Equal2~0_combout  = ( \main_fsm|zoom_level [2] & ( !\main_fsm|processing_has_run_once~q  ) ) # ( !\main_fsm|zoom_level [2] & ( (!\main_fsm|processing_has_run_once~q ) # ((!\main_fsm|zoom_level [1] & !\main_fsm|zoom_level [0])) ) )

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Equal2~0 .extended_lut = "off";
defparam \vga_logic_inst|Equal2~0 .lut_mask = 64'hFAAAFAAAAAAAAAAA;
defparam \vga_logic_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N12
cyclonev_lcell_comb \vga_logic_inst|Add1~4 (
// Equation(s):
// \vga_logic_inst|Add1~4_combout  = ( \main_fsm|zoom_level [1] & ( \main_fsm|processing_has_run_once~q  ) ) # ( !\main_fsm|zoom_level [1] & ( (\main_fsm|zoom_level [2] & \main_fsm|processing_has_run_once~q ) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~4 .extended_lut = "off";
defparam \vga_logic_inst|Add1~4 .lut_mask = 64'h1111111133333333;
defparam \vga_logic_inst|Add1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N0
cyclonev_lcell_comb \vga_logic_inst|Add1~3 (
// Equation(s):
// \vga_logic_inst|Add1~3_combout  = ( \main_fsm|zoom_level [1] & ( (\main_fsm|processing_has_run_once~q  & ((!\main_fsm|zoom_level [0]) # (\main_fsm|zoom_level [2]))) ) ) # ( !\main_fsm|zoom_level [1] & ( (\main_fsm|zoom_level [2] & 
// \main_fsm|processing_has_run_once~q ) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~3 .extended_lut = "off";
defparam \vga_logic_inst|Add1~3 .lut_mask = 64'h1111111131313131;
defparam \vga_logic_inst|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N30
cyclonev_lcell_comb \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 (
// Equation(s):
// \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  = ( \main_fsm|zoom_level [1] & ( (!\main_fsm|processing_has_run_once~q ) # (!\main_fsm|zoom_level [2] $ (!\main_fsm|zoom_level [0])) ) ) # ( !\main_fsm|zoom_level [1] & ( (!\main_fsm|processing_has_run_once~q ) 
// # (!\main_fsm|zoom_level [2]) ) )

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 .extended_lut = "off";
defparam \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 .lut_mask = 64'hFAFAFAFAAFFAAFFA;
defparam \vga_logic_inst|IMG_HEIGHT_OUT[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N21
cyclonev_lcell_comb \vga_logic_inst|IMG_HEIGHT_OUT[6]~2 (
// Equation(s):
// \vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  = ( \main_fsm|zoom_level [1] & ( (\main_fsm|zoom_level [2] & (\main_fsm|processing_has_run_once~q  & !\main_fsm|zoom_level [0])) ) ) # ( !\main_fsm|zoom_level [1] & ( (!\main_fsm|zoom_level [2] & 
// (\main_fsm|processing_has_run_once~q  & \main_fsm|zoom_level [0])) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(gnd),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_HEIGHT_OUT[6]~2 .extended_lut = "off";
defparam \vga_logic_inst|IMG_HEIGHT_OUT[6]~2 .lut_mask = 64'h000A000A05000500;
defparam \vga_logic_inst|IMG_HEIGHT_OUT[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N3
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[4]~3 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  = ( \main_fsm|zoom_level [1] & ( (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [2] & \main_fsm|zoom_level [0])) ) )

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[4]~3 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[4]~3 .lut_mask = 64'h0000000000500050;
defparam \vga_logic_inst|IMG_WIDTH_OUT[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N3
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[5]~4 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout  = ( \main_fsm|zoom_level [1] & ( (\main_fsm|processing_has_run_once~q  & ((!\main_fsm|zoom_level [2]) # (\main_fsm|zoom_level [0]))) ) ) # ( !\main_fsm|zoom_level [1] & ( (\main_fsm|zoom_level [2] & 
// \main_fsm|processing_has_run_once~q ) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~4 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~4 .lut_mask = 64'h1111111123232323;
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N9
cyclonev_lcell_comb \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 (
// Equation(s):
// \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  = ( \main_fsm|zoom_level [1] & ( (!\main_fsm|processing_has_run_once~q ) # ((\main_fsm|zoom_level [2] & !\main_fsm|zoom_level [0])) ) ) # ( !\main_fsm|zoom_level [1] & ( (!\main_fsm|zoom_level [2]) # 
// (!\main_fsm|processing_has_run_once~q ) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(gnd),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 .extended_lut = "off";
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 .lut_mask = 64'hFAFAFAFAF5F0F5F0;
defparam \vga_logic_inst|IMG_HEIGHT_OUT[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N6
cyclonev_lcell_comb \vga_logic_inst|Add3~38 (
// Equation(s):
// \vga_logic_inst|Add3~38_cout  = CARRY(( GND ) + ( GND ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~38 .extended_lut = "off";
defparam \vga_logic_inst|Add3~38 .lut_mask = 64'h0000FFFF00000000;
defparam \vga_logic_inst|Add3~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N9
cyclonev_lcell_comb \vga_logic_inst|Add3~34 (
// Equation(s):
// \vga_logic_inst|Add3~34_cout  = CARRY(( !\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  $ (((!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & \vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ))) ) + ( (!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & 
// \vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ) ) + ( \vga_logic_inst|Add3~38_cout  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~34_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~34 .extended_lut = "off";
defparam \vga_logic_inst|Add3~34 .lut_mask = 64'h0000F3F30000F30C;
defparam \vga_logic_inst|Add3~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N12
cyclonev_lcell_comb \vga_logic_inst|Add3~30 (
// Equation(s):
// \vga_logic_inst|Add3~30_cout  = CARRY(( (!\vga_logic_inst|Equal0~0_combout  & (!\vga_logic_inst|Equal1~0_combout  & !\vga_logic_inst|Equal2~0_combout )) ) + ( (!\vga_logic_inst|Equal0~0_combout  & ((!\vga_logic_inst|Equal1~0_combout  & 
// (\vga_logic_inst|Equal2~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )) # (\vga_logic_inst|Equal1~0_combout  & ((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ))))) # (\vga_logic_inst|Equal0~0_combout  & 
// (((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )))) ) + ( \vga_logic_inst|Add3~34_cout  ))

	.dataa(!\vga_logic_inst|Equal0~0_combout ),
	.datab(!\vga_logic_inst|Equal1~0_combout ),
	.datac(!\vga_logic_inst|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~30_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~30 .extended_lut = "off";
defparam \vga_logic_inst|Add3~30 .lut_mask = 64'h000088F700008080;
defparam \vga_logic_inst|Add3~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N15
cyclonev_lcell_comb \vga_logic_inst|Add3~26 (
// Equation(s):
// \vga_logic_inst|Add3~26_cout  = CARRY(( (!\vga_logic_inst|Equal1~0_combout  & !\vga_logic_inst|Equal0~0_combout ) ) + ( (!\vga_logic_inst|Equal0~0_combout  & (\vga_logic_inst|Equal1~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )) # 
// (\vga_logic_inst|Equal0~0_combout  & ((!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ))) ) + ( \vga_logic_inst|Add3~30_cout  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal1~0_combout ),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~26 .extended_lut = "off";
defparam \vga_logic_inst|Add3~26 .lut_mask = 64'h0000F0CF0000C0C0;
defparam \vga_logic_inst|Add3~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N18
cyclonev_lcell_comb \vga_logic_inst|Add3~22 (
// Equation(s):
// \vga_logic_inst|Add3~22_cout  = CARRY(( !\vga_logic_inst|Equal0~0_combout  ) + ( (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ((!\vga_logic_inst|Equal0~0_combout ) # (!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ))) ) + ( \vga_logic_inst|Add3~26_cout  
// ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add3~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~22 .extended_lut = "off";
defparam \vga_logic_inst|Add3~22 .lut_mask = 64'h0000FF030000CCCC;
defparam \vga_logic_inst|Add3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N21
cyclonev_lcell_comb \vga_logic_inst|Add3~9 (
// Equation(s):
// \vga_logic_inst|Add3~9_sumout  = SUM(( !\vga_logic_inst|Add1~3_combout  $ (((!\vga_logic_inst|Equal2~0_combout  & (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal1~0_combout )))) ) + ( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( 
// \vga_logic_inst|Add3~22_cout  ))
// \vga_logic_inst|Add3~10  = CARRY(( !\vga_logic_inst|Add1~3_combout  $ (((!\vga_logic_inst|Equal2~0_combout  & (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal1~0_combout )))) ) + ( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( 
// \vga_logic_inst|Add3~22_cout  ))

	.dataa(!\vga_logic_inst|Equal2~0_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|Equal1~0_combout ),
	.datad(!\vga_logic_inst|Add1~3_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~9_sumout ),
	.cout(\vga_logic_inst|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~9 .extended_lut = "off";
defparam \vga_logic_inst|Add3~9 .lut_mask = 64'h0000FF0000007F80;
defparam \vga_logic_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \vga_logic_inst|Add3~5 (
// Equation(s):
// \vga_logic_inst|Add3~5_sumout  = SUM(( ((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|Equal0~0_combout )) # (\vga_logic_inst|Equal1~0_combout ) ) + ( !\vga_logic_inst|Add1~4_combout  $ (((!\vga_logic_inst|Equal1~0_combout  & 
// !\vga_logic_inst|Equal0~0_combout ))) ) + ( \vga_logic_inst|Add3~10  ))
// \vga_logic_inst|Add3~6  = CARRY(( ((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|Equal0~0_combout )) # (\vga_logic_inst|Equal1~0_combout ) ) + ( !\vga_logic_inst|Add1~4_combout  $ (((!\vga_logic_inst|Equal1~0_combout  & 
// !\vga_logic_inst|Equal0~0_combout ))) ) + ( \vga_logic_inst|Add3~10  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Equal1~0_combout ),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(!\vga_logic_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add1~4_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~5_sumout ),
	.cout(\vga_logic_inst|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~5 .extended_lut = "off";
defparam \vga_logic_inst|Add3~5 .lut_mask = 64'h0000C03F00003FFF;
defparam \vga_logic_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N27
cyclonev_lcell_comb \vga_logic_inst|Add3~1 (
// Equation(s):
// \vga_logic_inst|Add3~1_sumout  = SUM(( !\vga_logic_inst|Equal0~0_combout  $ (!\vga_logic_inst|Add1~0_combout ) ) + ( (\vga_logic_inst|Equal1~0_combout ) # (\vga_logic_inst|Equal0~0_combout ) ) + ( \vga_logic_inst|Add3~6  ))
// \vga_logic_inst|Add3~2  = CARRY(( !\vga_logic_inst|Equal0~0_combout  $ (!\vga_logic_inst|Add1~0_combout ) ) + ( (\vga_logic_inst|Equal1~0_combout ) # (\vga_logic_inst|Equal0~0_combout ) ) + ( \vga_logic_inst|Add3~6  ))

	.dataa(!\vga_logic_inst|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Equal1~0_combout ),
	.datad(!\vga_logic_inst|Add1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~1_sumout ),
	.cout(\vga_logic_inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~1 .extended_lut = "off";
defparam \vga_logic_inst|Add3~1 .lut_mask = 64'h0000A0A0000055AA;
defparam \vga_logic_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N54
cyclonev_lcell_comb \vga_logic_inst|LessThan3~8 (
// Equation(s):
// \vga_logic_inst|LessThan3~8_combout  = ( \vga_logic_inst|Add3~1_sumout  & ( \vga_logic_inst|Add3~5_sumout  & ( (\the_vga_driver|v_counter [7] & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [6])) ) ) ) # ( 
// !\vga_logic_inst|Add3~1_sumout  & ( \vga_logic_inst|Add3~5_sumout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ((\the_vga_driver|v_counter [6]) # (\the_vga_driver|v_counter [7]))) ) ) ) # ( \vga_logic_inst|Add3~1_sumout  & ( 
// !\vga_logic_inst|Add3~5_sumout  & ( (\the_vga_driver|v_counter [7] & !\the_vga_driver|v_state.V_ACTIVE_STATE~q ) ) ) ) # ( !\vga_logic_inst|Add3~1_sumout  & ( !\vga_logic_inst|Add3~5_sumout  ) )

	.dataa(!\the_vga_driver|v_counter [7]),
	.datab(gnd),
	.datac(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datad(!\the_vga_driver|v_counter [6]),
	.datae(!\vga_logic_inst|Add3~1_sumout ),
	.dataf(!\vga_logic_inst|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~8 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~8 .lut_mask = 64'hFFFF505050F00050;
defparam \vga_logic_inst|LessThan3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \vga_logic_inst|Add3~17 (
// Equation(s):
// \vga_logic_inst|Add3~17_sumout  = SUM(( \vga_logic_inst|Equal0~0_combout  ) + ( GND ) + ( \vga_logic_inst|Add3~2  ))
// \vga_logic_inst|Add3~18  = CARRY(( \vga_logic_inst|Equal0~0_combout  ) + ( GND ) + ( \vga_logic_inst|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~17_sumout ),
	.cout(\vga_logic_inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~17 .extended_lut = "off";
defparam \vga_logic_inst|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_logic_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N33
cyclonev_lcell_comb \vga_logic_inst|Add3~13 (
// Equation(s):
// \vga_logic_inst|Add3~13_sumout  = SUM(( GND ) + ( GND ) + ( \vga_logic_inst|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add3~13 .extended_lut = "off";
defparam \vga_logic_inst|Add3~13 .lut_mask = 64'h0000FFFF00000000;
defparam \vga_logic_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N42
cyclonev_lcell_comb \vga_logic_inst|LessThan3~10 (
// Equation(s):
// \vga_logic_inst|LessThan3~10_combout  = ( \vga_logic_inst|Add3~13_sumout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (\the_vga_driver|v_counter [9] & ((!\vga_logic_inst|Add3~17_sumout ) # (\the_vga_driver|v_counter [8])))) ) ) # ( 
// !\vga_logic_inst|Add3~13_sumout  & ( (!\vga_logic_inst|Add3~17_sumout ) # ((!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ((\the_vga_driver|v_counter [9]) # (\the_vga_driver|v_counter [8])))) ) )

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_logic_inst|Add3~17_sumout ),
	.datac(!\the_vga_driver|v_counter [8]),
	.datad(!\the_vga_driver|v_counter [9]),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~10 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~10 .lut_mask = 64'hCEEECEEE008A008A;
defparam \vga_logic_inst|LessThan3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N45
cyclonev_lcell_comb \vga_logic_inst|LessThan3~0 (
// Equation(s):
// \vga_logic_inst|LessThan3~0_combout  = ( \vga_logic_inst|Add3~1_sumout  & ( (!\the_vga_driver|v_counter [7]) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q ) ) ) # ( !\vga_logic_inst|Add3~1_sumout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & 
// \the_vga_driver|v_counter [7]) ) )

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [7]),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~0 .lut_mask = 64'h00AA00AAFF55FF55;
defparam \vga_logic_inst|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \the_vga_driver|next_y[2]~5 (
// Equation(s):
// \the_vga_driver|next_y[2]~5_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [2]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[2]~5 .extended_lut = "off";
defparam \the_vga_driver|next_y[2]~5 .lut_mask = 64'h00FF00FF00000000;
defparam \the_vga_driver|next_y[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N6
cyclonev_lcell_comb \the_vga_driver|next_y[4]~3 (
// Equation(s):
// \the_vga_driver|next_y[4]~3_combout  = (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [4])

	.dataa(gnd),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[4]~3 .extended_lut = "off";
defparam \the_vga_driver|next_y[4]~3 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \the_vga_driver|next_y[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N51
cyclonev_lcell_comb \the_vga_driver|next_y[3]~4 (
// Equation(s):
// \the_vga_driver|next_y[3]~4_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [3]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[3]~4 .extended_lut = "off";
defparam \the_vga_driver|next_y[3]~4 .lut_mask = 64'h00FF00FF00000000;
defparam \the_vga_driver|next_y[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N18
cyclonev_lcell_comb \vga_logic_inst|LessThan3~6 (
// Equation(s):
// \vga_logic_inst|LessThan3~6_combout  = ( \the_vga_driver|next_y[4]~3_combout  & ( \the_vga_driver|next_y[3]~4_combout  & ( (!\the_vga_driver|next_y[2]~5_combout  & (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (!\vga_logic_inst|Equal1~0_combout  & 
// !\vga_logic_inst|Equal0~0_combout ))) ) ) ) # ( !\the_vga_driver|next_y[4]~3_combout  & ( \the_vga_driver|next_y[3]~4_combout  & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # ((!\the_vga_driver|next_y[2]~5_combout  & 
// (!\vga_logic_inst|Equal1~0_combout  & !\vga_logic_inst|Equal0~0_combout ))) ) ) ) # ( \the_vga_driver|next_y[4]~3_combout  & ( !\the_vga_driver|next_y[3]~4_combout  & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & !\vga_logic_inst|Equal0~0_combout ) ) 
// ) ) # ( !\the_vga_driver|next_y[4]~3_combout  & ( !\the_vga_driver|next_y[3]~4_combout  & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # (!\vga_logic_inst|Equal0~0_combout ) ) ) )

	.dataa(!\the_vga_driver|next_y[2]~5_combout ),
	.datab(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datac(!\vga_logic_inst|Equal1~0_combout ),
	.datad(!\vga_logic_inst|Equal0~0_combout ),
	.datae(!\the_vga_driver|next_y[4]~3_combout ),
	.dataf(!\the_vga_driver|next_y[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~6 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~6 .lut_mask = 64'hFFCCCC00ECCC8000;
defparam \vga_logic_inst|LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \the_vga_driver|next_y[6]~0 (
// Equation(s):
// \the_vga_driver|next_y[6]~0_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [6]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[6]~0 .extended_lut = "off";
defparam \the_vga_driver|next_y[6]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \the_vga_driver|next_y[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N24
cyclonev_lcell_comb \vga_logic_inst|LessThan3~1 (
// Equation(s):
// \vga_logic_inst|LessThan3~1_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [4] & ( (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [2] $ (((!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0]))))) ) 
// ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [4] & ( (!\main_fsm|processing_has_run_once~q ) # (!\main_fsm|zoom_level [2] $ (((\main_fsm|zoom_level [1] & !\main_fsm|zoom_level [0])))) ) ) ) # ( 
// \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter [4] & ( (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [2] $ (((!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0]))))) ) ) ) # ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter [4] & ( (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [2] $ (((!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0]))))) ) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\the_vga_driver|v_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~1 .lut_mask = 64'h06050605F9FA0605;
defparam \vga_logic_inst|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N33
cyclonev_lcell_comb \the_vga_driver|next_y[1]~2 (
// Equation(s):
// \the_vga_driver|next_y[1]~2_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [1]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[1]~2 .extended_lut = "off";
defparam \the_vga_driver|next_y[1]~2 .lut_mask = 64'h00FF00FF00000000;
defparam \the_vga_driver|next_y[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N42
cyclonev_lcell_comb \vga_logic_inst|LessThan3~3 (
// Equation(s):
// \vga_logic_inst|LessThan3~3_combout  = ( \main_fsm|zoom_level [0] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [2] & !\main_fsm|zoom_level [1])) ) ) ) # ( !\main_fsm|zoom_level [0] & ( 
// \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1])) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter 
// [2] $ (((!\main_fsm|processing_has_run_once~q ) # ((\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [2])))) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter [2] $ 
// (((!\main_fsm|processing_has_run_once~q ) # ((!\main_fsm|zoom_level [2]) # (!\main_fsm|zoom_level [1])))) ) ) )

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(!\the_vga_driver|v_counter [2]),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~3 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~3 .lut_mask = 64'h3336633300055000;
defparam \vga_logic_inst|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \vga_logic_inst|LessThan3~4 (
// Equation(s):
// \vga_logic_inst|LessThan3~4_combout  = ( \main_fsm|zoom_level [2] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & ((!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0]))) ) ) ) # ( !\main_fsm|zoom_level [2] & ( 
// \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\main_fsm|zoom_level [0] & (\main_fsm|processing_has_run_once~q  & \main_fsm|zoom_level [1])) ) ) ) # ( \main_fsm|zoom_level [2] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\the_vga_driver|v_counter 
// [0] & (\main_fsm|processing_has_run_once~q  & ((!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0])))) ) ) ) # ( !\main_fsm|zoom_level [2] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\the_vga_driver|v_counter [0] & (!\main_fsm|zoom_level [0] 
// & (\main_fsm|processing_has_run_once~q  & \main_fsm|zoom_level [1]))) ) ) )

	.dataa(!\the_vga_driver|v_counter [0]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\main_fsm|zoom_level [2]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~4 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~4 .lut_mask = 64'h00080A02000C0F03;
defparam \vga_logic_inst|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N12
cyclonev_lcell_comb \vga_logic_inst|LessThan3~2 (
// Equation(s):
// \vga_logic_inst|LessThan3~2_combout  = ( \the_vga_driver|v_counter [3] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1]))) ) ) ) # ( 
// !\the_vga_driver|v_counter [3] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1]))) ) ) ) # ( \the_vga_driver|v_counter [3] & ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\main_fsm|processing_has_run_once~q ) # (((!\main_fsm|zoom_level [2]) # (!\main_fsm|zoom_level [1])) # (\main_fsm|zoom_level [0])) ) ) ) # ( !\the_vga_driver|v_counter [3] & ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\main_fsm|processing_has_run_once~q  & (!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [2] & \main_fsm|zoom_level [1]))) ) ) )

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\the_vga_driver|v_counter [3]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~2 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~2 .lut_mask = 64'h0004FFFB00040004;
defparam \vga_logic_inst|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N6
cyclonev_lcell_comb \vga_logic_inst|LessThan3~5 (
// Equation(s):
// \vga_logic_inst|LessThan3~5_combout  = ( \vga_logic_inst|LessThan3~4_combout  & ( \vga_logic_inst|LessThan3~2_combout  & ( (!\vga_logic_inst|LessThan3~1_combout  & (\vga_logic_inst|LessThan3~3_combout  & ((!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ) # 
// (!\the_vga_driver|next_y[1]~2_combout )))) ) ) ) # ( !\vga_logic_inst|LessThan3~4_combout  & ( \vga_logic_inst|LessThan3~2_combout  & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & (!\vga_logic_inst|LessThan3~1_combout  & 
// (!\the_vga_driver|next_y[1]~2_combout  & \vga_logic_inst|LessThan3~3_combout ))) ) ) )

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datab(!\vga_logic_inst|LessThan3~1_combout ),
	.datac(!\the_vga_driver|next_y[1]~2_combout ),
	.datad(!\vga_logic_inst|LessThan3~3_combout ),
	.datae(!\vga_logic_inst|LessThan3~4_combout ),
	.dataf(!\vga_logic_inst|LessThan3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~5 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~5 .lut_mask = 64'h00000000008000C8;
defparam \vga_logic_inst|LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \the_vga_driver|next_y[5]~1 (
// Equation(s):
// \the_vga_driver|next_y[5]~1_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[5]~1 .extended_lut = "off";
defparam \the_vga_driver|next_y[5]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \the_vga_driver|next_y[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N0
cyclonev_lcell_comb \vga_logic_inst|LessThan3~7 (
// Equation(s):
// \vga_logic_inst|LessThan3~7_combout  = ( \vga_logic_inst|LessThan3~5_combout  & ( \the_vga_driver|next_y[5]~1_combout  & ( (\vga_logic_inst|Add3~9_sumout  & (!\vga_logic_inst|Add3~5_sumout  $ (\the_vga_driver|next_y[6]~0_combout ))) ) ) ) # ( 
// !\vga_logic_inst|LessThan3~5_combout  & ( \the_vga_driver|next_y[5]~1_combout  & ( (\vga_logic_inst|LessThan3~6_combout  & (\vga_logic_inst|Add3~9_sumout  & (!\vga_logic_inst|Add3~5_sumout  $ (\the_vga_driver|next_y[6]~0_combout )))) ) ) ) # ( 
// \vga_logic_inst|LessThan3~5_combout  & ( !\the_vga_driver|next_y[5]~1_combout  & ( !\vga_logic_inst|Add3~5_sumout  $ (\the_vga_driver|next_y[6]~0_combout ) ) ) ) # ( !\vga_logic_inst|LessThan3~5_combout  & ( !\the_vga_driver|next_y[5]~1_combout  & ( 
// (!\vga_logic_inst|LessThan3~6_combout  & (\vga_logic_inst|Add3~9_sumout  & (!\vga_logic_inst|Add3~5_sumout  $ (\the_vga_driver|next_y[6]~0_combout )))) # (\vga_logic_inst|LessThan3~6_combout  & (!\vga_logic_inst|Add3~5_sumout  $ 
// (((\the_vga_driver|next_y[6]~0_combout ))))) ) ) )

	.dataa(!\vga_logic_inst|Add3~5_sumout ),
	.datab(!\vga_logic_inst|LessThan3~6_combout ),
	.datac(!\vga_logic_inst|Add3~9_sumout ),
	.datad(!\the_vga_driver|next_y[6]~0_combout ),
	.datae(!\vga_logic_inst|LessThan3~5_combout ),
	.dataf(!\the_vga_driver|next_y[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~7 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~7 .lut_mask = 64'h2A15AA5502010A05;
defparam \vga_logic_inst|LessThan3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N39
cyclonev_lcell_comb \vga_logic_inst|LessThan3~9 (
// Equation(s):
// \vga_logic_inst|LessThan3~9_combout  = ( \vga_logic_inst|Add3~13_sumout  & ( (\the_vga_driver|v_counter [9] & (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (!\vga_logic_inst|Add3~17_sumout  $ (\the_vga_driver|v_counter [8])))) ) ) # ( 
// !\vga_logic_inst|Add3~13_sumout  & ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & (!\the_vga_driver|v_counter [9] & (!\vga_logic_inst|Add3~17_sumout  $ (\the_vga_driver|v_counter [8])))) # (\the_vga_driver|v_state.V_ACTIVE_STATE~q  & 
// (((!\vga_logic_inst|Add3~17_sumout )))) ) )

	.dataa(!\the_vga_driver|v_counter [9]),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Add3~17_sumout ),
	.datad(!\the_vga_driver|v_counter [8]),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~9 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~9 .lut_mask = 64'hB038B03840044004;
defparam \vga_logic_inst|LessThan3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N51
cyclonev_lcell_comb \vga_logic_inst|LessThan3~11 (
// Equation(s):
// \vga_logic_inst|LessThan3~11_combout  = ( \vga_logic_inst|LessThan3~9_combout  & ( (\vga_logic_inst|LessThan3~8_combout  & (\vga_logic_inst|LessThan3~10_combout  & ((!\vga_logic_inst|LessThan3~7_combout ) # (\vga_logic_inst|LessThan3~0_combout )))) ) ) # 
// ( !\vga_logic_inst|LessThan3~9_combout  & ( \vga_logic_inst|LessThan3~10_combout  ) )

	.dataa(!\vga_logic_inst|LessThan3~8_combout ),
	.datab(!\vga_logic_inst|LessThan3~10_combout ),
	.datac(!\vga_logic_inst|LessThan3~0_combout ),
	.datad(!\vga_logic_inst|LessThan3~7_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan3~11 .extended_lut = "off";
defparam \vga_logic_inst|LessThan3~11 .lut_mask = 64'h3333333311011101;
defparam \vga_logic_inst|LessThan3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \the_vga_driver|next_x[8]~1 (
// Equation(s):
// \the_vga_driver|next_x[8]~1_combout  = ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ( \the_vga_driver|h_counter [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|h_counter [8]),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_x[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_x[8]~1 .extended_lut = "off";
defparam \the_vga_driver|next_x[8]~1 .lut_mask = 64'h00FF00FF00000000;
defparam \the_vga_driver|next_x[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \vga_logic_inst|Add0~21 (
// Equation(s):
// \vga_logic_inst|Add0~21_sumout  = SUM(( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( VCC ) + ( !VCC ))
// \vga_logic_inst|Add0~22  = CARRY(( \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~21_sumout ),
	.cout(\vga_logic_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~21 .extended_lut = "off";
defparam \vga_logic_inst|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \vga_logic_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N3
cyclonev_lcell_comb \vga_logic_inst|Add0~17 (
// Equation(s):
// \vga_logic_inst|Add0~17_sumout  = SUM(( GND ) + ( (!\main_fsm|processing_has_run_once~q ) # ((!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [2]))) ) + ( \vga_logic_inst|Add0~22  ))
// \vga_logic_inst|Add0~18  = CARRY(( GND ) + ( (!\main_fsm|processing_has_run_once~q ) # ((!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [2]))) ) + ( \vga_logic_inst|Add0~22  ))

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~17_sumout ),
	.cout(\vga_logic_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~17 .extended_lut = "off";
defparam \vga_logic_inst|Add0~17 .lut_mask = 64'h0000010000000000;
defparam \vga_logic_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N6
cyclonev_lcell_comb \vga_logic_inst|Add0~13 (
// Equation(s):
// \vga_logic_inst|Add0~13_sumout  = SUM(( GND ) + ( (\main_fsm|processing_has_run_once~q  & ((!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & \main_fsm|zoom_level [2])) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [2]))))) ) + ( 
// \vga_logic_inst|Add0~18  ))
// \vga_logic_inst|Add0~14  = CARRY(( GND ) + ( (\main_fsm|processing_has_run_once~q  & ((!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & \main_fsm|zoom_level [2])) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [2]))))) ) + ( 
// \vga_logic_inst|Add0~18  ))

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~13_sumout ),
	.cout(\vga_logic_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~13 .extended_lut = "off";
defparam \vga_logic_inst|Add0~13 .lut_mask = 64'h0000EEFB00000000;
defparam \vga_logic_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N9
cyclonev_lcell_comb \vga_logic_inst|Add0~9 (
// Equation(s):
// \vga_logic_inst|Add0~9_sumout  = SUM(( GND ) + ( (!\main_fsm|processing_has_run_once~q ) # ((!\main_fsm|zoom_level [0]) # (\main_fsm|zoom_level [2])) ) + ( \vga_logic_inst|Add0~14  ))
// \vga_logic_inst|Add0~10  = CARRY(( GND ) + ( (!\main_fsm|processing_has_run_once~q ) # ((!\main_fsm|zoom_level [0]) # (\main_fsm|zoom_level [2])) ) + ( \vga_logic_inst|Add0~14  ))

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~9_sumout ),
	.cout(\vga_logic_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~9 .extended_lut = "off";
defparam \vga_logic_inst|Add0~9 .lut_mask = 64'h0000050000000000;
defparam \vga_logic_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N12
cyclonev_lcell_comb \vga_logic_inst|Add0~5 (
// Equation(s):
// \vga_logic_inst|Add0~5_sumout  = SUM(( (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal2~0_combout ) ) + ( VCC ) + ( \vga_logic_inst|Add0~10  ))
// \vga_logic_inst|Add0~6  = CARRY(( (!\vga_logic_inst|Equal0~0_combout  & !\vga_logic_inst|Equal2~0_combout ) ) + ( VCC ) + ( \vga_logic_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(!\vga_logic_inst|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~5_sumout ),
	.cout(\vga_logic_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~5 .extended_lut = "off";
defparam \vga_logic_inst|Add0~5 .lut_mask = 64'h000000000000F000;
defparam \vga_logic_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \vga_logic_inst|Add0~29 (
// Equation(s):
// \vga_logic_inst|Add0~29_sumout  = SUM(( !\vga_logic_inst|Equal1~0_combout  ) + ( GND ) + ( \vga_logic_inst|Add0~6  ))
// \vga_logic_inst|Add0~30  = CARRY(( !\vga_logic_inst|Equal1~0_combout  ) + ( GND ) + ( \vga_logic_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~29_sumout ),
	.cout(\vga_logic_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~29 .extended_lut = "off";
defparam \vga_logic_inst|Add0~29 .lut_mask = 64'h0000FFFF0000FF00;
defparam \vga_logic_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N18
cyclonev_lcell_comb \vga_logic_inst|Add0~25 (
// Equation(s):
// \vga_logic_inst|Add0~25_sumout  = SUM(( !\vga_logic_inst|Equal0~0_combout  ) + ( VCC ) + ( \vga_logic_inst|Add0~30  ))
// \vga_logic_inst|Add0~26  = CARRY(( !\vga_logic_inst|Equal0~0_combout  ) + ( VCC ) + ( \vga_logic_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~25_sumout ),
	.cout(\vga_logic_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~25 .extended_lut = "off";
defparam \vga_logic_inst|Add0~25 .lut_mask = 64'h000000000000FF00;
defparam \vga_logic_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N21
cyclonev_lcell_comb \vga_logic_inst|Add0~1 (
// Equation(s):
// \vga_logic_inst|Add0~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_logic_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add0~1 .extended_lut = "off";
defparam \vga_logic_inst|Add0~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_logic_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N30
cyclonev_lcell_comb \vga_logic_inst|Add2~26 (
// Equation(s):
// \vga_logic_inst|Add2~26_cout  = CARRY(( \vga_logic_inst|Add0~17_sumout  ) + ( !\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datad(!\vga_logic_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~26_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~26 .extended_lut = "off";
defparam \vga_logic_inst|Add2~26 .lut_mask = 64'h00000F0F000000FF;
defparam \vga_logic_inst|Add2~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \vga_logic_inst|Add2~22 (
// Equation(s):
// \vga_logic_inst|Add2~22_cout  = CARRY(( \vga_logic_inst|Add0~13_sumout  ) + ( (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & (\main_fsm|processing_has_run_once~q  & !\main_fsm|zoom_level [2]))) ) + ( \vga_logic_inst|Add2~26_cout  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(!\vga_logic_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~22_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~22 .extended_lut = "off";
defparam \vga_logic_inst|Add2~22 .lut_mask = 64'h0000FEFF000000FF;
defparam \vga_logic_inst|Add2~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \vga_logic_inst|Add2~18 (
// Equation(s):
// \vga_logic_inst|Add2~18_cout  = CARRY(( \vga_logic_inst|Add0~9_sumout  ) + ( (!\main_fsm|processing_has_run_once~q ) # ((!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1]) # (!\main_fsm|zoom_level [2]))) # (\main_fsm|zoom_level [0] & 
// ((\main_fsm|zoom_level [2])))) ) + ( \vga_logic_inst|Add2~22_cout  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\vga_logic_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~18_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~18 .extended_lut = "off";
defparam \vga_logic_inst|Add2~18 .lut_mask = 64'h00001102000000FF;
defparam \vga_logic_inst|Add2~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \vga_logic_inst|Add2~14 (
// Equation(s):
// \vga_logic_inst|Add2~14_cout  = CARRY(( \vga_logic_inst|Add0~5_sumout  ) + ( (\main_fsm|zoom_level [0] & (\main_fsm|processing_has_run_once~q  & !\main_fsm|zoom_level [2])) ) + ( \vga_logic_inst|Add2~18_cout  ))

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(gnd),
	.datac(!\main_fsm|processing_has_run_once~q ),
	.datad(!\vga_logic_inst|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add2~14_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~14 .extended_lut = "off";
defparam \vga_logic_inst|Add2~14 .lut_mask = 64'h0000FAFF000000FF;
defparam \vga_logic_inst|Add2~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \vga_logic_inst|Add2~9 (
// Equation(s):
// \vga_logic_inst|Add2~9_sumout  = SUM(( \vga_logic_inst|Add0~29_sumout  ) + ( (\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|Equal0~0_combout ) ) + ( \vga_logic_inst|Add2~14_cout  ))
// \vga_logic_inst|Add2~10  = CARRY(( \vga_logic_inst|Add0~29_sumout  ) + ( (\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|Equal0~0_combout ) ) + ( \vga_logic_inst|Add2~14_cout  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add0~29_sumout ),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Equal2~0_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add2~9_sumout ),
	.cout(\vga_logic_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~9 .extended_lut = "off";
defparam \vga_logic_inst|Add2~9 .lut_mask = 64'h0000F00000003333;
defparam \vga_logic_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \vga_logic_inst|Add2~5 (
// Equation(s):
// \vga_logic_inst|Add2~5_sumout  = SUM(( \vga_logic_inst|Equal1~0_combout  ) + ( \vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Add2~10  ))
// \vga_logic_inst|Add2~6  = CARRY(( \vga_logic_inst|Equal1~0_combout  ) + ( \vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add0~25_sumout ),
	.datad(!\vga_logic_inst|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add2~5_sumout ),
	.cout(\vga_logic_inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~5 .extended_lut = "off";
defparam \vga_logic_inst|Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \vga_logic_inst|Add2~1 (
// Equation(s):
// \vga_logic_inst|Add2~1_sumout  = SUM(( \vga_logic_inst|Add0~1_sumout  ) + ( \vga_logic_inst|Equal0~0_combout  ) + ( \vga_logic_inst|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Equal0~0_combout ),
	.datad(!\vga_logic_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add2~1 .extended_lut = "off";
defparam \vga_logic_inst|Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N57
cyclonev_lcell_comb \the_vga_driver|next_x[9]~0 (
// Equation(s):
// \the_vga_driver|next_x[9]~0_combout  = ( \the_vga_driver|h_counter [9] & ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\the_vga_driver|h_counter [9]),
	.dataf(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_x[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_x[9]~0 .extended_lut = "off";
defparam \the_vga_driver|next_x[9]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \the_vga_driver|next_x[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N21
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[6]~1 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout  = ( \main_fsm|processing_has_run_once~q  & ( (!\main_fsm|zoom_level [2] & \main_fsm|zoom_level [0]) ) )

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[6]~1 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[6]~1 .lut_mask = 64'h0000000000CC00CC;
defparam \vga_logic_inst|IMG_WIDTH_OUT[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[7]~2 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  = ( \main_fsm|processing_has_run_once~q  & ( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [2] $ (\main_fsm|zoom_level [1]))) ) ) # ( !\main_fsm|processing_has_run_once~q  )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~2 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~2 .lut_mask = 64'hFFFFFFFFA500A500;
defparam \vga_logic_inst|IMG_WIDTH_OUT[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N15
cyclonev_lcell_comb \vga_logic_inst|IMG_WIDTH_OUT[5]~0 (
// Equation(s):
// \vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout  = ( \main_fsm|processing_has_run_once~q  & ( (!\main_fsm|zoom_level [2] & ((!\main_fsm|zoom_level [0]))) # (\main_fsm|zoom_level [2] & ((!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0]))) ) ) # ( 
// !\main_fsm|processing_has_run_once~q  )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(gnd),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~0 .extended_lut = "off";
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~0 .lut_mask = 64'hFFFFFFFFEE33EE33;
defparam \vga_logic_inst|IMG_WIDTH_OUT[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N39
cyclonev_lcell_comb \vga_logic_inst|LessThan1~0 (
// Equation(s):
// \vga_logic_inst|LessThan1~0_combout  = ( \the_vga_driver|h_counter [6] & ( (!\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  & (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout  $ (\the_vga_driver|h_counter [5])))) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  & (!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout  & (\the_vga_driver|h_state.H_ACTIVE_STATE~q ))) ) ) # ( !\the_vga_driver|h_counter [6] & ( (\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  & 
// (!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout  $ (((!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [5]))))) ) )

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(!\the_vga_driver|h_counter [5]),
	.datae(gnd),
	.dataf(!\the_vga_driver|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~0 .lut_mask = 64'h2212221282428242;
defparam \vga_logic_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N51
cyclonev_lcell_comb \vga_logic_inst|LessThan1~7 (
// Equation(s):
// \vga_logic_inst|LessThan1~7_combout  = ( \the_vga_driver|h_counter [3] & ( \vga_logic_inst|LessThan1~0_combout  & ( (!\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout  & (((\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout 
// )))) # (\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout  & ((!\the_vga_driver|h_counter [4]) # ((\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) ) ) ) # ( !\the_vga_driver|h_counter [3] & ( \vga_logic_inst|LessThan1~0_combout  & ( 
// (!\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout  & (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & ((!\the_vga_driver|h_counter [4]) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) # (\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout  & ((!\the_vga_driver|h_counter 
// [4]) # ((\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) ) ) )

	.dataa(!\the_vga_driver|h_counter [4]),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.datae(!\the_vga_driver|h_counter [3]),
	.dataf(!\vga_logic_inst|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~7 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~7 .lut_mask = 64'h0000000023BF232F;
defparam \vga_logic_inst|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N0
cyclonev_lcell_comb \vga_logic_inst|LessThan1~2 (
// Equation(s):
// \vga_logic_inst|LessThan1~2_combout  = ( \the_vga_driver|h_counter [5] & ( !\vga_logic_inst|LessThan1~7_combout  & ( (!\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  & (((\the_vga_driver|h_counter [6] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) # 
// (\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  & ((!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ) # ((!\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) ) ) ) # ( !\the_vga_driver|h_counter [5] & ( !\vga_logic_inst|LessThan1~7_combout  & ( 
// (!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout  & (((\the_vga_driver|h_counter [6] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q )) # (\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ))) # (\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout  & 
// (\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout  & (\the_vga_driver|h_counter [6] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ))) ) ) )

	.dataa(!\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ),
	.datac(!\the_vga_driver|h_counter [6]),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(!\the_vga_driver|h_counter [5]),
	.dataf(!\vga_logic_inst|LessThan1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~2 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~2 .lut_mask = 64'h2B223F2200000000;
defparam \vga_logic_inst|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N33
cyclonev_lcell_comb \vga_logic_inst|LessThan1~8 (
// Equation(s):
// \vga_logic_inst|LessThan1~8_combout  = ( \vga_logic_inst|LessThan1~0_combout  & ( !\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout  $ (((!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [4]))) ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(!\the_vga_driver|h_counter [4]),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~8 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~8 .lut_mask = 64'h00000000CC3CCC3C;
defparam \vga_logic_inst|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N42
cyclonev_lcell_comb \vga_logic_inst|LessThan1~1 (
// Equation(s):
// \vga_logic_inst|LessThan1~1_combout  = ( \vga_logic_inst|Add0~21_sumout  & ( \vga_logic_inst|LessThan1~8_combout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\the_vga_driver|h_counter [2] & (!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  $ 
// (\the_vga_driver|h_counter [3])))) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (((!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout )))) ) ) )

	.dataa(!\the_vga_driver|h_counter [2]),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.datad(!\the_vga_driver|h_counter [3]),
	.datae(!\vga_logic_inst|Add0~21_sumout ),
	.dataf(!\vga_logic_inst|LessThan1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~1 .lut_mask = 64'h000000000000B038;
defparam \vga_logic_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \vga_logic_inst|LessThan1~3 (
// Equation(s):
// \vga_logic_inst|LessThan1~3_combout  = ( \vga_logic_inst|Add2~9_sumout  & ( (\the_vga_driver|h_counter [7] & (\vga_logic_inst|LessThan1~2_combout  & (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & !\vga_logic_inst|LessThan1~1_combout ))) ) ) # ( 
// !\vga_logic_inst|Add2~9_sumout  & ( (!\the_vga_driver|h_counter [7] & (\vga_logic_inst|LessThan1~2_combout  & ((!\vga_logic_inst|LessThan1~1_combout )))) # (\the_vga_driver|h_counter [7] & ((!\the_vga_driver|h_state.H_ACTIVE_STATE~q ) # 
// ((\vga_logic_inst|LessThan1~2_combout  & !\vga_logic_inst|LessThan1~1_combout )))) ) )

	.dataa(!\the_vga_driver|h_counter [7]),
	.datab(!\vga_logic_inst|LessThan1~2_combout ),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(!\vga_logic_inst|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~3 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~3 .lut_mask = 64'h7350735010001000;
defparam \vga_logic_inst|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N0
cyclonev_lcell_comb \vga_logic_inst|LessThan1~4 (
// Equation(s):
// \vga_logic_inst|LessThan1~4_combout  = ( \vga_logic_inst|Add2~5_sumout  & ( \vga_logic_inst|LessThan1~3_combout  & ( (!\the_vga_driver|next_x[8]~1_combout  & ((!\the_vga_driver|next_x[9]~0_combout ) # (\vga_logic_inst|Add2~1_sumout ))) # 
// (\the_vga_driver|next_x[8]~1_combout  & (\vga_logic_inst|Add2~1_sumout  & !\the_vga_driver|next_x[9]~0_combout )) ) ) ) # ( !\vga_logic_inst|Add2~5_sumout  & ( \vga_logic_inst|LessThan1~3_combout  & ( (\vga_logic_inst|Add2~1_sumout  & 
// !\the_vga_driver|next_x[9]~0_combout ) ) ) ) # ( \vga_logic_inst|Add2~5_sumout  & ( !\vga_logic_inst|LessThan1~3_combout  & ( (!\the_vga_driver|next_x[9]~0_combout ) # (\vga_logic_inst|Add2~1_sumout ) ) ) ) # ( !\vga_logic_inst|Add2~5_sumout  & ( 
// !\vga_logic_inst|LessThan1~3_combout  & ( (!\the_vga_driver|next_x[8]~1_combout  & ((!\the_vga_driver|next_x[9]~0_combout ) # (\vga_logic_inst|Add2~1_sumout ))) # (\the_vga_driver|next_x[8]~1_combout  & (\vga_logic_inst|Add2~1_sumout  & 
// !\the_vga_driver|next_x[9]~0_combout )) ) ) )

	.dataa(!\the_vga_driver|next_x[8]~1_combout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add2~1_sumout ),
	.datad(!\the_vga_driver|next_x[9]~0_combout ),
	.datae(!\vga_logic_inst|Add2~5_sumout ),
	.dataf(!\vga_logic_inst|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~4 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~4 .lut_mask = 64'hAF0AFF0F0F00AF0A;
defparam \vga_logic_inst|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N27
cyclonev_lcell_comb \vga_logic_inst|Equal0~1 (
// Equation(s):
// \vga_logic_inst|Equal0~1_combout  = ( !\main_fsm|zoom_level [0] & ( (\main_fsm|zoom_level [2] & \main_fsm|processing_has_run_once~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Equal0~1 .extended_lut = "off";
defparam \vga_logic_inst|Equal0~1 .lut_mask = 64'h000F000F00000000;
defparam \vga_logic_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N57
cyclonev_lcell_comb \vga_display_zoom_level[1]~0 (
// Equation(s):
// \vga_display_zoom_level[1]~0_combout  = ( \main_fsm|processing_has_run_once~q  & ( !\main_fsm|zoom_level [1] ) ) # ( !\main_fsm|processing_has_run_once~q  )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_display_zoom_level[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_display_zoom_level[1]~0 .extended_lut = "off";
defparam \vga_display_zoom_level[1]~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \vga_display_zoom_level[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N9
cyclonev_lcell_comb \vga_display_zoom_level[2]~2 (
// Equation(s):
// \vga_display_zoom_level[2]~2_combout  = ( \main_fsm|zoom_level [2] & ( \main_fsm|processing_has_run_once~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_display_zoom_level[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_display_zoom_level[2]~2 .extended_lut = "off";
defparam \vga_display_zoom_level[2]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \vga_display_zoom_level[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \the_vga_driver|next_y[0]~7 (
// Equation(s):
// \the_vga_driver|next_y[0]~7_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [0]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[0]~7 .extended_lut = "off";
defparam \the_vga_driver|next_y[0]~7 .lut_mask = 64'h00FF00FF00000000;
defparam \the_vga_driver|next_y[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N24
cyclonev_lcell_comb \vga_logic_inst|Add4~46 (
// Equation(s):
// \vga_logic_inst|Add4~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add4~46_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~46 .extended_lut = "off";
defparam \vga_logic_inst|Add4~46 .lut_mask = 64'h000000000000FFFF;
defparam \vga_logic_inst|Add4~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N27
cyclonev_lcell_comb \vga_logic_inst|Add4~1 (
// Equation(s):
// \vga_logic_inst|Add4~1_sumout  = SUM(( ((!\vga_display_zoom_level[1]~0_combout  & (\vga_logic_inst|Equal0~1_combout )) # (\vga_display_zoom_level[1]~0_combout  & ((!\vga_display_zoom_level[2]~2_combout )))) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ) 
// ) + ( \the_vga_driver|next_y[0]~7_combout  ) + ( \vga_logic_inst|Add4~46_cout  ))
// \vga_logic_inst|Add4~2  = CARRY(( ((!\vga_display_zoom_level[1]~0_combout  & (\vga_logic_inst|Equal0~1_combout )) # (\vga_display_zoom_level[1]~0_combout  & ((!\vga_display_zoom_level[2]~2_combout )))) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ) ) + ( 
// \the_vga_driver|next_y[0]~7_combout  ) + ( \vga_logic_inst|Add4~46_cout  ))

	.dataa(!\vga_logic_inst|Equal0~1_combout ),
	.datab(!\vga_display_zoom_level[1]~0_combout ),
	.datac(!\vga_display_zoom_level[2]~2_combout ),
	.datad(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|next_y[0]~7_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~1_sumout ),
	.cout(\vga_logic_inst|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~1 .extended_lut = "off";
defparam \vga_logic_inst|Add4~1 .lut_mask = 64'h0000FF00000074FF;
defparam \vga_logic_inst|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N30
cyclonev_lcell_comb \vga_logic_inst|Add4~5 (
// Equation(s):
// \vga_logic_inst|Add4~5_sumout  = SUM(( (!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  & (!\vga_logic_inst|Equal2~0_combout  $ (((!\vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ))))) # 
// (\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  & (((!\vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout )))) ) + ( \the_vga_driver|next_y[1]~2_combout  ) + ( \vga_logic_inst|Add4~2  ))
// \vga_logic_inst|Add4~6  = CARRY(( (!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  & (!\vga_logic_inst|Equal2~0_combout  $ (((!\vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ))))) # 
// (\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  & (((!\vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout )))) ) + ( \the_vga_driver|next_y[1]~2_combout  ) + ( \vga_logic_inst|Add4~2  ))

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ),
	.datab(!\vga_logic_inst|Equal2~0_combout ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.datad(!\vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|next_y[1]~2_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~5_sumout ),
	.cout(\vga_logic_inst|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~5 .extended_lut = "off";
defparam \vga_logic_inst|Add4~5 .lut_mask = 64'h0000FF0000007787;
defparam \vga_logic_inst|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N33
cyclonev_lcell_comb \vga_logic_inst|Add4~9 (
// Equation(s):
// \vga_logic_inst|Add4~9_sumout  = SUM(( \the_vga_driver|next_y[2]~5_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  & ((!\vga_logic_inst|Equal2~0_combout ) # ((!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & 
// \vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout )))) # (\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  & (((!\vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout )))) ) + ( \vga_logic_inst|Add4~6  ))
// \vga_logic_inst|Add4~10  = CARRY(( \the_vga_driver|next_y[2]~5_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  & ((!\vga_logic_inst|Equal2~0_combout ) # ((!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout  & 
// \vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout )))) # (\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  & (((!\vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ) # (\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout )))) ) + ( \vga_logic_inst|Add4~6  ))

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ),
	.datab(!\vga_logic_inst|Equal2~0_combout ),
	.datac(!\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ),
	.datad(!\the_vga_driver|next_y[2]~5_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|IMG_WIDTH_OUT[5]~4_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~9_sumout ),
	.cout(\vga_logic_inst|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~9 .extended_lut = "off";
defparam \vga_logic_inst|Add4~9 .lut_mask = 64'h00002252000000FF;
defparam \vga_logic_inst|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N36
cyclonev_lcell_comb \vga_logic_inst|Add4~13 (
// Equation(s):
// \vga_logic_inst|Add4~13_sumout  = SUM(( \the_vga_driver|next_y[3]~4_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (!\vga_logic_inst|Equal0~0_combout )) # (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ((!\vga_logic_inst|Equal1~0_combout 
// ) # (\vga_logic_inst|Equal0~0_combout ))) ) + ( \vga_logic_inst|Add4~10  ))
// \vga_logic_inst|Add4~14  = CARRY(( \the_vga_driver|next_y[3]~4_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & (!\vga_logic_inst|Equal0~0_combout )) # (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout  & ((!\vga_logic_inst|Equal1~0_combout ) # 
// (\vga_logic_inst|Equal0~0_combout ))) ) + ( \vga_logic_inst|Add4~10  ))

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|Equal1~0_combout ),
	.datad(!\the_vga_driver|next_y[3]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~13_sumout ),
	.cout(\vga_logic_inst|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~13 .extended_lut = "off";
defparam \vga_logic_inst|Add4~13 .lut_mask = 64'h00002626000000FF;
defparam \vga_logic_inst|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N39
cyclonev_lcell_comb \vga_logic_inst|Add4~17 (
// Equation(s):
// \vga_logic_inst|Add4~17_sumout  = SUM(( \the_vga_driver|next_y[4]~3_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # ((\vga_logic_inst|Equal0~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )) ) + ( \vga_logic_inst|Add4~14  ))
// \vga_logic_inst|Add4~18  = CARRY(( \the_vga_driver|next_y[4]~3_combout  ) + ( (!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) # ((\vga_logic_inst|Equal0~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout )) ) + ( \vga_logic_inst|Add4~14  ))

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datad(!\the_vga_driver|next_y[4]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~17_sumout ),
	.cout(\vga_logic_inst|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~17 .extended_lut = "off";
defparam \vga_logic_inst|Add4~17 .lut_mask = 64'h00005454000000FF;
defparam \vga_logic_inst|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N42
cyclonev_lcell_comb \vga_logic_inst|Add4~21 (
// Equation(s):
// \vga_logic_inst|Add4~21_sumout  = SUM(( !\vga_logic_inst|Add1~3_combout  $ (((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ))) ) + ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [5]) ) + ( 
// \vga_logic_inst|Add4~18  ))
// \vga_logic_inst|Add4~22  = CARRY(( !\vga_logic_inst|Add1~3_combout  $ (((\vga_logic_inst|Equal2~0_combout ) # (\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ))) ) + ( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [5]) ) + ( 
// \vga_logic_inst|Add4~18  ))

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Equal2~0_combout ),
	.datad(!\vga_logic_inst|Add1~3_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_counter [5]),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~21_sumout ),
	.cout(\vga_logic_inst|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~21 .extended_lut = "off";
defparam \vga_logic_inst|Add4~21 .lut_mask = 64'h0000FF330000A05F;
defparam \vga_logic_inst|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N45
cyclonev_lcell_comb \vga_logic_inst|Add4~25 (
// Equation(s):
// \vga_logic_inst|Add4~25_sumout  = SUM(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [6]) ) + ( !\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  $ (\vga_logic_inst|Add1~4_combout ) ) + ( \vga_logic_inst|Add4~22  ))
// \vga_logic_inst|Add4~26  = CARRY(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [6]) ) + ( !\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  $ (\vga_logic_inst|Add1~4_combout ) ) + ( \vga_logic_inst|Add4~22  ))

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add1~4_combout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~25_sumout ),
	.cout(\vga_logic_inst|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~25 .extended_lut = "off";
defparam \vga_logic_inst|Add4~25 .lut_mask = 64'h000055AA00000C0C;
defparam \vga_logic_inst|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N48
cyclonev_lcell_comb \vga_logic_inst|Add4~29 (
// Equation(s):
// \vga_logic_inst|Add4~29_sumout  = SUM(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [7]) ) + ( !\vga_logic_inst|Equal0~0_combout  $ (\vga_logic_inst|Add1~0_combout ) ) + ( \vga_logic_inst|Add4~26  ))
// \vga_logic_inst|Add4~30  = CARRY(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [7]) ) + ( !\vga_logic_inst|Equal0~0_combout  $ (\vga_logic_inst|Add1~0_combout ) ) + ( \vga_logic_inst|Add4~26  ))

	.dataa(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datab(!\vga_logic_inst|Equal0~0_combout ),
	.datac(!\vga_logic_inst|Add1~0_combout ),
	.datad(!\the_vga_driver|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~29_sumout ),
	.cout(\vga_logic_inst|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~29 .extended_lut = "off";
defparam \vga_logic_inst|Add4~29 .lut_mask = 64'h00003C3C000000AA;
defparam \vga_logic_inst|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N51
cyclonev_lcell_comb \vga_logic_inst|Add4~33 (
// Equation(s):
// \vga_logic_inst|Add4~33_sumout  = SUM(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [8]) ) + ( VCC ) + ( \vga_logic_inst|Add4~30  ))
// \vga_logic_inst|Add4~34  = CARRY(( (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [8]) ) + ( VCC ) + ( \vga_logic_inst|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datad(!\the_vga_driver|v_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~33_sumout ),
	.cout(\vga_logic_inst|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~33 .extended_lut = "off";
defparam \vga_logic_inst|Add4~33 .lut_mask = 64'h00000000000000F0;
defparam \vga_logic_inst|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N54
cyclonev_lcell_comb \vga_logic_inst|Add4~37 (
// Equation(s):
// \vga_logic_inst|Add4~37_sumout  = SUM(( (\the_vga_driver|v_counter [9] & !\the_vga_driver|v_state.V_ACTIVE_STATE~q ) ) + ( VCC ) + ( \vga_logic_inst|Add4~34  ))
// \vga_logic_inst|Add4~38  = CARRY(( (\the_vga_driver|v_counter [9] & !\the_vga_driver|v_state.V_ACTIVE_STATE~q ) ) + ( VCC ) + ( \vga_logic_inst|Add4~34  ))

	.dataa(!\the_vga_driver|v_counter [9]),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~37_sumout ),
	.cout(\vga_logic_inst|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~37 .extended_lut = "off";
defparam \vga_logic_inst|Add4~37 .lut_mask = 64'h0000000000004444;
defparam \vga_logic_inst|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y14_N57
cyclonev_lcell_comb \vga_logic_inst|Add4~41 (
// Equation(s):
// \vga_logic_inst|Add4~41_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_logic_inst|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add4~41 .extended_lut = "off";
defparam \vga_logic_inst|Add4~41 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_logic_inst|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y14_N0
cyclonev_mac \vga_logic_inst|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\vga_logic_inst|Equal0~0_combout ,\vga_logic_inst|Equal1~0_combout ,\vga_logic_inst|IMG_WIDTH_OUT[7]~2_combout ,\vga_logic_inst|IMG_WIDTH_OUT[6]~1_combout ,\vga_logic_inst|IMG_WIDTH_OUT[5]~0_combout ,\vga_logic_inst|IMG_WIDTH_OUT[4]~3_combout ,!
\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ,gnd,gnd,gnd}),
	.ay({\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,\vga_logic_inst|Add4~41_sumout ,
\vga_logic_inst|Add4~37_sumout ,\vga_logic_inst|Add4~33_sumout ,\vga_logic_inst|Add4~29_sumout ,\vga_logic_inst|Add4~25_sumout ,\vga_logic_inst|Add4~21_sumout ,\vga_logic_inst|Add4~17_sumout ,\vga_logic_inst|Add4~13_sumout ,\vga_logic_inst|Add4~9_sumout ,
\vga_logic_inst|Add4~5_sumout ,\vga_logic_inst|Add4~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga_logic_inst|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga_logic_inst|Mult0~8 .accumulate_clock = "none";
defparam \vga_logic_inst|Mult0~8 .ax_clock = "none";
defparam \vga_logic_inst|Mult0~8 .ax_width = 10;
defparam \vga_logic_inst|Mult0~8 .ay_scan_in_clock = "none";
defparam \vga_logic_inst|Mult0~8 .ay_scan_in_width = 18;
defparam \vga_logic_inst|Mult0~8 .ay_use_scan_in = "false";
defparam \vga_logic_inst|Mult0~8 .az_clock = "none";
defparam \vga_logic_inst|Mult0~8 .bx_clock = "none";
defparam \vga_logic_inst|Mult0~8 .by_clock = "none";
defparam \vga_logic_inst|Mult0~8 .by_use_scan_in = "false";
defparam \vga_logic_inst|Mult0~8 .bz_clock = "none";
defparam \vga_logic_inst|Mult0~8 .coef_a_0 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_1 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_2 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_3 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_4 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_5 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_6 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_a_7 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_0 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_1 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_2 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_3 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_4 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_5 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_6 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_b_7 = 0;
defparam \vga_logic_inst|Mult0~8 .coef_sel_a_clock = "none";
defparam \vga_logic_inst|Mult0~8 .coef_sel_b_clock = "none";
defparam \vga_logic_inst|Mult0~8 .delay_scan_out_ay = "false";
defparam \vga_logic_inst|Mult0~8 .delay_scan_out_by = "false";
defparam \vga_logic_inst|Mult0~8 .enable_double_accum = "false";
defparam \vga_logic_inst|Mult0~8 .load_const_clock = "none";
defparam \vga_logic_inst|Mult0~8 .load_const_value = 0;
defparam \vga_logic_inst|Mult0~8 .mode_sub_location = 0;
defparam \vga_logic_inst|Mult0~8 .negate_clock = "none";
defparam \vga_logic_inst|Mult0~8 .operand_source_max = "input";
defparam \vga_logic_inst|Mult0~8 .operand_source_may = "input";
defparam \vga_logic_inst|Mult0~8 .operand_source_mbx = "input";
defparam \vga_logic_inst|Mult0~8 .operand_source_mby = "input";
defparam \vga_logic_inst|Mult0~8 .operation_mode = "m18x18_full";
defparam \vga_logic_inst|Mult0~8 .output_clock = "none";
defparam \vga_logic_inst|Mult0~8 .preadder_subtract_a = "false";
defparam \vga_logic_inst|Mult0~8 .preadder_subtract_b = "false";
defparam \vga_logic_inst|Mult0~8 .result_a_width = 64;
defparam \vga_logic_inst|Mult0~8 .signed_max = "false";
defparam \vga_logic_inst|Mult0~8 .signed_may = "false";
defparam \vga_logic_inst|Mult0~8 .signed_mbx = "false";
defparam \vga_logic_inst|Mult0~8 .signed_mby = "false";
defparam \vga_logic_inst|Mult0~8 .sub_clock = "none";
defparam \vga_logic_inst|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N24
cyclonev_lcell_comb \vga_logic_inst|Add5~46 (
// Equation(s):
// \vga_logic_inst|Add5~46_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add5~46_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~46 .extended_lut = "off";
defparam \vga_logic_inst|Add5~46 .lut_mask = 64'h000000000000FFFF;
defparam \vga_logic_inst|Add5~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N27
cyclonev_lcell_comb \vga_logic_inst|Add5~42 (
// Equation(s):
// \vga_logic_inst|Add5~42_cout  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [0]) ) + ( VCC ) + ( \vga_logic_inst|Add5~46_cout  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add5~42_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~42 .extended_lut = "off";
defparam \vga_logic_inst|Add5~42 .lut_mask = 64'h0000000000000A0A;
defparam \vga_logic_inst|Add5~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N30
cyclonev_lcell_comb \vga_logic_inst|Add5~38 (
// Equation(s):
// \vga_logic_inst|Add5~38_cout  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [1]) ) + ( VCC ) + ( \vga_logic_inst|Add5~42_cout  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\vga_logic_inst|Add5~38_cout ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~38 .extended_lut = "off";
defparam \vga_logic_inst|Add5~38 .lut_mask = 64'h0000000000000A0A;
defparam \vga_logic_inst|Add5~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N33
cyclonev_lcell_comb \vga_logic_inst|Add5~5 (
// Equation(s):
// \vga_logic_inst|Add5~5_sumout  = SUM(( !\vga_logic_inst|Add0~21_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [2]) ) + ( \vga_logic_inst|Add5~38_cout  ))
// \vga_logic_inst|Add5~6  = CARRY(( !\vga_logic_inst|Add0~21_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [2]) ) + ( \vga_logic_inst|Add5~38_cout  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [2]),
	.datad(!\vga_logic_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~5_sumout ),
	.cout(\vga_logic_inst|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~5 .extended_lut = "off";
defparam \vga_logic_inst|Add5~5 .lut_mask = 64'h0000F5F50000FF00;
defparam \vga_logic_inst|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \vga_logic_inst|Add5~9 (
// Equation(s):
// \vga_logic_inst|Add5~9_sumout  = SUM(( !\vga_logic_inst|Add0~17_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [3]) ) + ( \vga_logic_inst|Add5~6  ))
// \vga_logic_inst|Add5~10  = CARRY(( !\vga_logic_inst|Add0~17_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [3]) ) + ( \vga_logic_inst|Add5~6  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [3]),
	.datad(!\vga_logic_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~9_sumout ),
	.cout(\vga_logic_inst|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~9 .extended_lut = "off";
defparam \vga_logic_inst|Add5~9 .lut_mask = 64'h0000F5F50000FF00;
defparam \vga_logic_inst|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N39
cyclonev_lcell_comb \vga_logic_inst|Add5~13 (
// Equation(s):
// \vga_logic_inst|Add5~13_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [4]) ) + ( !\vga_logic_inst|Add0~13_sumout  ) + ( \vga_logic_inst|Add5~10  ))
// \vga_logic_inst|Add5~14  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [4]) ) + ( !\vga_logic_inst|Add0~13_sumout  ) + ( \vga_logic_inst|Add5~10  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add0~13_sumout ),
	.datad(!\the_vga_driver|h_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~13_sumout ),
	.cout(\vga_logic_inst|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~13 .extended_lut = "off";
defparam \vga_logic_inst|Add5~13 .lut_mask = 64'h00000F0F000000AA;
defparam \vga_logic_inst|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N42
cyclonev_lcell_comb \vga_logic_inst|Add5~17 (
// Equation(s):
// \vga_logic_inst|Add5~17_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [5]) ) + ( !\vga_logic_inst|Add0~9_sumout  ) + ( \vga_logic_inst|Add5~14  ))
// \vga_logic_inst|Add5~18  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [5]) ) + ( !\vga_logic_inst|Add0~9_sumout  ) + ( \vga_logic_inst|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(!\the_vga_driver|h_counter [5]),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~17_sumout ),
	.cout(\vga_logic_inst|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~17 .extended_lut = "off";
defparam \vga_logic_inst|Add5~17 .lut_mask = 64'h000000FF000000F0;
defparam \vga_logic_inst|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N45
cyclonev_lcell_comb \vga_logic_inst|Add5~21 (
// Equation(s):
// \vga_logic_inst|Add5~21_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [6]) ) + ( !\vga_logic_inst|Add0~5_sumout  ) + ( \vga_logic_inst|Add5~18  ))
// \vga_logic_inst|Add5~22  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [6]) ) + ( !\vga_logic_inst|Add0~5_sumout  ) + ( \vga_logic_inst|Add5~18  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_logic_inst|Add0~5_sumout ),
	.datad(!\the_vga_driver|h_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~21_sumout ),
	.cout(\vga_logic_inst|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~21 .extended_lut = "off";
defparam \vga_logic_inst|Add5~21 .lut_mask = 64'h00000F0F000000CC;
defparam \vga_logic_inst|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N48
cyclonev_lcell_comb \vga_logic_inst|Add5~25 (
// Equation(s):
// \vga_logic_inst|Add5~25_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [7]) ) + ( !\vga_logic_inst|Add0~29_sumout  ) + ( \vga_logic_inst|Add5~22  ))
// \vga_logic_inst|Add5~26  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [7]) ) + ( !\vga_logic_inst|Add0~29_sumout  ) + ( \vga_logic_inst|Add5~22  ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~25_sumout ),
	.cout(\vga_logic_inst|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~25 .extended_lut = "off";
defparam \vga_logic_inst|Add5~25 .lut_mask = 64'h000000FF00000C0C;
defparam \vga_logic_inst|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N51
cyclonev_lcell_comb \vga_logic_inst|Add5~29 (
// Equation(s):
// \vga_logic_inst|Add5~29_sumout  = SUM(( (\the_vga_driver|h_counter [8] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) + ( !\vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Add5~26  ))
// \vga_logic_inst|Add5~30  = CARRY(( (\the_vga_driver|h_counter [8] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) + ( !\vga_logic_inst|Add0~25_sumout  ) + ( \vga_logic_inst|Add5~26  ))

	.dataa(!\the_vga_driver|h_counter [8]),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~29_sumout ),
	.cout(\vga_logic_inst|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~29 .extended_lut = "off";
defparam \vga_logic_inst|Add5~29 .lut_mask = 64'h000000FF00004444;
defparam \vga_logic_inst|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N54
cyclonev_lcell_comb \vga_logic_inst|Add5~33 (
// Equation(s):
// \vga_logic_inst|Add5~33_sumout  = SUM(( !\vga_logic_inst|Add0~1_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [9]) ) + ( \vga_logic_inst|Add5~30  ))
// \vga_logic_inst|Add5~34  = CARRY(( !\vga_logic_inst|Add0~1_sumout  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [9]) ) + ( \vga_logic_inst|Add5~30  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(!\the_vga_driver|h_counter [9]),
	.datac(gnd),
	.datad(!\vga_logic_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~33_sumout ),
	.cout(\vga_logic_inst|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~33 .extended_lut = "off";
defparam \vga_logic_inst|Add5~33 .lut_mask = 64'h0000DDDD0000FF00;
defparam \vga_logic_inst|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N57
cyclonev_lcell_comb \vga_logic_inst|Add5~1 (
// Equation(s):
// \vga_logic_inst|Add5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \vga_logic_inst|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add5~1 .extended_lut = "off";
defparam \vga_logic_inst|Add5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \vga_logic_inst|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N0
cyclonev_lcell_comb \vga_logic_inst|Add6~9 (
// Equation(s):
// \vga_logic_inst|Add6~9_sumout  = SUM(( \vga_logic_inst|Mult0~8_resulta  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [0]) ) + ( !VCC ))
// \vga_logic_inst|Add6~10  = CARRY(( \vga_logic_inst|Mult0~8_resulta  ) + ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [0]) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [0]),
	.datad(!\vga_logic_inst|Mult0~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~9_sumout ),
	.cout(\vga_logic_inst|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~9 .extended_lut = "off";
defparam \vga_logic_inst|Add6~9 .lut_mask = 64'h0000F3F3000000FF;
defparam \vga_logic_inst|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \vga_logic_inst|Add6~13 (
// Equation(s):
// \vga_logic_inst|Add6~13_sumout  = SUM(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [1]) ) + ( \vga_logic_inst|Mult0~9  ) + ( \vga_logic_inst|Add6~10  ))
// \vga_logic_inst|Add6~14  = CARRY(( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [1]) ) + ( \vga_logic_inst|Mult0~9  ) + ( \vga_logic_inst|Add6~10  ))

	.dataa(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~9 ),
	.datad(!\the_vga_driver|h_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~13_sumout ),
	.cout(\vga_logic_inst|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~13 .extended_lut = "off";
defparam \vga_logic_inst|Add6~13 .lut_mask = 64'h0000F0F0000000AA;
defparam \vga_logic_inst|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \vga_logic_inst|Add6~17 (
// Equation(s):
// \vga_logic_inst|Add6~17_sumout  = SUM(( \vga_logic_inst|Add5~5_sumout  ) + ( \vga_logic_inst|Mult0~10  ) + ( \vga_logic_inst|Add6~14  ))
// \vga_logic_inst|Add6~18  = CARRY(( \vga_logic_inst|Add5~5_sumout  ) + ( \vga_logic_inst|Mult0~10  ) + ( \vga_logic_inst|Add6~14  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~5_sumout ),
	.datac(!\vga_logic_inst|Mult0~10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~17_sumout ),
	.cout(\vga_logic_inst|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~17 .extended_lut = "off";
defparam \vga_logic_inst|Add6~17 .lut_mask = 64'h0000F0F000003333;
defparam \vga_logic_inst|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N9
cyclonev_lcell_comb \vga_logic_inst|Add6~21 (
// Equation(s):
// \vga_logic_inst|Add6~21_sumout  = SUM(( \vga_logic_inst|Mult0~11  ) + ( \vga_logic_inst|Add5~9_sumout  ) + ( \vga_logic_inst|Add6~18  ))
// \vga_logic_inst|Add6~22  = CARRY(( \vga_logic_inst|Mult0~11  ) + ( \vga_logic_inst|Add5~9_sumout  ) + ( \vga_logic_inst|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~9_sumout ),
	.datad(!\vga_logic_inst|Mult0~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~21_sumout ),
	.cout(\vga_logic_inst|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~21 .extended_lut = "off";
defparam \vga_logic_inst|Add6~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \vga_logic_inst|Add6~25 (
// Equation(s):
// \vga_logic_inst|Add6~25_sumout  = SUM(( \vga_logic_inst|Add5~13_sumout  ) + ( \vga_logic_inst|Mult0~12  ) + ( \vga_logic_inst|Add6~22  ))
// \vga_logic_inst|Add6~26  = CARRY(( \vga_logic_inst|Add5~13_sumout  ) + ( \vga_logic_inst|Mult0~12  ) + ( \vga_logic_inst|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~12 ),
	.datad(!\vga_logic_inst|Add5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~25_sumout ),
	.cout(\vga_logic_inst|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~25 .extended_lut = "off";
defparam \vga_logic_inst|Add6~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \vga_logic_inst|Add6~29 (
// Equation(s):
// \vga_logic_inst|Add6~29_sumout  = SUM(( \vga_logic_inst|Mult0~13  ) + ( \vga_logic_inst|Add5~17_sumout  ) + ( \vga_logic_inst|Add6~26  ))
// \vga_logic_inst|Add6~30  = CARRY(( \vga_logic_inst|Mult0~13  ) + ( \vga_logic_inst|Add5~17_sumout  ) + ( \vga_logic_inst|Add6~26  ))

	.dataa(gnd),
	.datab(!\vga_logic_inst|Add5~17_sumout ),
	.datac(gnd),
	.datad(!\vga_logic_inst|Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~29_sumout ),
	.cout(\vga_logic_inst|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~29 .extended_lut = "off";
defparam \vga_logic_inst|Add6~29 .lut_mask = 64'h0000CCCC000000FF;
defparam \vga_logic_inst|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \vga_logic_inst|Add6~33 (
// Equation(s):
// \vga_logic_inst|Add6~33_sumout  = SUM(( \vga_logic_inst|Mult0~14  ) + ( \vga_logic_inst|Add5~21_sumout  ) + ( \vga_logic_inst|Add6~30  ))
// \vga_logic_inst|Add6~34  = CARRY(( \vga_logic_inst|Mult0~14  ) + ( \vga_logic_inst|Add5~21_sumout  ) + ( \vga_logic_inst|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~21_sumout ),
	.datad(!\vga_logic_inst|Mult0~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~33_sumout ),
	.cout(\vga_logic_inst|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~33 .extended_lut = "off";
defparam \vga_logic_inst|Add6~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N21
cyclonev_lcell_comb \vga_logic_inst|Add6~37 (
// Equation(s):
// \vga_logic_inst|Add6~37_sumout  = SUM(( \vga_logic_inst|Add5~25_sumout  ) + ( \vga_logic_inst|Mult0~15  ) + ( \vga_logic_inst|Add6~34  ))
// \vga_logic_inst|Add6~38  = CARRY(( \vga_logic_inst|Add5~25_sumout  ) + ( \vga_logic_inst|Mult0~15  ) + ( \vga_logic_inst|Add6~34  ))

	.dataa(!\vga_logic_inst|Add5~25_sumout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~37_sumout ),
	.cout(\vga_logic_inst|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~37 .extended_lut = "off";
defparam \vga_logic_inst|Add6~37 .lut_mask = 64'h0000F0F000005555;
defparam \vga_logic_inst|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \vga_logic_inst|Add6~41 (
// Equation(s):
// \vga_logic_inst|Add6~41_sumout  = SUM(( \vga_logic_inst|Mult0~16  ) + ( \vga_logic_inst|Add5~29_sumout  ) + ( \vga_logic_inst|Add6~38  ))
// \vga_logic_inst|Add6~42  = CARRY(( \vga_logic_inst|Mult0~16  ) + ( \vga_logic_inst|Add5~29_sumout  ) + ( \vga_logic_inst|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~29_sumout ),
	.datad(!\vga_logic_inst|Mult0~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~41_sumout ),
	.cout(\vga_logic_inst|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~41 .extended_lut = "off";
defparam \vga_logic_inst|Add6~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \vga_logic_inst|Add6~45 (
// Equation(s):
// \vga_logic_inst|Add6~45_sumout  = SUM(( \vga_logic_inst|Add5~33_sumout  ) + ( \vga_logic_inst|Mult0~17  ) + ( \vga_logic_inst|Add6~42  ))
// \vga_logic_inst|Add6~46  = CARRY(( \vga_logic_inst|Add5~33_sumout  ) + ( \vga_logic_inst|Mult0~17  ) + ( \vga_logic_inst|Add6~42  ))

	.dataa(!\vga_logic_inst|Mult0~17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_logic_inst|Add5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~45_sumout ),
	.cout(\vga_logic_inst|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~45 .extended_lut = "off";
defparam \vga_logic_inst|Add6~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \vga_logic_inst|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \vga_logic_inst|Add6~49 (
// Equation(s):
// \vga_logic_inst|Add6~49_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~18  ) + ( \vga_logic_inst|Add6~46  ))
// \vga_logic_inst|Add6~50  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~18  ) + ( \vga_logic_inst|Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~18 ),
	.datad(!\vga_logic_inst|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~49_sumout ),
	.cout(\vga_logic_inst|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~49 .extended_lut = "off";
defparam \vga_logic_inst|Add6~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \vga_logic_inst|Add6~53 (
// Equation(s):
// \vga_logic_inst|Add6~53_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~19  ) + ( \vga_logic_inst|Add6~50  ))
// \vga_logic_inst|Add6~54  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~19  ) + ( \vga_logic_inst|Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~19 ),
	.datad(!\vga_logic_inst|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~53_sumout ),
	.cout(\vga_logic_inst|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~53 .extended_lut = "off";
defparam \vga_logic_inst|Add6~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \vga_logic_inst|Add6~57 (
// Equation(s):
// \vga_logic_inst|Add6~57_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~20  ) + ( \vga_logic_inst|Add6~54  ))
// \vga_logic_inst|Add6~58  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~20  ) + ( \vga_logic_inst|Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~20 ),
	.datad(!\vga_logic_inst|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~57_sumout ),
	.cout(\vga_logic_inst|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~57 .extended_lut = "off";
defparam \vga_logic_inst|Add6~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \vga_logic_inst|Add6~1 (
// Equation(s):
// \vga_logic_inst|Add6~1_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~21  ) + ( \vga_logic_inst|Add6~58  ))
// \vga_logic_inst|Add6~2  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~21  ) + ( \vga_logic_inst|Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~21 ),
	.datad(!\vga_logic_inst|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~1_sumout ),
	.cout(\vga_logic_inst|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~1 .extended_lut = "off";
defparam \vga_logic_inst|Add6~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N42
cyclonev_lcell_comb \the_vga_driver|next_y[7]~6 (
// Equation(s):
// \the_vga_driver|next_y[7]~6_combout  = (!\the_vga_driver|v_state.V_ACTIVE_STATE~q  & \the_vga_driver|v_counter [7])

	.dataa(gnd),
	.datab(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|v_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_y[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_y[7]~6 .extended_lut = "off";
defparam \the_vga_driver|next_y[7]~6 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \the_vga_driver|next_y[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N18
cyclonev_lcell_comb \vga_logic_inst|LessThan2~5 (
// Equation(s):
// \vga_logic_inst|LessThan2~5_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \vga_logic_inst|Add1~3_combout  & ( \vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  ) ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \vga_logic_inst|Add1~3_combout 
//  & ( ((\the_vga_driver|v_counter [6] & ((\the_vga_driver|v_counter [5]) # (\vga_logic_inst|Equal2~0_combout )))) # (\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ) ) ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\vga_logic_inst|Add1~3_combout  & ( 
// (!\the_vga_driver|v_counter [5] & (((!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  & \the_vga_driver|v_counter [6])))) # (\the_vga_driver|v_counter [5] & (((\vga_logic_inst|Equal2~0_combout  & !\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout )) # 
// (\the_vga_driver|v_counter [6]))) ) ) )

	.dataa(!\vga_logic_inst|Equal2~0_combout ),
	.datab(!\the_vga_driver|v_counter [5]),
	.datac(!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ),
	.datad(!\the_vga_driver|v_counter [6]),
	.datae(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\vga_logic_inst|Add1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~5 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~5 .lut_mask = 64'h10F300000F7F0F0F;
defparam \vga_logic_inst|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N36
cyclonev_lcell_comb \vga_logic_inst|LessThan2~6 (
// Equation(s):
// \vga_logic_inst|LessThan2~6_combout  = ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\the_vga_driver|v_counter [8]) # (\the_vga_driver|v_counter [9]) ) )

	.dataa(!\the_vga_driver|v_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\the_vga_driver|v_counter [8]),
	.datae(gnd),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~6 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~6 .lut_mask = 64'h55FF55FF00000000;
defparam \vga_logic_inst|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N33
cyclonev_lcell_comb \vga_logic_inst|Add1~1 (
// Equation(s):
// \vga_logic_inst|Add1~1_combout  = ( !\vga_logic_inst|Add1~0_combout  & ( \vga_logic_inst|Equal0~0_combout  ) ) # ( \vga_logic_inst|Add1~0_combout  & ( !\vga_logic_inst|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_logic_inst|Add1~0_combout ),
	.dataf(!\vga_logic_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~1 .extended_lut = "off";
defparam \vga_logic_inst|Add1~1 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \vga_logic_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \vga_logic_inst|LessThan0~1 (
// Equation(s):
// \vga_logic_inst|LessThan0~1_combout  = ( \the_vga_driver|h_counter [9] & ( \vga_logic_inst|Add0~1_sumout  & ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  ) ) ) # ( !\the_vga_driver|h_counter [9] & ( \vga_logic_inst|Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(!\the_vga_driver|h_counter [9]),
	.dataf(!\vga_logic_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan0~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan0~1 .lut_mask = 64'h00000000FFFF0F0F;
defparam \vga_logic_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N54
cyclonev_lcell_comb \vga_logic_inst|Add1~2 (
// Equation(s):
// \vga_logic_inst|Add1~2_combout  = ( \main_fsm|zoom_level [1] & ( \main_fsm|zoom_level [0] & ( \main_fsm|processing_has_run_once~q  ) ) ) # ( !\main_fsm|zoom_level [1] & ( \main_fsm|zoom_level [0] & ( \main_fsm|processing_has_run_once~q  ) ) ) # ( 
// \main_fsm|zoom_level [1] & ( !\main_fsm|zoom_level [0] & ( \main_fsm|processing_has_run_once~q  ) ) ) # ( !\main_fsm|zoom_level [1] & ( !\main_fsm|zoom_level [0] & ( (\main_fsm|processing_has_run_once~q  & \main_fsm|zoom_level [2]) ) ) )

	.dataa(gnd),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add1~2 .extended_lut = "off";
defparam \vga_logic_inst|Add1~2 .lut_mask = 64'h0303333333333333;
defparam \vga_logic_inst|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N39
cyclonev_lcell_comb \vga_display_zoom_level[0]~1 (
// Equation(s):
// \vga_display_zoom_level[0]~1_combout  = ( \main_fsm|processing_has_run_once~q  & ( \main_fsm|zoom_level [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|processing_has_run_once~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_display_zoom_level[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_display_zoom_level[0]~1 .extended_lut = "off";
defparam \vga_display_zoom_level[0]~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga_display_zoom_level[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N24
cyclonev_lcell_comb \vga_logic_inst|LessThan2~2 (
// Equation(s):
// \vga_logic_inst|LessThan2~2_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\vga_display_zoom_level[2]~2_combout  & ( (\vga_display_zoom_level[1]~0_combout ) # (\vga_display_zoom_level[0]~1_combout ) ) ) ) # ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\vga_display_zoom_level[2]~2_combout  & ( (!\vga_display_zoom_level[0]~1_combout  & (((!\the_vga_driver|v_counter [4] & \vga_display_zoom_level[1]~0_combout )))) # (\vga_display_zoom_level[0]~1_combout  & 
// ((!\the_vga_driver|v_counter [4]) # ((!\the_vga_driver|v_counter [3] & \vga_display_zoom_level[1]~0_combout )))) ) ) )

	.dataa(!\the_vga_driver|v_counter [3]),
	.datab(!\vga_display_zoom_level[0]~1_combout ),
	.datac(!\the_vga_driver|v_counter [4]),
	.datad(!\vga_display_zoom_level[1]~0_combout ),
	.datae(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\vga_display_zoom_level[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~2 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~2 .lut_mask = 64'h30F233FF00000000;
defparam \vga_logic_inst|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N39
cyclonev_lcell_comb \vga_logic_inst|LessThan2~3 (
// Equation(s):
// \vga_logic_inst|LessThan2~3_combout  = ( \the_vga_driver|v_counter [6] & ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\vga_logic_inst|Add1~3_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ) ) ) ) # ( !\the_vga_driver|v_counter [6] & ( 
// \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (\vga_logic_inst|Add1~3_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ) ) ) ) # ( \the_vga_driver|v_counter [6] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\the_vga_driver|v_counter [5] & 
// (!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout  & (!\vga_logic_inst|Add1~3_combout  $ (\vga_logic_inst|Equal2~0_combout )))) # (\the_vga_driver|v_counter [5] & ((!\vga_logic_inst|Add1~3_combout  & ((\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ))) # 
// (\vga_logic_inst|Add1~3_combout  & (!\vga_logic_inst|Equal2~0_combout  & !\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout )))) ) ) ) # ( !\the_vga_driver|v_counter [6] & ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( (!\the_vga_driver|v_counter [5] & 
// (\vga_logic_inst|Add1~3_combout  & ((\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout )))) # (\the_vga_driver|v_counter [5] & (!\vga_logic_inst|Add1~3_combout  & (\vga_logic_inst|Equal2~0_combout  & !\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ))) ) ) )

	.dataa(!\the_vga_driver|v_counter [5]),
	.datab(!\vga_logic_inst|Add1~3_combout ),
	.datac(!\vga_logic_inst|Equal2~0_combout ),
	.datad(!\vga_logic_inst|IMG_HEIGHT_OUT[6]~2_combout ),
	.datae(!\the_vga_driver|v_counter [6]),
	.dataf(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~3 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~3 .lut_mask = 64'h0422924400330033;
defparam \vga_logic_inst|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N0
cyclonev_lcell_comb \vga_logic_inst|LessThan2~1 (
// Equation(s):
// \vga_logic_inst|LessThan2~1_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \vga_display_zoom_level[2]~2_combout  ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \vga_display_zoom_level[2]~2_combout  & ( (!\the_vga_driver|v_counter [3] & 
// !\the_vga_driver|v_counter [4]) ) ) ) # ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\vga_display_zoom_level[2]~2_combout  & ( (!\vga_display_zoom_level[0]~1_combout  & !\vga_display_zoom_level[1]~0_combout ) ) ) ) # ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\vga_display_zoom_level[2]~2_combout  & ( (!\vga_display_zoom_level[0]~1_combout  & (!\the_vga_driver|v_counter [3] & (!\the_vga_driver|v_counter [4] $ (\vga_display_zoom_level[1]~0_combout )))) # 
// (\vga_display_zoom_level[0]~1_combout  & (\the_vga_driver|v_counter [4] & (!\the_vga_driver|v_counter [3] $ (\vga_display_zoom_level[1]~0_combout )))) ) ) )

	.dataa(!\the_vga_driver|v_counter [3]),
	.datab(!\vga_display_zoom_level[0]~1_combout ),
	.datac(!\the_vga_driver|v_counter [4]),
	.datad(!\vga_display_zoom_level[1]~0_combout ),
	.datae(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\vga_display_zoom_level[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~1 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~1 .lut_mask = 64'h8209CC00A0A0FFFF;
defparam \vga_logic_inst|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N30
cyclonev_lcell_comb \vga_logic_inst|LessThan2~0 (
// Equation(s):
// \vga_logic_inst|LessThan2~0_combout  = ( \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [0] & ( (\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) ) ) ) # ( 
// !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( \the_vga_driver|v_counter [0] & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  $ (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )) # (\the_vga_driver|v_counter [1]) ) ) ) # ( 
// \the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( !\the_vga_driver|v_counter [0] & ( (\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & \vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ) ) ) ) # ( !\the_vga_driver|v_state.V_ACTIVE_STATE~q  & ( 
// !\the_vga_driver|v_counter [0] & ( (!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & ((\the_vga_driver|v_counter [1]))) # (\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout  & (\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout )) ) ) )

	.dataa(!\vga_logic_inst|IMG_HEIGHT_OUT[2]~0_combout ),
	.datab(!\vga_logic_inst|IMG_HEIGHT_OUT[1]~1_combout ),
	.datac(!\the_vga_driver|v_counter [1]),
	.datad(gnd),
	.datae(!\the_vga_driver|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\the_vga_driver|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~0 .lut_mask = 64'h1B1B11119F9F1111;
defparam \vga_logic_inst|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N6
cyclonev_lcell_comb \vga_logic_inst|LessThan2~4 (
// Equation(s):
// \vga_logic_inst|LessThan2~4_combout  = ( \vga_logic_inst|LessThan2~1_combout  & ( \vga_logic_inst|LessThan2~0_combout  & ( (\vga_logic_inst|LessThan2~3_combout  & (((!\the_vga_driver|next_y[2]~5_combout  & !\vga_logic_inst|Add1~2_combout )) # 
// (\vga_logic_inst|LessThan2~2_combout ))) ) ) ) # ( !\vga_logic_inst|LessThan2~1_combout  & ( \vga_logic_inst|LessThan2~0_combout  & ( (\vga_logic_inst|LessThan2~2_combout  & \vga_logic_inst|LessThan2~3_combout ) ) ) ) # ( 
// \vga_logic_inst|LessThan2~1_combout  & ( !\vga_logic_inst|LessThan2~0_combout  & ( (\vga_logic_inst|LessThan2~3_combout  & ((!\the_vga_driver|next_y[2]~5_combout ) # ((!\vga_logic_inst|Add1~2_combout ) # (\vga_logic_inst|LessThan2~2_combout )))) ) ) ) # ( 
// !\vga_logic_inst|LessThan2~1_combout  & ( !\vga_logic_inst|LessThan2~0_combout  & ( (\vga_logic_inst|LessThan2~2_combout  & \vga_logic_inst|LessThan2~3_combout ) ) ) )

	.dataa(!\the_vga_driver|next_y[2]~5_combout ),
	.datab(!\vga_logic_inst|Add1~2_combout ),
	.datac(!\vga_logic_inst|LessThan2~2_combout ),
	.datad(!\vga_logic_inst|LessThan2~3_combout ),
	.datae(!\vga_logic_inst|LessThan2~1_combout ),
	.dataf(!\vga_logic_inst|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan2~4 .extended_lut = "off";
defparam \vga_logic_inst|LessThan2~4 .lut_mask = 64'h000F00EF000F008F;
defparam \vga_logic_inst|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \vga_logic_inst|is_image_area~6 (
// Equation(s):
// \vga_logic_inst|is_image_area~6_combout  = ( !\vga_logic_inst|LessThan0~1_combout  & ( \vga_logic_inst|LessThan2~4_combout  & ( ((\the_vga_driver|next_y[7]~6_combout  & !\vga_logic_inst|Add1~1_combout )) # (\vga_logic_inst|LessThan2~6_combout ) ) ) ) # ( 
// !\vga_logic_inst|LessThan0~1_combout  & ( !\vga_logic_inst|LessThan2~4_combout  & ( ((!\the_vga_driver|next_y[7]~6_combout  & (\vga_logic_inst|LessThan2~5_combout  & !\vga_logic_inst|Add1~1_combout )) # (\the_vga_driver|next_y[7]~6_combout  & 
// ((!\vga_logic_inst|Add1~1_combout ) # (\vga_logic_inst|LessThan2~5_combout )))) # (\vga_logic_inst|LessThan2~6_combout ) ) ) )

	.dataa(!\the_vga_driver|next_y[7]~6_combout ),
	.datab(!\vga_logic_inst|LessThan2~5_combout ),
	.datac(!\vga_logic_inst|LessThan2~6_combout ),
	.datad(!\vga_logic_inst|Add1~1_combout ),
	.datae(!\vga_logic_inst|LessThan0~1_combout ),
	.dataf(!\vga_logic_inst|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~6 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~6 .lut_mask = 64'h7F1F00005F0F0000;
defparam \vga_logic_inst|is_image_area~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \vga_logic_inst|is_image_area~0 (
// Equation(s):
// \vga_logic_inst|is_image_area~0_combout  = ( \vga_logic_inst|Add0~5_sumout  & ( (\the_vga_driver|h_counter [6] & (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\the_vga_driver|h_counter [5] $ (\vga_logic_inst|Add0~9_sumout )))) ) ) # ( 
// !\vga_logic_inst|Add0~5_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\the_vga_driver|h_counter [6] & (!\the_vga_driver|h_counter [5] $ (\vga_logic_inst|Add0~9_sumout )))) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & 
// (((!\vga_logic_inst|Add0~9_sumout )))) ) )

	.dataa(!\the_vga_driver|h_counter [5]),
	.datab(!\vga_logic_inst|Add0~9_sumout ),
	.datac(!\the_vga_driver|h_counter [6]),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~0 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~0 .lut_mask = 64'h90CC90CC09000900;
defparam \vga_logic_inst|is_image_area~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \vga_logic_inst|is_image_area~3 (
// Equation(s):
// \vga_logic_inst|is_image_area~3_combout  = ( \vga_logic_inst|Add0~29_sumout  & ( (\the_vga_driver|h_counter [7] & (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\the_vga_driver|h_counter [8] $ (\vga_logic_inst|Add0~25_sumout )))) ) ) # ( 
// !\vga_logic_inst|Add0~29_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\the_vga_driver|h_counter [7] & (!\the_vga_driver|h_counter [8] $ (\vga_logic_inst|Add0~25_sumout )))) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & 
// (((!\vga_logic_inst|Add0~25_sumout )))) ) )

	.dataa(!\the_vga_driver|h_counter [7]),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [8]),
	.datad(!\vga_logic_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~3 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~3 .lut_mask = 64'hB308B30840044004;
defparam \vga_logic_inst|is_image_area~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N3
cyclonev_lcell_comb \vga_logic_inst|LessThan0~0 (
// Equation(s):
// \vga_logic_inst|LessThan0~0_combout  = ( \the_vga_driver|h_counter [9] & ( \vga_logic_inst|Add0~1_sumout  & ( \the_vga_driver|h_state.H_ACTIVE_STATE~q  ) ) ) # ( !\the_vga_driver|h_counter [9] & ( \vga_logic_inst|Add0~1_sumout  ) ) # ( 
// \the_vga_driver|h_counter [9] & ( !\vga_logic_inst|Add0~1_sumout  & ( !\the_vga_driver|h_state.H_ACTIVE_STATE~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datad(gnd),
	.datae(!\the_vga_driver|h_counter [9]),
	.dataf(!\vga_logic_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan0~0 .extended_lut = "off";
defparam \vga_logic_inst|LessThan0~0 .lut_mask = 64'h0000F0F0FFFF0F0F;
defparam \vga_logic_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \vga_logic_inst|is_image_area~4 (
// Equation(s):
// \vga_logic_inst|is_image_area~4_combout  = ( \vga_logic_inst|Add0~29_sumout  & ( \vga_logic_inst|Add0~25_sumout  & ( (\the_vga_driver|h_counter [8] & (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [7])) ) ) ) # ( 
// !\vga_logic_inst|Add0~29_sumout  & ( \vga_logic_inst|Add0~25_sumout  & ( (\the_vga_driver|h_counter [8] & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) ) ) # ( \vga_logic_inst|Add0~29_sumout  & ( !\vga_logic_inst|Add0~25_sumout  & ( 
// (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & ((\the_vga_driver|h_counter [7]) # (\the_vga_driver|h_counter [8]))) ) ) ) # ( !\vga_logic_inst|Add0~29_sumout  & ( !\vga_logic_inst|Add0~25_sumout  ) )

	.dataa(!\the_vga_driver|h_counter [8]),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [7]),
	.datad(gnd),
	.datae(!\vga_logic_inst|Add0~29_sumout ),
	.dataf(!\vga_logic_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~4 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~4 .lut_mask = 64'hFFFF4C4C44440404;
defparam \vga_logic_inst|is_image_area~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N45
cyclonev_lcell_comb \vga_logic_inst|is_image_area~11 (
// Equation(s):
// \vga_logic_inst|is_image_area~11_combout  = ( \vga_logic_inst|Add0~17_sumout  & ( (!\the_vga_driver|h_counter [3]) # ((!\the_vga_driver|h_counter [2] & \vga_logic_inst|Add0~21_sumout )) ) ) # ( !\vga_logic_inst|Add0~17_sumout  & ( 
// (!\the_vga_driver|h_counter [2] & (!\the_vga_driver|h_counter [3] & \vga_logic_inst|Add0~21_sumout )) ) )

	.dataa(!\the_vga_driver|h_counter [2]),
	.datab(gnd),
	.datac(!\the_vga_driver|h_counter [3]),
	.datad(!\vga_logic_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~11 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~11 .lut_mask = 64'h00A000A0F0FAF0FA;
defparam \vga_logic_inst|is_image_area~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N36
cyclonev_lcell_comb \vga_logic_inst|is_image_area~1 (
// Equation(s):
// \vga_logic_inst|is_image_area~1_combout  = ( \vga_logic_inst|Add0~17_sumout  & ( \vga_logic_inst|Add0~21_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (\vga_logic_inst|is_image_area~11_combout  & (!\vga_logic_inst|Add0~13_sumout  $ 
// (\the_vga_driver|h_counter [4])))) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\vga_logic_inst|Add0~13_sumout )) ) ) ) # ( !\vga_logic_inst|Add0~17_sumout  & ( \vga_logic_inst|Add0~21_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & 
// (\vga_logic_inst|is_image_area~11_combout  & (!\vga_logic_inst|Add0~13_sumout  $ (\the_vga_driver|h_counter [4])))) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (!\vga_logic_inst|Add0~13_sumout )) ) ) ) # ( \vga_logic_inst|Add0~17_sumout  & ( 
// !\vga_logic_inst|Add0~21_sumout  & ( (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & (\vga_logic_inst|is_image_area~11_combout  & (!\vga_logic_inst|Add0~13_sumout  $ (\the_vga_driver|h_counter [4])))) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q  & 
// (!\vga_logic_inst|Add0~13_sumout )) ) ) ) # ( !\vga_logic_inst|Add0~17_sumout  & ( !\vga_logic_inst|Add0~21_sumout  & ( (\vga_logic_inst|Add0~13_sumout  & (\the_vga_driver|h_counter [4] & (\vga_logic_inst|is_image_area~11_combout  & 
// !\the_vga_driver|h_state.H_ACTIVE_STATE~q ))) ) ) )

	.dataa(!\vga_logic_inst|Add0~13_sumout ),
	.datab(!\the_vga_driver|h_counter [4]),
	.datac(!\vga_logic_inst|is_image_area~11_combout ),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(!\vga_logic_inst|Add0~17_sumout ),
	.dataf(!\vga_logic_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~1 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~1 .lut_mask = 64'h010009AA09AA09AA;
defparam \vga_logic_inst|is_image_area~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \vga_logic_inst|is_image_area~10 (
// Equation(s):
// \vga_logic_inst|is_image_area~10_combout  = ( \vga_logic_inst|Add0~5_sumout  & ( \vga_logic_inst|Add0~9_sumout  & ( (!\the_vga_driver|h_counter [6]) # ((!\the_vga_driver|h_counter [5]) # ((!\the_vga_driver|h_counter [4] & \vga_logic_inst|Add0~13_sumout 
// ))) ) ) ) # ( !\vga_logic_inst|Add0~5_sumout  & ( \vga_logic_inst|Add0~9_sumout  & ( (!\the_vga_driver|h_counter [6] & ((!\the_vga_driver|h_counter [5]) # ((!\the_vga_driver|h_counter [4] & \vga_logic_inst|Add0~13_sumout )))) ) ) ) # ( 
// \vga_logic_inst|Add0~5_sumout  & ( !\vga_logic_inst|Add0~9_sumout  & ( (!\the_vga_driver|h_counter [6]) # ((!\the_vga_driver|h_counter [4] & (!\the_vga_driver|h_counter [5] & \vga_logic_inst|Add0~13_sumout ))) ) ) ) # ( !\vga_logic_inst|Add0~5_sumout  & ( 
// !\vga_logic_inst|Add0~9_sumout  & ( (!\the_vga_driver|h_counter [6] & (!\the_vga_driver|h_counter [4] & (!\the_vga_driver|h_counter [5] & \vga_logic_inst|Add0~13_sumout ))) ) ) )

	.dataa(!\the_vga_driver|h_counter [6]),
	.datab(!\the_vga_driver|h_counter [4]),
	.datac(!\the_vga_driver|h_counter [5]),
	.datad(!\vga_logic_inst|Add0~13_sumout ),
	.datae(!\vga_logic_inst|Add0~5_sumout ),
	.dataf(!\vga_logic_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~10 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~10 .lut_mask = 64'h0080AAEAA0A8FAFE;
defparam \vga_logic_inst|is_image_area~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N15
cyclonev_lcell_comb \vga_logic_inst|is_image_area~2 (
// Equation(s):
// \vga_logic_inst|is_image_area~2_combout  = ( \vga_logic_inst|Add0~5_sumout  & ( (!\vga_logic_inst|is_image_area~10_combout  & !\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) ) # ( !\vga_logic_inst|Add0~5_sumout  & ( (!\vga_logic_inst|Add0~13_sumout  & 
// ((!\vga_logic_inst|Add0~9_sumout ) # ((!\vga_logic_inst|is_image_area~10_combout  & !\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) # (\vga_logic_inst|Add0~13_sumout  & (((!\vga_logic_inst|is_image_area~10_combout  & 
// !\the_vga_driver|h_state.H_ACTIVE_STATE~q )))) ) )

	.dataa(!\vga_logic_inst|Add0~13_sumout ),
	.datab(!\vga_logic_inst|Add0~9_sumout ),
	.datac(!\vga_logic_inst|is_image_area~10_combout ),
	.datad(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datae(!\vga_logic_inst|Add0~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~2 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~2 .lut_mask = 64'hF888F000F888F000;
defparam \vga_logic_inst|is_image_area~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \vga_logic_inst|is_image_area~5 (
// Equation(s):
// \vga_logic_inst|is_image_area~5_combout  = ( \vga_logic_inst|is_image_area~1_combout  & ( \vga_logic_inst|is_image_area~2_combout  & ( (!\vga_logic_inst|LessThan0~0_combout  & ((!\vga_logic_inst|is_image_area~4_combout ) # 
// ((\vga_logic_inst|is_image_area~0_combout  & \vga_logic_inst|is_image_area~3_combout )))) ) ) ) # ( !\vga_logic_inst|is_image_area~1_combout  & ( \vga_logic_inst|is_image_area~2_combout  & ( (!\vga_logic_inst|LessThan0~0_combout  & 
// !\vga_logic_inst|is_image_area~4_combout ) ) ) ) # ( \vga_logic_inst|is_image_area~1_combout  & ( !\vga_logic_inst|is_image_area~2_combout  & ( (!\vga_logic_inst|LessThan0~0_combout  & ((!\vga_logic_inst|is_image_area~4_combout ) # 
// (\vga_logic_inst|is_image_area~3_combout ))) ) ) ) # ( !\vga_logic_inst|is_image_area~1_combout  & ( !\vga_logic_inst|is_image_area~2_combout  & ( (!\vga_logic_inst|LessThan0~0_combout  & ((!\vga_logic_inst|is_image_area~4_combout ) # 
// (\vga_logic_inst|is_image_area~3_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~0_combout ),
	.datab(!\vga_logic_inst|is_image_area~3_combout ),
	.datac(!\vga_logic_inst|LessThan0~0_combout ),
	.datad(!\vga_logic_inst|is_image_area~4_combout ),
	.datae(!\vga_logic_inst|is_image_area~1_combout ),
	.dataf(!\vga_logic_inst|is_image_area~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~5 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~5 .lut_mask = 64'hF030F030F000F010;
defparam \vga_logic_inst|is_image_area~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \vga_logic_inst|Add6~5 (
// Equation(s):
// \vga_logic_inst|Add6~5_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~22  ) + ( \vga_logic_inst|Add6~2  ))
// \vga_logic_inst|Add6~6  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~22  ) + ( \vga_logic_inst|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~22 ),
	.datad(!\vga_logic_inst|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~5_sumout ),
	.cout(\vga_logic_inst|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~5 .extended_lut = "off";
defparam \vga_logic_inst|Add6~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N18
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( !\vga_logic_inst|Add6~5_sumout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|LessThan1~4_combout 
//  & (\vga_logic_inst|Add6~1_sumout  & \vga_logic_inst|is_image_area~6_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|is_image_area~5_combout ),
	.dataf(!\vga_logic_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 .lut_mask = 64'h0002000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N21
cyclonev_lcell_comb \vga_logic_inst|read_addr[0]~0 (
// Equation(s):
// \vga_logic_inst|read_addr[0]~0_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|Add6~9_sumout  & \vga_logic_inst|LessThan1~4_combout ))) ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|Add6~9_sumout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[0]~0 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[0]~0 .lut_mask = 64'h0002000200000000;
defparam \vga_logic_inst|read_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N36
cyclonev_lcell_comb \vga_logic_inst|read_addr[1]~1 (
// Equation(s):
// \vga_logic_inst|read_addr[1]~1_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( \vga_logic_inst|LessThan1~4_combout  & ( (\vga_logic_inst|Add6~13_sumout  & (\vga_logic_inst|is_image_area~6_combout  & !\vga_logic_inst|is_image_area~5_combout )) ) ) 
// )

	.dataa(!\vga_logic_inst|Add6~13_sumout ),
	.datab(gnd),
	.datac(!\vga_logic_inst|is_image_area~6_combout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[1]~1 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[1]~1 .lut_mask = 64'h0000000005000000;
defparam \vga_logic_inst|read_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N27
cyclonev_lcell_comb \vga_logic_inst|read_addr[2]~2 (
// Equation(s):
// \vga_logic_inst|read_addr[2]~2_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|Add6~17_sumout  & !\vga_logic_inst|is_image_area~5_combout ))) ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|Add6~17_sumout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[2]~2 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[2]~2 .lut_mask = 64'h0000000002000200;
defparam \vga_logic_inst|read_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N30
cyclonev_lcell_comb \vga_logic_inst|read_addr[3]~3 (
// Equation(s):
// \vga_logic_inst|read_addr[3]~3_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|Add6~21_sumout  & !\vga_logic_inst|LessThan3~11_combout ))) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|Add6~21_sumout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[3]~3 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[3]~3 .lut_mask = 64'h0100010000000000;
defparam \vga_logic_inst|read_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N9
cyclonev_lcell_comb \vga_logic_inst|read_addr[4]~4 (
// Equation(s):
// \vga_logic_inst|read_addr[4]~4_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|Add6~25_sumout  & \vga_logic_inst|is_image_area~6_combout ))) ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|LessThan3~11_combout ),
	.datac(!\vga_logic_inst|Add6~25_sumout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[4]~4 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[4]~4 .lut_mask = 64'h0004000400000000;
defparam \vga_logic_inst|read_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N18
cyclonev_lcell_comb \vga_logic_inst|read_addr[5]~5 (
// Equation(s):
// \vga_logic_inst|read_addr[5]~5_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|Add6~29_sumout  & !\vga_logic_inst|is_image_area~5_combout ))) ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|Add6~29_sumout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[5]~5 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[5]~5 .lut_mask = 64'h0000000002000200;
defparam \vga_logic_inst|read_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N15
cyclonev_lcell_comb \vga_logic_inst|read_addr[6]~6 (
// Equation(s):
// \vga_logic_inst|read_addr[6]~6_combout  = ( \vga_logic_inst|Add6~33_sumout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|is_image_area~5_combout  & \vga_logic_inst|is_image_area~6_combout ))) ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[6]~6 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[6]~6 .lut_mask = 64'h0000000000200020;
defparam \vga_logic_inst|read_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N3
cyclonev_lcell_comb \vga_logic_inst|read_addr[7]~7 (
// Equation(s):
// \vga_logic_inst|read_addr[7]~7_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|LessThan3~11_combout  & \vga_logic_inst|Add6~37_sumout ))) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|Add6~37_sumout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[7]~7 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[7]~7 .lut_mask = 64'h0010001000000000;
defparam \vga_logic_inst|read_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \vga_logic_inst|read_addr[8]~8 (
// Equation(s):
// \vga_logic_inst|read_addr[8]~8_combout  = ( \vga_logic_inst|Add6~41_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|LessThan3~11_combout  & \vga_logic_inst|LessThan1~4_combout ))) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[8]~8 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[8]~8 .lut_mask = 64'h0000000000200020;
defparam \vga_logic_inst|read_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N12
cyclonev_lcell_comb \vga_logic_inst|read_addr[9]~9 (
// Equation(s):
// \vga_logic_inst|read_addr[9]~9_combout  = ( \vga_logic_inst|Add6~45_sumout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|is_image_area~5_combout  & \vga_logic_inst|is_image_area~6_combout ))) ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[9]~9 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[9]~9 .lut_mask = 64'h0000000000200020;
defparam \vga_logic_inst|read_addr[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N24
cyclonev_lcell_comb \vga_logic_inst|read_addr[10]~10 (
// Equation(s):
// \vga_logic_inst|read_addr[10]~10_combout  = ( \vga_logic_inst|LessThan1~4_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|Add6~49_sumout  & !\vga_logic_inst|is_image_area~5_combout ))) ) 
// )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|Add6~49_sumout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[10]~10 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[10]~10 .lut_mask = 64'h0000000002000200;
defparam \vga_logic_inst|read_addr[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N6
cyclonev_lcell_comb \vga_logic_inst|read_addr[11]~11 (
// Equation(s):
// \vga_logic_inst|read_addr[11]~11_combout  = ( \vga_logic_inst|Add6~53_sumout  & ( (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|LessThan3~11_combout  & (!\vga_logic_inst|is_image_area~5_combout  & \vga_logic_inst|is_image_area~6_combout ))) ) 
// )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|LessThan3~11_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[11]~11 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[11]~11 .lut_mask = 64'h0000000000400040;
defparam \vga_logic_inst|read_addr[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \vga_logic_inst|read_addr[12]~12 (
// Equation(s):
// \vga_logic_inst|read_addr[12]~12_combout  = ( \vga_logic_inst|Add6~57_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|LessThan3~11_combout  & \vga_logic_inst|LessThan1~4_combout ))) ) 
// )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[12]~12 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[12]~12 .lut_mask = 64'h0000000000200020;
defparam \vga_logic_inst|read_addr[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] (
// Equation(s):
// \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w [2] = ( \vga_logic_inst|LessThan1~4_combout  & ( \vga_logic_inst|Add6~5_sumout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (!\vga_logic_inst|LessThan3~11_combout  & 
// (!\vga_logic_inst|Add6~1_sumout  & \vga_logic_inst|is_image_area~6_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan3~11_combout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|LessThan1~4_combout ),
	.dataf(!\vga_logic_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .extended_lut = "off";
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .lut_mask = 64'h0000000000000080;
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N48
cyclonev_lcell_comb \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0 (
// Equation(s):
// \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout  = ( \vga_logic_inst|Add6~1_sumout  & ( \vga_logic_inst|Add6~5_sumout  & ( ((!\vga_logic_inst|is_image_area~6_combout ) # ((!\vga_logic_inst|LessThan1~4_combout ) # 
// (\vga_logic_inst|is_image_area~5_combout ))) # (\vga_logic_inst|LessThan3~11_combout ) ) ) ) # ( !\vga_logic_inst|Add6~1_sumout  & ( \vga_logic_inst|Add6~5_sumout  & ( ((!\vga_logic_inst|is_image_area~6_combout ) # ((!\vga_logic_inst|LessThan1~4_combout ) 
// # (\vga_logic_inst|is_image_area~5_combout ))) # (\vga_logic_inst|LessThan3~11_combout ) ) ) ) # ( \vga_logic_inst|Add6~1_sumout  & ( !\vga_logic_inst|Add6~5_sumout  & ( ((!\vga_logic_inst|is_image_area~6_combout ) # ((!\vga_logic_inst|LessThan1~4_combout 
// ) # (\vga_logic_inst|is_image_area~5_combout ))) # (\vga_logic_inst|LessThan3~11_combout ) ) ) ) # ( !\vga_logic_inst|Add6~1_sumout  & ( !\vga_logic_inst|Add6~5_sumout  ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(!\vga_logic_inst|Add6~1_sumout ),
	.dataf(!\vga_logic_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0 .extended_lut = "off";
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0 .lut_mask = 64'hFFFFFDFFFDFFFDFF;
defparam \vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N33
cyclonev_lcell_comb \vga_logic_inst|read_addr[14]~14 (
// Equation(s):
// \vga_logic_inst|read_addr[14]~14_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|Add6~5_sumout  & !\vga_logic_inst|LessThan3~11_combout ))) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|is_image_area~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[14]~14 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[14]~14 .lut_mask = 64'h0100010000000000;
defparam \vga_logic_inst|read_addr[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N35
dffeas \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_logic_inst|read_addr[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_rom_reader|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N53
dffeas \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_rom_reader|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \vga_logic_inst|Add6~65 (
// Equation(s):
// \vga_logic_inst|Add6~65_sumout  = SUM(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~23  ) + ( \vga_logic_inst|Add6~6  ))
// \vga_logic_inst|Add6~66  = CARRY(( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Mult0~23  ) + ( \vga_logic_inst|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Mult0~23 ),
	.datad(!\vga_logic_inst|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~65_sumout ),
	.cout(\vga_logic_inst|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~65 .extended_lut = "off";
defparam \vga_logic_inst|Add6~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N48
cyclonev_lcell_comb \vga_logic_inst|Add6~61 (
// Equation(s):
// \vga_logic_inst|Add6~61_sumout  = SUM(( \vga_logic_inst|Mult0~24  ) + ( \vga_logic_inst|Add5~1_sumout  ) + ( \vga_logic_inst|Add6~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_logic_inst|Add5~1_sumout ),
	.datad(!\vga_logic_inst|Mult0~24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_logic_inst|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_logic_inst|Add6~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|Add6~61 .extended_lut = "off";
defparam \vga_logic_inst|Add6~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \vga_logic_inst|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N51
cyclonev_lcell_comb \vga_logic_inst|read_addr[16]~15 (
// Equation(s):
// \vga_logic_inst|read_addr[16]~15_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( \vga_logic_inst|is_image_area~6_combout  & ( (\vga_logic_inst|Add6~61_sumout  & (\vga_logic_inst|LessThan1~4_combout  & !\vga_logic_inst|is_image_area~5_combout )) ) 
// ) )

	.dataa(!\vga_logic_inst|Add6~61_sumout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(gnd),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|is_image_area~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[16]~15 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[16]~15 .lut_mask = 64'h0000000011000000;
defparam \vga_logic_inst|read_addr[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N53
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_logic_inst|read_addr[16]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N23
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N0
cyclonev_lcell_comb \vga_logic_inst|read_addr[13]~13 (
// Equation(s):
// \vga_logic_inst|read_addr[13]~13_combout  = ( \vga_logic_inst|Add6~1_sumout  & ( (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|is_image_area~5_combout  & !\vga_logic_inst|LessThan3~11_combout ))) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[13]~13 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[13]~13 .lut_mask = 64'h0000000010001000;
defparam \vga_logic_inst|read_addr[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y12_N2
dffeas \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_logic_inst|read_addr[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_rom_reader|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_rom_reader|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N50
dffeas \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\vga_rom_reader|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N0
cyclonev_lcell_comb \vga_logic_inst|read_addr[15]~16 (
// Equation(s):
// \vga_logic_inst|read_addr[15]~16_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( \vga_logic_inst|is_image_area~6_combout  & ( (\vga_logic_inst|Add6~65_sumout  & (\vga_logic_inst|LessThan1~4_combout  & !\vga_logic_inst|is_image_area~5_combout )) ) 
// ) )

	.dataa(!\vga_logic_inst|Add6~65_sumout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(gnd),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|is_image_area~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|read_addr[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|read_addr[15]~16 .extended_lut = "off";
defparam \vga_logic_inst|read_addr[15]~16 .lut_mask = 64'h0000000010100000;
defparam \vga_logic_inst|read_addr[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\vga_logic_inst|read_addr[15]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N5
dffeas \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\frame_buffer|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~0 (
// Equation(s):
// \the_vga_driver|red_reg~0_combout  = ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~0 .extended_lut = "off";
defparam \the_vga_driver|red_reg~0 .lut_mask = 64'h0F0F000000000000;
defparam \the_vga_driver|red_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \resizer|Mux25~0 (
// Equation(s):
// \resizer|Mux25~0_combout  = ( \resizer|u_ba|write_ptr [14] & ( \resizer|u_dec|write_ptr [14] & ( (!\algorithm_select[1]~0_combout ) # ((!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|write_ptr [14]))) # (\algorithm_select[0]~1_combout  & 
// (\resizer|u_pr|write_ptr [14]))) ) ) ) # ( !\resizer|u_ba|write_ptr [14] & ( \resizer|u_dec|write_ptr [14] & ( (!\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout )) # (\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  
// & ((\resizer|u_nn|write_ptr [14]))) # (\algorithm_select[0]~1_combout  & (\resizer|u_pr|write_ptr [14])))) ) ) ) # ( \resizer|u_ba|write_ptr [14] & ( !\resizer|u_dec|write_ptr [14] & ( (!\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout )) 
// # (\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|write_ptr [14]))) # (\algorithm_select[0]~1_combout  & (\resizer|u_pr|write_ptr [14])))) ) ) ) # ( !\resizer|u_ba|write_ptr [14] & ( !\resizer|u_dec|write_ptr [14] & 
// ( (\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|write_ptr [14]))) # (\algorithm_select[0]~1_combout  & (\resizer|u_pr|write_ptr [14])))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\resizer|u_pr|write_ptr [14]),
	.datad(!\resizer|u_nn|write_ptr [14]),
	.datae(!\resizer|u_ba|write_ptr [14]),
	.dataf(!\resizer|u_dec|write_ptr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux25~0 .extended_lut = "off";
defparam \resizer|Mux25~0 .lut_mask = 64'h0145236789CDABEF;
defparam \resizer|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N24
cyclonev_lcell_comb \resizer|Mux26~0 (
// Equation(s):
// \resizer|Mux26~0_combout  = ( \resizer|u_dec|write_ptr [13] & ( \resizer|u_ba|write_ptr [13] & ( (!\algorithm_select[1]~0_combout ) # ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|write_ptr [13])) # (\algorithm_select[0]~1_combout  & 
// ((\resizer|u_pr|write_ptr [13])))) ) ) ) # ( !\resizer|u_dec|write_ptr [13] & ( \resizer|u_ba|write_ptr [13] & ( (!\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout )))) # (\algorithm_select[1]~0_combout  & 
// ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|write_ptr [13])) # (\algorithm_select[0]~1_combout  & ((\resizer|u_pr|write_ptr [13]))))) ) ) ) # ( \resizer|u_dec|write_ptr [13] & ( !\resizer|u_ba|write_ptr [13] & ( (!\algorithm_select[1]~0_combout  & 
// (((!\algorithm_select[0]~1_combout )))) # (\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|write_ptr [13])) # (\algorithm_select[0]~1_combout  & ((\resizer|u_pr|write_ptr [13]))))) ) ) ) # ( !\resizer|u_dec|write_ptr 
// [13] & ( !\resizer|u_ba|write_ptr [13] & ( (\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|write_ptr [13])) # (\algorithm_select[0]~1_combout  & ((\resizer|u_pr|write_ptr [13]))))) ) ) )

	.dataa(!\resizer|u_nn|write_ptr [13]),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\resizer|u_pr|write_ptr [13]),
	.datae(!\resizer|u_dec|write_ptr [13]),
	.dataf(!\resizer|u_ba|write_ptr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux26~0 .extended_lut = "off";
defparam \resizer|Mux26~0 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \resizer|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N12
cyclonev_lcell_comb \resizer|Mux24~0 (
// Equation(s):
// \resizer|Mux24~0_combout  = ( \resizer|u_pr|write_ptr[15]~DUPLICATE_q  & ( \resizer|u_ba|write_ptr [15] & ( ((!\algorithm_select[1]~0_combout  & ((\resizer|u_dec|write_ptr [15]))) # (\algorithm_select[1]~0_combout  & (\resizer|u_nn|write_ptr [15]))) # 
// (\algorithm_select[0]~1_combout ) ) ) ) # ( !\resizer|u_pr|write_ptr[15]~DUPLICATE_q  & ( \resizer|u_ba|write_ptr [15] & ( (!\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout ) # (\resizer|u_dec|write_ptr [15])))) # 
// (\algorithm_select[1]~0_combout  & (\resizer|u_nn|write_ptr [15] & ((!\algorithm_select[0]~1_combout )))) ) ) ) # ( \resizer|u_pr|write_ptr[15]~DUPLICATE_q  & ( !\resizer|u_ba|write_ptr [15] & ( (!\algorithm_select[1]~0_combout  & 
// (((\resizer|u_dec|write_ptr [15] & !\algorithm_select[0]~1_combout )))) # (\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout )) # (\resizer|u_nn|write_ptr [15]))) ) ) ) # ( !\resizer|u_pr|write_ptr[15]~DUPLICATE_q  & ( 
// !\resizer|u_ba|write_ptr [15] & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout  & ((\resizer|u_dec|write_ptr [15]))) # (\algorithm_select[1]~0_combout  & (\resizer|u_nn|write_ptr [15])))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\resizer|u_nn|write_ptr [15]),
	.datac(!\resizer|u_dec|write_ptr [15]),
	.datad(!\algorithm_select[0]~1_combout ),
	.datae(!\resizer|u_pr|write_ptr[15]~DUPLICATE_q ),
	.dataf(!\resizer|u_ba|write_ptr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux24~0 .extended_lut = "off";
defparam \resizer|Mux24~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \resizer|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N15
cyclonev_lcell_comb \resizer|Mux23~0 (
// Equation(s):
// \resizer|Mux23~0_combout  = ( \resizer|u_ba|write_ptr [16] & ( \resizer|u_dec|write_ptr [16] & ( (!\algorithm_select[1]~0_combout ) # ((!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|write_ptr [16]))) # (\algorithm_select[0]~1_combout  & 
// (\resizer|u_pr|write_ptr [16]))) ) ) ) # ( !\resizer|u_ba|write_ptr [16] & ( \resizer|u_dec|write_ptr [16] & ( (!\algorithm_select[0]~1_combout  & (((!\algorithm_select[1]~0_combout ) # (\resizer|u_nn|write_ptr [16])))) # (\algorithm_select[0]~1_combout  
// & (\resizer|u_pr|write_ptr [16] & ((\algorithm_select[1]~0_combout )))) ) ) ) # ( \resizer|u_ba|write_ptr [16] & ( !\resizer|u_dec|write_ptr [16] & ( (!\algorithm_select[0]~1_combout  & (((\resizer|u_nn|write_ptr [16] & \algorithm_select[1]~0_combout )))) 
// # (\algorithm_select[0]~1_combout  & (((!\algorithm_select[1]~0_combout )) # (\resizer|u_pr|write_ptr [16]))) ) ) ) # ( !\resizer|u_ba|write_ptr [16] & ( !\resizer|u_dec|write_ptr [16] & ( (\algorithm_select[1]~0_combout  & 
// ((!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|write_ptr [16]))) # (\algorithm_select[0]~1_combout  & (\resizer|u_pr|write_ptr [16])))) ) ) )

	.dataa(!\resizer|u_pr|write_ptr [16]),
	.datab(!\resizer|u_nn|write_ptr [16]),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(!\resizer|u_ba|write_ptr [16]),
	.dataf(!\resizer|u_dec|write_ptr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux23~0 .extended_lut = "off";
defparam \resizer|Mux23~0 .lut_mask = 64'h00350F35F035FF35;
defparam \resizer|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0_combout  = ( \resizer|Mux23~0_combout  & ( \main_fsm|current_state~q  & ( (!\resizer|Mux25~0_combout  & (\resizer|Mux26~0_combout  & !\resizer|Mux24~0_combout )) ) ) )

	.dataa(!\resizer|Mux25~0_combout ),
	.datab(!\resizer|Mux26~0_combout ),
	.datac(gnd),
	.datad(!\resizer|Mux24~0_combout ),
	.datae(!\resizer|Mux23~0_combout ),
	.dataf(!\main_fsm|current_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0 .lut_mask = 64'h0000000000002200;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N33
cyclonev_lcell_comb \vga_logic_inst|LessThan1~6 (
// Equation(s):
// \vga_logic_inst|LessThan1~6_combout  = ( \vga_logic_inst|Add2~5_sumout  & ( (!\the_vga_driver|h_counter [8]) # (\the_vga_driver|h_state.H_ACTIVE_STATE~q ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_logic_inst|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~6 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~6 .lut_mask = 64'h00000000F3F3F3F3;
defparam \vga_logic_inst|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \the_vga_driver|next_x[7]~2 (
// Equation(s):
// \the_vga_driver|next_x[7]~2_combout  = (!\the_vga_driver|h_state.H_ACTIVE_STATE~q  & \the_vga_driver|h_counter [7])

	.dataa(gnd),
	.datab(!\the_vga_driver|h_state.H_ACTIVE_STATE~q ),
	.datac(!\the_vga_driver|h_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|next_x[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|next_x[7]~2 .extended_lut = "off";
defparam \the_vga_driver|next_x[7]~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \the_vga_driver|next_x[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \vga_logic_inst|LessThan1~5 (
// Equation(s):
// \vga_logic_inst|LessThan1~5_combout  = ( \vga_logic_inst|Add2~9_sumout  & ( \the_vga_driver|next_x[7]~2_combout  & ( (!\vga_logic_inst|LessThan1~2_combout  & (!\the_vga_driver|next_x[8]~1_combout  $ (((\vga_logic_inst|Add2~5_sumout ))))) # 
// (\vga_logic_inst|LessThan1~2_combout  & (\vga_logic_inst|LessThan1~1_combout  & (!\the_vga_driver|next_x[8]~1_combout  $ (\vga_logic_inst|Add2~5_sumout )))) ) ) ) # ( \vga_logic_inst|Add2~9_sumout  & ( !\the_vga_driver|next_x[7]~2_combout  & ( 
// !\the_vga_driver|next_x[8]~1_combout  $ (\vga_logic_inst|Add2~5_sumout ) ) ) ) # ( !\vga_logic_inst|Add2~9_sumout  & ( !\the_vga_driver|next_x[7]~2_combout  & ( (!\vga_logic_inst|LessThan1~2_combout  & (!\the_vga_driver|next_x[8]~1_combout  $ 
// (((\vga_logic_inst|Add2~5_sumout ))))) # (\vga_logic_inst|LessThan1~2_combout  & (\vga_logic_inst|LessThan1~1_combout  & (!\the_vga_driver|next_x[8]~1_combout  $ (\vga_logic_inst|Add2~5_sumout )))) ) ) )

	.dataa(!\vga_logic_inst|LessThan1~2_combout ),
	.datab(!\the_vga_driver|next_x[8]~1_combout ),
	.datac(!\vga_logic_inst|LessThan1~1_combout ),
	.datad(!\vga_logic_inst|Add2~5_sumout ),
	.datae(!\vga_logic_inst|Add2~9_sumout ),
	.dataf(!\the_vga_driver|next_x[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|LessThan1~5 .extended_lut = "off";
defparam \vga_logic_inst|LessThan1~5 .lut_mask = 64'h8C23CC3300008C23;
defparam \vga_logic_inst|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \vga_logic_inst|is_image_area~8 (
// Equation(s):
// \vga_logic_inst|is_image_area~8_combout  = ( \vga_logic_inst|is_image_area~3_combout  & ( \vga_logic_inst|is_image_area~1_combout  & ( (!\vga_logic_inst|is_image_area~0_combout  & (\vga_logic_inst|is_image_area~4_combout  & 
// \vga_logic_inst|is_image_area~2_combout )) ) ) ) # ( !\vga_logic_inst|is_image_area~3_combout  & ( \vga_logic_inst|is_image_area~1_combout  & ( \vga_logic_inst|is_image_area~4_combout  ) ) ) # ( \vga_logic_inst|is_image_area~3_combout  & ( 
// !\vga_logic_inst|is_image_area~1_combout  & ( (\vga_logic_inst|is_image_area~4_combout  & \vga_logic_inst|is_image_area~2_combout ) ) ) ) # ( !\vga_logic_inst|is_image_area~3_combout  & ( !\vga_logic_inst|is_image_area~1_combout  & ( 
// \vga_logic_inst|is_image_area~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\vga_logic_inst|is_image_area~0_combout ),
	.datac(!\vga_logic_inst|is_image_area~4_combout ),
	.datad(!\vga_logic_inst|is_image_area~2_combout ),
	.datae(!\vga_logic_inst|is_image_area~3_combout ),
	.dataf(!\vga_logic_inst|is_image_area~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~8 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~8 .lut_mask = 64'h0F0F000F0F0F000C;
defparam \vga_logic_inst|is_image_area~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \vga_logic_inst|is_image_area~9 (
// Equation(s):
// \vga_logic_inst|is_image_area~9_combout  = ( \vga_logic_inst|LessThan1~5_combout  & ( \vga_logic_inst|is_image_area~8_combout  & ( (!\the_vga_driver|next_x[9]~0_combout ) # (\vga_logic_inst|Add2~1_sumout ) ) ) ) # ( !\vga_logic_inst|LessThan1~5_combout  & 
// ( \vga_logic_inst|is_image_area~8_combout  & ( (!\the_vga_driver|next_x[9]~0_combout  & ((\vga_logic_inst|LessThan1~6_combout ) # (\vga_logic_inst|Add2~1_sumout ))) # (\the_vga_driver|next_x[9]~0_combout  & (\vga_logic_inst|Add2~1_sumout  & 
// \vga_logic_inst|LessThan1~6_combout )) ) ) ) # ( \vga_logic_inst|LessThan1~5_combout  & ( !\vga_logic_inst|is_image_area~8_combout  & ( (!\the_vga_driver|next_x[9]~0_combout  & ((\vga_logic_inst|Add0~1_sumout ))) # (\the_vga_driver|next_x[9]~0_combout  & 
// (\vga_logic_inst|Add2~1_sumout  & !\vga_logic_inst|Add0~1_sumout )) ) ) ) # ( !\vga_logic_inst|LessThan1~5_combout  & ( !\vga_logic_inst|is_image_area~8_combout  & ( (!\the_vga_driver|next_x[9]~0_combout  & (\vga_logic_inst|Add0~1_sumout  & 
// ((\vga_logic_inst|LessThan1~6_combout ) # (\vga_logic_inst|Add2~1_sumout )))) # (\the_vga_driver|next_x[9]~0_combout  & (\vga_logic_inst|Add2~1_sumout  & (!\vga_logic_inst|Add0~1_sumout  & \vga_logic_inst|LessThan1~6_combout ))) ) ) )

	.dataa(!\the_vga_driver|next_x[9]~0_combout ),
	.datab(!\vga_logic_inst|Add2~1_sumout ),
	.datac(!\vga_logic_inst|Add0~1_sumout ),
	.datad(!\vga_logic_inst|LessThan1~6_combout ),
	.datae(!\vga_logic_inst|LessThan1~5_combout ),
	.dataf(!\vga_logic_inst|is_image_area~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~9 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~9 .lut_mask = 64'h021A1A1A22BBBBBB;
defparam \vga_logic_inst|is_image_area~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N27
cyclonev_lcell_comb \vga_logic_inst|is_image_area~7 (
// Equation(s):
// \vga_logic_inst|is_image_area~7_combout  = ( \vga_logic_inst|LessThan3~8_combout  & ( \vga_logic_inst|LessThan3~9_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & ((!\vga_logic_inst|LessThan3~10_combout ) # ((\vga_logic_inst|LessThan3~7_combout  & 
// !\vga_logic_inst|LessThan3~0_combout )))) ) ) ) # ( !\vga_logic_inst|LessThan3~8_combout  & ( \vga_logic_inst|LessThan3~9_combout  & ( \vga_logic_inst|is_image_area~6_combout  ) ) ) # ( \vga_logic_inst|LessThan3~8_combout  & ( 
// !\vga_logic_inst|LessThan3~9_combout  & ( (\vga_logic_inst|is_image_area~6_combout  & !\vga_logic_inst|LessThan3~10_combout ) ) ) ) # ( !\vga_logic_inst|LessThan3~8_combout  & ( !\vga_logic_inst|LessThan3~9_combout  & ( 
// (\vga_logic_inst|is_image_area~6_combout  & !\vga_logic_inst|LessThan3~10_combout ) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~6_combout ),
	.datab(!\vga_logic_inst|LessThan3~7_combout ),
	.datac(!\vga_logic_inst|LessThan3~0_combout ),
	.datad(!\vga_logic_inst|LessThan3~10_combout ),
	.datae(!\vga_logic_inst|LessThan3~8_combout ),
	.dataf(!\vga_logic_inst|LessThan3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_logic_inst|is_image_area~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_logic_inst|is_image_area~7 .extended_lut = "off";
defparam \vga_logic_inst|is_image_area~7 .lut_mask = 64'h5500550055555510;
defparam \vga_logic_inst|is_image_area~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w [3] = ( !\vga_logic_inst|Add6~65_sumout  & ( \vga_logic_inst|Add6~61_sumout  & ( (\vga_logic_inst|is_image_area~9_combout  & (\vga_logic_inst|is_image_area~7_combout  & 
// (!\vga_logic_inst|Add6~5_sumout  & \vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~9_combout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\vga_logic_inst|Add6~65_sumout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3] .lut_mask = 64'h0000000000100000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N30
cyclonev_lcell_comb \resizer|u_nn|Add4~5 (
// Equation(s):
// \resizer|u_nn|Add4~5_sumout  = SUM(( \resizer|u_nn|y_out_count [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_nn|Add4~6  = CARRY(( \resizer|u_nn|y_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|y_out_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add4~5_sumout ),
	.cout(\resizer|u_nn|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add4~5 .extended_lut = "off";
defparam \resizer|u_nn|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N0
cyclonev_lcell_comb \resizer|u_nn|Add5~5 (
// Equation(s):
// \resizer|u_nn|Add5~5_sumout  = SUM(( \resizer|u_nn|x_out_count [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_nn|Add5~6  = CARRY(( \resizer|u_nn|x_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|x_out_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add5~5_sumout ),
	.cout(\resizer|u_nn|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add5~5 .extended_lut = "off";
defparam \resizer|u_nn|Add5~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_nn|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N2
dffeas \resizer|u_nn|x_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[0] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N3
cyclonev_lcell_comb \resizer|u_nn|Add5~13 (
// Equation(s):
// \resizer|u_nn|Add5~13_sumout  = SUM(( \resizer|u_nn|x_out_count [1] ) + ( GND ) + ( \resizer|u_nn|Add5~6  ))
// \resizer|u_nn|Add5~14  = CARRY(( \resizer|u_nn|x_out_count [1] ) + ( GND ) + ( \resizer|u_nn|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|x_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add5~13_sumout ),
	.cout(\resizer|u_nn|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add5~13 .extended_lut = "off";
defparam \resizer|u_nn|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \resizer|u_nn|x_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[1] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N6
cyclonev_lcell_comb \resizer|u_nn|Add5~1 (
// Equation(s):
// \resizer|u_nn|Add5~1_sumout  = SUM(( \resizer|u_nn|x_out_count [2] ) + ( GND ) + ( \resizer|u_nn|Add5~14  ))
// \resizer|u_nn|Add5~2  = CARRY(( \resizer|u_nn|x_out_count [2] ) + ( GND ) + ( \resizer|u_nn|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|x_out_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add5~1_sumout ),
	.cout(\resizer|u_nn|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add5~1 .extended_lut = "off";
defparam \resizer|u_nn|Add5~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N8
dffeas \resizer|u_nn|x_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[2] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N9
cyclonev_lcell_comb \resizer|u_nn|Add5~9 (
// Equation(s):
// \resizer|u_nn|Add5~9_sumout  = SUM(( \resizer|u_nn|x_out_count [3] ) + ( GND ) + ( \resizer|u_nn|Add5~2  ))
// \resizer|u_nn|Add5~10  = CARRY(( \resizer|u_nn|x_out_count [3] ) + ( GND ) + ( \resizer|u_nn|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|x_out_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add5~9_sumout ),
	.cout(\resizer|u_nn|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add5~9 .extended_lut = "off";
defparam \resizer|u_nn|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \resizer|u_nn|x_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[3] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N12
cyclonev_lcell_comb \resizer|u_nn|Add5~17 (
// Equation(s):
// \resizer|u_nn|Add5~17_sumout  = SUM(( \resizer|u_nn|x_out_count [4] ) + ( GND ) + ( \resizer|u_nn|Add5~10  ))
// \resizer|u_nn|Add5~18  = CARRY(( \resizer|u_nn|x_out_count [4] ) + ( GND ) + ( \resizer|u_nn|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|x_out_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add5~17_sumout ),
	.cout(\resizer|u_nn|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add5~17 .extended_lut = "off";
defparam \resizer|u_nn|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \resizer|u_nn|x_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[4] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N15
cyclonev_lcell_comb \resizer|u_nn|Add5~21 (
// Equation(s):
// \resizer|u_nn|Add5~21_sumout  = SUM(( \resizer|u_nn|x_out_count [5] ) + ( GND ) + ( \resizer|u_nn|Add5~18  ))
// \resizer|u_nn|Add5~22  = CARRY(( \resizer|u_nn|x_out_count [5] ) + ( GND ) + ( \resizer|u_nn|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|x_out_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add5~21_sumout ),
	.cout(\resizer|u_nn|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add5~21 .extended_lut = "off";
defparam \resizer|u_nn|Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \resizer|u_nn|x_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[5] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N18
cyclonev_lcell_comb \resizer|u_nn|Add5~25 (
// Equation(s):
// \resizer|u_nn|Add5~25_sumout  = SUM(( \resizer|u_nn|x_out_count [6] ) + ( GND ) + ( \resizer|u_nn|Add5~22  ))
// \resizer|u_nn|Add5~26  = CARRY(( \resizer|u_nn|x_out_count [6] ) + ( GND ) + ( \resizer|u_nn|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|x_out_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add5~25_sumout ),
	.cout(\resizer|u_nn|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add5~25 .extended_lut = "off";
defparam \resizer|u_nn|Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N20
dffeas \resizer|u_nn|x_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[6] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N21
cyclonev_lcell_comb \resizer|u_nn|Add5~29 (
// Equation(s):
// \resizer|u_nn|Add5~29_sumout  = SUM(( \resizer|u_nn|x_out_count [7] ) + ( GND ) + ( \resizer|u_nn|Add5~26  ))
// \resizer|u_nn|Add5~30  = CARRY(( \resizer|u_nn|x_out_count [7] ) + ( GND ) + ( \resizer|u_nn|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|x_out_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add5~29_sumout ),
	.cout(\resizer|u_nn|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add5~29 .extended_lut = "off";
defparam \resizer|u_nn|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \resizer|u_nn|x_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[7] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N42
cyclonev_lcell_comb \resizer|u_nn|Equal2~2 (
// Equation(s):
// \resizer|u_nn|Equal2~2_combout  = ( \resizer|u_nn|x_out_count [7] & ( \main_fsm|zoom_level [0] & ( (!\resizer|u_nn|x_out_count [6] & (!\resizer|u_nn|x_out_count [5] & ((\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [2])))) ) ) ) # ( 
// !\resizer|u_nn|x_out_count [7] & ( \main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [2] & (!\main_fsm|zoom_level [1] & (!\resizer|u_nn|x_out_count [6] & \resizer|u_nn|x_out_count [5]))) ) ) ) # ( \resizer|u_nn|x_out_count [7] & ( !\main_fsm|zoom_level 
// [0] & ( (!\resizer|u_nn|x_out_count [6] & (!\resizer|u_nn|x_out_count [5] & ((!\main_fsm|zoom_level [2]) # (!\main_fsm|zoom_level [1])))) ) ) ) # ( !\resizer|u_nn|x_out_count [7] & ( !\main_fsm|zoom_level [0] & ( (\main_fsm|zoom_level [2] & 
// (\main_fsm|zoom_level [1] & (\resizer|u_nn|x_out_count [6] & \resizer|u_nn|x_out_count [5]))) ) ) )

	.dataa(!\main_fsm|zoom_level [2]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_nn|x_out_count [6]),
	.datad(!\resizer|u_nn|x_out_count [5]),
	.datae(!\resizer|u_nn|x_out_count [7]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Equal2~2 .extended_lut = "off";
defparam \resizer|u_nn|Equal2~2 .lut_mask = 64'h0001E00000807000;
defparam \resizer|u_nn|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \resizer|u_nn|x_out_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_out_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[8] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_out_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \resizer|u_nn|Add5~33 (
// Equation(s):
// \resizer|u_nn|Add5~33_sumout  = SUM(( \resizer|u_nn|x_out_count [8] ) + ( GND ) + ( \resizer|u_nn|Add5~30  ))
// \resizer|u_nn|Add5~34  = CARRY(( \resizer|u_nn|x_out_count [8] ) + ( GND ) + ( \resizer|u_nn|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|x_out_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add5~33_sumout ),
	.cout(\resizer|u_nn|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add5~33 .extended_lut = "off";
defparam \resizer|u_nn|Add5~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N26
dffeas \resizer|u_nn|x_out_count[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_out_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_nn|x_out_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N27
cyclonev_lcell_comb \resizer|u_nn|Add5~37 (
// Equation(s):
// \resizer|u_nn|Add5~37_sumout  = SUM(( \resizer|u_nn|x_out_count [9] ) + ( GND ) + ( \resizer|u_nn|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|x_out_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add5~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add5~37 .extended_lut = "off";
defparam \resizer|u_nn|Add5~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N28
dffeas \resizer|u_nn|x_out_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_out_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[9] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_out_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \resizer|u_nn|Equal2~0 (
// Equation(s):
// \resizer|u_nn|Equal2~0_combout  = ( \main_fsm|zoom_level [2] & ( \main_fsm|zoom_level [0] & ( (!\resizer|u_nn|x_out_count[8]~DUPLICATE_q  & !\resizer|u_nn|x_out_count [9]) ) ) ) # ( !\main_fsm|zoom_level [2] & ( \main_fsm|zoom_level [0] & ( 
// (!\resizer|u_nn|x_out_count [9] & (!\main_fsm|zoom_level [1] $ (!\resizer|u_nn|x_out_count[8]~DUPLICATE_q ))) ) ) ) # ( \main_fsm|zoom_level [2] & ( !\main_fsm|zoom_level [0] & ( (!\resizer|u_nn|x_out_count[8]~DUPLICATE_q  & (!\main_fsm|zoom_level [1] $ 
// (\resizer|u_nn|x_out_count [9]))) ) ) ) # ( !\main_fsm|zoom_level [2] & ( !\main_fsm|zoom_level [0] & ( (!\resizer|u_nn|x_out_count[8]~DUPLICATE_q  & !\resizer|u_nn|x_out_count [9]) ) ) )

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_nn|x_out_count[8]~DUPLICATE_q ),
	.datad(!\resizer|u_nn|x_out_count [9]),
	.datae(!\main_fsm|zoom_level [2]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Equal2~0 .extended_lut = "off";
defparam \resizer|u_nn|Equal2~0 .lut_mask = 64'hF000C0303C00F000;
defparam \resizer|u_nn|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N57
cyclonev_lcell_comb \resizer|u_nn|Equal2~1 (
// Equation(s):
// \resizer|u_nn|Equal2~1_combout  = ( \resizer|u_nn|x_out_count [1] & ( \resizer|u_nn|x_out_count [3] & ( (\resizer|u_nn|x_out_count [0] & (\resizer|u_nn|x_out_count [4] & \resizer|u_nn|x_out_count [2])) ) ) )

	.dataa(!\resizer|u_nn|x_out_count [0]),
	.datab(gnd),
	.datac(!\resizer|u_nn|x_out_count [4]),
	.datad(!\resizer|u_nn|x_out_count [2]),
	.datae(!\resizer|u_nn|x_out_count [1]),
	.dataf(!\resizer|u_nn|x_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Equal2~1 .extended_lut = "off";
defparam \resizer|u_nn|Equal2~1 .lut_mask = 64'h0000000000000005;
defparam \resizer|u_nn|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N48
cyclonev_lcell_comb \resizer|u_nn|LessThan0~23 (
// Equation(s):
// \resizer|u_nn|LessThan0~23_combout  = ( \resizer|u_nn|LessThan0~10_combout  & ( !\resizer|u_nn|LessThan0~6_combout  & ( (((\resizer|u_nn|LessThan0~8_combout  & \resizer|u_nn|LessThan0~7_combout )) # (\resizer|u_nn|LessThan0~11_combout )) # 
// (\resizer|u_nn|LessThan0~9_combout ) ) ) ) # ( !\resizer|u_nn|LessThan0~10_combout  & ( !\resizer|u_nn|LessThan0~6_combout  & ( \resizer|u_nn|LessThan0~11_combout  ) ) )

	.dataa(!\resizer|u_nn|LessThan0~8_combout ),
	.datab(!\resizer|u_nn|LessThan0~9_combout ),
	.datac(!\resizer|u_nn|LessThan0~7_combout ),
	.datad(!\resizer|u_nn|LessThan0~11_combout ),
	.datae(!\resizer|u_nn|LessThan0~10_combout ),
	.dataf(!\resizer|u_nn|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~23 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~23 .lut_mask = 64'h00FF37FF00000000;
defparam \resizer|u_nn|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y14_N12
cyclonev_lcell_comb \resizer|u_nn|LessThan0~22 (
// Equation(s):
// \resizer|u_nn|LessThan0~22_combout  = ( \resizer|u_nn|LessThan0~0_combout  & ( !\resizer|u_nn|LessThan0~3_combout  & ( (!\resizer|u_nn|LessThan0~5_combout  & !\resizer|u_nn|LessThan0~4_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|LessThan0~5_combout ),
	.datad(!\resizer|u_nn|LessThan0~4_combout ),
	.datae(!\resizer|u_nn|LessThan0~0_combout ),
	.dataf(!\resizer|u_nn|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~22 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~22 .lut_mask = 64'h0000F00000000000;
defparam \resizer|u_nn|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N18
cyclonev_lcell_comb \resizer|u_nn|LessThan0~24 (
// Equation(s):
// \resizer|u_nn|LessThan0~24_combout  = ( \resizer|u_nn|LessThan0~15_combout  & ( \resizer|u_nn|LessThan0~19_combout  & ( !\resizer|u_nn|LessThan0~17_combout  ) ) ) # ( !\resizer|u_nn|LessThan0~15_combout  & ( \resizer|u_nn|LessThan0~19_combout  & ( 
// (!\resizer|u_nn|LessThan0~17_combout  & ((!\resizer|u_nn|LessThan0~2_combout ) # ((\resizer|u_nn|LessThan0~23_combout  & \resizer|u_nn|LessThan0~22_combout )))) ) ) )

	.dataa(!\resizer|u_nn|LessThan0~23_combout ),
	.datab(!\resizer|u_nn|LessThan0~17_combout ),
	.datac(!\resizer|u_nn|LessThan0~22_combout ),
	.datad(!\resizer|u_nn|LessThan0~2_combout ),
	.datae(!\resizer|u_nn|LessThan0~15_combout ),
	.dataf(!\resizer|u_nn|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|LessThan0~24 .extended_lut = "off";
defparam \resizer|u_nn|LessThan0~24 .lut_mask = 64'h00000000CC04CCCC;
defparam \resizer|u_nn|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N6
cyclonev_lcell_comb \resizer|u_nn|x_out_count[9]~0 (
// Equation(s):
// \resizer|u_nn|x_out_count[9]~0_combout  = ( \resizer|u_nn|Equal2~1_combout  & ( \resizer|u_nn|LessThan0~24_combout  & ( (!\main_fsm|current_state~q ) # ((\resizer|u_nn|Equal2~2_combout  & \resizer|u_nn|Equal2~0_combout )) ) ) ) # ( 
// !\resizer|u_nn|Equal2~1_combout  & ( \resizer|u_nn|LessThan0~24_combout  & ( !\main_fsm|current_state~q  ) ) ) # ( \resizer|u_nn|Equal2~1_combout  & ( !\resizer|u_nn|LessThan0~24_combout  & ( (!\main_fsm|current_state~q ) # 
// ((!\resizer|u_nn|LessThan0~21_combout ) # ((\resizer|u_nn|Equal2~2_combout  & \resizer|u_nn|Equal2~0_combout ))) ) ) ) # ( !\resizer|u_nn|Equal2~1_combout  & ( !\resizer|u_nn|LessThan0~24_combout  & ( (!\main_fsm|current_state~q ) # 
// (!\resizer|u_nn|LessThan0~21_combout ) ) ) )

	.dataa(!\resizer|u_nn|Equal2~2_combout ),
	.datab(!\resizer|u_nn|Equal2~0_combout ),
	.datac(!\main_fsm|current_state~q ),
	.datad(!\resizer|u_nn|LessThan0~21_combout ),
	.datae(!\resizer|u_nn|Equal2~1_combout ),
	.dataf(!\resizer|u_nn|LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|x_out_count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|x_out_count[9]~0 .extended_lut = "off";
defparam \resizer|u_nn|x_out_count[9]~0 .lut_mask = 64'hFFF0FFF1F0F0F1F1;
defparam \resizer|u_nn|x_out_count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N32
dffeas \resizer|u_nn|y_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_nn|x_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_out_count[0] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N33
cyclonev_lcell_comb \resizer|u_nn|Add4~13 (
// Equation(s):
// \resizer|u_nn|Add4~13_sumout  = SUM(( \resizer|u_nn|y_out_count [1] ) + ( GND ) + ( \resizer|u_nn|Add4~6  ))
// \resizer|u_nn|Add4~14  = CARRY(( \resizer|u_nn|y_out_count [1] ) + ( GND ) + ( \resizer|u_nn|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|y_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add4~13_sumout ),
	.cout(\resizer|u_nn|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add4~13 .extended_lut = "off";
defparam \resizer|u_nn|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N34
dffeas \resizer|u_nn|y_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_nn|x_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_out_count[1] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N36
cyclonev_lcell_comb \resizer|u_nn|Add4~1 (
// Equation(s):
// \resizer|u_nn|Add4~1_sumout  = SUM(( \resizer|u_nn|y_out_count [2] ) + ( GND ) + ( \resizer|u_nn|Add4~14  ))
// \resizer|u_nn|Add4~2  = CARRY(( \resizer|u_nn|y_out_count [2] ) + ( GND ) + ( \resizer|u_nn|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|y_out_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add4~1_sumout ),
	.cout(\resizer|u_nn|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add4~1 .extended_lut = "off";
defparam \resizer|u_nn|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N37
dffeas \resizer|u_nn|y_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_nn|x_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_out_count[2] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N39
cyclonev_lcell_comb \resizer|u_nn|Add4~9 (
// Equation(s):
// \resizer|u_nn|Add4~9_sumout  = SUM(( \resizer|u_nn|y_out_count [3] ) + ( GND ) + ( \resizer|u_nn|Add4~2  ))
// \resizer|u_nn|Add4~10  = CARRY(( \resizer|u_nn|y_out_count [3] ) + ( GND ) + ( \resizer|u_nn|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|y_out_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add4~9_sumout ),
	.cout(\resizer|u_nn|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add4~9 .extended_lut = "off";
defparam \resizer|u_nn|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N41
dffeas \resizer|u_nn|y_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_nn|x_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_out_count[3] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N42
cyclonev_lcell_comb \resizer|u_nn|Add4~17 (
// Equation(s):
// \resizer|u_nn|Add4~17_sumout  = SUM(( \resizer|u_nn|y_out_count [4] ) + ( GND ) + ( \resizer|u_nn|Add4~10  ))
// \resizer|u_nn|Add4~18  = CARRY(( \resizer|u_nn|y_out_count [4] ) + ( GND ) + ( \resizer|u_nn|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|y_out_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add4~17_sumout ),
	.cout(\resizer|u_nn|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add4~17 .extended_lut = "off";
defparam \resizer|u_nn|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N43
dffeas \resizer|u_nn|y_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_nn|x_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_out_count[4] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N45
cyclonev_lcell_comb \resizer|u_nn|Add4~37 (
// Equation(s):
// \resizer|u_nn|Add4~37_sumout  = SUM(( \resizer|u_nn|y_out_count [5] ) + ( GND ) + ( \resizer|u_nn|Add4~18  ))
// \resizer|u_nn|Add4~38  = CARRY(( \resizer|u_nn|y_out_count [5] ) + ( GND ) + ( \resizer|u_nn|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|y_out_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add4~37_sumout ),
	.cout(\resizer|u_nn|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add4~37 .extended_lut = "off";
defparam \resizer|u_nn|Add4~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N46
dffeas \resizer|u_nn|y_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_nn|x_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_out_count[5] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N48
cyclonev_lcell_comb \resizer|u_nn|Add4~25 (
// Equation(s):
// \resizer|u_nn|Add4~25_sumout  = SUM(( \resizer|u_nn|y_out_count [6] ) + ( GND ) + ( \resizer|u_nn|Add4~38  ))
// \resizer|u_nn|Add4~26  = CARRY(( \resizer|u_nn|y_out_count [6] ) + ( GND ) + ( \resizer|u_nn|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|y_out_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add4~25_sumout ),
	.cout(\resizer|u_nn|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add4~25 .extended_lut = "off";
defparam \resizer|u_nn|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N50
dffeas \resizer|u_nn|y_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_nn|x_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_out_count[6] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N51
cyclonev_lcell_comb \resizer|u_nn|Add4~33 (
// Equation(s):
// \resizer|u_nn|Add4~33_sumout  = SUM(( \resizer|u_nn|y_out_count [7] ) + ( GND ) + ( \resizer|u_nn|Add4~26  ))
// \resizer|u_nn|Add4~34  = CARRY(( \resizer|u_nn|y_out_count [7] ) + ( GND ) + ( \resizer|u_nn|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|y_out_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add4~33_sumout ),
	.cout(\resizer|u_nn|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add4~33 .extended_lut = "off";
defparam \resizer|u_nn|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N52
dffeas \resizer|u_nn|y_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_nn|x_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_out_count[7] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N54
cyclonev_lcell_comb \resizer|u_nn|Add4~21 (
// Equation(s):
// \resizer|u_nn|Add4~21_sumout  = SUM(( \resizer|u_nn|y_out_count [8] ) + ( GND ) + ( \resizer|u_nn|Add4~34  ))
// \resizer|u_nn|Add4~22  = CARRY(( \resizer|u_nn|y_out_count [8] ) + ( GND ) + ( \resizer|u_nn|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|y_out_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add4~21_sumout ),
	.cout(\resizer|u_nn|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add4~21 .extended_lut = "off";
defparam \resizer|u_nn|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N55
dffeas \resizer|u_nn|y_out_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_nn|x_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_out_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_out_count[8] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_out_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N57
cyclonev_lcell_comb \resizer|u_nn|Add4~29 (
// Equation(s):
// \resizer|u_nn|Add4~29_sumout  = SUM(( \resizer|u_nn|y_out_count [9] ) + ( GND ) + ( \resizer|u_nn|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|y_out_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add4~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add4~29 .extended_lut = "off";
defparam \resizer|u_nn|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_nn|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N58
dffeas \resizer|u_nn|y_out_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_nn|x_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_out_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_out_count[9] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_out_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N24
cyclonev_lcell_comb \resizer|u_nn|y_in_count~2 (
// Equation(s):
// \resizer|u_nn|y_in_count~2_combout  = ( \resizer|u_nn|y_out_count [9] & ( \resizer|u_nn|y_out_count [6] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])) # (\resizer|u_nn|y_out_count [8]))) # (\main_fsm|zoom_level [0] & 
// (((\resizer|u_nn|y_out_count [7]) # (\main_fsm|zoom_level [1])))) ) ) ) # ( !\resizer|u_nn|y_out_count [9] & ( \resizer|u_nn|y_out_count [6] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])) # (\resizer|u_nn|y_out_count [8]))) # 
// (\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1] & \resizer|u_nn|y_out_count [7])))) ) ) ) # ( \resizer|u_nn|y_out_count [9] & ( !\resizer|u_nn|y_out_count [6] & ( (!\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [8] & (\main_fsm|zoom_level 
// [1]))) # (\main_fsm|zoom_level [0] & (((\resizer|u_nn|y_out_count [7]) # (\main_fsm|zoom_level [1])))) ) ) ) # ( !\resizer|u_nn|y_out_count [9] & ( !\resizer|u_nn|y_out_count [6] & ( (!\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [8] & 
// (\main_fsm|zoom_level [1]))) # (\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1] & \resizer|u_nn|y_out_count [7])))) ) ) )

	.dataa(!\resizer|u_nn|y_out_count [8]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\resizer|u_nn|y_out_count [7]),
	.datae(!\resizer|u_nn|y_out_count [9]),
	.dataf(!\resizer|u_nn|y_out_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|y_in_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|y_in_count~2 .extended_lut = "off";
defparam \resizer|u_nn|y_in_count~2 .lut_mask = 64'h04340737C4F4C7F7;
defparam \resizer|u_nn|y_in_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N26
dffeas \resizer|u_nn|y_in_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|y_in_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_in_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_in_count[6] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_in_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N24
cyclonev_lcell_comb \resizer|u_nn|y_in_count~8 (
// Equation(s):
// \resizer|u_nn|y_in_count~8_combout  = ( !\main_fsm|zoom_level [0] & ( (\main_fsm|current_state~q  & (!\main_fsm|zoom_level [1] & (\resizer|u_nn|y_out_count [8] & ((\resizer|u_nn|LessThan0~21_combout ) # (\resizer|u_nn|LessThan0~24_combout ))))) ) ) # ( 
// \main_fsm|zoom_level [0] & ( (\main_fsm|current_state~q  & (!\main_fsm|zoom_level [1] & (\resizer|u_nn|y_out_count [9] & ((\resizer|u_nn|LessThan0~21_combout ) # (\resizer|u_nn|LessThan0~24_combout ))))) ) )

	.dataa(!\main_fsm|current_state~q ),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_nn|y_out_count [9]),
	.datad(!\resizer|u_nn|LessThan0~24_combout ),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_nn|LessThan0~21_combout ),
	.datag(!\resizer|u_nn|y_out_count [8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|y_in_count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|y_in_count~8 .extended_lut = "on";
defparam \resizer|u_nn|y_in_count~8 .lut_mask = 64'h0004000404040404;
defparam \resizer|u_nn|y_in_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \resizer|u_nn|y_in_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|y_in_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_in_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_in_count[8] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_in_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N6
cyclonev_lcell_comb \resizer|u_nn|y_in_count~3 (
// Equation(s):
// \resizer|u_nn|y_in_count~3_combout  = ( !\resizer|u_nn|x_in_count~0_combout  & ( \resizer|u_nn|y_out_count [8] & ( (!\main_fsm|zoom_level [1] & (((\resizer|u_nn|y_out_count [7])) # (\main_fsm|zoom_level [0]))) # (\main_fsm|zoom_level [1] & 
// (!\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [9]))) ) ) ) # ( !\resizer|u_nn|x_in_count~0_combout  & ( !\resizer|u_nn|y_out_count [8] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\resizer|u_nn|y_out_count [7]))) # 
// (\main_fsm|zoom_level [1] & (\resizer|u_nn|y_out_count [9])))) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\resizer|u_nn|y_out_count [9]),
	.datad(!\resizer|u_nn|y_out_count [7]),
	.datae(!\resizer|u_nn|x_in_count~0_combout ),
	.dataf(!\resizer|u_nn|y_out_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|y_in_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|y_in_count~3 .extended_lut = "off";
defparam \resizer|u_nn|y_in_count~3 .lut_mask = 64'h048C000026AE0000;
defparam \resizer|u_nn|y_in_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N8
dffeas \resizer|u_nn|y_in_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|y_in_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_in_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_in_count[7] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_in_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N12
cyclonev_lcell_comb \resizer|u_nn|y_in_count~7 (
// Equation(s):
// \resizer|u_nn|y_in_count~7_combout  = ( \resizer|u_nn|y_out_count [6] & ( \resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [1]) # ((!\main_fsm|zoom_level [0] & ((\resizer|u_nn|y_out_count [7]))) # (\main_fsm|zoom_level [0] & 
// (\resizer|u_nn|y_out_count [8]))) ) ) ) # ( !\resizer|u_nn|y_out_count [6] & ( \resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1]) # (\resizer|u_nn|y_out_count [7])))) # (\main_fsm|zoom_level [0] & 
// (\resizer|u_nn|y_out_count [8] & (\main_fsm|zoom_level [1]))) ) ) ) # ( \resizer|u_nn|y_out_count [6] & ( !\resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1] & \resizer|u_nn|y_out_count [7])))) # 
// (\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])) # (\resizer|u_nn|y_out_count [8]))) ) ) ) # ( !\resizer|u_nn|y_out_count [6] & ( !\resizer|u_nn|y_out_count [5] & ( (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// ((\resizer|u_nn|y_out_count [7]))) # (\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [8])))) ) ) )

	.dataa(!\resizer|u_nn|y_out_count [8]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\resizer|u_nn|y_out_count [7]),
	.datae(!\resizer|u_nn|y_out_count [6]),
	.dataf(!\resizer|u_nn|y_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|y_in_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|y_in_count~7 .extended_lut = "off";
defparam \resizer|u_nn|y_in_count~7 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \resizer|u_nn|y_in_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N14
dffeas \resizer|u_nn|y_in_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|y_in_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_in_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_in_count[5] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_in_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N54
cyclonev_lcell_comb \resizer|u_nn|y_in_count~6 (
// Equation(s):
// \resizer|u_nn|y_in_count~6_combout  = ( \resizer|u_nn|y_out_count [4] & ( \resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [1]) # ((!\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [6])) # (\main_fsm|zoom_level [0] & 
// ((\resizer|u_nn|y_out_count [7])))) ) ) ) # ( !\resizer|u_nn|y_out_count [4] & ( \resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [6] & ((\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & 
// (((!\main_fsm|zoom_level [1]) # (\resizer|u_nn|y_out_count [7])))) ) ) ) # ( \resizer|u_nn|y_out_count [4] & ( !\resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])) # (\resizer|u_nn|y_out_count [6]))) # 
// (\main_fsm|zoom_level [0] & (((\resizer|u_nn|y_out_count [7] & \main_fsm|zoom_level [1])))) ) ) ) # ( !\resizer|u_nn|y_out_count [4] & ( !\resizer|u_nn|y_out_count [5] & ( (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// (\resizer|u_nn|y_out_count [6])) # (\main_fsm|zoom_level [0] & ((\resizer|u_nn|y_out_count [7]))))) ) ) )

	.dataa(!\resizer|u_nn|y_out_count [6]),
	.datab(!\resizer|u_nn|y_out_count [7]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\resizer|u_nn|y_out_count [4]),
	.dataf(!\resizer|u_nn|y_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|y_in_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|y_in_count~6 .extended_lut = "off";
defparam \resizer|u_nn|y_in_count~6 .lut_mask = 64'h0053F0530F53FF53;
defparam \resizer|u_nn|y_in_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N56
dffeas \resizer|u_nn|y_in_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|y_in_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_in_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_in_count[4] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_in_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N40
dffeas \resizer|u_nn|y_out_count[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_nn|x_out_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_out_count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_out_count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_nn|y_out_count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N0
cyclonev_lcell_comb \resizer|u_nn|y_in_count~5 (
// Equation(s):
// \resizer|u_nn|y_in_count~5_combout  = ( \resizer|u_nn|y_out_count [4] & ( \resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1]) # (\resizer|u_nn|y_out_count[3]~DUPLICATE_q )))) # (\main_fsm|zoom_level [0] & 
// (((!\main_fsm|zoom_level [1])) # (\resizer|u_nn|y_out_count [6]))) ) ) ) # ( !\resizer|u_nn|y_out_count [4] & ( \resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1]) # (\resizer|u_nn|y_out_count[3]~DUPLICATE_q )))) # 
// (\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [6] & ((\main_fsm|zoom_level [1])))) ) ) ) # ( \resizer|u_nn|y_out_count [4] & ( !\resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((\resizer|u_nn|y_out_count[3]~DUPLICATE_q  & 
// !\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])) # (\resizer|u_nn|y_out_count [6]))) ) ) ) # ( !\resizer|u_nn|y_out_count [4] & ( !\resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & 
// (((\resizer|u_nn|y_out_count[3]~DUPLICATE_q  & !\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [6] & ((\main_fsm|zoom_level [1])))) ) ) )

	.dataa(!\resizer|u_nn|y_out_count [6]),
	.datab(!\resizer|u_nn|y_out_count[3]~DUPLICATE_q ),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\resizer|u_nn|y_out_count [4]),
	.dataf(!\resizer|u_nn|y_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|y_in_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|y_in_count~5 .extended_lut = "off";
defparam \resizer|u_nn|y_in_count~5 .lut_mask = 64'h30053F0530F53FF5;
defparam \resizer|u_nn|y_in_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N2
dffeas \resizer|u_nn|y_in_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|y_in_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_in_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_in_count[3] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_in_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N18
cyclonev_lcell_comb \resizer|u_nn|y_in_count~4 (
// Equation(s):
// \resizer|u_nn|y_in_count~4_combout  = ( \resizer|u_nn|y_out_count [4] & ( \resizer|u_nn|y_out_count [5] & ( ((!\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [2])) # (\main_fsm|zoom_level [0] & ((\resizer|u_nn|y_out_count[3]~DUPLICATE_q )))) # 
// (\main_fsm|zoom_level [1]) ) ) ) # ( !\resizer|u_nn|y_out_count [4] & ( \resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [2] & ((!\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level 
// [1]) # (\resizer|u_nn|y_out_count[3]~DUPLICATE_q )))) ) ) ) # ( \resizer|u_nn|y_out_count [4] & ( !\resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1])) # (\resizer|u_nn|y_out_count [2]))) # (\main_fsm|zoom_level [0] 
// & (((\resizer|u_nn|y_out_count[3]~DUPLICATE_q  & !\main_fsm|zoom_level [1])))) ) ) ) # ( !\resizer|u_nn|y_out_count [4] & ( !\resizer|u_nn|y_out_count [5] & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [2])) # 
// (\main_fsm|zoom_level [0] & ((\resizer|u_nn|y_out_count[3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\resizer|u_nn|y_out_count [2]),
	.datab(!\resizer|u_nn|y_out_count[3]~DUPLICATE_q ),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\resizer|u_nn|y_out_count [4]),
	.dataf(!\resizer|u_nn|y_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|y_in_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|y_in_count~4 .extended_lut = "off";
defparam \resizer|u_nn|y_in_count~4 .lut_mask = 64'h530053F0530F53FF;
defparam \resizer|u_nn|y_in_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N20
dffeas \resizer|u_nn|y_in_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|y_in_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_in_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_in_count[2] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_in_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N18
cyclonev_lcell_comb \resizer|u_nn|y_in_count~1 (
// Equation(s):
// \resizer|u_nn|y_in_count~1_combout  = ( \resizer|u_nn|y_out_count [4] & ( \resizer|u_nn|y_out_count [1] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1]) # (\resizer|u_nn|y_out_count [3])))) # (\main_fsm|zoom_level [0] & 
// (((\main_fsm|zoom_level [1])) # (\resizer|u_nn|y_out_count [2]))) ) ) ) # ( !\resizer|u_nn|y_out_count [4] & ( \resizer|u_nn|y_out_count [1] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1]) # (\resizer|u_nn|y_out_count [3])))) # 
// (\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [2] & ((!\main_fsm|zoom_level [1])))) ) ) ) # ( \resizer|u_nn|y_out_count [4] & ( !\resizer|u_nn|y_out_count [1] & ( (!\main_fsm|zoom_level [0] & (((\resizer|u_nn|y_out_count [3] & 
// \main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1])) # (\resizer|u_nn|y_out_count [2]))) ) ) ) # ( !\resizer|u_nn|y_out_count [4] & ( !\resizer|u_nn|y_out_count [1] & ( (!\main_fsm|zoom_level [0] & 
// (((\resizer|u_nn|y_out_count [3] & \main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & (\resizer|u_nn|y_out_count [2] & ((!\main_fsm|zoom_level [1])))) ) ) )

	.dataa(!\resizer|u_nn|y_out_count [2]),
	.datab(!\resizer|u_nn|y_out_count [3]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\resizer|u_nn|y_out_count [4]),
	.dataf(!\resizer|u_nn|y_out_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|y_in_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|y_in_count~1 .extended_lut = "off";
defparam \resizer|u_nn|y_in_count~1 .lut_mask = 64'h0530053FF530F53F;
defparam \resizer|u_nn|y_in_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \resizer|u_nn|y_in_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|y_in_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_in_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_in_count[1] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_in_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N12
cyclonev_lcell_comb \resizer|u_nn|y_in_count~0 (
// Equation(s):
// \resizer|u_nn|y_in_count~0_combout  = ( \resizer|u_nn|y_out_count[3]~DUPLICATE_q  & ( \resizer|u_nn|y_out_count [1] & ( ((!\main_fsm|zoom_level [1] & ((\resizer|u_nn|y_out_count [0]))) # (\main_fsm|zoom_level [1] & (\resizer|u_nn|y_out_count [2]))) # 
// (\main_fsm|zoom_level [0]) ) ) ) # ( !\resizer|u_nn|y_out_count[3]~DUPLICATE_q  & ( \resizer|u_nn|y_out_count [1] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\resizer|u_nn|y_out_count [0]))) # (\main_fsm|zoom_level [1] & 
// (\resizer|u_nn|y_out_count [2])))) # (\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])))) ) ) ) # ( \resizer|u_nn|y_out_count[3]~DUPLICATE_q  & ( !\resizer|u_nn|y_out_count [1] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// ((\resizer|u_nn|y_out_count [0]))) # (\main_fsm|zoom_level [1] & (\resizer|u_nn|y_out_count [2])))) # (\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1])))) ) ) ) # ( !\resizer|u_nn|y_out_count[3]~DUPLICATE_q  & ( !\resizer|u_nn|y_out_count [1] & ( 
// (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\resizer|u_nn|y_out_count [0]))) # (\main_fsm|zoom_level [1] & (\resizer|u_nn|y_out_count [2])))) ) ) )

	.dataa(!\resizer|u_nn|y_out_count [2]),
	.datab(!\resizer|u_nn|y_out_count [0]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\resizer|u_nn|y_out_count[3]~DUPLICATE_q ),
	.dataf(!\resizer|u_nn|y_out_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|y_in_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|y_in_count~0 .extended_lut = "off";
defparam \resizer|u_nn|y_in_count~0 .lut_mask = 64'h3050305F3F503F5F;
defparam \resizer|u_nn|y_in_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N14
dffeas \resizer|u_nn|y_in_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|y_in_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_in_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_in_count[0] .is_wysiwyg = "true";
defparam \resizer|u_nn|y_in_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N30
cyclonev_lcell_comb \resizer|u_nn|Add6~9 (
// Equation(s):
// \resizer|u_nn|Add6~9_sumout  = SUM(( \resizer|u_nn|y_in_count [0] ) + ( \resizer|u_nn|y_in_count [2] ) + ( !VCC ))
// \resizer|u_nn|Add6~10  = CARRY(( \resizer|u_nn|y_in_count [0] ) + ( \resizer|u_nn|y_in_count [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|y_in_count [2]),
	.datad(!\resizer|u_nn|y_in_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add6~9_sumout ),
	.cout(\resizer|u_nn|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add6~9 .extended_lut = "off";
defparam \resizer|u_nn|Add6~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_nn|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N33
cyclonev_lcell_comb \resizer|u_nn|Add6~13 (
// Equation(s):
// \resizer|u_nn|Add6~13_sumout  = SUM(( \resizer|u_nn|y_in_count [3] ) + ( \resizer|u_nn|y_in_count [1] ) + ( \resizer|u_nn|Add6~10  ))
// \resizer|u_nn|Add6~14  = CARRY(( \resizer|u_nn|y_in_count [3] ) + ( \resizer|u_nn|y_in_count [1] ) + ( \resizer|u_nn|Add6~10  ))

	.dataa(!\resizer|u_nn|y_in_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_nn|y_in_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add6~13_sumout ),
	.cout(\resizer|u_nn|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add6~13 .extended_lut = "off";
defparam \resizer|u_nn|Add6~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \resizer|u_nn|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N36
cyclonev_lcell_comb \resizer|u_nn|Add6~17 (
// Equation(s):
// \resizer|u_nn|Add6~17_sumout  = SUM(( \resizer|u_nn|y_in_count [4] ) + ( \resizer|u_nn|y_in_count [2] ) + ( \resizer|u_nn|Add6~14  ))
// \resizer|u_nn|Add6~18  = CARRY(( \resizer|u_nn|y_in_count [4] ) + ( \resizer|u_nn|y_in_count [2] ) + ( \resizer|u_nn|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|y_in_count [2]),
	.datad(!\resizer|u_nn|y_in_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add6~17_sumout ),
	.cout(\resizer|u_nn|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add6~17 .extended_lut = "off";
defparam \resizer|u_nn|Add6~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_nn|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N39
cyclonev_lcell_comb \resizer|u_nn|Add6~21 (
// Equation(s):
// \resizer|u_nn|Add6~21_sumout  = SUM(( \resizer|u_nn|y_in_count [3] ) + ( \resizer|u_nn|y_in_count [5] ) + ( \resizer|u_nn|Add6~18  ))
// \resizer|u_nn|Add6~22  = CARRY(( \resizer|u_nn|y_in_count [3] ) + ( \resizer|u_nn|y_in_count [5] ) + ( \resizer|u_nn|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|y_in_count [5]),
	.datad(!\resizer|u_nn|y_in_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add6~21_sumout ),
	.cout(\resizer|u_nn|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add6~21 .extended_lut = "off";
defparam \resizer|u_nn|Add6~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_nn|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N42
cyclonev_lcell_comb \resizer|u_nn|Add6~25 (
// Equation(s):
// \resizer|u_nn|Add6~25_sumout  = SUM(( \resizer|u_nn|y_in_count [4] ) + ( \resizer|u_nn|y_in_count [6] ) + ( \resizer|u_nn|Add6~22  ))
// \resizer|u_nn|Add6~26  = CARRY(( \resizer|u_nn|y_in_count [4] ) + ( \resizer|u_nn|y_in_count [6] ) + ( \resizer|u_nn|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|y_in_count [6]),
	.datad(!\resizer|u_nn|y_in_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add6~25_sumout ),
	.cout(\resizer|u_nn|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add6~25 .extended_lut = "off";
defparam \resizer|u_nn|Add6~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_nn|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N45
cyclonev_lcell_comb \resizer|u_nn|Add6~29 (
// Equation(s):
// \resizer|u_nn|Add6~29_sumout  = SUM(( \resizer|u_nn|y_in_count [5] ) + ( \resizer|u_nn|y_in_count [7] ) + ( \resizer|u_nn|Add6~26  ))
// \resizer|u_nn|Add6~30  = CARRY(( \resizer|u_nn|y_in_count [5] ) + ( \resizer|u_nn|y_in_count [7] ) + ( \resizer|u_nn|Add6~26  ))

	.dataa(gnd),
	.datab(!\resizer|u_nn|y_in_count [7]),
	.datac(!\resizer|u_nn|y_in_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add6~29_sumout ),
	.cout(\resizer|u_nn|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add6~29 .extended_lut = "off";
defparam \resizer|u_nn|Add6~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \resizer|u_nn|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N48
cyclonev_lcell_comb \resizer|u_nn|Add6~1 (
// Equation(s):
// \resizer|u_nn|Add6~1_sumout  = SUM(( \resizer|u_nn|y_in_count [8] ) + ( \resizer|u_nn|y_in_count [6] ) + ( \resizer|u_nn|Add6~30  ))
// \resizer|u_nn|Add6~2  = CARRY(( \resizer|u_nn|y_in_count [8] ) + ( \resizer|u_nn|y_in_count [6] ) + ( \resizer|u_nn|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|y_in_count [6]),
	.datad(!\resizer|u_nn|y_in_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add6~1_sumout ),
	.cout(\resizer|u_nn|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add6~1 .extended_lut = "off";
defparam \resizer|u_nn|Add6~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_nn|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N30
cyclonev_lcell_comb \resizer|u_ba|Add4~1 (
// Equation(s):
// \resizer|u_ba|Add4~1_sumout  = SUM(( \resizer|u_ba|y_out_count [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_ba|Add4~2  = CARRY(( \resizer|u_ba|y_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|y_out_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add4~1_sumout ),
	.cout(\resizer|u_ba|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add4~1 .extended_lut = "off";
defparam \resizer|u_ba|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_ba|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N30
cyclonev_lcell_comb \resizer|u_ba|Add5~1 (
// Equation(s):
// \resizer|u_ba|Add5~1_sumout  = SUM(( \resizer|u_ba|x_out_count [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_ba|Add5~2  = CARRY(( \resizer|u_ba|x_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|x_out_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add5~1_sumout ),
	.cout(\resizer|u_ba|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add5~1 .extended_lut = "off";
defparam \resizer|u_ba|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_ba|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N32
dffeas \resizer|u_ba|x_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_out_count[0] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N33
cyclonev_lcell_comb \resizer|u_ba|Add5~5 (
// Equation(s):
// \resizer|u_ba|Add5~5_sumout  = SUM(( \resizer|u_ba|x_out_count [1] ) + ( GND ) + ( \resizer|u_ba|Add5~2  ))
// \resizer|u_ba|Add5~6  = CARRY(( \resizer|u_ba|x_out_count [1] ) + ( GND ) + ( \resizer|u_ba|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|x_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add5~5_sumout ),
	.cout(\resizer|u_ba|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add5~5 .extended_lut = "off";
defparam \resizer|u_ba|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N35
dffeas \resizer|u_ba|x_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_out_count[1] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y15_N43
dffeas \resizer|u_ba|x_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_out_count[4] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N36
cyclonev_lcell_comb \resizer|u_ba|Add5~9 (
// Equation(s):
// \resizer|u_ba|Add5~9_sumout  = SUM(( \resizer|u_ba|x_out_count [2] ) + ( GND ) + ( \resizer|u_ba|Add5~6  ))
// \resizer|u_ba|Add5~10  = CARRY(( \resizer|u_ba|x_out_count [2] ) + ( GND ) + ( \resizer|u_ba|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|x_out_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add5~9_sumout ),
	.cout(\resizer|u_ba|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add5~9 .extended_lut = "off";
defparam \resizer|u_ba|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N38
dffeas \resizer|u_ba|x_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_out_count[2] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N39
cyclonev_lcell_comb \resizer|u_ba|Add5~13 (
// Equation(s):
// \resizer|u_ba|Add5~13_sumout  = SUM(( \resizer|u_ba|x_out_count [3] ) + ( GND ) + ( \resizer|u_ba|Add5~10  ))
// \resizer|u_ba|Add5~14  = CARRY(( \resizer|u_ba|x_out_count [3] ) + ( GND ) + ( \resizer|u_ba|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|x_out_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add5~13_sumout ),
	.cout(\resizer|u_ba|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add5~13 .extended_lut = "off";
defparam \resizer|u_ba|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N40
dffeas \resizer|u_ba|x_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_out_count[3] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N42
cyclonev_lcell_comb \resizer|u_ba|Add5~17 (
// Equation(s):
// \resizer|u_ba|Add5~17_sumout  = SUM(( \resizer|u_ba|x_out_count [4] ) + ( GND ) + ( \resizer|u_ba|Add5~14  ))
// \resizer|u_ba|Add5~18  = CARRY(( \resizer|u_ba|x_out_count [4] ) + ( GND ) + ( \resizer|u_ba|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|x_out_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add5~17_sumout ),
	.cout(\resizer|u_ba|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add5~17 .extended_lut = "off";
defparam \resizer|u_ba|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N44
dffeas \resizer|u_ba|x_out_count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_out_count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_out_count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_ba|x_out_count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N54
cyclonev_lcell_comb \resizer|u_ba|Equal1~0 (
// Equation(s):
// \resizer|u_ba|Equal1~0_combout  = ( \resizer|u_ba|x_out_count [2] & ( \main_fsm|zoom_level [1] & ( (\resizer|u_ba|x_out_count [1] & (\resizer|u_ba|x_out_count [0] & (!\main_fsm|zoom_level [2] $ (\resizer|u_ba|x_out_count[4]~DUPLICATE_q )))) ) ) ) # ( 
// \resizer|u_ba|x_out_count [2] & ( !\main_fsm|zoom_level [1] & ( (\resizer|u_ba|x_out_count [1] & (\resizer|u_ba|x_out_count [0] & \resizer|u_ba|x_out_count[4]~DUPLICATE_q )) ) ) )

	.dataa(!\resizer|u_ba|x_out_count [1]),
	.datab(!\resizer|u_ba|x_out_count [0]),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\resizer|u_ba|x_out_count[4]~DUPLICATE_q ),
	.datae(!\resizer|u_ba|x_out_count [2]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Equal1~0 .extended_lut = "off";
defparam \resizer|u_ba|Equal1~0 .lut_mask = 64'h0000001100001001;
defparam \resizer|u_ba|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N45
cyclonev_lcell_comb \resizer|u_ba|Add5~25 (
// Equation(s):
// \resizer|u_ba|Add5~25_sumout  = SUM(( \resizer|u_ba|x_out_count [5] ) + ( GND ) + ( \resizer|u_ba|Add5~18  ))
// \resizer|u_ba|Add5~26  = CARRY(( \resizer|u_ba|x_out_count [5] ) + ( GND ) + ( \resizer|u_ba|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|x_out_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add5~25_sumout ),
	.cout(\resizer|u_ba|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add5~25 .extended_lut = "off";
defparam \resizer|u_ba|Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N47
dffeas \resizer|u_ba|x_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_out_count[5] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N48
cyclonev_lcell_comb \resizer|u_ba|Add5~29 (
// Equation(s):
// \resizer|u_ba|Add5~29_sumout  = SUM(( \resizer|u_ba|x_out_count [6] ) + ( GND ) + ( \resizer|u_ba|Add5~26  ))
// \resizer|u_ba|Add5~30  = CARRY(( \resizer|u_ba|x_out_count [6] ) + ( GND ) + ( \resizer|u_ba|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|x_out_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add5~29_sumout ),
	.cout(\resizer|u_ba|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add5~29 .extended_lut = "off";
defparam \resizer|u_ba|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N49
dffeas \resizer|u_ba|x_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_out_count[6] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N51
cyclonev_lcell_comb \resizer|u_ba|Add5~21 (
// Equation(s):
// \resizer|u_ba|Add5~21_sumout  = SUM(( \resizer|u_ba|x_out_count [7] ) + ( GND ) + ( \resizer|u_ba|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|x_out_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add5~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add5~21 .extended_lut = "off";
defparam \resizer|u_ba|Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N52
dffeas \resizer|u_ba|x_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_out_count[7] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N24
cyclonev_lcell_comb \resizer|u_ba|Equal1~1 (
// Equation(s):
// \resizer|u_ba|Equal1~1_combout  = ( \resizer|u_ba|x_out_count [5] & ( \main_fsm|zoom_level [1] & ( (!\resizer|u_ba|x_out_count [3] & (!\resizer|u_ba|x_out_count [6] & (!\main_fsm|zoom_level [2] & !\main_fsm|zoom_level [0]))) ) ) ) # ( 
// !\resizer|u_ba|x_out_count [5] & ( \main_fsm|zoom_level [1] & ( (\resizer|u_ba|x_out_count [3] & ((!\resizer|u_ba|x_out_count [6] & (\main_fsm|zoom_level [2])) # (\resizer|u_ba|x_out_count [6] & (!\main_fsm|zoom_level [2] & \main_fsm|zoom_level [0])))) ) 
// ) ) # ( !\resizer|u_ba|x_out_count [5] & ( !\main_fsm|zoom_level [1] & ( (\resizer|u_ba|x_out_count [3] & !\resizer|u_ba|x_out_count [6]) ) ) )

	.dataa(!\resizer|u_ba|x_out_count [3]),
	.datab(!\resizer|u_ba|x_out_count [6]),
	.datac(!\main_fsm|zoom_level [2]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\resizer|u_ba|x_out_count [5]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Equal1~1 .extended_lut = "off";
defparam \resizer|u_ba|Equal1~1 .lut_mask = 64'h4444000004148000;
defparam \resizer|u_ba|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y15_N30
cyclonev_lcell_comb \resizer|u_ba|LessThan0~20 (
// Equation(s):
// \resizer|u_ba|LessThan0~20_combout  = ( \resizer|u_ba|Add1~25_sumout  & ( !\resizer|u_ba|write_ptr [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~20 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~20 .lut_mask = 64'h00000000F0F0F0F0;
defparam \resizer|u_ba|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N45
cyclonev_lcell_comb \resizer|u_ba|LessThan0~21 (
// Equation(s):
// \resizer|u_ba|LessThan0~21_combout  = ( \resizer|u_ba|Add1~25_sumout  & ( !\resizer|u_ba|write_ptr [8] ) ) # ( !\resizer|u_ba|Add1~25_sumout  & ( \resizer|u_ba|write_ptr [8] ) )

	.dataa(!\resizer|u_ba|write_ptr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~21 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~21 .lut_mask = 64'h55555555AAAAAAAA;
defparam \resizer|u_ba|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N12
cyclonev_lcell_comb \resizer|u_ba|LessThan0~22 (
// Equation(s):
// \resizer|u_ba|LessThan0~22_combout  = ( !\resizer|u_ba|LessThan0~21_combout  & ( \resizer|u_ba|LessThan0~9_combout  & ( (((\resizer|u_ba|LessThan0~7_combout  & \resizer|u_ba|LessThan0~6_combout )) # (\resizer|u_ba|LessThan0~8_combout )) # 
// (\resizer|u_ba|LessThan0~10_combout ) ) ) ) # ( !\resizer|u_ba|LessThan0~21_combout  & ( !\resizer|u_ba|LessThan0~9_combout  & ( \resizer|u_ba|LessThan0~10_combout  ) ) )

	.dataa(!\resizer|u_ba|LessThan0~7_combout ),
	.datab(!\resizer|u_ba|LessThan0~6_combout ),
	.datac(!\resizer|u_ba|LessThan0~10_combout ),
	.datad(!\resizer|u_ba|LessThan0~8_combout ),
	.datae(!\resizer|u_ba|LessThan0~21_combout ),
	.dataf(!\resizer|u_ba|LessThan0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~22 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~22 .lut_mask = 64'h0F0F00001FFF0000;
defparam \resizer|u_ba|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N48
cyclonev_lcell_comb \resizer|u_ba|LessThan0~15 (
// Equation(s):
// \resizer|u_ba|LessThan0~15_combout  = ( \resizer|u_ba|Add1~17_sumout  & ( !\resizer|u_ba|write_ptr[11]~DUPLICATE_q  ) ) # ( !\resizer|u_ba|Add1~17_sumout  & ( \resizer|u_ba|write_ptr[11]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|write_ptr[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~15 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~15 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \resizer|u_ba|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N9
cyclonev_lcell_comb \resizer|u_ba|LessThan0~14 (
// Equation(s):
// \resizer|u_ba|LessThan0~14_combout  = ( \resizer|u_ba|Add1~13_sumout  & ( !\resizer|u_ba|write_ptr [12] ) ) # ( !\resizer|u_ba|Add1~13_sumout  & ( \resizer|u_ba|write_ptr [12] ) )

	.dataa(!\resizer|u_ba|write_ptr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~14 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~14 .lut_mask = 64'h55555555AAAAAAAA;
defparam \resizer|u_ba|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N30
cyclonev_lcell_comb \resizer|u_ba|LessThan0~16 (
// Equation(s):
// \resizer|u_ba|LessThan0~16_combout  = ( \resizer|u_ba|Add1~9_sumout  & ( !\resizer|u_ba|LessThan0~5_combout  & ( (!\resizer|u_ba|LessThan0~4_combout  & (\resizer|u_ba|write_ptr [13] & (!\resizer|u_ba|LessThan0~15_combout  & 
// !\resizer|u_ba|LessThan0~14_combout ))) ) ) ) # ( !\resizer|u_ba|Add1~9_sumout  & ( !\resizer|u_ba|LessThan0~5_combout  & ( (!\resizer|u_ba|LessThan0~4_combout  & (!\resizer|u_ba|write_ptr [13] & (!\resizer|u_ba|LessThan0~15_combout  & 
// !\resizer|u_ba|LessThan0~14_combout ))) ) ) )

	.dataa(!\resizer|u_ba|LessThan0~4_combout ),
	.datab(!\resizer|u_ba|write_ptr [13]),
	.datac(!\resizer|u_ba|LessThan0~15_combout ),
	.datad(!\resizer|u_ba|LessThan0~14_combout ),
	.datae(!\resizer|u_ba|Add1~9_sumout ),
	.dataf(!\resizer|u_ba|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~16 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~16 .lut_mask = 64'h8000200000000000;
defparam \resizer|u_ba|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N24
cyclonev_lcell_comb \resizer|u_ba|LessThan0~24 (
// Equation(s):
// \resizer|u_ba|LessThan0~24_combout  = ( \resizer|u_ba|LessThan0~3_combout  & ( \resizer|u_ba|LessThan0~16_combout  & ( (!\resizer|u_ba|Add1~1_sumout  & ((!\resizer|u_ba|LessThan0~13_combout ) # ((!\resizer|u_ba|LessThan0~20_combout  & 
// !\resizer|u_ba|LessThan0~22_combout )))) ) ) ) # ( !\resizer|u_ba|LessThan0~3_combout  & ( \resizer|u_ba|LessThan0~16_combout  & ( (!\resizer|u_ba|Add1~1_sumout  & !\resizer|u_ba|LessThan0~13_combout ) ) ) ) # ( \resizer|u_ba|LessThan0~3_combout  & ( 
// !\resizer|u_ba|LessThan0~16_combout  & ( !\resizer|u_ba|Add1~1_sumout  ) ) ) # ( !\resizer|u_ba|LessThan0~3_combout  & ( !\resizer|u_ba|LessThan0~16_combout  & ( (!\resizer|u_ba|Add1~1_sumout  & !\resizer|u_ba|LessThan0~13_combout ) ) ) )

	.dataa(!\resizer|u_ba|Add1~1_sumout ),
	.datab(!\resizer|u_ba|LessThan0~13_combout ),
	.datac(!\resizer|u_ba|LessThan0~20_combout ),
	.datad(!\resizer|u_ba|LessThan0~22_combout ),
	.datae(!\resizer|u_ba|LessThan0~3_combout ),
	.dataf(!\resizer|u_ba|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~24 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~24 .lut_mask = 64'h8888AAAA8888A888;
defparam \resizer|u_ba|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N54
cyclonev_lcell_comb \resizer|u_ba|x_out_count[5]~0 (
// Equation(s):
// \resizer|u_ba|x_out_count[5]~0_combout  = ( \resizer|u_ba|Equal2~1_combout  & ( \resizer|u_ba|LessThan0~24_combout  ) ) # ( !\resizer|u_ba|Equal2~1_combout  & ( \resizer|u_ba|LessThan0~24_combout  ) ) # ( \resizer|u_ba|Equal2~1_combout  & ( 
// !\resizer|u_ba|LessThan0~24_combout  & ( (!\main_fsm|current_state~q ) # ((\resizer|u_ba|Equal1~0_combout  & (!\resizer|u_ba|x_out_count [7] & \resizer|u_ba|Equal1~1_combout ))) ) ) ) # ( !\resizer|u_ba|Equal2~1_combout  & ( 
// !\resizer|u_ba|LessThan0~24_combout  & ( (!\main_fsm|current_state~q ) # ((\resizer|u_ba|Equal1~0_combout  & (\resizer|u_ba|x_out_count [7] & \resizer|u_ba|Equal1~1_combout ))) ) ) )

	.dataa(!\main_fsm|current_state~q ),
	.datab(!\resizer|u_ba|Equal1~0_combout ),
	.datac(!\resizer|u_ba|x_out_count [7]),
	.datad(!\resizer|u_ba|Equal1~1_combout ),
	.datae(!\resizer|u_ba|Equal2~1_combout ),
	.dataf(!\resizer|u_ba|LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|x_out_count[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|x_out_count[5]~0 .extended_lut = "off";
defparam \resizer|u_ba|x_out_count[5]~0 .lut_mask = 64'hAAABAABAFFFFFFFF;
defparam \resizer|u_ba|x_out_count[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N32
dffeas \resizer|u_ba|y_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_ba|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_out_count[0] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N33
cyclonev_lcell_comb \resizer|u_ba|Add4~5 (
// Equation(s):
// \resizer|u_ba|Add4~5_sumout  = SUM(( \resizer|u_ba|y_out_count [1] ) + ( GND ) + ( \resizer|u_ba|Add4~2  ))
// \resizer|u_ba|Add4~6  = CARRY(( \resizer|u_ba|y_out_count [1] ) + ( GND ) + ( \resizer|u_ba|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|y_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add4~5_sumout ),
	.cout(\resizer|u_ba|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add4~5 .extended_lut = "off";
defparam \resizer|u_ba|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N35
dffeas \resizer|u_ba|y_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_ba|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_out_count[1] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N36
cyclonev_lcell_comb \resizer|u_ba|Add4~29 (
// Equation(s):
// \resizer|u_ba|Add4~29_sumout  = SUM(( \resizer|u_ba|y_out_count [2] ) + ( GND ) + ( \resizer|u_ba|Add4~6  ))
// \resizer|u_ba|Add4~30  = CARRY(( \resizer|u_ba|y_out_count [2] ) + ( GND ) + ( \resizer|u_ba|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|y_out_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add4~29_sumout ),
	.cout(\resizer|u_ba|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add4~29 .extended_lut = "off";
defparam \resizer|u_ba|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N38
dffeas \resizer|u_ba|y_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_ba|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_out_count[2] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N39
cyclonev_lcell_comb \resizer|u_ba|Add4~13 (
// Equation(s):
// \resizer|u_ba|Add4~13_sumout  = SUM(( \resizer|u_ba|y_out_count [3] ) + ( GND ) + ( \resizer|u_ba|Add4~30  ))
// \resizer|u_ba|Add4~14  = CARRY(( \resizer|u_ba|y_out_count [3] ) + ( GND ) + ( \resizer|u_ba|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|y_out_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add4~13_sumout ),
	.cout(\resizer|u_ba|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add4~13 .extended_lut = "off";
defparam \resizer|u_ba|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N40
dffeas \resizer|u_ba|y_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_ba|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_out_count[3] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N42
cyclonev_lcell_comb \resizer|u_ba|Add4~21 (
// Equation(s):
// \resizer|u_ba|Add4~21_sumout  = SUM(( \resizer|u_ba|y_out_count [4] ) + ( GND ) + ( \resizer|u_ba|Add4~14  ))
// \resizer|u_ba|Add4~22  = CARRY(( \resizer|u_ba|y_out_count [4] ) + ( GND ) + ( \resizer|u_ba|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|y_out_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add4~21_sumout ),
	.cout(\resizer|u_ba|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add4~21 .extended_lut = "off";
defparam \resizer|u_ba|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N44
dffeas \resizer|u_ba|y_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_ba|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_out_count[4] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N45
cyclonev_lcell_comb \resizer|u_ba|Add4~9 (
// Equation(s):
// \resizer|u_ba|Add4~9_sumout  = SUM(( \resizer|u_ba|y_out_count [5] ) + ( GND ) + ( \resizer|u_ba|Add4~22  ))
// \resizer|u_ba|Add4~10  = CARRY(( \resizer|u_ba|y_out_count [5] ) + ( GND ) + ( \resizer|u_ba|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|y_out_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add4~9_sumout ),
	.cout(\resizer|u_ba|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add4~9 .extended_lut = "off";
defparam \resizer|u_ba|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N47
dffeas \resizer|u_ba|y_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_ba|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_out_count[5] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N48
cyclonev_lcell_comb \resizer|u_ba|Add4~17 (
// Equation(s):
// \resizer|u_ba|Add4~17_sumout  = SUM(( \resizer|u_ba|y_out_count [6] ) + ( GND ) + ( \resizer|u_ba|Add4~10  ))
// \resizer|u_ba|Add4~18  = CARRY(( \resizer|u_ba|y_out_count [6] ) + ( GND ) + ( \resizer|u_ba|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|y_out_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add4~17_sumout ),
	.cout(\resizer|u_ba|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add4~17 .extended_lut = "off";
defparam \resizer|u_ba|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N49
dffeas \resizer|u_ba|y_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_ba|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_out_count[6] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N12
cyclonev_lcell_comb \resizer|u_ba|y_in_count~3 (
// Equation(s):
// \resizer|u_ba|y_in_count~3_combout  = ( \resizer|u_ba|y_out_count [3] & ( \main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1]) # (\resizer|u_ba|y_out_count [5]) ) ) ) # ( !\resizer|u_ba|y_out_count [3] & ( \main_fsm|zoom_level [0] & ( 
// (\main_fsm|zoom_level [1] & \resizer|u_ba|y_out_count [5]) ) ) ) # ( \resizer|u_ba|y_out_count [3] & ( !\main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_ba|y_out_count [6]))) # (\main_fsm|zoom_level [1] & (\resizer|u_ba|y_out_count 
// [4])) ) ) ) # ( !\resizer|u_ba|y_out_count [3] & ( !\main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_ba|y_out_count [6]))) # (\main_fsm|zoom_level [1] & (\resizer|u_ba|y_out_count [4])) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\resizer|u_ba|y_out_count [5]),
	.datac(!\resizer|u_ba|y_out_count [4]),
	.datad(!\resizer|u_ba|y_out_count [6]),
	.datae(!\resizer|u_ba|y_out_count [3]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|y_in_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|y_in_count~3 .extended_lut = "off";
defparam \resizer|u_ba|y_in_count~3 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \resizer|u_ba|y_in_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N13
dffeas \resizer|u_ba|y_in_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|y_in_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_in_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_in_count[6] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_in_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N24
cyclonev_lcell_comb \resizer|u_ba|y_in_count~8 (
// Equation(s):
// \resizer|u_ba|y_in_count~8_combout  = ( \resizer|u_ba|y_out_count [3] & ( \resizer|u_ba|y_out_count [4] & ( ((!\main_fsm|zoom_level [0] & ((\resizer|u_ba|y_out_count [5]))) # (\main_fsm|zoom_level [0] & (\resizer|u_ba|y_out_count [2]))) # 
// (\main_fsm|zoom_level [1]) ) ) ) # ( !\resizer|u_ba|y_out_count [3] & ( \resizer|u_ba|y_out_count [4] & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & ((\resizer|u_ba|y_out_count [5]))) # (\main_fsm|zoom_level [0] & 
// (\resizer|u_ba|y_out_count [2])))) # (\main_fsm|zoom_level [1] & (((\main_fsm|zoom_level [0])))) ) ) ) # ( \resizer|u_ba|y_out_count [3] & ( !\resizer|u_ba|y_out_count [4] & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// ((\resizer|u_ba|y_out_count [5]))) # (\main_fsm|zoom_level [0] & (\resizer|u_ba|y_out_count [2])))) # (\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])))) ) ) ) # ( !\resizer|u_ba|y_out_count [3] & ( !\resizer|u_ba|y_out_count [4] & ( 
// (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & ((\resizer|u_ba|y_out_count [5]))) # (\main_fsm|zoom_level [0] & (\resizer|u_ba|y_out_count [2])))) ) ) )

	.dataa(!\resizer|u_ba|y_out_count [2]),
	.datab(!\resizer|u_ba|y_out_count [5]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\resizer|u_ba|y_out_count [3]),
	.dataf(!\resizer|u_ba|y_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|y_in_count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|y_in_count~8 .extended_lut = "off";
defparam \resizer|u_ba|y_in_count~8 .lut_mask = 64'h30503F50305F3F5F;
defparam \resizer|u_ba|y_in_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \resizer|u_ba|y_in_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|y_in_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_in_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_in_count[5] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_in_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N51
cyclonev_lcell_comb \resizer|u_ba|Add4~25 (
// Equation(s):
// \resizer|u_ba|Add4~25_sumout  = SUM(( \resizer|u_ba|y_out_count [7] ) + ( GND ) + ( \resizer|u_ba|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|y_out_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add4~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add4~25 .extended_lut = "off";
defparam \resizer|u_ba|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N53
dffeas \resizer|u_ba|y_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_ba|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_out_count[7] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N54
cyclonev_lcell_comb \resizer|u_ba|y_in_count~4 (
// Equation(s):
// \resizer|u_ba|y_in_count~4_combout  = ( \resizer|u_ba|y_out_count [6] & ( \resizer|u_ba|y_out_count [4] & ( ((!\main_fsm|zoom_level [1] & (\resizer|u_ba|y_out_count [7])) # (\main_fsm|zoom_level [1] & ((\resizer|u_ba|y_out_count [5])))) # 
// (\main_fsm|zoom_level [0]) ) ) ) # ( !\resizer|u_ba|y_out_count [6] & ( \resizer|u_ba|y_out_count [4] & ( (!\main_fsm|zoom_level [1] & (((\resizer|u_ba|y_out_count [7])) # (\main_fsm|zoom_level [0]))) # (\main_fsm|zoom_level [1] & (!\main_fsm|zoom_level 
// [0] & ((\resizer|u_ba|y_out_count [5])))) ) ) ) # ( \resizer|u_ba|y_out_count [6] & ( !\resizer|u_ba|y_out_count [4] & ( (!\main_fsm|zoom_level [1] & (!\main_fsm|zoom_level [0] & (\resizer|u_ba|y_out_count [7]))) # (\main_fsm|zoom_level [1] & 
// (((\resizer|u_ba|y_out_count [5])) # (\main_fsm|zoom_level [0]))) ) ) ) # ( !\resizer|u_ba|y_out_count [6] & ( !\resizer|u_ba|y_out_count [4] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\resizer|u_ba|y_out_count [7])) # 
// (\main_fsm|zoom_level [1] & ((\resizer|u_ba|y_out_count [5]))))) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\resizer|u_ba|y_out_count [7]),
	.datad(!\resizer|u_ba|y_out_count [5]),
	.datae(!\resizer|u_ba|y_out_count [6]),
	.dataf(!\resizer|u_ba|y_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|y_in_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|y_in_count~4 .extended_lut = "off";
defparam \resizer|u_ba|y_in_count~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \resizer|u_ba|y_in_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N56
dffeas \resizer|u_ba|y_in_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|y_in_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_in_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_in_count[7] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_in_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N6
cyclonev_lcell_comb \resizer|u_ba|y_in_count~7 (
// Equation(s):
// \resizer|u_ba|y_in_count~7_combout  = ( \resizer|u_ba|y_out_count [3] & ( \main_fsm|zoom_level [1] & ( (\main_fsm|zoom_level [0]) # (\resizer|u_ba|y_out_count [2]) ) ) ) # ( !\resizer|u_ba|y_out_count [3] & ( \main_fsm|zoom_level [1] & ( 
// (\resizer|u_ba|y_out_count [2] & !\main_fsm|zoom_level [0]) ) ) ) # ( \resizer|u_ba|y_out_count [3] & ( !\main_fsm|zoom_level [1] & ( (!\main_fsm|zoom_level [0] & ((\resizer|u_ba|y_out_count [4]))) # (\main_fsm|zoom_level [0] & (\resizer|u_ba|y_out_count 
// [1])) ) ) ) # ( !\resizer|u_ba|y_out_count [3] & ( !\main_fsm|zoom_level [1] & ( (!\main_fsm|zoom_level [0] & ((\resizer|u_ba|y_out_count [4]))) # (\main_fsm|zoom_level [0] & (\resizer|u_ba|y_out_count [1])) ) ) )

	.dataa(!\resizer|u_ba|y_out_count [2]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\resizer|u_ba|y_out_count [1]),
	.datad(!\resizer|u_ba|y_out_count [4]),
	.datae(!\resizer|u_ba|y_out_count [3]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|y_in_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|y_in_count~7 .extended_lut = "off";
defparam \resizer|u_ba|y_in_count~7 .lut_mask = 64'h03CF03CF44447777;
defparam \resizer|u_ba|y_in_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N7
dffeas \resizer|u_ba|y_in_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|y_in_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_in_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_in_count[4] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_in_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N0
cyclonev_lcell_comb \resizer|u_ba|y_in_count~6 (
// Equation(s):
// \resizer|u_ba|y_in_count~6_combout  = ( \resizer|u_ba|y_out_count [3] & ( \main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_ba|y_out_count [0]))) # (\main_fsm|zoom_level [1] & (\resizer|u_ba|y_out_count [2])) ) ) ) # ( 
// !\resizer|u_ba|y_out_count [3] & ( \main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_ba|y_out_count [0]))) # (\main_fsm|zoom_level [1] & (\resizer|u_ba|y_out_count [2])) ) ) ) # ( \resizer|u_ba|y_out_count [3] & ( 
// !\main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1]) # (\resizer|u_ba|y_out_count [1]) ) ) ) # ( !\resizer|u_ba|y_out_count [3] & ( !\main_fsm|zoom_level [0] & ( (\resizer|u_ba|y_out_count [1] & \main_fsm|zoom_level [1]) ) ) )

	.dataa(!\resizer|u_ba|y_out_count [1]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_ba|y_out_count [2]),
	.datad(!\resizer|u_ba|y_out_count [0]),
	.datae(!\resizer|u_ba|y_out_count [3]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|y_in_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|y_in_count~6 .extended_lut = "off";
defparam \resizer|u_ba|y_in_count~6 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \resizer|u_ba|y_in_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N1
dffeas \resizer|u_ba|y_in_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|y_in_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_in_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_in_count[3] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_in_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N18
cyclonev_lcell_comb \resizer|u_ba|y_in_count~5 (
// Equation(s):
// \resizer|u_ba|y_in_count~5_combout  = ( \resizer|u_ba|y_out_count [2] & ( !\resizer|u_ba|write_ptr[0]~0_combout  & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// ((\resizer|u_ba|y_out_count [0]))) # (\main_fsm|zoom_level [0] & (\resizer|u_ba|y_out_count [1])))) ) ) ) # ( !\resizer|u_ba|y_out_count [2] & ( !\resizer|u_ba|write_ptr[0]~0_combout  & ( (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// ((\resizer|u_ba|y_out_count [0]))) # (\main_fsm|zoom_level [0] & (\resizer|u_ba|y_out_count [1])))) ) ) )

	.dataa(!\resizer|u_ba|y_out_count [1]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\resizer|u_ba|y_out_count [0]),
	.datae(!\resizer|u_ba|y_out_count [2]),
	.dataf(!\resizer|u_ba|write_ptr[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|y_in_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|y_in_count~5 .extended_lut = "off";
defparam \resizer|u_ba|y_in_count~5 .lut_mask = 64'h0131C1F100000000;
defparam \resizer|u_ba|y_in_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N19
dffeas \resizer|u_ba|y_in_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|y_in_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_in_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_in_count[2] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_in_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N9
cyclonev_lcell_comb \resizer|u_ba|LessThan0~17 (
// Equation(s):
// \resizer|u_ba|LessThan0~17_combout  = ( \resizer|u_ba|LessThan0~1_combout  & ( !\resizer|u_ba|LessThan0~15_combout  & ( (!\resizer|u_ba|LessThan0~14_combout  & (!\resizer|u_ba|LessThan0~4_combout  & (!\resizer|u_ba|write_ptr [13] $ 
// (\resizer|u_ba|Add1~9_sumout )))) ) ) )

	.dataa(!\resizer|u_ba|write_ptr [13]),
	.datab(!\resizer|u_ba|LessThan0~14_combout ),
	.datac(!\resizer|u_ba|LessThan0~4_combout ),
	.datad(!\resizer|u_ba|Add1~9_sumout ),
	.datae(!\resizer|u_ba|LessThan0~1_combout ),
	.dataf(!\resizer|u_ba|LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~17 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~17 .lut_mask = 64'h0000804000000000;
defparam \resizer|u_ba|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \resizer|u_ba|LessThan0~18 (
// Equation(s):
// \resizer|u_ba|LessThan0~18_combout  = ( !\resizer|u_ba|write_ptr [10] & ( \resizer|u_ba|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_ba|write_ptr [10]),
	.dataf(!\resizer|u_ba|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~18 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~18 .lut_mask = 64'h00000000FFFF0000;
defparam \resizer|u_ba|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N48
cyclonev_lcell_comb \resizer|u_ba|LessThan0~19 (
// Equation(s):
// \resizer|u_ba|LessThan0~19_combout  = ( \resizer|u_ba|LessThan0~18_combout  & ( \resizer|u_ba|Add1~13_sumout  & ( (\resizer|u_ba|write_ptr [12] & (!\resizer|u_ba|LessThan0~15_combout  & (!\resizer|u_ba|write_ptr [13] $ (\resizer|u_ba|Add1~9_sumout )))) ) 
// ) ) # ( \resizer|u_ba|LessThan0~18_combout  & ( !\resizer|u_ba|Add1~13_sumout  & ( (!\resizer|u_ba|write_ptr [12] & (!\resizer|u_ba|LessThan0~15_combout  & (!\resizer|u_ba|write_ptr [13] $ (\resizer|u_ba|Add1~9_sumout )))) ) ) )

	.dataa(!\resizer|u_ba|write_ptr [12]),
	.datab(!\resizer|u_ba|write_ptr [13]),
	.datac(!\resizer|u_ba|LessThan0~15_combout ),
	.datad(!\resizer|u_ba|Add1~9_sumout ),
	.datae(!\resizer|u_ba|LessThan0~18_combout ),
	.dataf(!\resizer|u_ba|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~19 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~19 .lut_mask = 64'h0000802000004010;
defparam \resizer|u_ba|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N18
cyclonev_lcell_comb \resizer|u_ba|LessThan0~23 (
// Equation(s):
// \resizer|u_ba|LessThan0~23_combout  = ( !\resizer|u_ba|LessThan0~2_combout  & ( !\resizer|u_ba|LessThan0~19_combout  & ( (!\resizer|u_ba|LessThan0~17_combout  & ((!\resizer|u_ba|LessThan0~16_combout ) # ((!\resizer|u_ba|LessThan0~20_combout  & 
// !\resizer|u_ba|LessThan0~22_combout )))) ) ) )

	.dataa(!\resizer|u_ba|LessThan0~20_combout ),
	.datab(!\resizer|u_ba|LessThan0~22_combout ),
	.datac(!\resizer|u_ba|LessThan0~17_combout ),
	.datad(!\resizer|u_ba|LessThan0~16_combout ),
	.datae(!\resizer|u_ba|LessThan0~2_combout ),
	.dataf(!\resizer|u_ba|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|LessThan0~23 .extended_lut = "off";
defparam \resizer|u_ba|LessThan0~23 .lut_mask = 64'hF080000000000000;
defparam \resizer|u_ba|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N51
cyclonev_lcell_comb \resizer|u_dec|Add0~0 (
// Equation(s):
// \resizer|u_dec|Add0~0_combout  = ( \main_fsm|zoom_level [1] & ( !\main_fsm|zoom_level [0] ) ) # ( !\main_fsm|zoom_level [1] & ( \main_fsm|zoom_level [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add0~0 .extended_lut = "off";
defparam \resizer|u_dec|Add0~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \resizer|u_dec|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N3
cyclonev_lcell_comb \resizer|u_ba|y_in_count~1 (
// Equation(s):
// \resizer|u_ba|y_in_count~1_combout  = ( \resizer|u_ba|y_out_count [1] & ( (!\main_fsm|zoom_level [0]) # (\resizer|u_ba|y_out_count [0]) ) ) # ( !\resizer|u_ba|y_out_count [1] & ( (\main_fsm|zoom_level [0] & \resizer|u_ba|y_out_count [0]) ) )

	.dataa(gnd),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\resizer|u_ba|y_out_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|y_out_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|y_in_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|y_in_count~1 .extended_lut = "off";
defparam \resizer|u_ba|y_in_count~1 .lut_mask = 64'h03030303CFCFCFCF;
defparam \resizer|u_ba|y_in_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N36
cyclonev_lcell_comb \resizer|u_ba|y_in_count~2 (
// Equation(s):
// \resizer|u_ba|y_in_count~2_combout  = ( \resizer|u_ba|y_in_count~1_combout  & ( \main_fsm|current_state~q  & ( (!\resizer|u_dec|Add0~0_combout  & (((\resizer|u_ba|LessThan0~13_combout  & !\resizer|u_ba|LessThan0~23_combout )) # 
// (\resizer|u_ba|Add1~1_sumout ))) ) ) )

	.dataa(!\resizer|u_ba|Add1~1_sumout ),
	.datab(!\resizer|u_ba|LessThan0~13_combout ),
	.datac(!\resizer|u_ba|LessThan0~23_combout ),
	.datad(!\resizer|u_dec|Add0~0_combout ),
	.datae(!\resizer|u_ba|y_in_count~1_combout ),
	.dataf(!\main_fsm|current_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|y_in_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|y_in_count~2 .extended_lut = "off";
defparam \resizer|u_ba|y_in_count~2 .lut_mask = 64'h0000000000007500;
defparam \resizer|u_ba|y_in_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N37
dffeas \resizer|u_ba|y_in_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|y_in_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_in_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_in_count[1] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_in_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \resizer|u_dec|y_in_count~0 (
// Equation(s):
// \resizer|u_dec|y_in_count~0_combout  = ( \main_fsm|current_state~q  & ( (!\main_fsm|zoom_level [0] & !\main_fsm|zoom_level [1]) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(gnd),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|current_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|y_in_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|y_in_count~0 .extended_lut = "off";
defparam \resizer|u_dec|y_in_count~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \resizer|u_dec|y_in_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N39
cyclonev_lcell_comb \resizer|u_ba|y_in_count~0 (
// Equation(s):
// \resizer|u_ba|y_in_count~0_combout  = ( \resizer|u_ba|y_out_count [0] & ( \resizer|u_dec|y_in_count~0_combout  & ( ((\resizer|u_ba|LessThan0~13_combout  & ((!\resizer|u_ba|LessThan0~3_combout ) # (\resizer|u_ba|LessThan0~12_combout )))) # 
// (\resizer|u_ba|Add1~1_sumout ) ) ) )

	.dataa(!\resizer|u_ba|LessThan0~12_combout ),
	.datab(!\resizer|u_ba|Add1~1_sumout ),
	.datac(!\resizer|u_ba|LessThan0~3_combout ),
	.datad(!\resizer|u_ba|LessThan0~13_combout ),
	.datae(!\resizer|u_ba|y_out_count [0]),
	.dataf(!\resizer|u_dec|y_in_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|y_in_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|y_in_count~0 .extended_lut = "off";
defparam \resizer|u_ba|y_in_count~0 .lut_mask = 64'h00000000000033F7;
defparam \resizer|u_ba|y_in_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N40
dffeas \resizer|u_ba|y_in_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|y_in_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|y_in_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|y_in_count[0] .is_wysiwyg = "true";
defparam \resizer|u_ba|y_in_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \resizer|u_ba|Add9~9 (
// Equation(s):
// \resizer|u_ba|Add9~9_sumout  = SUM(( \resizer|u_ba|y_in_count [0] ) + ( \resizer|u_ba|y_in_count [2] ) + ( !VCC ))
// \resizer|u_ba|Add9~10  = CARRY(( \resizer|u_ba|y_in_count [0] ) + ( \resizer|u_ba|y_in_count [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|y_in_count [2]),
	.datad(!\resizer|u_ba|y_in_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add9~9_sumout ),
	.cout(\resizer|u_ba|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add9~9 .extended_lut = "off";
defparam \resizer|u_ba|Add9~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_ba|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N33
cyclonev_lcell_comb \resizer|u_ba|Add9~13 (
// Equation(s):
// \resizer|u_ba|Add9~13_sumout  = SUM(( \resizer|u_ba|y_in_count [3] ) + ( \resizer|u_ba|y_in_count [1] ) + ( \resizer|u_ba|Add9~10  ))
// \resizer|u_ba|Add9~14  = CARRY(( \resizer|u_ba|y_in_count [3] ) + ( \resizer|u_ba|y_in_count [1] ) + ( \resizer|u_ba|Add9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|y_in_count [1]),
	.datad(!\resizer|u_ba|y_in_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add9~13_sumout ),
	.cout(\resizer|u_ba|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add9~13 .extended_lut = "off";
defparam \resizer|u_ba|Add9~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_ba|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N36
cyclonev_lcell_comb \resizer|u_ba|Add9~17 (
// Equation(s):
// \resizer|u_ba|Add9~17_sumout  = SUM(( \resizer|u_ba|y_in_count [2] ) + ( \resizer|u_ba|y_in_count [4] ) + ( \resizer|u_ba|Add9~14  ))
// \resizer|u_ba|Add9~18  = CARRY(( \resizer|u_ba|y_in_count [2] ) + ( \resizer|u_ba|y_in_count [4] ) + ( \resizer|u_ba|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|y_in_count [4]),
	.datad(!\resizer|u_ba|y_in_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add9~17_sumout ),
	.cout(\resizer|u_ba|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add9~17 .extended_lut = "off";
defparam \resizer|u_ba|Add9~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_ba|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N39
cyclonev_lcell_comb \resizer|u_ba|Add9~21 (
// Equation(s):
// \resizer|u_ba|Add9~21_sumout  = SUM(( \resizer|u_ba|y_in_count [3] ) + ( \resizer|u_ba|y_in_count [5] ) + ( \resizer|u_ba|Add9~18  ))
// \resizer|u_ba|Add9~22  = CARRY(( \resizer|u_ba|y_in_count [3] ) + ( \resizer|u_ba|y_in_count [5] ) + ( \resizer|u_ba|Add9~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|y_in_count [5]),
	.datad(!\resizer|u_ba|y_in_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add9~21_sumout ),
	.cout(\resizer|u_ba|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add9~21 .extended_lut = "off";
defparam \resizer|u_ba|Add9~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_ba|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N42
cyclonev_lcell_comb \resizer|u_ba|Add9~25 (
// Equation(s):
// \resizer|u_ba|Add9~25_sumout  = SUM(( \resizer|u_ba|y_in_count [6] ) + ( \resizer|u_ba|y_in_count [4] ) + ( \resizer|u_ba|Add9~22  ))
// \resizer|u_ba|Add9~26  = CARRY(( \resizer|u_ba|y_in_count [6] ) + ( \resizer|u_ba|y_in_count [4] ) + ( \resizer|u_ba|Add9~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|y_in_count [4]),
	.datad(!\resizer|u_ba|y_in_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add9~25_sumout ),
	.cout(\resizer|u_ba|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add9~25 .extended_lut = "off";
defparam \resizer|u_ba|Add9~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_ba|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N45
cyclonev_lcell_comb \resizer|u_ba|Add9~29 (
// Equation(s):
// \resizer|u_ba|Add9~29_sumout  = SUM(( \resizer|u_ba|y_in_count [7] ) + ( \resizer|u_ba|y_in_count [5] ) + ( \resizer|u_ba|Add9~26  ))
// \resizer|u_ba|Add9~30  = CARRY(( \resizer|u_ba|y_in_count [7] ) + ( \resizer|u_ba|y_in_count [5] ) + ( \resizer|u_ba|Add9~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|y_in_count [5]),
	.datad(!\resizer|u_ba|y_in_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add9~29_sumout ),
	.cout(\resizer|u_ba|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add9~29 .extended_lut = "off";
defparam \resizer|u_ba|Add9~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_ba|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \resizer|u_ba|Add9~1 (
// Equation(s):
// \resizer|u_ba|Add9~1_sumout  = SUM(( \resizer|u_ba|y_in_count [6] ) + ( GND ) + ( \resizer|u_ba|Add9~30  ))
// \resizer|u_ba|Add9~2  = CARRY(( \resizer|u_ba|y_in_count [6] ) + ( GND ) + ( \resizer|u_ba|Add9~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|y_in_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add9~1_sumout ),
	.cout(\resizer|u_ba|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add9~1 .extended_lut = "off";
defparam \resizer|u_ba|Add9~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N30
cyclonev_lcell_comb \resizer|u_dec|Add4~1 (
// Equation(s):
// \resizer|u_dec|Add4~1_sumout  = SUM(( \resizer|u_dec|y_out_count [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_dec|Add4~2  = CARRY(( \resizer|u_dec|y_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|y_out_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add4~1_sumout ),
	.cout(\resizer|u_dec|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add4~1 .extended_lut = "off";
defparam \resizer|u_dec|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_dec|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N34
dffeas \resizer|u_dec|x_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[1] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N30
cyclonev_lcell_comb \resizer|u_dec|Add5~1 (
// Equation(s):
// \resizer|u_dec|Add5~1_sumout  = SUM(( \resizer|u_dec|x_out_count [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_dec|Add5~2  = CARRY(( \resizer|u_dec|x_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|x_out_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add5~1_sumout ),
	.cout(\resizer|u_dec|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add5~1 .extended_lut = "off";
defparam \resizer|u_dec|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_dec|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \resizer|u_dec|x_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[0] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N33
cyclonev_lcell_comb \resizer|u_dec|Add5~5 (
// Equation(s):
// \resizer|u_dec|Add5~5_sumout  = SUM(( \resizer|u_dec|x_out_count [1] ) + ( GND ) + ( \resizer|u_dec|Add5~2  ))
// \resizer|u_dec|Add5~6  = CARRY(( \resizer|u_dec|x_out_count [1] ) + ( GND ) + ( \resizer|u_dec|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|x_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add5~5_sumout ),
	.cout(\resizer|u_dec|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add5~5 .extended_lut = "off";
defparam \resizer|u_dec|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N35
dffeas \resizer|u_dec|x_out_count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N36
cyclonev_lcell_comb \resizer|u_dec|Add5~9 (
// Equation(s):
// \resizer|u_dec|Add5~9_sumout  = SUM(( \resizer|u_dec|x_out_count [2] ) + ( GND ) + ( \resizer|u_dec|Add5~6  ))
// \resizer|u_dec|Add5~10  = CARRY(( \resizer|u_dec|x_out_count [2] ) + ( GND ) + ( \resizer|u_dec|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|x_out_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add5~9_sumout ),
	.cout(\resizer|u_dec|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add5~9 .extended_lut = "off";
defparam \resizer|u_dec|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N37
dffeas \resizer|u_dec|x_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[2] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N39
cyclonev_lcell_comb \resizer|u_dec|Add5~13 (
// Equation(s):
// \resizer|u_dec|Add5~13_sumout  = SUM(( \resizer|u_dec|x_out_count [3] ) + ( GND ) + ( \resizer|u_dec|Add5~10  ))
// \resizer|u_dec|Add5~14  = CARRY(( \resizer|u_dec|x_out_count [3] ) + ( GND ) + ( \resizer|u_dec|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|x_out_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add5~13_sumout ),
	.cout(\resizer|u_dec|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add5~13 .extended_lut = "off";
defparam \resizer|u_dec|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N41
dffeas \resizer|u_dec|x_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[3] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N42
cyclonev_lcell_comb \resizer|u_dec|Add5~17 (
// Equation(s):
// \resizer|u_dec|Add5~17_sumout  = SUM(( \resizer|u_dec|x_out_count [4] ) + ( GND ) + ( \resizer|u_dec|Add5~14  ))
// \resizer|u_dec|Add5~18  = CARRY(( \resizer|u_dec|x_out_count [4] ) + ( GND ) + ( \resizer|u_dec|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|x_out_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add5~17_sumout ),
	.cout(\resizer|u_dec|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add5~17 .extended_lut = "off";
defparam \resizer|u_dec|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N44
dffeas \resizer|u_dec|x_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[4] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N32
dffeas \resizer|u_dec|x_out_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N54
cyclonev_lcell_comb \resizer|u_dec|Equal2~0 (
// Equation(s):
// \resizer|u_dec|Equal2~0_combout  = ( \resizer|u_dec|x_out_count [2] & ( \resizer|u_dec|x_out_count[0]~DUPLICATE_q  & ( (\resizer|u_dec|x_out_count[1]~DUPLICATE_q  & (!\resizer|u_dec|x_out_count [4] $ (((!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level 
// [2]))))) ) ) )

	.dataa(!\resizer|u_dec|x_out_count[1]~DUPLICATE_q ),
	.datab(!\main_fsm|zoom_level [2]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\resizer|u_dec|x_out_count [4]),
	.datae(!\resizer|u_dec|x_out_count [2]),
	.dataf(!\resizer|u_dec|x_out_count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Equal2~0 .extended_lut = "off";
defparam \resizer|u_dec|Equal2~0 .lut_mask = 64'h0000000000000451;
defparam \resizer|u_dec|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N45
cyclonev_lcell_comb \resizer|u_dec|Add5~25 (
// Equation(s):
// \resizer|u_dec|Add5~25_sumout  = SUM(( \resizer|u_dec|x_out_count [5] ) + ( GND ) + ( \resizer|u_dec|Add5~18  ))
// \resizer|u_dec|Add5~26  = CARRY(( \resizer|u_dec|x_out_count [5] ) + ( GND ) + ( \resizer|u_dec|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|x_out_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add5~25_sumout ),
	.cout(\resizer|u_dec|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add5~25 .extended_lut = "off";
defparam \resizer|u_dec|Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N46
dffeas \resizer|u_dec|x_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[5] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N48
cyclonev_lcell_comb \resizer|u_dec|Add5~29 (
// Equation(s):
// \resizer|u_dec|Add5~29_sumout  = SUM(( \resizer|u_dec|x_out_count [6] ) + ( GND ) + ( \resizer|u_dec|Add5~26  ))
// \resizer|u_dec|Add5~30  = CARRY(( \resizer|u_dec|x_out_count [6] ) + ( GND ) + ( \resizer|u_dec|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|x_out_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add5~29_sumout ),
	.cout(\resizer|u_dec|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add5~29 .extended_lut = "off";
defparam \resizer|u_dec|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N49
dffeas \resizer|u_dec|x_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[6] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N51
cyclonev_lcell_comb \resizer|u_dec|Add5~21 (
// Equation(s):
// \resizer|u_dec|Add5~21_sumout  = SUM(( \resizer|u_dec|x_out_count [7] ) + ( GND ) + ( \resizer|u_dec|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|x_out_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add5~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add5~21 .extended_lut = "off";
defparam \resizer|u_dec|Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N52
dffeas \resizer|u_dec|x_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[7] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N50
dffeas \resizer|u_dec|x_out_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N47
dffeas \resizer|u_dec|x_out_count[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_out_count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_dec|x_out_count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N24
cyclonev_lcell_comb \resizer|u_dec|Equal2~1 (
// Equation(s):
// \resizer|u_dec|Equal2~1_combout  = ( !\resizer|u_dec|x_out_count[5]~DUPLICATE_q  & ( \main_fsm|zoom_level [2] & ( (!\resizer|u_dec|x_out_count[6]~DUPLICATE_q  & \resizer|u_dec|x_out_count [3]) ) ) ) # ( \resizer|u_dec|x_out_count[5]~DUPLICATE_q  & ( 
// !\main_fsm|zoom_level [2] & ( (!\resizer|u_dec|x_out_count[6]~DUPLICATE_q  & (!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & !\resizer|u_dec|x_out_count [3]))) ) ) ) # ( !\resizer|u_dec|x_out_count[5]~DUPLICATE_q  & ( !\main_fsm|zoom_level [2] & 
// ( (\resizer|u_dec|x_out_count [3] & ((!\resizer|u_dec|x_out_count[6]~DUPLICATE_q  & ((!\main_fsm|zoom_level [1]))) # (\resizer|u_dec|x_out_count[6]~DUPLICATE_q  & (\main_fsm|zoom_level [0] & \main_fsm|zoom_level [1])))) ) ) )

	.dataa(!\resizer|u_dec|x_out_count[6]~DUPLICATE_q ),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\resizer|u_dec|x_out_count [3]),
	.datae(!\resizer|u_dec|x_out_count[5]~DUPLICATE_q ),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Equal2~1 .extended_lut = "off";
defparam \resizer|u_dec|Equal2~1 .lut_mask = 64'h00A1080000AA0000;
defparam \resizer|u_dec|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N36
cyclonev_lcell_comb \resizer|u_dec|LessThan0~20 (
// Equation(s):
// \resizer|u_dec|LessThan0~20_combout  = ( !\resizer|u_dec|write_ptr [8] & ( \resizer|u_dec|Add1~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|write_ptr [8]),
	.dataf(!\resizer|u_dec|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~20 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~20 .lut_mask = 64'h00000000FFFF0000;
defparam \resizer|u_dec|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N18
cyclonev_lcell_comb \resizer|u_dec|LessThan0~21 (
// Equation(s):
// \resizer|u_dec|LessThan0~21_combout  = ( \resizer|u_dec|Add1~25_sumout  & ( !\resizer|u_dec|write_ptr [8] ) ) # ( !\resizer|u_dec|Add1~25_sumout  & ( \resizer|u_dec|write_ptr [8] ) )

	.dataa(gnd),
	.datab(!\resizer|u_dec|write_ptr [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~21 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~21 .lut_mask = 64'h33333333CCCCCCCC;
defparam \resizer|u_dec|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N42
cyclonev_lcell_comb \resizer|u_dec|LessThan0~22 (
// Equation(s):
// \resizer|u_dec|LessThan0~22_combout  = ( \resizer|u_dec|LessThan0~9_combout  & ( \resizer|u_dec|LessThan0~10_combout  & ( !\resizer|u_dec|LessThan0~21_combout  ) ) ) # ( !\resizer|u_dec|LessThan0~9_combout  & ( \resizer|u_dec|LessThan0~10_combout  & ( 
// !\resizer|u_dec|LessThan0~21_combout  ) ) ) # ( \resizer|u_dec|LessThan0~9_combout  & ( !\resizer|u_dec|LessThan0~10_combout  & ( (!\resizer|u_dec|LessThan0~21_combout  & (((\resizer|u_dec|LessThan0~7_combout  & \resizer|u_dec|LessThan0~6_combout )) # 
// (\resizer|u_dec|LessThan0~8_combout ))) ) ) )

	.dataa(!\resizer|u_dec|LessThan0~21_combout ),
	.datab(!\resizer|u_dec|LessThan0~7_combout ),
	.datac(!\resizer|u_dec|LessThan0~8_combout ),
	.datad(!\resizer|u_dec|LessThan0~6_combout ),
	.datae(!\resizer|u_dec|LessThan0~9_combout ),
	.dataf(!\resizer|u_dec|LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~22 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~22 .lut_mask = 64'h00000A2AAAAAAAAA;
defparam \resizer|u_dec|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N6
cyclonev_lcell_comb \resizer|u_dec|LessThan0~15 (
// Equation(s):
// \resizer|u_dec|LessThan0~15_combout  = ( \resizer|u_dec|write_ptr [11] & ( !\resizer|u_dec|Add1~17_sumout  ) ) # ( !\resizer|u_dec|write_ptr [11] & ( \resizer|u_dec|Add1~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_dec|write_ptr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~15 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~15 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \resizer|u_dec|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N21
cyclonev_lcell_comb \resizer|u_dec|LessThan0~14 (
// Equation(s):
// \resizer|u_dec|LessThan0~14_combout  = ( \resizer|u_dec|Add1~13_sumout  & ( !\resizer|u_dec|write_ptr [12] ) ) # ( !\resizer|u_dec|Add1~13_sumout  & ( \resizer|u_dec|write_ptr [12] ) )

	.dataa(!\resizer|u_dec|write_ptr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_dec|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~14 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~14 .lut_mask = 64'h55555555AAAAAAAA;
defparam \resizer|u_dec|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N51
cyclonev_lcell_comb \resizer|u_dec|LessThan0~16 (
// Equation(s):
// \resizer|u_dec|LessThan0~16_combout  = ( !\resizer|u_dec|LessThan0~14_combout  & ( !\resizer|u_dec|LessThan0~4_combout  & ( (!\resizer|u_dec|LessThan0~5_combout  & (!\resizer|u_dec|LessThan0~15_combout  & (!\resizer|u_dec|Add1~9_sumout  $ 
// (\resizer|u_dec|write_ptr [13])))) ) ) )

	.dataa(!\resizer|u_dec|LessThan0~5_combout ),
	.datab(!\resizer|u_dec|Add1~9_sumout ),
	.datac(!\resizer|u_dec|write_ptr [13]),
	.datad(!\resizer|u_dec|LessThan0~15_combout ),
	.datae(!\resizer|u_dec|LessThan0~14_combout ),
	.dataf(!\resizer|u_dec|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~16 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~16 .lut_mask = 64'h8200000000000000;
defparam \resizer|u_dec|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N12
cyclonev_lcell_comb \resizer|u_dec|LessThan0~24 (
// Equation(s):
// \resizer|u_dec|LessThan0~24_combout  = ( \resizer|u_dec|LessThan0~22_combout  & ( \resizer|u_dec|LessThan0~16_combout  & ( (!\resizer|u_dec|LessThan0~13_combout  & !\resizer|u_dec|Add1~1_sumout ) ) ) ) # ( !\resizer|u_dec|LessThan0~22_combout  & ( 
// \resizer|u_dec|LessThan0~16_combout  & ( (!\resizer|u_dec|Add1~1_sumout  & ((!\resizer|u_dec|LessThan0~13_combout ) # ((!\resizer|u_dec|LessThan0~20_combout  & \resizer|u_dec|LessThan0~3_combout )))) ) ) ) # ( \resizer|u_dec|LessThan0~22_combout  & ( 
// !\resizer|u_dec|LessThan0~16_combout  & ( (!\resizer|u_dec|Add1~1_sumout  & ((!\resizer|u_dec|LessThan0~13_combout ) # (\resizer|u_dec|LessThan0~3_combout ))) ) ) ) # ( !\resizer|u_dec|LessThan0~22_combout  & ( !\resizer|u_dec|LessThan0~16_combout  & ( 
// (!\resizer|u_dec|Add1~1_sumout  & ((!\resizer|u_dec|LessThan0~13_combout ) # (\resizer|u_dec|LessThan0~3_combout ))) ) ) )

	.dataa(!\resizer|u_dec|LessThan0~20_combout ),
	.datab(!\resizer|u_dec|LessThan0~13_combout ),
	.datac(!\resizer|u_dec|Add1~1_sumout ),
	.datad(!\resizer|u_dec|LessThan0~3_combout ),
	.datae(!\resizer|u_dec|LessThan0~22_combout ),
	.dataf(!\resizer|u_dec|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~24 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~24 .lut_mask = 64'hC0F0C0F0C0E0C0C0;
defparam \resizer|u_dec|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N18
cyclonev_lcell_comb \resizer|u_dec|x_out_count[1]~0 (
// Equation(s):
// \resizer|u_dec|x_out_count[1]~0_combout  = ( \resizer|u_dec|Equal2~1_combout  & ( \resizer|u_dec|LessThan0~24_combout  ) ) # ( !\resizer|u_dec|Equal2~1_combout  & ( \resizer|u_dec|LessThan0~24_combout  ) ) # ( \resizer|u_dec|Equal2~1_combout  & ( 
// !\resizer|u_dec|LessThan0~24_combout  & ( (!\main_fsm|current_state~q ) # ((\resizer|u_dec|Equal2~0_combout  & (!\resizer|u_ba|Equal2~1_combout  $ (!\resizer|u_dec|x_out_count [7])))) ) ) ) # ( !\resizer|u_dec|Equal2~1_combout  & ( 
// !\resizer|u_dec|LessThan0~24_combout  & ( !\main_fsm|current_state~q  ) ) )

	.dataa(!\resizer|u_ba|Equal2~1_combout ),
	.datab(!\main_fsm|current_state~q ),
	.datac(!\resizer|u_dec|Equal2~0_combout ),
	.datad(!\resizer|u_dec|x_out_count [7]),
	.datae(!\resizer|u_dec|Equal2~1_combout ),
	.dataf(!\resizer|u_dec|LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|x_out_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|x_out_count[1]~0 .extended_lut = "off";
defparam \resizer|u_dec|x_out_count[1]~0 .lut_mask = 64'hCCCCCDCEFFFFFFFF;
defparam \resizer|u_dec|x_out_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N31
dffeas \resizer|u_dec|y_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_dec|x_out_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_out_count[0] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N33
cyclonev_lcell_comb \resizer|u_dec|Add4~5 (
// Equation(s):
// \resizer|u_dec|Add4~5_sumout  = SUM(( \resizer|u_dec|y_out_count [1] ) + ( GND ) + ( \resizer|u_dec|Add4~2  ))
// \resizer|u_dec|Add4~6  = CARRY(( \resizer|u_dec|y_out_count [1] ) + ( GND ) + ( \resizer|u_dec|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|y_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add4~5_sumout ),
	.cout(\resizer|u_dec|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add4~5 .extended_lut = "off";
defparam \resizer|u_dec|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N35
dffeas \resizer|u_dec|y_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_dec|x_out_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_out_count[1] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N36
cyclonev_lcell_comb \resizer|u_dec|Add4~29 (
// Equation(s):
// \resizer|u_dec|Add4~29_sumout  = SUM(( \resizer|u_dec|y_out_count [2] ) + ( GND ) + ( \resizer|u_dec|Add4~6  ))
// \resizer|u_dec|Add4~30  = CARRY(( \resizer|u_dec|y_out_count [2] ) + ( GND ) + ( \resizer|u_dec|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|y_out_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add4~29_sumout ),
	.cout(\resizer|u_dec|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add4~29 .extended_lut = "off";
defparam \resizer|u_dec|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N37
dffeas \resizer|u_dec|y_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_dec|x_out_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_out_count[2] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N39
cyclonev_lcell_comb \resizer|u_dec|Add4~13 (
// Equation(s):
// \resizer|u_dec|Add4~13_sumout  = SUM(( \resizer|u_dec|y_out_count [3] ) + ( GND ) + ( \resizer|u_dec|Add4~30  ))
// \resizer|u_dec|Add4~14  = CARRY(( \resizer|u_dec|y_out_count [3] ) + ( GND ) + ( \resizer|u_dec|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|y_out_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add4~13_sumout ),
	.cout(\resizer|u_dec|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add4~13 .extended_lut = "off";
defparam \resizer|u_dec|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N40
dffeas \resizer|u_dec|y_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_dec|x_out_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_out_count[3] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N42
cyclonev_lcell_comb \resizer|u_dec|Add4~21 (
// Equation(s):
// \resizer|u_dec|Add4~21_sumout  = SUM(( \resizer|u_dec|y_out_count [4] ) + ( GND ) + ( \resizer|u_dec|Add4~14  ))
// \resizer|u_dec|Add4~22  = CARRY(( \resizer|u_dec|y_out_count [4] ) + ( GND ) + ( \resizer|u_dec|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|y_out_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add4~21_sumout ),
	.cout(\resizer|u_dec|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add4~21 .extended_lut = "off";
defparam \resizer|u_dec|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N43
dffeas \resizer|u_dec|y_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_dec|x_out_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_out_count[4] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N45
cyclonev_lcell_comb \resizer|u_dec|Add4~9 (
// Equation(s):
// \resizer|u_dec|Add4~9_sumout  = SUM(( \resizer|u_dec|y_out_count [5] ) + ( GND ) + ( \resizer|u_dec|Add4~22  ))
// \resizer|u_dec|Add4~10  = CARRY(( \resizer|u_dec|y_out_count [5] ) + ( GND ) + ( \resizer|u_dec|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|y_out_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add4~9_sumout ),
	.cout(\resizer|u_dec|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add4~9 .extended_lut = "off";
defparam \resizer|u_dec|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N46
dffeas \resizer|u_dec|y_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_dec|x_out_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_out_count[5] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N48
cyclonev_lcell_comb \resizer|u_dec|Add4~17 (
// Equation(s):
// \resizer|u_dec|Add4~17_sumout  = SUM(( \resizer|u_dec|y_out_count [6] ) + ( GND ) + ( \resizer|u_dec|Add4~10  ))
// \resizer|u_dec|Add4~18  = CARRY(( \resizer|u_dec|y_out_count [6] ) + ( GND ) + ( \resizer|u_dec|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|y_out_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add4~17_sumout ),
	.cout(\resizer|u_dec|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add4~17 .extended_lut = "off";
defparam \resizer|u_dec|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N49
dffeas \resizer|u_dec|y_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_dec|x_out_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_out_count[6] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N24
cyclonev_lcell_comb \resizer|u_dec|y_in_count~4 (
// Equation(s):
// \resizer|u_dec|y_in_count~4_combout  = ( \resizer|u_dec|y_out_count [4] & ( \resizer|u_dec|y_out_count [5] & ( ((!\main_fsm|zoom_level [0] & ((\resizer|u_dec|y_out_count [6]))) # (\main_fsm|zoom_level [0] & (\resizer|u_dec|y_out_count [3]))) # 
// (\main_fsm|zoom_level [1]) ) ) ) # ( !\resizer|u_dec|y_out_count [4] & ( \resizer|u_dec|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & ((\resizer|u_dec|y_out_count [6])))) # (\main_fsm|zoom_level [0] & 
// (((\resizer|u_dec|y_out_count [3])) # (\main_fsm|zoom_level [1]))) ) ) ) # ( \resizer|u_dec|y_out_count [4] & ( !\resizer|u_dec|y_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((\resizer|u_dec|y_out_count [6])) # (\main_fsm|zoom_level [1]))) # 
// (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & (\resizer|u_dec|y_out_count [3]))) ) ) ) # ( !\resizer|u_dec|y_out_count [4] & ( !\resizer|u_dec|y_out_count [5] & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// ((\resizer|u_dec|y_out_count [6]))) # (\main_fsm|zoom_level [0] & (\resizer|u_dec|y_out_count [3])))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_dec|y_out_count [3]),
	.datad(!\resizer|u_dec|y_out_count [6]),
	.datae(!\resizer|u_dec|y_out_count [4]),
	.dataf(!\resizer|u_dec|y_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|y_in_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|y_in_count~4 .extended_lut = "off";
defparam \resizer|u_dec|y_in_count~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \resizer|u_dec|y_in_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N26
dffeas \resizer|u_dec|y_in_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|y_in_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_in_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_in_count[6] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_in_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N51
cyclonev_lcell_comb \resizer|u_dec|Add4~25 (
// Equation(s):
// \resizer|u_dec|Add4~25_sumout  = SUM(( \resizer|u_dec|y_out_count [7] ) + ( GND ) + ( \resizer|u_dec|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|y_out_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add4~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add4~25 .extended_lut = "off";
defparam \resizer|u_dec|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_dec|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N52
dffeas \resizer|u_dec|y_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_dec|x_out_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_out_count[7] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N42
cyclonev_lcell_comb \resizer|u_dec|y_in_count~5 (
// Equation(s):
// \resizer|u_dec|y_in_count~5_combout  = ( \main_fsm|zoom_level [1] & ( \resizer|u_dec|y_out_count [6] & ( (\main_fsm|zoom_level [0]) # (\resizer|u_dec|y_out_count [5]) ) ) ) # ( !\main_fsm|zoom_level [1] & ( \resizer|u_dec|y_out_count [6] & ( 
// (!\main_fsm|zoom_level [0] & (\resizer|u_dec|y_out_count [7])) # (\main_fsm|zoom_level [0] & ((\resizer|u_dec|y_out_count [4]))) ) ) ) # ( \main_fsm|zoom_level [1] & ( !\resizer|u_dec|y_out_count [6] & ( (\resizer|u_dec|y_out_count [5] & 
// !\main_fsm|zoom_level [0]) ) ) ) # ( !\main_fsm|zoom_level [1] & ( !\resizer|u_dec|y_out_count [6] & ( (!\main_fsm|zoom_level [0] & (\resizer|u_dec|y_out_count [7])) # (\main_fsm|zoom_level [0] & ((\resizer|u_dec|y_out_count [4]))) ) ) )

	.dataa(!\resizer|u_dec|y_out_count [5]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\resizer|u_dec|y_out_count [7]),
	.datad(!\resizer|u_dec|y_out_count [4]),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\resizer|u_dec|y_out_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|y_in_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|y_in_count~5 .extended_lut = "off";
defparam \resizer|u_dec|y_in_count~5 .lut_mask = 64'h0C3F44440C3F7777;
defparam \resizer|u_dec|y_in_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N44
dffeas \resizer|u_dec|y_in_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|y_in_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_in_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_in_count[7] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_in_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N36
cyclonev_lcell_comb \resizer|u_dec|y_in_count~9 (
// Equation(s):
// \resizer|u_dec|y_in_count~9_combout  = ( \main_fsm|zoom_level [1] & ( \resizer|u_dec|y_out_count [2] & ( (!\main_fsm|zoom_level [0] & (\resizer|u_dec|y_out_count [3])) # (\main_fsm|zoom_level [0] & ((\resizer|u_dec|y_out_count [4]))) ) ) ) # ( 
// !\main_fsm|zoom_level [1] & ( \resizer|u_dec|y_out_count [2] & ( (\main_fsm|zoom_level [0]) # (\resizer|u_dec|y_out_count [5]) ) ) ) # ( \main_fsm|zoom_level [1] & ( !\resizer|u_dec|y_out_count [2] & ( (!\main_fsm|zoom_level [0] & 
// (\resizer|u_dec|y_out_count [3])) # (\main_fsm|zoom_level [0] & ((\resizer|u_dec|y_out_count [4]))) ) ) ) # ( !\main_fsm|zoom_level [1] & ( !\resizer|u_dec|y_out_count [2] & ( (\resizer|u_dec|y_out_count [5] & !\main_fsm|zoom_level [0]) ) ) )

	.dataa(!\resizer|u_dec|y_out_count [5]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\resizer|u_dec|y_out_count [3]),
	.datad(!\resizer|u_dec|y_out_count [4]),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\resizer|u_dec|y_out_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|y_in_count~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|y_in_count~9 .extended_lut = "off";
defparam \resizer|u_dec|y_in_count~9 .lut_mask = 64'h44440C3F77770C3F;
defparam \resizer|u_dec|y_in_count~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N38
dffeas \resizer|u_dec|y_in_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|y_in_count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_in_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_in_count[5] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_in_count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N34
dffeas \resizer|u_dec|y_out_count[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_dec|x_out_count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_out_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_out_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_dec|y_out_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N30
cyclonev_lcell_comb \resizer|u_dec|y_in_count~8 (
// Equation(s):
// \resizer|u_dec|y_in_count~8_combout  = ( \main_fsm|zoom_level [1] & ( \main_fsm|zoom_level [0] & ( \resizer|u_dec|y_out_count [3] ) ) ) # ( !\main_fsm|zoom_level [1] & ( \main_fsm|zoom_level [0] & ( \resizer|u_dec|y_out_count[1]~DUPLICATE_q  ) ) ) # ( 
// \main_fsm|zoom_level [1] & ( !\main_fsm|zoom_level [0] & ( \resizer|u_dec|y_out_count [2] ) ) ) # ( !\main_fsm|zoom_level [1] & ( !\main_fsm|zoom_level [0] & ( \resizer|u_dec|y_out_count [4] ) ) )

	.dataa(!\resizer|u_dec|y_out_count [2]),
	.datab(!\resizer|u_dec|y_out_count [4]),
	.datac(!\resizer|u_dec|y_out_count [3]),
	.datad(!\resizer|u_dec|y_out_count[1]~DUPLICATE_q ),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|y_in_count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|y_in_count~8 .extended_lut = "off";
defparam \resizer|u_dec|y_in_count~8 .lut_mask = 64'h3333555500FF0F0F;
defparam \resizer|u_dec|y_in_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N31
dffeas \resizer|u_dec|y_in_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|y_in_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_in_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_in_count[4] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_in_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N48
cyclonev_lcell_comb \resizer|u_dec|y_in_count~7 (
// Equation(s):
// \resizer|u_dec|y_in_count~7_combout  = ( \main_fsm|zoom_level [1] & ( \resizer|u_dec|y_out_count [2] & ( (\resizer|u_dec|y_out_count[1]~DUPLICATE_q ) # (\main_fsm|zoom_level [0]) ) ) ) # ( !\main_fsm|zoom_level [1] & ( \resizer|u_dec|y_out_count [2] & ( 
// (!\main_fsm|zoom_level [0] & (\resizer|u_dec|y_out_count [3])) # (\main_fsm|zoom_level [0] & ((\resizer|u_dec|y_out_count [0]))) ) ) ) # ( \main_fsm|zoom_level [1] & ( !\resizer|u_dec|y_out_count [2] & ( (!\main_fsm|zoom_level [0] & 
// \resizer|u_dec|y_out_count[1]~DUPLICATE_q ) ) ) ) # ( !\main_fsm|zoom_level [1] & ( !\resizer|u_dec|y_out_count [2] & ( (!\main_fsm|zoom_level [0] & (\resizer|u_dec|y_out_count [3])) # (\main_fsm|zoom_level [0] & ((\resizer|u_dec|y_out_count [0]))) ) ) )

	.dataa(!\resizer|u_dec|y_out_count [3]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\resizer|u_dec|y_out_count [0]),
	.datad(!\resizer|u_dec|y_out_count[1]~DUPLICATE_q ),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\resizer|u_dec|y_out_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|y_in_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|y_in_count~7 .extended_lut = "off";
defparam \resizer|u_dec|y_in_count~7 .lut_mask = 64'h474700CC474733FF;
defparam \resizer|u_dec|y_in_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N50
dffeas \resizer|u_dec|y_in_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|y_in_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_in_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_in_count[3] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_in_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \resizer|u_dec|y_in_count~6 (
// Equation(s):
// \resizer|u_dec|y_in_count~6_combout  = ( \main_fsm|zoom_level [1] & ( !\resizer|u_dec|write_ptr[12]~0_combout  & ( (!\main_fsm|zoom_level [0] & (\resizer|u_dec|y_out_count [0])) # (\main_fsm|zoom_level [0] & ((\resizer|u_dec|y_out_count[1]~DUPLICATE_q ))) 
// ) ) ) # ( !\main_fsm|zoom_level [1] & ( !\resizer|u_dec|write_ptr[12]~0_combout  & ( (\resizer|u_dec|y_out_count [2] & !\main_fsm|zoom_level [0]) ) ) )

	.dataa(!\resizer|u_dec|y_out_count [2]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\resizer|u_dec|y_out_count [0]),
	.datad(!\resizer|u_dec|y_out_count[1]~DUPLICATE_q ),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\resizer|u_dec|write_ptr[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|y_in_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|y_in_count~6 .extended_lut = "off";
defparam \resizer|u_dec|y_in_count~6 .lut_mask = 64'h44440C3F00000000;
defparam \resizer|u_dec|y_in_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N56
dffeas \resizer|u_dec|y_in_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|y_in_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_in_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_in_count[2] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_in_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N3
cyclonev_lcell_comb \resizer|u_dec|y_in_count~2 (
// Equation(s):
// \resizer|u_dec|y_in_count~2_combout  = ( \resizer|u_dec|y_out_count [0] & ( \main_fsm|zoom_level [0] ) ) # ( \resizer|u_dec|y_out_count [0] & ( !\main_fsm|zoom_level [0] & ( \resizer|u_dec|y_out_count [1] ) ) ) # ( !\resizer|u_dec|y_out_count [0] & ( 
// !\main_fsm|zoom_level [0] & ( \resizer|u_dec|y_out_count [1] ) ) )

	.dataa(!\resizer|u_dec|y_out_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|y_out_count [0]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|y_in_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|y_in_count~2 .extended_lut = "off";
defparam \resizer|u_dec|y_in_count~2 .lut_mask = 64'h555555550000FFFF;
defparam \resizer|u_dec|y_in_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N57
cyclonev_lcell_comb \resizer|u_dec|LessThan0~18 (
// Equation(s):
// \resizer|u_dec|LessThan0~18_combout  = ( \resizer|u_dec|Add1~5_sumout  & ( !\resizer|u_dec|write_ptr [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\resizer|u_dec|Add1~5_sumout ),
	.dataf(!\resizer|u_dec|write_ptr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~18 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~18 .lut_mask = 64'h0000FFFF00000000;
defparam \resizer|u_dec|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y17_N0
cyclonev_lcell_comb \resizer|u_dec|LessThan0~19 (
// Equation(s):
// \resizer|u_dec|LessThan0~19_combout  = ( \resizer|u_dec|Add1~9_sumout  & ( \resizer|u_dec|LessThan0~18_combout  & ( (!\resizer|u_dec|LessThan0~15_combout  & (\resizer|u_dec|write_ptr [13] & (!\resizer|u_dec|write_ptr [12] $ (\resizer|u_dec|Add1~13_sumout 
// )))) ) ) ) # ( !\resizer|u_dec|Add1~9_sumout  & ( \resizer|u_dec|LessThan0~18_combout  & ( (!\resizer|u_dec|LessThan0~15_combout  & (!\resizer|u_dec|write_ptr [13] & (!\resizer|u_dec|write_ptr [12] $ (\resizer|u_dec|Add1~13_sumout )))) ) ) )

	.dataa(!\resizer|u_dec|write_ptr [12]),
	.datab(!\resizer|u_dec|LessThan0~15_combout ),
	.datac(!\resizer|u_dec|Add1~13_sumout ),
	.datad(!\resizer|u_dec|write_ptr [13]),
	.datae(!\resizer|u_dec|Add1~9_sumout ),
	.dataf(!\resizer|u_dec|LessThan0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~19 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~19 .lut_mask = 64'h0000000084000084;
defparam \resizer|u_dec|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N54
cyclonev_lcell_comb \resizer|u_dec|LessThan0~17 (
// Equation(s):
// \resizer|u_dec|LessThan0~17_combout  = ( !\resizer|u_dec|LessThan0~14_combout  & ( \resizer|u_dec|LessThan0~1_combout  & ( (!\resizer|u_dec|LessThan0~4_combout  & (!\resizer|u_dec|LessThan0~15_combout  & (!\resizer|u_dec|write_ptr [13] $ 
// (\resizer|u_dec|Add1~9_sumout )))) ) ) )

	.dataa(!\resizer|u_dec|LessThan0~4_combout ),
	.datab(!\resizer|u_dec|write_ptr [13]),
	.datac(!\resizer|u_dec|LessThan0~15_combout ),
	.datad(!\resizer|u_dec|Add1~9_sumout ),
	.datae(!\resizer|u_dec|LessThan0~14_combout ),
	.dataf(!\resizer|u_dec|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~17 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~17 .lut_mask = 64'h0000000080200000;
defparam \resizer|u_dec|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N30
cyclonev_lcell_comb \resizer|u_dec|LessThan0~23 (
// Equation(s):
// \resizer|u_dec|LessThan0~23_combout  = ( !\resizer|u_dec|LessThan0~2_combout  & ( \resizer|u_dec|LessThan0~16_combout  & ( (!\resizer|u_dec|LessThan0~20_combout  & (!\resizer|u_dec|LessThan0~19_combout  & (!\resizer|u_dec|LessThan0~17_combout  & 
// !\resizer|u_dec|LessThan0~22_combout ))) ) ) ) # ( !\resizer|u_dec|LessThan0~2_combout  & ( !\resizer|u_dec|LessThan0~16_combout  & ( (!\resizer|u_dec|LessThan0~19_combout  & !\resizer|u_dec|LessThan0~17_combout ) ) ) )

	.dataa(!\resizer|u_dec|LessThan0~20_combout ),
	.datab(!\resizer|u_dec|LessThan0~19_combout ),
	.datac(!\resizer|u_dec|LessThan0~17_combout ),
	.datad(!\resizer|u_dec|LessThan0~22_combout ),
	.datae(!\resizer|u_dec|LessThan0~2_combout ),
	.dataf(!\resizer|u_dec|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|LessThan0~23 .extended_lut = "off";
defparam \resizer|u_dec|LessThan0~23 .lut_mask = 64'hC0C0000080000000;
defparam \resizer|u_dec|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N45
cyclonev_lcell_comb \resizer|u_dec|y_in_count~3 (
// Equation(s):
// \resizer|u_dec|y_in_count~3_combout  = ( !\resizer|u_dec|Add0~0_combout  & ( \resizer|u_dec|LessThan0~23_combout  & ( (\resizer|u_dec|y_in_count~2_combout  & (\main_fsm|current_state~q  & \resizer|u_dec|Add1~1_sumout )) ) ) ) # ( 
// !\resizer|u_dec|Add0~0_combout  & ( !\resizer|u_dec|LessThan0~23_combout  & ( (\resizer|u_dec|y_in_count~2_combout  & (\main_fsm|current_state~q  & ((\resizer|u_dec|Add1~1_sumout ) # (\resizer|u_dec|LessThan0~13_combout )))) ) ) )

	.dataa(!\resizer|u_dec|y_in_count~2_combout ),
	.datab(!\resizer|u_dec|LessThan0~13_combout ),
	.datac(!\main_fsm|current_state~q ),
	.datad(!\resizer|u_dec|Add1~1_sumout ),
	.datae(!\resizer|u_dec|Add0~0_combout ),
	.dataf(!\resizer|u_dec|LessThan0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|y_in_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|y_in_count~3 .extended_lut = "off";
defparam \resizer|u_dec|y_in_count~3 .lut_mask = 64'h0105000000050000;
defparam \resizer|u_dec|y_in_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N46
dffeas \resizer|u_dec|y_in_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|y_in_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_in_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_in_count[1] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_in_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N3
cyclonev_lcell_comb \resizer|u_dec|y_in_count~1 (
// Equation(s):
// \resizer|u_dec|y_in_count~1_combout  = ( \resizer|u_dec|LessThan0~12_combout  & ( \resizer|u_dec|y_in_count~0_combout  & ( (\resizer|u_dec|y_out_count [0] & ((\resizer|u_dec|Add1~1_sumout ) # (\resizer|u_dec|LessThan0~13_combout ))) ) ) ) # ( 
// !\resizer|u_dec|LessThan0~12_combout  & ( \resizer|u_dec|y_in_count~0_combout  & ( (\resizer|u_dec|y_out_count [0] & (((\resizer|u_dec|LessThan0~13_combout  & !\resizer|u_dec|LessThan0~3_combout )) # (\resizer|u_dec|Add1~1_sumout ))) ) ) )

	.dataa(!\resizer|u_dec|y_out_count [0]),
	.datab(!\resizer|u_dec|LessThan0~13_combout ),
	.datac(!\resizer|u_dec|LessThan0~3_combout ),
	.datad(!\resizer|u_dec|Add1~1_sumout ),
	.datae(!\resizer|u_dec|LessThan0~12_combout ),
	.dataf(!\resizer|u_dec|y_in_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|y_in_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|y_in_count~1 .extended_lut = "off";
defparam \resizer|u_dec|y_in_count~1 .lut_mask = 64'h0000000010551155;
defparam \resizer|u_dec|y_in_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N4
dffeas \resizer|u_dec|y_in_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|y_in_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_in_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_in_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_dec|y_in_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N0
cyclonev_lcell_comb \resizer|u_dec|Add6~9 (
// Equation(s):
// \resizer|u_dec|Add6~9_sumout  = SUM(( \resizer|u_dec|y_in_count [2] ) + ( \resizer|u_dec|y_in_count[0]~DUPLICATE_q  ) + ( !VCC ))
// \resizer|u_dec|Add6~10  = CARRY(( \resizer|u_dec|y_in_count [2] ) + ( \resizer|u_dec|y_in_count[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|y_in_count[0]~DUPLICATE_q ),
	.datad(!\resizer|u_dec|y_in_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add6~9_sumout ),
	.cout(\resizer|u_dec|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add6~9 .extended_lut = "off";
defparam \resizer|u_dec|Add6~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_dec|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N3
cyclonev_lcell_comb \resizer|u_dec|Add6~13 (
// Equation(s):
// \resizer|u_dec|Add6~13_sumout  = SUM(( \resizer|u_dec|y_in_count [1] ) + ( \resizer|u_dec|y_in_count [3] ) + ( \resizer|u_dec|Add6~10  ))
// \resizer|u_dec|Add6~14  = CARRY(( \resizer|u_dec|y_in_count [1] ) + ( \resizer|u_dec|y_in_count [3] ) + ( \resizer|u_dec|Add6~10  ))

	.dataa(!\resizer|u_dec|y_in_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|y_in_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add6~13_sumout ),
	.cout(\resizer|u_dec|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add6~13 .extended_lut = "off";
defparam \resizer|u_dec|Add6~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \resizer|u_dec|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N6
cyclonev_lcell_comb \resizer|u_dec|Add6~17 (
// Equation(s):
// \resizer|u_dec|Add6~17_sumout  = SUM(( \resizer|u_dec|y_in_count [2] ) + ( \resizer|u_dec|y_in_count [4] ) + ( \resizer|u_dec|Add6~14  ))
// \resizer|u_dec|Add6~18  = CARRY(( \resizer|u_dec|y_in_count [2] ) + ( \resizer|u_dec|y_in_count [4] ) + ( \resizer|u_dec|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|y_in_count [4]),
	.datad(!\resizer|u_dec|y_in_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add6~17_sumout ),
	.cout(\resizer|u_dec|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add6~17 .extended_lut = "off";
defparam \resizer|u_dec|Add6~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_dec|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N9
cyclonev_lcell_comb \resizer|u_dec|Add6~21 (
// Equation(s):
// \resizer|u_dec|Add6~21_sumout  = SUM(( \resizer|u_dec|y_in_count [5] ) + ( \resizer|u_dec|y_in_count [3] ) + ( \resizer|u_dec|Add6~18  ))
// \resizer|u_dec|Add6~22  = CARRY(( \resizer|u_dec|y_in_count [5] ) + ( \resizer|u_dec|y_in_count [3] ) + ( \resizer|u_dec|Add6~18  ))

	.dataa(!\resizer|u_dec|y_in_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_dec|y_in_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add6~21_sumout ),
	.cout(\resizer|u_dec|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add6~21 .extended_lut = "off";
defparam \resizer|u_dec|Add6~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \resizer|u_dec|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N12
cyclonev_lcell_comb \resizer|u_dec|Add6~25 (
// Equation(s):
// \resizer|u_dec|Add6~25_sumout  = SUM(( \resizer|u_dec|y_in_count [4] ) + ( \resizer|u_dec|y_in_count [6] ) + ( \resizer|u_dec|Add6~22  ))
// \resizer|u_dec|Add6~26  = CARRY(( \resizer|u_dec|y_in_count [4] ) + ( \resizer|u_dec|y_in_count [6] ) + ( \resizer|u_dec|Add6~22  ))

	.dataa(!\resizer|u_dec|y_in_count [4]),
	.datab(gnd),
	.datac(!\resizer|u_dec|y_in_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add6~25_sumout ),
	.cout(\resizer|u_dec|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add6~25 .extended_lut = "off";
defparam \resizer|u_dec|Add6~25 .lut_mask = 64'h0000F0F000005555;
defparam \resizer|u_dec|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N15
cyclonev_lcell_comb \resizer|u_dec|Add6~29 (
// Equation(s):
// \resizer|u_dec|Add6~29_sumout  = SUM(( \resizer|u_dec|y_in_count [5] ) + ( \resizer|u_dec|y_in_count [7] ) + ( \resizer|u_dec|Add6~26  ))
// \resizer|u_dec|Add6~30  = CARRY(( \resizer|u_dec|y_in_count [5] ) + ( \resizer|u_dec|y_in_count [7] ) + ( \resizer|u_dec|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|y_in_count [7]),
	.datad(!\resizer|u_dec|y_in_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add6~29_sumout ),
	.cout(\resizer|u_dec|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add6~29 .extended_lut = "off";
defparam \resizer|u_dec|Add6~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_dec|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N18
cyclonev_lcell_comb \resizer|u_dec|Add6~1 (
// Equation(s):
// \resizer|u_dec|Add6~1_sumout  = SUM(( \resizer|u_dec|y_in_count [6] ) + ( GND ) + ( \resizer|u_dec|Add6~30  ))
// \resizer|u_dec|Add6~2  = CARRY(( \resizer|u_dec|y_in_count [6] ) + ( GND ) + ( \resizer|u_dec|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|y_in_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add6~1_sumout ),
	.cout(\resizer|u_dec|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add6~1 .extended_lut = "off";
defparam \resizer|u_dec|Add6~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_dec|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N0
cyclonev_lcell_comb \resizer|u_pr|Add5~5 (
// Equation(s):
// \resizer|u_pr|Add5~5_sumout  = SUM(( \resizer|u_pr|x_out_count [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_pr|Add5~6  = CARRY(( \resizer|u_pr|x_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|x_out_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add5~5_sumout ),
	.cout(\resizer|u_pr|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add5~5 .extended_lut = "off";
defparam \resizer|u_pr|Add5~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \resizer|u_pr|x_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[0] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N3
cyclonev_lcell_comb \resizer|u_pr|Add5~13 (
// Equation(s):
// \resizer|u_pr|Add5~13_sumout  = SUM(( \resizer|u_pr|x_out_count [1] ) + ( GND ) + ( \resizer|u_pr|Add5~6  ))
// \resizer|u_pr|Add5~14  = CARRY(( \resizer|u_pr|x_out_count [1] ) + ( GND ) + ( \resizer|u_pr|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|x_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add5~13_sumout ),
	.cout(\resizer|u_pr|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add5~13 .extended_lut = "off";
defparam \resizer|u_pr|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N4
dffeas \resizer|u_pr|x_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[1] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N6
cyclonev_lcell_comb \resizer|u_pr|Add5~1 (
// Equation(s):
// \resizer|u_pr|Add5~1_sumout  = SUM(( \resizer|u_pr|x_out_count [2] ) + ( GND ) + ( \resizer|u_pr|Add5~14  ))
// \resizer|u_pr|Add5~2  = CARRY(( \resizer|u_pr|x_out_count [2] ) + ( GND ) + ( \resizer|u_pr|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|x_out_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add5~1_sumout ),
	.cout(\resizer|u_pr|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add5~1 .extended_lut = "off";
defparam \resizer|u_pr|Add5~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \resizer|u_pr|x_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[2] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N9
cyclonev_lcell_comb \resizer|u_pr|Add5~9 (
// Equation(s):
// \resizer|u_pr|Add5~9_sumout  = SUM(( \resizer|u_pr|x_out_count [3] ) + ( GND ) + ( \resizer|u_pr|Add5~2  ))
// \resizer|u_pr|Add5~10  = CARRY(( \resizer|u_pr|x_out_count [3] ) + ( GND ) + ( \resizer|u_pr|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|x_out_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add5~9_sumout ),
	.cout(\resizer|u_pr|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add5~9 .extended_lut = "off";
defparam \resizer|u_pr|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N10
dffeas \resizer|u_pr|x_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[3] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N12
cyclonev_lcell_comb \resizer|u_pr|Add5~17 (
// Equation(s):
// \resizer|u_pr|Add5~17_sumout  = SUM(( \resizer|u_pr|x_out_count [4] ) + ( GND ) + ( \resizer|u_pr|Add5~10  ))
// \resizer|u_pr|Add5~18  = CARRY(( \resizer|u_pr|x_out_count [4] ) + ( GND ) + ( \resizer|u_pr|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|x_out_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add5~17_sumout ),
	.cout(\resizer|u_pr|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add5~17 .extended_lut = "off";
defparam \resizer|u_pr|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \resizer|u_pr|x_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[4] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N15
cyclonev_lcell_comb \resizer|u_pr|Add5~21 (
// Equation(s):
// \resizer|u_pr|Add5~21_sumout  = SUM(( \resizer|u_pr|x_out_count [5] ) + ( GND ) + ( \resizer|u_pr|Add5~18  ))
// \resizer|u_pr|Add5~22  = CARRY(( \resizer|u_pr|x_out_count [5] ) + ( GND ) + ( \resizer|u_pr|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|x_out_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add5~21_sumout ),
	.cout(\resizer|u_pr|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add5~21 .extended_lut = "off";
defparam \resizer|u_pr|Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \resizer|u_pr|x_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[5] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N18
cyclonev_lcell_comb \resizer|u_pr|Add5~25 (
// Equation(s):
// \resizer|u_pr|Add5~25_sumout  = SUM(( \resizer|u_pr|x_out_count [6] ) + ( GND ) + ( \resizer|u_pr|Add5~22  ))
// \resizer|u_pr|Add5~26  = CARRY(( \resizer|u_pr|x_out_count [6] ) + ( GND ) + ( \resizer|u_pr|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|x_out_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add5~25_sumout ),
	.cout(\resizer|u_pr|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add5~25 .extended_lut = "off";
defparam \resizer|u_pr|Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N20
dffeas \resizer|u_pr|x_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[6] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N22
dffeas \resizer|u_pr|x_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[7] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N21
cyclonev_lcell_comb \resizer|u_pr|Add5~29 (
// Equation(s):
// \resizer|u_pr|Add5~29_sumout  = SUM(( \resizer|u_pr|x_out_count [7] ) + ( GND ) + ( \resizer|u_pr|Add5~26  ))
// \resizer|u_pr|Add5~30  = CARRY(( \resizer|u_pr|x_out_count [7] ) + ( GND ) + ( \resizer|u_pr|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|x_out_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add5~29_sumout ),
	.cout(\resizer|u_pr|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add5~29 .extended_lut = "off";
defparam \resizer|u_pr|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \resizer|u_pr|x_out_count[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N42
cyclonev_lcell_comb \resizer|u_pr|Equal2~2 (
// Equation(s):
// \resizer|u_pr|Equal2~2_combout  = ( \resizer|u_pr|x_out_count[7]~DUPLICATE_q  & ( \main_fsm|zoom_level [1] & ( (!\resizer|u_pr|x_out_count [6] & (!\resizer|u_pr|x_out_count [5] & ((!\main_fsm|zoom_level [2]) # (\main_fsm|zoom_level [0])))) ) ) ) # ( 
// !\resizer|u_pr|x_out_count[7]~DUPLICATE_q  & ( \main_fsm|zoom_level [1] & ( (\resizer|u_pr|x_out_count [6] & (\resizer|u_pr|x_out_count [5] & (!\main_fsm|zoom_level [0] & \main_fsm|zoom_level [2]))) ) ) ) # ( \resizer|u_pr|x_out_count[7]~DUPLICATE_q  & ( 
// !\main_fsm|zoom_level [1] & ( (!\resizer|u_pr|x_out_count [6] & (!\resizer|u_pr|x_out_count [5] & ((!\main_fsm|zoom_level [0]) # (\main_fsm|zoom_level [2])))) ) ) ) # ( !\resizer|u_pr|x_out_count[7]~DUPLICATE_q  & ( !\main_fsm|zoom_level [1] & ( 
// (!\resizer|u_pr|x_out_count [6] & (\resizer|u_pr|x_out_count [5] & (\main_fsm|zoom_level [0] & !\main_fsm|zoom_level [2]))) ) ) )

	.dataa(!\resizer|u_pr|x_out_count [6]),
	.datab(!\resizer|u_pr|x_out_count [5]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\main_fsm|zoom_level [2]),
	.datae(!\resizer|u_pr|x_out_count[7]~DUPLICATE_q ),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Equal2~2 .extended_lut = "off";
defparam \resizer|u_pr|Equal2~2 .lut_mask = 64'h0200808800108808;
defparam \resizer|u_pr|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N57
cyclonev_lcell_comb \resizer|u_pr|Equal2~1 (
// Equation(s):
// \resizer|u_pr|Equal2~1_combout  = ( \resizer|u_pr|x_out_count [4] & ( \resizer|u_pr|x_out_count [3] & ( (\resizer|u_pr|x_out_count [2] & (\resizer|u_pr|x_out_count [1] & \resizer|u_pr|x_out_count [0])) ) ) )

	.dataa(!\resizer|u_pr|x_out_count [2]),
	.datab(gnd),
	.datac(!\resizer|u_pr|x_out_count [1]),
	.datad(!\resizer|u_pr|x_out_count [0]),
	.datae(!\resizer|u_pr|x_out_count [4]),
	.dataf(!\resizer|u_pr|x_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Equal2~1 .extended_lut = "off";
defparam \resizer|u_pr|Equal2~1 .lut_mask = 64'h0000000000000005;
defparam \resizer|u_pr|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \resizer|u_pr|x_out_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[8] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \resizer|u_pr|Add5~33 (
// Equation(s):
// \resizer|u_pr|Add5~33_sumout  = SUM(( \resizer|u_pr|x_out_count [8] ) + ( GND ) + ( \resizer|u_pr|Add5~30  ))
// \resizer|u_pr|Add5~34  = CARRY(( \resizer|u_pr|x_out_count [8] ) + ( GND ) + ( \resizer|u_pr|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|x_out_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add5~33_sumout ),
	.cout(\resizer|u_pr|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add5~33 .extended_lut = "off";
defparam \resizer|u_pr|Add5~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N26
dffeas \resizer|u_pr|x_out_count[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N28
dffeas \resizer|u_pr|x_out_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[9] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N27
cyclonev_lcell_comb \resizer|u_pr|Add5~37 (
// Equation(s):
// \resizer|u_pr|Add5~37_sumout  = SUM(( \resizer|u_pr|x_out_count [9] ) + ( GND ) + ( \resizer|u_pr|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|x_out_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add5~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add5~37 .extended_lut = "off";
defparam \resizer|u_pr|Add5~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \resizer|u_pr|x_out_count[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N36
cyclonev_lcell_comb \resizer|u_pr|Equal2~0 (
// Equation(s):
// \resizer|u_pr|Equal2~0_combout  = ( \resizer|u_pr|x_out_count[9]~DUPLICATE_q  & ( \main_fsm|zoom_level [2] & ( (\main_fsm|zoom_level [1] & (!\resizer|u_pr|x_out_count[8]~DUPLICATE_q  & !\main_fsm|zoom_level [0])) ) ) ) # ( 
// !\resizer|u_pr|x_out_count[9]~DUPLICATE_q  & ( \main_fsm|zoom_level [2] & ( (!\resizer|u_pr|x_out_count[8]~DUPLICATE_q  & ((!\main_fsm|zoom_level [1]) # (\main_fsm|zoom_level [0]))) ) ) ) # ( !\resizer|u_pr|x_out_count[9]~DUPLICATE_q  & ( 
// !\main_fsm|zoom_level [2] & ( !\resizer|u_pr|x_out_count[8]~DUPLICATE_q  $ (((!\main_fsm|zoom_level [1] & \main_fsm|zoom_level [0]))) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\resizer|u_pr|x_out_count[8]~DUPLICATE_q ),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(gnd),
	.datae(!\resizer|u_pr|x_out_count[9]~DUPLICATE_q ),
	.dataf(!\main_fsm|zoom_level [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Equal2~0 .extended_lut = "off";
defparam \resizer|u_pr|Equal2~0 .lut_mask = 64'hC6C600008C8C4040;
defparam \resizer|u_pr|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N54
cyclonev_lcell_comb \resizer|u_pr|LessThan0~23 (
// Equation(s):
// \resizer|u_pr|LessThan0~23_combout  = ( !\resizer|u_pr|LessThan0~6_combout  & ( \resizer|u_pr|LessThan0~8_combout  & ( ((\resizer|u_pr|LessThan0~10_combout  & ((\resizer|u_pr|LessThan0~7_combout ) # (\resizer|u_pr|LessThan0~9_combout )))) # 
// (\resizer|u_pr|LessThan0~11_combout ) ) ) ) # ( !\resizer|u_pr|LessThan0~6_combout  & ( !\resizer|u_pr|LessThan0~8_combout  & ( ((\resizer|u_pr|LessThan0~9_combout  & \resizer|u_pr|LessThan0~10_combout )) # (\resizer|u_pr|LessThan0~11_combout ) ) ) )

	.dataa(!\resizer|u_pr|LessThan0~9_combout ),
	.datab(!\resizer|u_pr|LessThan0~7_combout ),
	.datac(!\resizer|u_pr|LessThan0~10_combout ),
	.datad(!\resizer|u_pr|LessThan0~11_combout ),
	.datae(!\resizer|u_pr|LessThan0~6_combout ),
	.dataf(!\resizer|u_pr|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~23 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~23 .lut_mask = 64'h05FF000007FF0000;
defparam \resizer|u_pr|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N54
cyclonev_lcell_comb \resizer|u_pr|LessThan0~22 (
// Equation(s):
// \resizer|u_pr|LessThan0~22_combout  = ( \resizer|u_pr|LessThan0~0_combout  & ( (!\resizer|u_pr|LessThan0~5_combout  & (!\resizer|u_pr|LessThan0~4_combout  & !\resizer|u_pr|LessThan0~3_combout )) ) )

	.dataa(gnd),
	.datab(!\resizer|u_pr|LessThan0~5_combout ),
	.datac(!\resizer|u_pr|LessThan0~4_combout ),
	.datad(!\resizer|u_pr|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_pr|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~22 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~22 .lut_mask = 64'h00000000C000C000;
defparam \resizer|u_pr|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N51
cyclonev_lcell_comb \resizer|u_pr|LessThan0~24 (
// Equation(s):
// \resizer|u_pr|LessThan0~24_combout  = ( \resizer|u_pr|LessThan0~22_combout  & ( \resizer|u_pr|LessThan0~15_combout  & ( (!\resizer|u_pr|LessThan0~17_combout  & \resizer|u_pr|LessThan0~19_combout ) ) ) ) # ( !\resizer|u_pr|LessThan0~22_combout  & ( 
// \resizer|u_pr|LessThan0~15_combout  & ( (!\resizer|u_pr|LessThan0~17_combout  & \resizer|u_pr|LessThan0~19_combout ) ) ) ) # ( \resizer|u_pr|LessThan0~22_combout  & ( !\resizer|u_pr|LessThan0~15_combout  & ( (!\resizer|u_pr|LessThan0~17_combout  & 
// (\resizer|u_pr|LessThan0~19_combout  & ((!\resizer|u_pr|LessThan0~2_combout ) # (\resizer|u_pr|LessThan0~23_combout )))) ) ) ) # ( !\resizer|u_pr|LessThan0~22_combout  & ( !\resizer|u_pr|LessThan0~15_combout  & ( (!\resizer|u_pr|LessThan0~17_combout  & 
// (\resizer|u_pr|LessThan0~19_combout  & !\resizer|u_pr|LessThan0~2_combout )) ) ) )

	.dataa(!\resizer|u_pr|LessThan0~17_combout ),
	.datab(!\resizer|u_pr|LessThan0~23_combout ),
	.datac(!\resizer|u_pr|LessThan0~19_combout ),
	.datad(!\resizer|u_pr|LessThan0~2_combout ),
	.datae(!\resizer|u_pr|LessThan0~22_combout ),
	.dataf(!\resizer|u_pr|LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|LessThan0~24 .extended_lut = "off";
defparam \resizer|u_pr|LessThan0~24 .lut_mask = 64'h0A000A020A0A0A0A;
defparam \resizer|u_pr|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N42
cyclonev_lcell_comb \resizer|u_pr|x_out_count[5]~0 (
// Equation(s):
// \resizer|u_pr|x_out_count[5]~0_combout  = ( \resizer|u_pr|LessThan0~21_combout  & ( \resizer|u_pr|LessThan0~24_combout  & ( (!\main_fsm|current_state~q ) # ((\resizer|u_pr|Equal2~2_combout  & (\resizer|u_pr|Equal2~1_combout  & 
// \resizer|u_pr|Equal2~0_combout ))) ) ) ) # ( !\resizer|u_pr|LessThan0~21_combout  & ( \resizer|u_pr|LessThan0~24_combout  & ( (!\main_fsm|current_state~q ) # ((\resizer|u_pr|Equal2~2_combout  & (\resizer|u_pr|Equal2~1_combout  & 
// \resizer|u_pr|Equal2~0_combout ))) ) ) ) # ( \resizer|u_pr|LessThan0~21_combout  & ( !\resizer|u_pr|LessThan0~24_combout  & ( (!\main_fsm|current_state~q ) # ((\resizer|u_pr|Equal2~2_combout  & (\resizer|u_pr|Equal2~1_combout  & 
// \resizer|u_pr|Equal2~0_combout ))) ) ) ) # ( !\resizer|u_pr|LessThan0~21_combout  & ( !\resizer|u_pr|LessThan0~24_combout  ) )

	.dataa(!\resizer|u_pr|Equal2~2_combout ),
	.datab(!\main_fsm|current_state~q ),
	.datac(!\resizer|u_pr|Equal2~1_combout ),
	.datad(!\resizer|u_pr|Equal2~0_combout ),
	.datae(!\resizer|u_pr|LessThan0~21_combout ),
	.dataf(!\resizer|u_pr|LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[5]~0 .extended_lut = "off";
defparam \resizer|u_pr|x_out_count[5]~0 .lut_mask = 64'hFFFFCCCDCCCDCCCD;
defparam \resizer|u_pr|x_out_count[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N29
dffeas \resizer|u_pr|y_out_count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[9] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N0
cyclonev_lcell_comb \resizer|u_pr|Add4~5 (
// Equation(s):
// \resizer|u_pr|Add4~5_sumout  = SUM(( \resizer|u_pr|y_out_count [0] ) + ( VCC ) + ( !VCC ))
// \resizer|u_pr|Add4~6  = CARRY(( \resizer|u_pr|y_out_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|y_out_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add4~5_sumout ),
	.cout(\resizer|u_pr|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add4~5 .extended_lut = "off";
defparam \resizer|u_pr|Add4~5 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_pr|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \resizer|u_pr|y_out_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[0] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N3
cyclonev_lcell_comb \resizer|u_pr|Add4~13 (
// Equation(s):
// \resizer|u_pr|Add4~13_sumout  = SUM(( \resizer|u_pr|y_out_count [1] ) + ( GND ) + ( \resizer|u_pr|Add4~6  ))
// \resizer|u_pr|Add4~14  = CARRY(( \resizer|u_pr|y_out_count [1] ) + ( GND ) + ( \resizer|u_pr|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|y_out_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add4~13_sumout ),
	.cout(\resizer|u_pr|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add4~13 .extended_lut = "off";
defparam \resizer|u_pr|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N5
dffeas \resizer|u_pr|y_out_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[1] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N6
cyclonev_lcell_comb \resizer|u_pr|Add4~1 (
// Equation(s):
// \resizer|u_pr|Add4~1_sumout  = SUM(( \resizer|u_pr|y_out_count [2] ) + ( GND ) + ( \resizer|u_pr|Add4~14  ))
// \resizer|u_pr|Add4~2  = CARRY(( \resizer|u_pr|y_out_count [2] ) + ( GND ) + ( \resizer|u_pr|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|y_out_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add4~1_sumout ),
	.cout(\resizer|u_pr|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add4~1 .extended_lut = "off";
defparam \resizer|u_pr|Add4~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N8
dffeas \resizer|u_pr|y_out_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[2] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N9
cyclonev_lcell_comb \resizer|u_pr|Add4~9 (
// Equation(s):
// \resizer|u_pr|Add4~9_sumout  = SUM(( \resizer|u_pr|y_out_count [3] ) + ( GND ) + ( \resizer|u_pr|Add4~2  ))
// \resizer|u_pr|Add4~10  = CARRY(( \resizer|u_pr|y_out_count [3] ) + ( GND ) + ( \resizer|u_pr|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|y_out_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add4~9_sumout ),
	.cout(\resizer|u_pr|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add4~9 .extended_lut = "off";
defparam \resizer|u_pr|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N10
dffeas \resizer|u_pr|y_out_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[3] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N12
cyclonev_lcell_comb \resizer|u_pr|Add4~17 (
// Equation(s):
// \resizer|u_pr|Add4~17_sumout  = SUM(( \resizer|u_pr|y_out_count [4] ) + ( GND ) + ( \resizer|u_pr|Add4~10  ))
// \resizer|u_pr|Add4~18  = CARRY(( \resizer|u_pr|y_out_count [4] ) + ( GND ) + ( \resizer|u_pr|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|y_out_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add4~17_sumout ),
	.cout(\resizer|u_pr|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add4~17 .extended_lut = "off";
defparam \resizer|u_pr|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \resizer|u_pr|y_out_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[4] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N15
cyclonev_lcell_comb \resizer|u_pr|Add4~37 (
// Equation(s):
// \resizer|u_pr|Add4~37_sumout  = SUM(( \resizer|u_pr|y_out_count [5] ) + ( GND ) + ( \resizer|u_pr|Add4~18  ))
// \resizer|u_pr|Add4~38  = CARRY(( \resizer|u_pr|y_out_count [5] ) + ( GND ) + ( \resizer|u_pr|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|y_out_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add4~37_sumout ),
	.cout(\resizer|u_pr|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add4~37 .extended_lut = "off";
defparam \resizer|u_pr|Add4~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N16
dffeas \resizer|u_pr|y_out_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[5] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N18
cyclonev_lcell_comb \resizer|u_pr|Add4~25 (
// Equation(s):
// \resizer|u_pr|Add4~25_sumout  = SUM(( \resizer|u_pr|y_out_count [6] ) + ( GND ) + ( \resizer|u_pr|Add4~38  ))
// \resizer|u_pr|Add4~26  = CARRY(( \resizer|u_pr|y_out_count [6] ) + ( GND ) + ( \resizer|u_pr|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|y_out_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add4~25_sumout ),
	.cout(\resizer|u_pr|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add4~25 .extended_lut = "off";
defparam \resizer|u_pr|Add4~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N19
dffeas \resizer|u_pr|y_out_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[6] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N21
cyclonev_lcell_comb \resizer|u_pr|Add4~33 (
// Equation(s):
// \resizer|u_pr|Add4~33_sumout  = SUM(( \resizer|u_pr|y_out_count [7] ) + ( GND ) + ( \resizer|u_pr|Add4~26  ))
// \resizer|u_pr|Add4~34  = CARRY(( \resizer|u_pr|y_out_count [7] ) + ( GND ) + ( \resizer|u_pr|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|y_out_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add4~33_sumout ),
	.cout(\resizer|u_pr|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add4~33 .extended_lut = "off";
defparam \resizer|u_pr|Add4~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N22
dffeas \resizer|u_pr|y_out_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[7] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N24
cyclonev_lcell_comb \resizer|u_pr|Add4~21 (
// Equation(s):
// \resizer|u_pr|Add4~21_sumout  = SUM(( \resizer|u_pr|y_out_count [8] ) + ( GND ) + ( \resizer|u_pr|Add4~34  ))
// \resizer|u_pr|Add4~22  = CARRY(( \resizer|u_pr|y_out_count [8] ) + ( GND ) + ( \resizer|u_pr|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|y_out_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add4~21_sumout ),
	.cout(\resizer|u_pr|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add4~21 .extended_lut = "off";
defparam \resizer|u_pr|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N25
dffeas \resizer|u_pr|y_out_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[8] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N27
cyclonev_lcell_comb \resizer|u_pr|Add4~29 (
// Equation(s):
// \resizer|u_pr|Add4~29_sumout  = SUM(( \resizer|u_pr|y_out_count [9] ) + ( GND ) + ( \resizer|u_pr|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_pr|y_out_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add4~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add4~29 .extended_lut = "off";
defparam \resizer|u_pr|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_pr|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N28
dffeas \resizer|u_pr|y_out_count[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N24
cyclonev_lcell_comb \resizer|u_pr|y_in_count~2 (
// Equation(s):
// \resizer|u_pr|y_in_count~2_combout  = ( \resizer|u_pr|y_out_count [6] & ( \main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_pr|y_out_count [7]))) # (\main_fsm|zoom_level [1] & (\resizer|u_pr|y_out_count[9]~DUPLICATE_q )) ) ) ) # ( 
// !\resizer|u_pr|y_out_count [6] & ( \main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_pr|y_out_count [7]))) # (\main_fsm|zoom_level [1] & (\resizer|u_pr|y_out_count[9]~DUPLICATE_q )) ) ) ) # ( \resizer|u_pr|y_out_count [6] & ( 
// !\main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1]) # (\resizer|u_pr|y_out_count [8]) ) ) ) # ( !\resizer|u_pr|y_out_count [6] & ( !\main_fsm|zoom_level [0] & ( (\resizer|u_pr|y_out_count [8] & \main_fsm|zoom_level [1]) ) ) )

	.dataa(!\resizer|u_pr|y_out_count[9]~DUPLICATE_q ),
	.datab(!\resizer|u_pr|y_out_count [8]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\resizer|u_pr|y_out_count [7]),
	.datae(!\resizer|u_pr|y_out_count [6]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|y_in_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|y_in_count~2 .extended_lut = "off";
defparam \resizer|u_pr|y_in_count~2 .lut_mask = 64'h0303F3F305F505F5;
defparam \resizer|u_pr|y_in_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N26
dffeas \resizer|u_pr|y_in_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|y_in_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_in_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_in_count[6] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_in_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N36
cyclonev_lcell_comb \resizer|u_pr|y_in_count~8 (
// Equation(s):
// \resizer|u_pr|y_in_count~8_combout  = ( !\main_fsm|zoom_level [0] & ( (\main_fsm|current_state~q  & (\resizer|u_pr|y_out_count [8] & (!\main_fsm|zoom_level [1] & ((\resizer|u_pr|LessThan0~24_combout ) # (\resizer|u_pr|LessThan0~21_combout ))))) ) ) # ( 
// \main_fsm|zoom_level [0] & ( (\main_fsm|current_state~q  & (\resizer|u_pr|y_out_count [9] & (!\main_fsm|zoom_level [1] & ((\resizer|u_pr|LessThan0~24_combout ) # (\resizer|u_pr|LessThan0~21_combout ))))) ) )

	.dataa(!\resizer|u_pr|LessThan0~21_combout ),
	.datab(!\main_fsm|current_state~q ),
	.datac(!\resizer|u_pr|y_out_count [9]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_pr|LessThan0~24_combout ),
	.datag(!\resizer|u_pr|y_out_count [8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|y_in_count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|y_in_count~8 .extended_lut = "on";
defparam \resizer|u_pr|y_in_count~8 .lut_mask = 64'h0100010003000300;
defparam \resizer|u_pr|y_in_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N37
dffeas \resizer|u_pr|y_in_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|y_in_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_in_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_in_count[8] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_in_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N6
cyclonev_lcell_comb \resizer|u_pr|y_in_count~3 (
// Equation(s):
// \resizer|u_pr|y_in_count~3_combout  = ( \resizer|u_pr|y_out_count [8] & ( !\resizer|u_pr|x_in_count~0_combout  & ( (!\main_fsm|zoom_level [1] & (((\main_fsm|zoom_level [0]) # (\resizer|u_pr|y_out_count [7])))) # (\main_fsm|zoom_level [1] & 
// (\resizer|u_pr|y_out_count[9]~DUPLICATE_q  & ((!\main_fsm|zoom_level [0])))) ) ) ) # ( !\resizer|u_pr|y_out_count [8] & ( !\resizer|u_pr|x_in_count~0_combout  & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & ((\resizer|u_pr|y_out_count 
// [7]))) # (\main_fsm|zoom_level [1] & (\resizer|u_pr|y_out_count[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\resizer|u_pr|y_out_count[9]~DUPLICATE_q ),
	.datab(!\resizer|u_pr|y_out_count [7]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\resizer|u_pr|y_out_count [8]),
	.dataf(!\resizer|u_pr|x_in_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|y_in_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|y_in_count~3 .extended_lut = "off";
defparam \resizer|u_pr|y_in_count~3 .lut_mask = 64'h350035F000000000;
defparam \resizer|u_pr|y_in_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N8
dffeas \resizer|u_pr|y_in_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|y_in_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_in_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_in_count[7] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_in_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N12
cyclonev_lcell_comb \resizer|u_pr|y_in_count~7 (
// Equation(s):
// \resizer|u_pr|y_in_count~7_combout  = ( \resizer|u_pr|y_out_count [6] & ( \resizer|u_pr|y_out_count [8] & ( ((!\main_fsm|zoom_level [1] & (\resizer|u_pr|y_out_count [5])) # (\main_fsm|zoom_level [1] & ((\resizer|u_pr|y_out_count [7])))) # 
// (\main_fsm|zoom_level [0]) ) ) ) # ( !\resizer|u_pr|y_out_count [6] & ( \resizer|u_pr|y_out_count [8] & ( (!\main_fsm|zoom_level [1] & (!\main_fsm|zoom_level [0] & (\resizer|u_pr|y_out_count [5]))) # (\main_fsm|zoom_level [1] & 
// (((\resizer|u_pr|y_out_count [7])) # (\main_fsm|zoom_level [0]))) ) ) ) # ( \resizer|u_pr|y_out_count [6] & ( !\resizer|u_pr|y_out_count [8] & ( (!\main_fsm|zoom_level [1] & (((\resizer|u_pr|y_out_count [5])) # (\main_fsm|zoom_level [0]))) # 
// (\main_fsm|zoom_level [1] & (!\main_fsm|zoom_level [0] & ((\resizer|u_pr|y_out_count [7])))) ) ) ) # ( !\resizer|u_pr|y_out_count [6] & ( !\resizer|u_pr|y_out_count [8] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\resizer|u_pr|y_out_count [5])) # (\main_fsm|zoom_level [1] & ((\resizer|u_pr|y_out_count [7]))))) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\resizer|u_pr|y_out_count [5]),
	.datad(!\resizer|u_pr|y_out_count [7]),
	.datae(!\resizer|u_pr|y_out_count [6]),
	.dataf(!\resizer|u_pr|y_out_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|y_in_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|y_in_count~7 .extended_lut = "off";
defparam \resizer|u_pr|y_in_count~7 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \resizer|u_pr|y_in_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N14
dffeas \resizer|u_pr|y_in_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|y_in_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_in_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_in_count[5] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_in_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N18
cyclonev_lcell_comb \resizer|u_pr|y_in_count~6 (
// Equation(s):
// \resizer|u_pr|y_in_count~6_combout  = ( \resizer|u_pr|y_out_count [6] & ( \resizer|u_pr|y_out_count [4] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & (\resizer|u_pr|y_out_count [5])) # (\main_fsm|zoom_level [1] & 
// ((\resizer|u_pr|y_out_count [7])))) ) ) ) # ( !\resizer|u_pr|y_out_count [6] & ( \resizer|u_pr|y_out_count [4] & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0]) # ((\resizer|u_pr|y_out_count [5])))) # (\main_fsm|zoom_level [1] & 
// (\main_fsm|zoom_level [0] & ((\resizer|u_pr|y_out_count [7])))) ) ) ) # ( \resizer|u_pr|y_out_count [6] & ( !\resizer|u_pr|y_out_count [4] & ( (!\main_fsm|zoom_level [1] & (\main_fsm|zoom_level [0] & (\resizer|u_pr|y_out_count [5]))) # 
// (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0]) # ((\resizer|u_pr|y_out_count [7])))) ) ) ) # ( !\resizer|u_pr|y_out_count [6] & ( !\resizer|u_pr|y_out_count [4] & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\resizer|u_pr|y_out_count [5])) # (\main_fsm|zoom_level [1] & ((\resizer|u_pr|y_out_count [7]))))) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\resizer|u_pr|y_out_count [5]),
	.datad(!\resizer|u_pr|y_out_count [7]),
	.datae(!\resizer|u_pr|y_out_count [6]),
	.dataf(!\resizer|u_pr|y_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|y_in_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|y_in_count~6 .extended_lut = "off";
defparam \resizer|u_pr|y_in_count~6 .lut_mask = 64'h021346578A9BCEDF;
defparam \resizer|u_pr|y_in_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N20
dffeas \resizer|u_pr|y_in_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|y_in_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_in_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_in_count[4] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_in_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N0
cyclonev_lcell_comb \resizer|u_pr|y_in_count~5 (
// Equation(s):
// \resizer|u_pr|y_in_count~5_combout  = ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \resizer|u_pr|y_out_count [6] ) ) ) # ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \resizer|u_pr|y_out_count [5] ) ) ) # ( 
// \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( \resizer|u_pr|y_out_count [4] ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( \resizer|u_pr|y_out_count [3] ) ) )

	.dataa(!\resizer|u_pr|y_out_count [3]),
	.datab(!\resizer|u_pr|y_out_count [4]),
	.datac(!\resizer|u_pr|y_out_count [5]),
	.datad(!\resizer|u_pr|y_out_count [6]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|y_in_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|y_in_count~5 .extended_lut = "off";
defparam \resizer|u_pr|y_in_count~5 .lut_mask = 64'h555533330F0F00FF;
defparam \resizer|u_pr|y_in_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N2
dffeas \resizer|u_pr|y_in_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|y_in_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_in_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_in_count[3] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_in_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N7
dffeas \resizer|u_pr|y_out_count[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(\resizer|u_pr|x_out_count[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_out_count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_out_count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_pr|y_out_count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N54
cyclonev_lcell_comb \resizer|u_pr|y_in_count~4 (
// Equation(s):
// \resizer|u_pr|y_in_count~4_combout  = ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \resizer|u_pr|y_out_count [5] ) ) ) # ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \resizer|u_pr|y_out_count [4] ) ) ) # ( 
// \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( \resizer|u_pr|y_out_count [3] ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( \resizer|u_pr|y_out_count[2]~DUPLICATE_q  ) ) )

	.dataa(!\resizer|u_pr|y_out_count [3]),
	.datab(!\resizer|u_pr|y_out_count [4]),
	.datac(!\resizer|u_pr|y_out_count [5]),
	.datad(!\resizer|u_pr|y_out_count[2]~DUPLICATE_q ),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|y_in_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|y_in_count~4 .extended_lut = "off";
defparam \resizer|u_pr|y_in_count~4 .lut_mask = 64'h00FF555533330F0F;
defparam \resizer|u_pr|y_in_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N56
dffeas \resizer|u_pr|y_in_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|y_in_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_in_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_in_count[2] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_in_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N33
cyclonev_lcell_comb \resizer|u_pr|y_in_count~1 (
// Equation(s):
// \resizer|u_pr|y_in_count~1_combout  = ( \resizer|u_pr|y_out_count [1] & ( \resizer|u_pr|y_out_count [3] & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & (\resizer|u_pr|y_out_count[2]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & 
// ((\resizer|u_pr|y_out_count [4])))) ) ) ) # ( !\resizer|u_pr|y_out_count [1] & ( \resizer|u_pr|y_out_count [3] & ( (!\main_fsm|zoom_level [1] & (\resizer|u_pr|y_out_count[2]~DUPLICATE_q  & (\main_fsm|zoom_level [0]))) # (\main_fsm|zoom_level [1] & 
// (((!\main_fsm|zoom_level [0]) # (\resizer|u_pr|y_out_count [4])))) ) ) ) # ( \resizer|u_pr|y_out_count [1] & ( !\resizer|u_pr|y_out_count [3] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # (\resizer|u_pr|y_out_count[2]~DUPLICATE_q ))) # 
// (\main_fsm|zoom_level [1] & (((\main_fsm|zoom_level [0] & \resizer|u_pr|y_out_count [4])))) ) ) ) # ( !\resizer|u_pr|y_out_count [1] & ( !\resizer|u_pr|y_out_count [3] & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\resizer|u_pr|y_out_count[2]~DUPLICATE_q )) # (\main_fsm|zoom_level [1] & ((\resizer|u_pr|y_out_count [4]))))) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\resizer|u_pr|y_out_count[2]~DUPLICATE_q ),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\resizer|u_pr|y_out_count [4]),
	.datae(!\resizer|u_pr|y_out_count [1]),
	.dataf(!\resizer|u_pr|y_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|y_in_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|y_in_count~1 .extended_lut = "off";
defparam \resizer|u_pr|y_in_count~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \resizer|u_pr|y_in_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y16_N49
dffeas \resizer|u_pr|y_in_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_pr|y_in_count~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_in_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_in_count[1] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_in_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N30
cyclonev_lcell_comb \resizer|u_pr|y_in_count~0 (
// Equation(s):
// \resizer|u_pr|y_in_count~0_combout  = ( \resizer|u_pr|y_out_count [3] & ( \resizer|u_pr|y_out_count [0] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])) # (\resizer|u_pr|y_out_count [2]))) # (\main_fsm|zoom_level [0] & 
// (((\main_fsm|zoom_level [1]) # (\resizer|u_pr|y_out_count [1])))) ) ) ) # ( !\resizer|u_pr|y_out_count [3] & ( \resizer|u_pr|y_out_count [0] & ( (!\main_fsm|zoom_level [0] & (((!\main_fsm|zoom_level [1])) # (\resizer|u_pr|y_out_count [2]))) # 
// (\main_fsm|zoom_level [0] & (((\resizer|u_pr|y_out_count [1] & !\main_fsm|zoom_level [1])))) ) ) ) # ( \resizer|u_pr|y_out_count [3] & ( !\resizer|u_pr|y_out_count [0] & ( (!\main_fsm|zoom_level [0] & (\resizer|u_pr|y_out_count [2] & 
// ((\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & (((\main_fsm|zoom_level [1]) # (\resizer|u_pr|y_out_count [1])))) ) ) ) # ( !\resizer|u_pr|y_out_count [3] & ( !\resizer|u_pr|y_out_count [0] & ( (!\main_fsm|zoom_level [0] & 
// (\resizer|u_pr|y_out_count [2] & ((\main_fsm|zoom_level [1])))) # (\main_fsm|zoom_level [0] & (((\resizer|u_pr|y_out_count [1] & !\main_fsm|zoom_level [1])))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\resizer|u_pr|y_out_count [2]),
	.datac(!\resizer|u_pr|y_out_count [1]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\resizer|u_pr|y_out_count [3]),
	.dataf(!\resizer|u_pr|y_out_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|y_in_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|y_in_count~0 .extended_lut = "off";
defparam \resizer|u_pr|y_in_count~0 .lut_mask = 64'h05220577AF22AF77;
defparam \resizer|u_pr|y_in_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y16_N31
dffeas \resizer|u_pr|y_in_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|y_in_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|y_in_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|y_in_count[0] .is_wysiwyg = "true";
defparam \resizer|u_pr|y_in_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N30
cyclonev_lcell_comb \resizer|u_pr|Add6~9 (
// Equation(s):
// \resizer|u_pr|Add6~9_sumout  = SUM(( \resizer|u_pr|y_in_count [2] ) + ( \resizer|u_pr|y_in_count [0] ) + ( !VCC ))
// \resizer|u_pr|Add6~10  = CARRY(( \resizer|u_pr|y_in_count [2] ) + ( \resizer|u_pr|y_in_count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|y_in_count [0]),
	.datad(!\resizer|u_pr|y_in_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add6~9_sumout ),
	.cout(\resizer|u_pr|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add6~9 .extended_lut = "off";
defparam \resizer|u_pr|Add6~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_pr|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N33
cyclonev_lcell_comb \resizer|u_pr|Add6~13 (
// Equation(s):
// \resizer|u_pr|Add6~13_sumout  = SUM(( \resizer|u_pr|y_in_count [3] ) + ( \resizer|u_pr|y_in_count [1] ) + ( \resizer|u_pr|Add6~10  ))
// \resizer|u_pr|Add6~14  = CARRY(( \resizer|u_pr|y_in_count [3] ) + ( \resizer|u_pr|y_in_count [1] ) + ( \resizer|u_pr|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|y_in_count [1]),
	.datad(!\resizer|u_pr|y_in_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add6~13_sumout ),
	.cout(\resizer|u_pr|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add6~13 .extended_lut = "off";
defparam \resizer|u_pr|Add6~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_pr|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N36
cyclonev_lcell_comb \resizer|u_pr|Add6~17 (
// Equation(s):
// \resizer|u_pr|Add6~17_sumout  = SUM(( \resizer|u_pr|y_in_count [2] ) + ( \resizer|u_pr|y_in_count [4] ) + ( \resizer|u_pr|Add6~14  ))
// \resizer|u_pr|Add6~18  = CARRY(( \resizer|u_pr|y_in_count [2] ) + ( \resizer|u_pr|y_in_count [4] ) + ( \resizer|u_pr|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|y_in_count [4]),
	.datad(!\resizer|u_pr|y_in_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add6~17_sumout ),
	.cout(\resizer|u_pr|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add6~17 .extended_lut = "off";
defparam \resizer|u_pr|Add6~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_pr|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N39
cyclonev_lcell_comb \resizer|u_pr|Add6~21 (
// Equation(s):
// \resizer|u_pr|Add6~21_sumout  = SUM(( \resizer|u_pr|y_in_count [3] ) + ( \resizer|u_pr|y_in_count [5] ) + ( \resizer|u_pr|Add6~18  ))
// \resizer|u_pr|Add6~22  = CARRY(( \resizer|u_pr|y_in_count [3] ) + ( \resizer|u_pr|y_in_count [5] ) + ( \resizer|u_pr|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|y_in_count [5]),
	.datad(!\resizer|u_pr|y_in_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add6~21_sumout ),
	.cout(\resizer|u_pr|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add6~21 .extended_lut = "off";
defparam \resizer|u_pr|Add6~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_pr|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N42
cyclonev_lcell_comb \resizer|u_pr|Add6~25 (
// Equation(s):
// \resizer|u_pr|Add6~25_sumout  = SUM(( \resizer|u_pr|y_in_count [4] ) + ( \resizer|u_pr|y_in_count [6] ) + ( \resizer|u_pr|Add6~22  ))
// \resizer|u_pr|Add6~26  = CARRY(( \resizer|u_pr|y_in_count [4] ) + ( \resizer|u_pr|y_in_count [6] ) + ( \resizer|u_pr|Add6~22  ))

	.dataa(!\resizer|u_pr|y_in_count [4]),
	.datab(gnd),
	.datac(!\resizer|u_pr|y_in_count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add6~25_sumout ),
	.cout(\resizer|u_pr|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add6~25 .extended_lut = "off";
defparam \resizer|u_pr|Add6~25 .lut_mask = 64'h0000F0F000005555;
defparam \resizer|u_pr|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N45
cyclonev_lcell_comb \resizer|u_pr|Add6~29 (
// Equation(s):
// \resizer|u_pr|Add6~29_sumout  = SUM(( \resizer|u_pr|y_in_count [5] ) + ( \resizer|u_pr|y_in_count [7] ) + ( \resizer|u_pr|Add6~26  ))
// \resizer|u_pr|Add6~30  = CARRY(( \resizer|u_pr|y_in_count [5] ) + ( \resizer|u_pr|y_in_count [7] ) + ( \resizer|u_pr|Add6~26  ))

	.dataa(gnd),
	.datab(!\resizer|u_pr|y_in_count [7]),
	.datac(!\resizer|u_pr|y_in_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add6~29_sumout ),
	.cout(\resizer|u_pr|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add6~29 .extended_lut = "off";
defparam \resizer|u_pr|Add6~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \resizer|u_pr|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N48
cyclonev_lcell_comb \resizer|u_pr|Add6~1 (
// Equation(s):
// \resizer|u_pr|Add6~1_sumout  = SUM(( \resizer|u_pr|y_in_count [8] ) + ( \resizer|u_pr|y_in_count [6] ) + ( \resizer|u_pr|Add6~30  ))
// \resizer|u_pr|Add6~2  = CARRY(( \resizer|u_pr|y_in_count [8] ) + ( \resizer|u_pr|y_in_count [6] ) + ( \resizer|u_pr|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|y_in_count [6]),
	.datad(!\resizer|u_pr|y_in_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add6~1_sumout ),
	.cout(\resizer|u_pr|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add6~1 .extended_lut = "off";
defparam \resizer|u_pr|Add6~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_pr|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \resizer|u_ba|Add10~40 (
// Equation(s):
// \resizer|u_ba|Add10~40_combout  = ( \resizer|u_dec|Add6~1_sumout  & ( \resizer|u_pr|Add6~1_sumout  & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout ) # ((\resizer|u_nn|Add6~1_sumout )))) # (\algorithm_select[0]~1_combout  & 
// (((\resizer|u_ba|Add9~1_sumout )) # (\algorithm_select[1]~0_combout ))) ) ) ) # ( !\resizer|u_dec|Add6~1_sumout  & ( \resizer|u_pr|Add6~1_sumout  & ( (!\algorithm_select[0]~1_combout  & (\algorithm_select[1]~0_combout  & (\resizer|u_nn|Add6~1_sumout ))) # 
// (\algorithm_select[0]~1_combout  & (((\resizer|u_ba|Add9~1_sumout )) # (\algorithm_select[1]~0_combout ))) ) ) ) # ( \resizer|u_dec|Add6~1_sumout  & ( !\resizer|u_pr|Add6~1_sumout  & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout 
// ) # ((\resizer|u_nn|Add6~1_sumout )))) # (\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  & ((\resizer|u_ba|Add9~1_sumout )))) ) ) ) # ( !\resizer|u_dec|Add6~1_sumout  & ( !\resizer|u_pr|Add6~1_sumout  & ( 
// (!\algorithm_select[0]~1_combout  & (\algorithm_select[1]~0_combout  & (\resizer|u_nn|Add6~1_sumout ))) # (\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  & ((\resizer|u_ba|Add9~1_sumout )))) ) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\resizer|u_nn|Add6~1_sumout ),
	.datad(!\resizer|u_ba|Add9~1_sumout ),
	.datae(!\resizer|u_dec|Add6~1_sumout ),
	.dataf(!\resizer|u_pr|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~40 .extended_lut = "off";
defparam \resizer|u_ba|Add10~40 .lut_mask = 64'h02468ACE13579BDF;
defparam \resizer|u_ba|Add10~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N6
cyclonev_lcell_comb \resizer|u_ba|Add10~53 (
// Equation(s):
// \resizer|u_ba|Add10~53_combout  = ( \resizer|u_nn|Add6~29_sumout  & ( \resizer|u_dec|Add6~29_sumout  & ( (!\algorithm_select[0]~1_combout ) # ((!\algorithm_select[1]~0_combout  & ((\resizer|u_ba|Add9~29_sumout ))) # (\algorithm_select[1]~0_combout  & 
// (\resizer|u_pr|Add6~29_sumout ))) ) ) ) # ( !\resizer|u_nn|Add6~29_sumout  & ( \resizer|u_dec|Add6~29_sumout  & ( (!\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout )) # (\algorithm_select[0]~1_combout  & 
// ((!\algorithm_select[1]~0_combout  & ((\resizer|u_ba|Add9~29_sumout ))) # (\algorithm_select[1]~0_combout  & (\resizer|u_pr|Add6~29_sumout )))) ) ) ) # ( \resizer|u_nn|Add6~29_sumout  & ( !\resizer|u_dec|Add6~29_sumout  & ( 
// (!\algorithm_select[0]~1_combout  & (\algorithm_select[1]~0_combout )) # (\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout  & ((\resizer|u_ba|Add9~29_sumout ))) # (\algorithm_select[1]~0_combout  & (\resizer|u_pr|Add6~29_sumout )))) ) ) 
// ) # ( !\resizer|u_nn|Add6~29_sumout  & ( !\resizer|u_dec|Add6~29_sumout  & ( (\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout  & ((\resizer|u_ba|Add9~29_sumout ))) # (\algorithm_select[1]~0_combout  & (\resizer|u_pr|Add6~29_sumout )))) 
// ) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\resizer|u_pr|Add6~29_sumout ),
	.datad(!\resizer|u_ba|Add9~29_sumout ),
	.datae(!\resizer|u_nn|Add6~29_sumout ),
	.dataf(!\resizer|u_dec|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~53 .extended_lut = "off";
defparam \resizer|u_ba|Add10~53 .lut_mask = 64'h0145236789CDABEF;
defparam \resizer|u_ba|Add10~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \resizer|u_ba|Add10~52 (
// Equation(s):
// \resizer|u_ba|Add10~52_combout  = ( \resizer|u_nn|Add6~25_sumout  & ( \resizer|u_pr|Add6~25_sumout  & ( ((!\algorithm_select[0]~1_combout  & (\resizer|u_dec|Add6~25_sumout )) # (\algorithm_select[0]~1_combout  & ((\resizer|u_ba|Add9~25_sumout )))) # 
// (\algorithm_select[1]~0_combout ) ) ) ) # ( !\resizer|u_nn|Add6~25_sumout  & ( \resizer|u_pr|Add6~25_sumout  & ( (!\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  & (\resizer|u_dec|Add6~25_sumout ))) # (\algorithm_select[0]~1_combout  
// & (((\resizer|u_ba|Add9~25_sumout )) # (\algorithm_select[1]~0_combout ))) ) ) ) # ( \resizer|u_nn|Add6~25_sumout  & ( !\resizer|u_pr|Add6~25_sumout  & ( (!\algorithm_select[0]~1_combout  & (((\resizer|u_dec|Add6~25_sumout )) # 
// (\algorithm_select[1]~0_combout ))) # (\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  & ((\resizer|u_ba|Add9~25_sumout )))) ) ) ) # ( !\resizer|u_nn|Add6~25_sumout  & ( !\resizer|u_pr|Add6~25_sumout  & ( 
// (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & (\resizer|u_dec|Add6~25_sumout )) # (\algorithm_select[0]~1_combout  & ((\resizer|u_ba|Add9~25_sumout ))))) ) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\resizer|u_dec|Add6~25_sumout ),
	.datad(!\resizer|u_ba|Add9~25_sumout ),
	.datae(!\resizer|u_nn|Add6~25_sumout ),
	.dataf(!\resizer|u_pr|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~52 .extended_lut = "off";
defparam \resizer|u_ba|Add10~52 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \resizer|u_ba|Add10~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N24
cyclonev_lcell_comb \resizer|u_ba|Add10~51 (
// Equation(s):
// \resizer|u_ba|Add10~51_combout  = ( \resizer|u_pr|Add6~21_sumout  & ( \resizer|u_nn|Add6~21_sumout  & ( ((!\algorithm_select[0]~1_combout  & (\resizer|u_dec|Add6~21_sumout )) # (\algorithm_select[0]~1_combout  & ((\resizer|u_ba|Add9~21_sumout )))) # 
// (\algorithm_select[1]~0_combout ) ) ) ) # ( !\resizer|u_pr|Add6~21_sumout  & ( \resizer|u_nn|Add6~21_sumout  & ( (!\algorithm_select[0]~1_combout  & (((\resizer|u_dec|Add6~21_sumout )) # (\algorithm_select[1]~0_combout ))) # 
// (\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  & ((\resizer|u_ba|Add9~21_sumout )))) ) ) ) # ( \resizer|u_pr|Add6~21_sumout  & ( !\resizer|u_nn|Add6~21_sumout  & ( (!\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  
// & (\resizer|u_dec|Add6~21_sumout ))) # (\algorithm_select[0]~1_combout  & (((\resizer|u_ba|Add9~21_sumout )) # (\algorithm_select[1]~0_combout ))) ) ) ) # ( !\resizer|u_pr|Add6~21_sumout  & ( !\resizer|u_nn|Add6~21_sumout  & ( 
// (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & (\resizer|u_dec|Add6~21_sumout )) # (\algorithm_select[0]~1_combout  & ((\resizer|u_ba|Add9~21_sumout ))))) ) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\resizer|u_dec|Add6~21_sumout ),
	.datad(!\resizer|u_ba|Add9~21_sumout ),
	.datae(!\resizer|u_pr|Add6~21_sumout ),
	.dataf(!\resizer|u_nn|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~51 .extended_lut = "off";
defparam \resizer|u_ba|Add10~51 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \resizer|u_ba|Add10~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N54
cyclonev_lcell_comb \resizer|u_ba|Add10~50 (
// Equation(s):
// \resizer|u_ba|Add10~50_combout  = ( \resizer|u_ba|Add9~17_sumout  & ( \resizer|u_pr|Add6~17_sumout  & ( ((!\algorithm_select[1]~0_combout  & (\resizer|u_dec|Add6~17_sumout )) # (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|Add6~17_sumout )))) # 
// (\algorithm_select[0]~1_combout ) ) ) ) # ( !\resizer|u_ba|Add9~17_sumout  & ( \resizer|u_pr|Add6~17_sumout  & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout  & (\resizer|u_dec|Add6~17_sumout )) # (\algorithm_select[1]~0_combout  
// & ((\resizer|u_nn|Add6~17_sumout ))))) # (\algorithm_select[0]~1_combout  & (\algorithm_select[1]~0_combout )) ) ) ) # ( \resizer|u_ba|Add9~17_sumout  & ( !\resizer|u_pr|Add6~17_sumout  & ( (!\algorithm_select[0]~1_combout  & 
// ((!\algorithm_select[1]~0_combout  & (\resizer|u_dec|Add6~17_sumout )) # (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|Add6~17_sumout ))))) # (\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout )) ) ) ) # ( 
// !\resizer|u_ba|Add9~17_sumout  & ( !\resizer|u_pr|Add6~17_sumout  & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout  & (\resizer|u_dec|Add6~17_sumout )) # (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|Add6~17_sumout ))))) ) ) 
// )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\resizer|u_dec|Add6~17_sumout ),
	.datad(!\resizer|u_nn|Add6~17_sumout ),
	.datae(!\resizer|u_ba|Add9~17_sumout ),
	.dataf(!\resizer|u_pr|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~50 .extended_lut = "off";
defparam \resizer|u_ba|Add10~50 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \resizer|u_ba|Add10~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N12
cyclonev_lcell_comb \resizer|u_nn|x_in_count~9 (
// Equation(s):
// \resizer|u_nn|x_in_count~9_combout  = ( !\main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & (\main_fsm|current_state~q  & (\resizer|u_nn|x_out_count [8] & ((\resizer|u_nn|LessThan0~24_combout ) # (\resizer|u_nn|LessThan0~21_combout ))))) ) ) # ( 
// \main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & (\main_fsm|current_state~q  & (\resizer|u_nn|x_out_count [9] & ((\resizer|u_nn|LessThan0~24_combout ) # (\resizer|u_nn|LessThan0~21_combout ))))) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\main_fsm|current_state~q ),
	.datac(!\resizer|u_nn|x_out_count [9]),
	.datad(!\resizer|u_nn|LessThan0~21_combout ),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_nn|LessThan0~24_combout ),
	.datag(!\resizer|u_nn|x_out_count [8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|x_in_count~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|x_in_count~9 .extended_lut = "on";
defparam \resizer|u_nn|x_in_count~9 .lut_mask = 64'h0002000202020202;
defparam \resizer|u_nn|x_in_count~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \resizer|u_nn|x_in_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|x_in_count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_in_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_in_count[8] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_in_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N30
cyclonev_lcell_comb \resizer|u_pr|x_in_count~9 (
// Equation(s):
// \resizer|u_pr|x_in_count~9_combout  = ( !\main_fsm|zoom_level [0] & ( (\main_fsm|current_state~q  & (!\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count[8]~DUPLICATE_q  & ((\resizer|u_pr|LessThan0~21_combout ) # (\resizer|u_pr|LessThan0~24_combout 
// ))))) ) ) # ( \main_fsm|zoom_level [0] & ( (\main_fsm|current_state~q  & (!\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count[9]~DUPLICATE_q  & ((\resizer|u_pr|LessThan0~21_combout ) # (\resizer|u_pr|LessThan0~24_combout ))))) ) )

	.dataa(!\main_fsm|current_state~q ),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_pr|x_out_count[9]~DUPLICATE_q ),
	.datad(!\resizer|u_pr|LessThan0~24_combout ),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_pr|LessThan0~21_combout ),
	.datag(!\resizer|u_pr|x_out_count[8]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|x_in_count~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|x_in_count~9 .extended_lut = "on";
defparam \resizer|u_pr|x_in_count~9 .lut_mask = 64'h0004000404040404;
defparam \resizer|u_pr|x_in_count~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \resizer|u_pr|x_in_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|x_in_count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_in_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_in_count[8] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_in_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N57
cyclonev_lcell_comb \resizer|u_ba|Add10~48 (
// Equation(s):
// \resizer|u_ba|Add10~48_combout  = ( \SW[0]~input_o  & ( \resizer|u_pr|x_in_count [8] & ( \resizer|u_nn|x_in_count [8] ) ) ) # ( !\SW[0]~input_o  & ( \resizer|u_pr|x_in_count [8] & ( (((!\SW[2]~input_o  & \SW[3]~input_o )) # (\resizer|u_nn|x_in_count [8])) 
// # (\SW[1]~input_o ) ) ) ) # ( \SW[0]~input_o  & ( !\resizer|u_pr|x_in_count [8] & ( \resizer|u_nn|x_in_count [8] ) ) ) # ( !\SW[0]~input_o  & ( !\resizer|u_pr|x_in_count [8] & ( (!\SW[1]~input_o  & (\resizer|u_nn|x_in_count [8] & ((!\SW[3]~input_o ) # 
// (\SW[2]~input_o )))) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[3]~input_o ),
	.datad(!\resizer|u_nn|x_in_count [8]),
	.datae(!\SW[0]~input_o ),
	.dataf(!\resizer|u_pr|x_in_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~48 .extended_lut = "off";
defparam \resizer|u_ba|Add10~48 .lut_mask = 64'h00C400FF3BFF00FF;
defparam \resizer|u_ba|Add10~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N12
cyclonev_lcell_comb \resizer|u_ba|Add10~49 (
// Equation(s):
// \resizer|u_ba|Add10~49_combout  = ( \resizer|u_pr|Add6~13_sumout  & ( \resizer|u_nn|Add6~13_sumout  & ( ((!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|Add6~13_sumout ))) # (\algorithm_select[0]~1_combout  & (\resizer|u_ba|Add9~13_sumout ))) # 
// (\algorithm_select[1]~0_combout ) ) ) ) # ( !\resizer|u_pr|Add6~13_sumout  & ( \resizer|u_nn|Add6~13_sumout  & ( (!\algorithm_select[0]~1_combout  & (((\resizer|u_dec|Add6~13_sumout )) # (\algorithm_select[1]~0_combout ))) # 
// (\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|Add9~13_sumout ))) ) ) ) # ( \resizer|u_pr|Add6~13_sumout  & ( !\resizer|u_nn|Add6~13_sumout  & ( (!\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  & 
// ((\resizer|u_dec|Add6~13_sumout )))) # (\algorithm_select[0]~1_combout  & (((\resizer|u_ba|Add9~13_sumout )) # (\algorithm_select[1]~0_combout ))) ) ) ) # ( !\resizer|u_pr|Add6~13_sumout  & ( !\resizer|u_nn|Add6~13_sumout  & ( 
// (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|Add6~13_sumout ))) # (\algorithm_select[0]~1_combout  & (\resizer|u_ba|Add9~13_sumout )))) ) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\resizer|u_ba|Add9~13_sumout ),
	.datad(!\resizer|u_dec|Add6~13_sumout ),
	.datae(!\resizer|u_pr|Add6~13_sumout ),
	.dataf(!\resizer|u_nn|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~49 .extended_lut = "off";
defparam \resizer|u_ba|Add10~49 .lut_mask = 64'h048C159D26AE37BF;
defparam \resizer|u_ba|Add10~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N3
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !\SW[3]~input_o  & ( !\SW[2]~input_o  ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \resizer|u_ba|Add10~47 (
// Equation(s):
// \resizer|u_ba|Add10~47_combout  = ( \resizer|u_pr|Add6~9_sumout  & ( \resizer|u_nn|Add6~9_sumout  & ( ((!\algorithm_select[0]~1_combout  & (\resizer|u_dec|Add6~9_sumout )) # (\algorithm_select[0]~1_combout  & ((\resizer|u_ba|Add9~9_sumout )))) # 
// (\algorithm_select[1]~0_combout ) ) ) ) # ( !\resizer|u_pr|Add6~9_sumout  & ( \resizer|u_nn|Add6~9_sumout  & ( (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & (\resizer|u_dec|Add6~9_sumout )) # (\algorithm_select[0]~1_combout  & 
// ((\resizer|u_ba|Add9~9_sumout ))))) # (\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout )))) ) ) ) # ( \resizer|u_pr|Add6~9_sumout  & ( !\resizer|u_nn|Add6~9_sumout  & ( (!\algorithm_select[1]~0_combout  & 
// ((!\algorithm_select[0]~1_combout  & (\resizer|u_dec|Add6~9_sumout )) # (\algorithm_select[0]~1_combout  & ((\resizer|u_ba|Add9~9_sumout ))))) # (\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout )))) ) ) ) # ( 
// !\resizer|u_pr|Add6~9_sumout  & ( !\resizer|u_nn|Add6~9_sumout  & ( (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & (\resizer|u_dec|Add6~9_sumout )) # (\algorithm_select[0]~1_combout  & ((\resizer|u_ba|Add9~9_sumout ))))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\resizer|u_dec|Add6~9_sumout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\resizer|u_ba|Add9~9_sumout ),
	.datae(!\resizer|u_pr|Add6~9_sumout ),
	.dataf(!\resizer|u_nn|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~47 .extended_lut = "off";
defparam \resizer|u_ba|Add10~47 .lut_mask = 64'h202A252F707A757F;
defparam \resizer|u_ba|Add10~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N54
cyclonev_lcell_comb \resizer|u_nn|x_in_count~8 (
// Equation(s):
// \resizer|u_nn|x_in_count~8_combout  = ( !\resizer|u_nn|x_in_count~0_combout  & ( \main_fsm|zoom_level [0] & ( (\resizer|u_nn|x_out_count[8]~DUPLICATE_q  & !\main_fsm|zoom_level [1]) ) ) ) # ( !\resizer|u_nn|x_in_count~0_combout  & ( !\main_fsm|zoom_level 
// [0] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_nn|x_out_count [7]))) # (\main_fsm|zoom_level [1] & (\resizer|u_nn|x_out_count [9])) ) ) )

	.dataa(!\resizer|u_nn|x_out_count[8]~DUPLICATE_q ),
	.datab(!\resizer|u_nn|x_out_count [9]),
	.datac(!\resizer|u_nn|x_out_count [7]),
	.datad(!\main_fsm|zoom_level [1]),
	.datae(!\resizer|u_nn|x_in_count~0_combout ),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|x_in_count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|x_in_count~8 .extended_lut = "off";
defparam \resizer|u_nn|x_in_count~8 .lut_mask = 64'h0F33000055000000;
defparam \resizer|u_nn|x_in_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N55
dffeas \resizer|u_nn|x_in_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|x_in_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_in_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_in_count[7] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_in_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N0
cyclonev_lcell_comb \resizer|u_pr|x_in_count~8 (
// Equation(s):
// \resizer|u_pr|x_in_count~8_combout  = ( \resizer|u_pr|x_out_count [9] & ( !\resizer|u_pr|x_in_count~0_combout  & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & (\resizer|u_pr|x_out_count [7])) # (\main_fsm|zoom_level [0] & 
// ((\resizer|u_pr|x_out_count [8]))))) # (\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])))) ) ) ) # ( !\resizer|u_pr|x_out_count [9] & ( !\resizer|u_pr|x_in_count~0_combout  & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// (\resizer|u_pr|x_out_count [7])) # (\main_fsm|zoom_level [0] & ((\resizer|u_pr|x_out_count [8]))))) ) ) )

	.dataa(!\resizer|u_pr|x_out_count [7]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\resizer|u_pr|x_out_count [8]),
	.datae(!\resizer|u_pr|x_out_count [9]),
	.dataf(!\resizer|u_pr|x_in_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|x_in_count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|x_in_count~8 .extended_lut = "off";
defparam \resizer|u_pr|x_in_count~8 .lut_mask = 64'h404C707C00000000;
defparam \resizer|u_pr|x_in_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \resizer|u_pr|x_in_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|x_in_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_in_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_in_count[7] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_in_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \resizer|u_ba|x_in_count~8 (
// Equation(s):
// \resizer|u_ba|x_in_count~8_combout  = ( \main_fsm|zoom_level [0] & ( \resizer|u_ba|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_ba|x_out_count [4]))) # (\main_fsm|zoom_level [1] & (\resizer|u_ba|x_out_count [6])) ) ) ) # ( 
// !\main_fsm|zoom_level [0] & ( \resizer|u_ba|x_out_count [5] & ( (\main_fsm|zoom_level [1]) # (\resizer|u_ba|x_out_count [7]) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\resizer|u_ba|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_ba|x_out_count 
// [4]))) # (\main_fsm|zoom_level [1] & (\resizer|u_ba|x_out_count [6])) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\resizer|u_ba|x_out_count [5] & ( (\resizer|u_ba|x_out_count [7] & !\main_fsm|zoom_level [1]) ) ) )

	.dataa(!\resizer|u_ba|x_out_count [6]),
	.datab(!\resizer|u_ba|x_out_count [7]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\resizer|u_ba|x_out_count [4]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_ba|x_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|x_in_count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|x_in_count~8 .extended_lut = "off";
defparam \resizer|u_ba|x_in_count~8 .lut_mask = 64'h303005F53F3F05F5;
defparam \resizer|u_ba|x_in_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \resizer|u_ba|x_in_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|x_in_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_in_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_in_count[7] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_in_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N6
cyclonev_lcell_comb \resizer|u_dec|x_in_count~8 (
// Equation(s):
// \resizer|u_dec|x_in_count~8_combout  = ( \resizer|u_dec|x_out_count[5]~DUPLICATE_q  & ( \main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_dec|x_out_count [4]))) # (\main_fsm|zoom_level [1] & (\resizer|u_dec|x_out_count[6]~DUPLICATE_q 
// )) ) ) ) # ( !\resizer|u_dec|x_out_count[5]~DUPLICATE_q  & ( \main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_dec|x_out_count [4]))) # (\main_fsm|zoom_level [1] & (\resizer|u_dec|x_out_count[6]~DUPLICATE_q )) ) ) ) # ( 
// \resizer|u_dec|x_out_count[5]~DUPLICATE_q  & ( !\main_fsm|zoom_level [0] & ( (\main_fsm|zoom_level [1]) # (\resizer|u_dec|x_out_count [7]) ) ) ) # ( !\resizer|u_dec|x_out_count[5]~DUPLICATE_q  & ( !\main_fsm|zoom_level [0] & ( (\resizer|u_dec|x_out_count 
// [7] & !\main_fsm|zoom_level [1]) ) ) )

	.dataa(!\resizer|u_dec|x_out_count[6]~DUPLICATE_q ),
	.datab(!\resizer|u_dec|x_out_count [7]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\resizer|u_dec|x_out_count [4]),
	.datae(!\resizer|u_dec|x_out_count[5]~DUPLICATE_q ),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|x_in_count~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|x_in_count~8 .extended_lut = "off";
defparam \resizer|u_dec|x_in_count~8 .lut_mask = 64'h30303F3F05F505F5;
defparam \resizer|u_dec|x_in_count~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N4
dffeas \resizer|u_dec|x_in_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_dec|x_in_count~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_in_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_in_count[7] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_in_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N48
cyclonev_lcell_comb \resizer|u_ba|Add10~46 (
// Equation(s):
// \resizer|u_ba|Add10~46_combout  = ( \resizer|u_ba|x_in_count [7] & ( \resizer|u_dec|x_in_count [7] & ( (!\algorithm_select[1]~0_combout ) # ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|x_in_count [7])) # (\algorithm_select[0]~1_combout  & 
// ((\resizer|u_pr|x_in_count [7])))) ) ) ) # ( !\resizer|u_ba|x_in_count [7] & ( \resizer|u_dec|x_in_count [7] & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout ) # ((\resizer|u_nn|x_in_count [7])))) # (\algorithm_select[0]~1_combout 
//  & (\algorithm_select[1]~0_combout  & ((\resizer|u_pr|x_in_count [7])))) ) ) ) # ( \resizer|u_ba|x_in_count [7] & ( !\resizer|u_dec|x_in_count [7] & ( (!\algorithm_select[0]~1_combout  & (\algorithm_select[1]~0_combout  & (\resizer|u_nn|x_in_count [7]))) 
// # (\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout ) # ((\resizer|u_pr|x_in_count [7])))) ) ) ) # ( !\resizer|u_ba|x_in_count [7] & ( !\resizer|u_dec|x_in_count [7] & ( (\algorithm_select[1]~0_combout  & 
// ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|x_in_count [7])) # (\algorithm_select[0]~1_combout  & ((\resizer|u_pr|x_in_count [7]))))) ) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\resizer|u_nn|x_in_count [7]),
	.datad(!\resizer|u_pr|x_in_count [7]),
	.datae(!\resizer|u_ba|x_in_count [7]),
	.dataf(!\resizer|u_dec|x_in_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~46 .extended_lut = "off";
defparam \resizer|u_ba|Add10~46 .lut_mask = 64'h021346578A9BCEDF;
defparam \resizer|u_ba|Add10~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N30
cyclonev_lcell_comb \resizer|u_ba|x_in_count~7 (
// Equation(s):
// \resizer|u_ba|x_in_count~7_combout  = ( \main_fsm|zoom_level [0] & ( \resizer|u_ba|x_out_count [3] & ( (!\main_fsm|zoom_level [1]) # (\resizer|u_ba|x_out_count [5]) ) ) ) # ( !\main_fsm|zoom_level [0] & ( \resizer|u_ba|x_out_count [3] & ( 
// (!\main_fsm|zoom_level [1] & (\resizer|u_ba|x_out_count [6])) # (\main_fsm|zoom_level [1] & ((\resizer|u_ba|x_out_count [4]))) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\resizer|u_ba|x_out_count [3] & ( (\resizer|u_ba|x_out_count [5] & \main_fsm|zoom_level 
// [1]) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\resizer|u_ba|x_out_count [3] & ( (!\main_fsm|zoom_level [1] & (\resizer|u_ba|x_out_count [6])) # (\main_fsm|zoom_level [1] & ((\resizer|u_ba|x_out_count [4]))) ) ) )

	.dataa(!\resizer|u_ba|x_out_count [5]),
	.datab(!\resizer|u_ba|x_out_count [6]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\resizer|u_ba|x_out_count [4]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_ba|x_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|x_in_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|x_in_count~7 .extended_lut = "off";
defparam \resizer|u_ba|x_in_count~7 .lut_mask = 64'h303F0505303FF5F5;
defparam \resizer|u_ba|x_in_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N32
dffeas \resizer|u_ba|x_in_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|x_in_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_in_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_in_count[6] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_in_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \resizer|u_nn|x_in_count~7 (
// Equation(s):
// \resizer|u_nn|x_in_count~7_combout  = ( \resizer|u_nn|x_out_count [7] & ( \resizer|u_nn|x_out_count [6] & ( (!\main_fsm|zoom_level [1]) # ((!\main_fsm|zoom_level [0] & ((\resizer|u_nn|x_out_count [8]))) # (\main_fsm|zoom_level [0] & 
// (\resizer|u_nn|x_out_count [9]))) ) ) ) # ( !\resizer|u_nn|x_out_count [7] & ( \resizer|u_nn|x_out_count [6] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// ((\resizer|u_nn|x_out_count [8]))) # (\main_fsm|zoom_level [0] & (\resizer|u_nn|x_out_count [9])))) ) ) ) # ( \resizer|u_nn|x_out_count [7] & ( !\resizer|u_nn|x_out_count [6] & ( (!\main_fsm|zoom_level [1] & (((\main_fsm|zoom_level [0])))) # 
// (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & ((\resizer|u_nn|x_out_count [8]))) # (\main_fsm|zoom_level [0] & (\resizer|u_nn|x_out_count [9])))) ) ) ) # ( !\resizer|u_nn|x_out_count [7] & ( !\resizer|u_nn|x_out_count [6] & ( 
// (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & ((\resizer|u_nn|x_out_count [8]))) # (\main_fsm|zoom_level [0] & (\resizer|u_nn|x_out_count [9])))) ) ) )

	.dataa(!\resizer|u_nn|x_out_count [9]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\resizer|u_nn|x_out_count [8]),
	.datae(!\resizer|u_nn|x_out_count [7]),
	.dataf(!\resizer|u_nn|x_out_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|x_in_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|x_in_count~7 .extended_lut = "off";
defparam \resizer|u_nn|x_in_count~7 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \resizer|u_nn|x_in_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N37
dffeas \resizer|u_nn|x_in_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_nn|x_in_count~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_in_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_in_count[6] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_in_count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \resizer|u_pr|x_out_count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_out_count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_out_count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_out_count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_pr|x_out_count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \resizer|u_pr|x_in_count~7 (
// Equation(s):
// \resizer|u_pr|x_in_count~7_combout  = ( \resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( \resizer|u_pr|x_out_count[8]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0]) # ((!\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [7])) # (\main_fsm|zoom_level [1] & 
// ((\resizer|u_pr|x_out_count [9])))) ) ) ) # ( !\resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( \resizer|u_pr|x_out_count[8]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1])) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\resizer|u_pr|x_out_count [7])) # (\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count [9]))))) ) ) ) # ( \resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( !\resizer|u_pr|x_out_count[8]~DUPLICATE_q  & ( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level 
// [1])) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [7])) # (\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count [9]))))) ) ) ) # ( !\resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( 
// !\resizer|u_pr|x_out_count[8]~DUPLICATE_q  & ( (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [7])) # (\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count [9]))))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_pr|x_out_count [7]),
	.datad(!\resizer|u_pr|x_out_count [9]),
	.datae(!\resizer|u_pr|x_out_count[6]~DUPLICATE_q ),
	.dataf(!\resizer|u_pr|x_out_count[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|x_in_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|x_in_count~7 .extended_lut = "off";
defparam \resizer|u_pr|x_in_count~7 .lut_mask = 64'h04158C9D2637AEBF;
defparam \resizer|u_pr|x_in_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N14
dffeas \resizer|u_pr|x_in_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|x_in_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_in_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_in_count[6] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_in_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N6
cyclonev_lcell_comb \resizer|u_dec|x_in_count~7 (
// Equation(s):
// \resizer|u_dec|x_in_count~7_combout  = ( \main_fsm|zoom_level [0] & ( \resizer|u_dec|x_out_count [5] & ( (\resizer|u_dec|x_out_count [3]) # (\main_fsm|zoom_level [1]) ) ) ) # ( !\main_fsm|zoom_level [0] & ( \resizer|u_dec|x_out_count [5] & ( 
// (!\main_fsm|zoom_level [1] & (\resizer|u_dec|x_out_count [6])) # (\main_fsm|zoom_level [1] & ((\resizer|u_dec|x_out_count [4]))) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\resizer|u_dec|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & 
// \resizer|u_dec|x_out_count [3]) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\resizer|u_dec|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & (\resizer|u_dec|x_out_count [6])) # (\main_fsm|zoom_level [1] & ((\resizer|u_dec|x_out_count [4]))) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\resizer|u_dec|x_out_count [6]),
	.datac(!\resizer|u_dec|x_out_count [4]),
	.datad(!\resizer|u_dec|x_out_count [3]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_dec|x_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|x_in_count~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|x_in_count~7 .extended_lut = "off";
defparam \resizer|u_dec|x_in_count~7 .lut_mask = 64'h272700AA272755FF;
defparam \resizer|u_dec|x_in_count~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N8
dffeas \resizer|u_dec|x_in_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|x_in_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_in_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_in_count[6] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_in_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N9
cyclonev_lcell_comb \resizer|u_ba|Add10~45 (
// Equation(s):
// \resizer|u_ba|Add10~45_combout  = ( \resizer|u_pr|x_in_count [6] & ( \resizer|u_dec|x_in_count [6] & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout ) # ((\resizer|u_nn|x_in_count [6])))) # (\algorithm_select[0]~1_combout  & 
// (((\resizer|u_ba|x_in_count [6])) # (\algorithm_select[1]~0_combout ))) ) ) ) # ( !\resizer|u_pr|x_in_count [6] & ( \resizer|u_dec|x_in_count [6] & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout ) # ((\resizer|u_nn|x_in_count 
// [6])))) # (\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|x_in_count [6]))) ) ) ) # ( \resizer|u_pr|x_in_count [6] & ( !\resizer|u_dec|x_in_count [6] & ( (!\algorithm_select[0]~1_combout  & 
// (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|x_in_count [6])))) # (\algorithm_select[0]~1_combout  & (((\resizer|u_ba|x_in_count [6])) # (\algorithm_select[1]~0_combout ))) ) ) ) # ( !\resizer|u_pr|x_in_count [6] & ( !\resizer|u_dec|x_in_count [6] & 
// ( (!\algorithm_select[0]~1_combout  & (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|x_in_count [6])))) # (\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|x_in_count [6]))) ) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\resizer|u_ba|x_in_count [6]),
	.datad(!\resizer|u_nn|x_in_count [6]),
	.datae(!\resizer|u_pr|x_in_count [6]),
	.dataf(!\resizer|u_dec|x_in_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~45 .extended_lut = "off";
defparam \resizer|u_ba|Add10~45 .lut_mask = 64'h042615378CAE9DBF;
defparam \resizer|u_ba|Add10~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N0
cyclonev_lcell_comb \resizer|u_ba|Add10~44 (
// Equation(s):
// \resizer|u_ba|Add10~44_combout  = ( \resizer|u_dec|y_in_count [1] & ( \resizer|u_ba|y_in_count [1] & ( (!\algorithm_select[1]~0_combout ) # ((!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|y_in_count [1]))) # (\algorithm_select[0]~1_combout  & 
// (\resizer|u_pr|y_in_count [1]))) ) ) ) # ( !\resizer|u_dec|y_in_count [1] & ( \resizer|u_ba|y_in_count [1] & ( (!\algorithm_select[0]~1_combout  & (((\algorithm_select[1]~0_combout  & \resizer|u_nn|y_in_count [1])))) # (\algorithm_select[0]~1_combout  & 
// (((!\algorithm_select[1]~0_combout )) # (\resizer|u_pr|y_in_count [1]))) ) ) ) # ( \resizer|u_dec|y_in_count [1] & ( !\resizer|u_ba|y_in_count [1] & ( (!\algorithm_select[0]~1_combout  & (((!\algorithm_select[1]~0_combout ) # (\resizer|u_nn|y_in_count 
// [1])))) # (\algorithm_select[0]~1_combout  & (\resizer|u_pr|y_in_count [1] & (\algorithm_select[1]~0_combout ))) ) ) ) # ( !\resizer|u_dec|y_in_count [1] & ( !\resizer|u_ba|y_in_count [1] & ( (\algorithm_select[1]~0_combout  & 
// ((!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|y_in_count [1]))) # (\algorithm_select[0]~1_combout  & (\resizer|u_pr|y_in_count [1])))) ) ) )

	.dataa(!\resizer|u_pr|y_in_count [1]),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\algorithm_select[1]~0_combout ),
	.datad(!\resizer|u_nn|y_in_count [1]),
	.datae(!\resizer|u_dec|y_in_count [1]),
	.dataf(!\resizer|u_ba|y_in_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~44 .extended_lut = "off";
defparam \resizer|u_ba|Add10~44 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \resizer|u_ba|Add10~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \resizer|u_nn|y_in_count[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|y_in_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|y_in_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|y_in_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \resizer|u_nn|y_in_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \resizer|u_dec|y_in_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|y_in_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|y_in_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|y_in_count[0] .is_wysiwyg = "true";
defparam \resizer|u_dec|y_in_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N42
cyclonev_lcell_comb \resizer|u_ba|Add10~42 (
// Equation(s):
// \resizer|u_ba|Add10~42_combout  = ( \resizer|u_dec|y_in_count [0] & ( \resizer|u_ba|y_in_count [0] & ( (!\algorithm_select[1]~0_combout ) # ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|y_in_count[0]~DUPLICATE_q )) # (\algorithm_select[0]~1_combout  
// & ((\resizer|u_pr|y_in_count [0])))) ) ) ) # ( !\resizer|u_dec|y_in_count [0] & ( \resizer|u_ba|y_in_count [0] & ( (!\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout )))) # (\algorithm_select[1]~0_combout  & 
// ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|y_in_count[0]~DUPLICATE_q )) # (\algorithm_select[0]~1_combout  & ((\resizer|u_pr|y_in_count [0]))))) ) ) ) # ( \resizer|u_dec|y_in_count [0] & ( !\resizer|u_ba|y_in_count [0] & ( 
// (!\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout )))) # (\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|y_in_count[0]~DUPLICATE_q )) # (\algorithm_select[0]~1_combout  & 
// ((\resizer|u_pr|y_in_count [0]))))) ) ) ) # ( !\resizer|u_dec|y_in_count [0] & ( !\resizer|u_ba|y_in_count [0] & ( (\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|y_in_count[0]~DUPLICATE_q )) # 
// (\algorithm_select[0]~1_combout  & ((\resizer|u_pr|y_in_count [0]))))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\resizer|u_nn|y_in_count[0]~DUPLICATE_q ),
	.datac(!\resizer|u_pr|y_in_count [0]),
	.datad(!\algorithm_select[0]~1_combout ),
	.datae(!\resizer|u_dec|y_in_count [0]),
	.dataf(!\resizer|u_ba|y_in_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~42 .extended_lut = "off";
defparam \resizer|u_ba|Add10~42 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \resizer|u_ba|Add10~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \resizer|u_ba|x_in_count~6 (
// Equation(s):
// \resizer|u_ba|x_in_count~6_combout  = ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \resizer|u_ba|x_out_count [4] ) ) ) # ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \resizer|u_ba|x_out_count [3] ) ) ) # ( 
// \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( \resizer|u_ba|x_out_count [2] ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( \resizer|u_ba|x_out_count [5] ) ) )

	.dataa(!\resizer|u_ba|x_out_count [5]),
	.datab(!\resizer|u_ba|x_out_count [4]),
	.datac(!\resizer|u_ba|x_out_count [3]),
	.datad(!\resizer|u_ba|x_out_count [2]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|x_in_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|x_in_count~6 .extended_lut = "off";
defparam \resizer|u_ba|x_in_count~6 .lut_mask = 64'h555500FF0F0F3333;
defparam \resizer|u_ba|x_in_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N38
dffeas \resizer|u_ba|x_in_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|x_in_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_in_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_in_count[5] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_in_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N42
cyclonev_lcell_comb \resizer|u_nn|x_in_count~6 (
// Equation(s):
// \resizer|u_nn|x_in_count~6_combout  = ( \resizer|u_nn|x_out_count [8] & ( \resizer|u_nn|x_out_count [6] & ( ((!\main_fsm|zoom_level [1] & (\resizer|u_nn|x_out_count [5])) # (\main_fsm|zoom_level [1] & ((\resizer|u_nn|x_out_count [7])))) # 
// (\main_fsm|zoom_level [0]) ) ) ) # ( !\resizer|u_nn|x_out_count [8] & ( \resizer|u_nn|x_out_count [6] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\resizer|u_nn|x_out_count [5])) # (\main_fsm|zoom_level [1] & ((\resizer|u_nn|x_out_count 
// [7]))))) # (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1])) ) ) ) # ( \resizer|u_nn|x_out_count [8] & ( !\resizer|u_nn|x_out_count [6] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & (\resizer|u_nn|x_out_count [5])) # 
// (\main_fsm|zoom_level [1] & ((\resizer|u_nn|x_out_count [7]))))) # (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1])) ) ) ) # ( !\resizer|u_nn|x_out_count [8] & ( !\resizer|u_nn|x_out_count [6] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level 
// [1] & (\resizer|u_nn|x_out_count [5])) # (\main_fsm|zoom_level [1] & ((\resizer|u_nn|x_out_count [7]))))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_nn|x_out_count [5]),
	.datad(!\resizer|u_nn|x_out_count [7]),
	.datae(!\resizer|u_nn|x_out_count [8]),
	.dataf(!\resizer|u_nn|x_out_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|x_in_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|x_in_count~6 .extended_lut = "off";
defparam \resizer|u_nn|x_in_count~6 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \resizer|u_nn|x_in_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N43
dffeas \resizer|u_nn|x_in_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|x_in_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_in_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_in_count[5] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_in_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N42
cyclonev_lcell_comb \resizer|u_dec|x_in_count~6 (
// Equation(s):
// \resizer|u_dec|x_in_count~6_combout  = ( \resizer|u_dec|x_out_count [2] & ( \resizer|u_dec|x_out_count [5] & ( (!\main_fsm|zoom_level [1]) # ((!\main_fsm|zoom_level [0] & ((\resizer|u_dec|x_out_count [3]))) # (\main_fsm|zoom_level [0] & 
// (\resizer|u_dec|x_out_count [4]))) ) ) ) # ( !\resizer|u_dec|x_out_count [2] & ( \resizer|u_dec|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// ((\resizer|u_dec|x_out_count [3]))) # (\main_fsm|zoom_level [0] & (\resizer|u_dec|x_out_count [4])))) ) ) ) # ( \resizer|u_dec|x_out_count [2] & ( !\resizer|u_dec|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & (((\main_fsm|zoom_level [0])))) # 
// (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & ((\resizer|u_dec|x_out_count [3]))) # (\main_fsm|zoom_level [0] & (\resizer|u_dec|x_out_count [4])))) ) ) ) # ( !\resizer|u_dec|x_out_count [2] & ( !\resizer|u_dec|x_out_count [5] & ( 
// (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & ((\resizer|u_dec|x_out_count [3]))) # (\main_fsm|zoom_level [0] & (\resizer|u_dec|x_out_count [4])))) ) ) )

	.dataa(!\resizer|u_dec|x_out_count [4]),
	.datab(!\resizer|u_dec|x_out_count [3]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\resizer|u_dec|x_out_count [2]),
	.dataf(!\resizer|u_dec|x_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|x_in_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|x_in_count~6 .extended_lut = "off";
defparam \resizer|u_dec|x_in_count~6 .lut_mask = 64'h030503F5F305F3F5;
defparam \resizer|u_dec|x_in_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N44
dffeas \resizer|u_dec|x_in_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|x_in_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_in_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_in_count[5] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_in_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N18
cyclonev_lcell_comb \resizer|u_pr|x_in_count~6 (
// Equation(s):
// \resizer|u_pr|x_in_count~6_combout  = ( \resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( \resizer|u_pr|x_out_count [5] & ( (!\main_fsm|zoom_level [1]) # ((!\main_fsm|zoom_level [0] & (\resizer|u_pr|x_out_count [7])) # (\main_fsm|zoom_level [0] & 
// ((\resizer|u_pr|x_out_count [8])))) ) ) ) # ( !\resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( \resizer|u_pr|x_out_count [5] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1]) # ((\resizer|u_pr|x_out_count [7])))) # (\main_fsm|zoom_level [0] & 
// (\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count [8])))) ) ) ) # ( \resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( !\resizer|u_pr|x_out_count [5] & ( (!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [7]))) # 
// (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1]) # ((\resizer|u_pr|x_out_count [8])))) ) ) ) # ( !\resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( !\resizer|u_pr|x_out_count [5] & ( (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// (\resizer|u_pr|x_out_count [7])) # (\main_fsm|zoom_level [0] & ((\resizer|u_pr|x_out_count [8]))))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_pr|x_out_count [7]),
	.datad(!\resizer|u_pr|x_out_count [8]),
	.datae(!\resizer|u_pr|x_out_count[6]~DUPLICATE_q ),
	.dataf(!\resizer|u_pr|x_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|x_in_count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|x_in_count~6 .extended_lut = "off";
defparam \resizer|u_pr|x_in_count~6 .lut_mask = 64'h021346578A9BCEDF;
defparam \resizer|u_pr|x_in_count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N20
dffeas \resizer|u_pr|x_in_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|x_in_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_in_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_in_count[5] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_in_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \resizer|u_ba|Add10~43 (
// Equation(s):
// \resizer|u_ba|Add10~43_combout  = ( \resizer|u_dec|x_in_count [5] & ( \resizer|u_pr|x_in_count [5] & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout ) # ((\resizer|u_nn|x_in_count [5])))) # (\algorithm_select[0]~1_combout  & 
// (((\resizer|u_ba|x_in_count [5])) # (\algorithm_select[1]~0_combout ))) ) ) ) # ( !\resizer|u_dec|x_in_count [5] & ( \resizer|u_pr|x_in_count [5] & ( (!\algorithm_select[0]~1_combout  & (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|x_in_count [5])))) 
// # (\algorithm_select[0]~1_combout  & (((\resizer|u_ba|x_in_count [5])) # (\algorithm_select[1]~0_combout ))) ) ) ) # ( \resizer|u_dec|x_in_count [5] & ( !\resizer|u_pr|x_in_count [5] & ( (!\algorithm_select[0]~1_combout  & 
// ((!\algorithm_select[1]~0_combout ) # ((\resizer|u_nn|x_in_count [5])))) # (\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|x_in_count [5]))) ) ) ) # ( !\resizer|u_dec|x_in_count [5] & ( !\resizer|u_pr|x_in_count [5] & 
// ( (!\algorithm_select[0]~1_combout  & (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|x_in_count [5])))) # (\algorithm_select[0]~1_combout  & (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|x_in_count [5]))) ) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\resizer|u_ba|x_in_count [5]),
	.datad(!\resizer|u_nn|x_in_count [5]),
	.datae(!\resizer|u_dec|x_in_count [5]),
	.dataf(!\resizer|u_pr|x_in_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~43 .extended_lut = "off";
defparam \resizer|u_ba|Add10~43 .lut_mask = 64'h04268CAE15379DBF;
defparam \resizer|u_ba|Add10~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N30
cyclonev_lcell_comb \resizer|u_ba|Add10~9 (
// Equation(s):
// \resizer|u_ba|Add10~9_sumout  = SUM(( \resizer|u_ba|Add10~42_combout  ) + ( \resizer|u_ba|Add10~43_combout  ) + ( !VCC ))
// \resizer|u_ba|Add10~10  = CARRY(( \resizer|u_ba|Add10~42_combout  ) + ( \resizer|u_ba|Add10~43_combout  ) + ( !VCC ))

	.dataa(!\resizer|u_ba|Add10~42_combout ),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add10~9_sumout ),
	.cout(\resizer|u_ba|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~9 .extended_lut = "off";
defparam \resizer|u_ba|Add10~9 .lut_mask = 64'h0000F0F000005555;
defparam \resizer|u_ba|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N33
cyclonev_lcell_comb \resizer|u_ba|Add10~13 (
// Equation(s):
// \resizer|u_ba|Add10~13_sumout  = SUM(( \resizer|u_ba|Add10~44_combout  ) + ( \resizer|u_ba|Add10~45_combout  ) + ( \resizer|u_ba|Add10~10  ))
// \resizer|u_ba|Add10~14  = CARRY(( \resizer|u_ba|Add10~44_combout  ) + ( \resizer|u_ba|Add10~45_combout  ) + ( \resizer|u_ba|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~45_combout ),
	.datad(!\resizer|u_ba|Add10~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add10~13_sumout ),
	.cout(\resizer|u_ba|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~13 .extended_lut = "off";
defparam \resizer|u_ba|Add10~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_ba|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N36
cyclonev_lcell_comb \resizer|u_ba|Add10~17 (
// Equation(s):
// \resizer|u_ba|Add10~17_sumout  = SUM(( \resizer|u_ba|Add10~46_combout  ) + ( \resizer|u_ba|Add10~47_combout  ) + ( \resizer|u_ba|Add10~14  ))
// \resizer|u_ba|Add10~18  = CARRY(( \resizer|u_ba|Add10~46_combout  ) + ( \resizer|u_ba|Add10~47_combout  ) + ( \resizer|u_ba|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~47_combout ),
	.datad(!\resizer|u_ba|Add10~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add10~17_sumout ),
	.cout(\resizer|u_ba|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~17 .extended_lut = "off";
defparam \resizer|u_ba|Add10~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \resizer|u_ba|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N39
cyclonev_lcell_comb \resizer|u_ba|Add10~21 (
// Equation(s):
// \resizer|u_ba|Add10~21_sumout  = SUM(( \resizer|u_ba|Add10~49_combout  ) + ( (\resizer|u_ba|Add10~48_combout  & (((\Equal0~1_combout ) # (\SW[0]~input_o )) # (\SW[1]~input_o ))) ) + ( \resizer|u_ba|Add10~18  ))
// \resizer|u_ba|Add10~22  = CARRY(( \resizer|u_ba|Add10~49_combout  ) + ( (\resizer|u_ba|Add10~48_combout  & (((\Equal0~1_combout ) # (\SW[0]~input_o )) # (\SW[1]~input_o ))) ) + ( \resizer|u_ba|Add10~18  ))

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\resizer|u_ba|Add10~48_combout ),
	.datad(!\resizer|u_ba|Add10~49_combout ),
	.datae(gnd),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add10~21_sumout ),
	.cout(\resizer|u_ba|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~21 .extended_lut = "off";
defparam \resizer|u_ba|Add10~21 .lut_mask = 64'h0000F8F0000000FF;
defparam \resizer|u_ba|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N42
cyclonev_lcell_comb \resizer|u_ba|Add10~25 (
// Equation(s):
// \resizer|u_ba|Add10~25_sumout  = SUM(( \resizer|u_ba|Add10~50_combout  ) + ( GND ) + ( \resizer|u_ba|Add10~22  ))
// \resizer|u_ba|Add10~26  = CARRY(( \resizer|u_ba|Add10~50_combout  ) + ( GND ) + ( \resizer|u_ba|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add10~25_sumout ),
	.cout(\resizer|u_ba|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~25 .extended_lut = "off";
defparam \resizer|u_ba|Add10~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N45
cyclonev_lcell_comb \resizer|u_ba|Add10~29 (
// Equation(s):
// \resizer|u_ba|Add10~29_sumout  = SUM(( \resizer|u_ba|Add10~51_combout  ) + ( GND ) + ( \resizer|u_ba|Add10~26  ))
// \resizer|u_ba|Add10~30  = CARRY(( \resizer|u_ba|Add10~51_combout  ) + ( GND ) + ( \resizer|u_ba|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~51_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add10~29_sumout ),
	.cout(\resizer|u_ba|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~29 .extended_lut = "off";
defparam \resizer|u_ba|Add10~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N48
cyclonev_lcell_comb \resizer|u_ba|Add10~33 (
// Equation(s):
// \resizer|u_ba|Add10~33_sumout  = SUM(( \resizer|u_ba|Add10~52_combout  ) + ( GND ) + ( \resizer|u_ba|Add10~30  ))
// \resizer|u_ba|Add10~34  = CARRY(( \resizer|u_ba|Add10~52_combout  ) + ( GND ) + ( \resizer|u_ba|Add10~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~52_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add10~33_sumout ),
	.cout(\resizer|u_ba|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~33 .extended_lut = "off";
defparam \resizer|u_ba|Add10~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N51
cyclonev_lcell_comb \resizer|u_ba|Add10~37 (
// Equation(s):
// \resizer|u_ba|Add10~37_sumout  = SUM(( \resizer|u_ba|Add10~53_combout  ) + ( GND ) + ( \resizer|u_ba|Add10~34  ))
// \resizer|u_ba|Add10~38  = CARRY(( \resizer|u_ba|Add10~53_combout  ) + ( GND ) + ( \resizer|u_ba|Add10~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~53_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add10~37_sumout ),
	.cout(\resizer|u_ba|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~37 .extended_lut = "off";
defparam \resizer|u_ba|Add10~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \resizer|u_ba|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N54
cyclonev_lcell_comb \resizer|u_ba|Add10~1 (
// Equation(s):
// \resizer|u_ba|Add10~1_sumout  = SUM(( \resizer|u_ba|Add10~40_combout  ) + ( GND ) + ( \resizer|u_ba|Add10~38  ))
// \resizer|u_ba|Add10~2  = CARRY(( \resizer|u_ba|Add10~40_combout  ) + ( GND ) + ( \resizer|u_ba|Add10~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add10~1_sumout ),
	.cout(\resizer|u_ba|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~1 .extended_lut = "off";
defparam \resizer|u_ba|Add10~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N51
cyclonev_lcell_comb \resizer|u_ba|Add9~5 (
// Equation(s):
// \resizer|u_ba|Add9~5_sumout  = SUM(( \resizer|u_ba|y_in_count [7] ) + ( GND ) + ( \resizer|u_ba|Add9~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|y_in_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add9~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add9~5 .extended_lut = "off";
defparam \resizer|u_ba|Add9~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N21
cyclonev_lcell_comb \resizer|u_dec|Add6~5 (
// Equation(s):
// \resizer|u_dec|Add6~5_sumout  = SUM(( \resizer|u_dec|y_in_count [7] ) + ( GND ) + ( \resizer|u_dec|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_dec|y_in_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_dec|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_dec|Add6~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|Add6~5 .extended_lut = "off";
defparam \resizer|u_dec|Add6~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_dec|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N51
cyclonev_lcell_comb \resizer|u_pr|Add6~5 (
// Equation(s):
// \resizer|u_pr|Add6~5_sumout  = SUM(( \resizer|u_pr|y_in_count [7] ) + ( GND ) + ( \resizer|u_pr|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_pr|y_in_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_pr|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_pr|Add6~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|Add6~5 .extended_lut = "off";
defparam \resizer|u_pr|Add6~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_pr|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N51
cyclonev_lcell_comb \resizer|u_nn|Add6~5 (
// Equation(s):
// \resizer|u_nn|Add6~5_sumout  = SUM(( \resizer|u_nn|y_in_count [7] ) + ( GND ) + ( \resizer|u_nn|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_nn|y_in_count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_nn|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_nn|Add6~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|Add6~5 .extended_lut = "off";
defparam \resizer|u_nn|Add6~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_nn|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N0
cyclonev_lcell_comb \resizer|u_ba|Add10~41 (
// Equation(s):
// \resizer|u_ba|Add10~41_combout  = ( \resizer|u_pr|Add6~5_sumout  & ( \resizer|u_nn|Add6~5_sumout  & ( ((!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|Add6~5_sumout ))) # (\algorithm_select[0]~1_combout  & (\resizer|u_ba|Add9~5_sumout ))) # 
// (\algorithm_select[1]~0_combout ) ) ) ) # ( !\resizer|u_pr|Add6~5_sumout  & ( \resizer|u_nn|Add6~5_sumout  & ( (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|Add6~5_sumout ))) # (\algorithm_select[0]~1_combout  & 
// (\resizer|u_ba|Add9~5_sumout )))) # (\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout )))) ) ) ) # ( \resizer|u_pr|Add6~5_sumout  & ( !\resizer|u_nn|Add6~5_sumout  & ( (!\algorithm_select[1]~0_combout  & 
// ((!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|Add6~5_sumout ))) # (\algorithm_select[0]~1_combout  & (\resizer|u_ba|Add9~5_sumout )))) # (\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout )))) ) ) ) # ( 
// !\resizer|u_pr|Add6~5_sumout  & ( !\resizer|u_nn|Add6~5_sumout  & ( (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|Add6~5_sumout ))) # (\algorithm_select[0]~1_combout  & (\resizer|u_ba|Add9~5_sumout )))) ) ) )

	.dataa(!\resizer|u_ba|Add9~5_sumout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\resizer|u_dec|Add6~5_sumout ),
	.datae(!\resizer|u_pr|Add6~5_sumout ),
	.dataf(!\resizer|u_nn|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|Add10~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~41 .extended_lut = "off";
defparam \resizer|u_ba|Add10~41 .lut_mask = 64'h04C407C734F437F7;
defparam \resizer|u_ba|Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N57
cyclonev_lcell_comb \resizer|u_ba|Add10~5 (
// Equation(s):
// \resizer|u_ba|Add10~5_sumout  = SUM(( \resizer|u_ba|Add10~41_combout  ) + ( GND ) + ( \resizer|u_ba|Add10~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add10~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add10~5 .extended_lut = "off";
defparam \resizer|u_ba|Add10~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \resizer|u_ba|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N30
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2] = ( \resizer|u_ba|Add10~5_sumout  & ( !\resizer|u_ba|Add10~1_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_ba|Add10~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add10~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .lut_mask = 64'h00000000CCCCCCCC;
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N36
cyclonev_lcell_comb \resizer|u_pr|x_in_count~1 (
// Equation(s):
// \resizer|u_pr|x_in_count~1_combout  = ( \resizer|u_pr|x_out_count [0] & ( \resizer|u_pr|x_out_count [3] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1]) # ((\resizer|u_pr|x_out_count [2])))) # (\main_fsm|zoom_level [0] & 
// (((\resizer|u_pr|x_out_count [1])) # (\main_fsm|zoom_level [1]))) ) ) ) # ( !\resizer|u_pr|x_out_count [0] & ( \resizer|u_pr|x_out_count [3] & ( (!\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [2]))) # 
// (\main_fsm|zoom_level [0] & (((\resizer|u_pr|x_out_count [1])) # (\main_fsm|zoom_level [1]))) ) ) ) # ( \resizer|u_pr|x_out_count [0] & ( !\resizer|u_pr|x_out_count [3] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1]) # 
// ((\resizer|u_pr|x_out_count [2])))) # (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count [1])))) ) ) ) # ( !\resizer|u_pr|x_out_count [0] & ( !\resizer|u_pr|x_out_count [3] & ( (!\main_fsm|zoom_level [0] & 
// (\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [2]))) # (\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count [1])))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_pr|x_out_count [2]),
	.datad(!\resizer|u_pr|x_out_count [1]),
	.datae(!\resizer|u_pr|x_out_count [0]),
	.dataf(!\resizer|u_pr|x_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|x_in_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|x_in_count~1 .extended_lut = "off";
defparam \resizer|u_pr|x_in_count~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \resizer|u_pr|x_in_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N38
dffeas \resizer|u_pr|x_in_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|x_in_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_in_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_in_count[0] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_in_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N24
cyclonev_lcell_comb \resizer|u_dec|x_in_count~0 (
// Equation(s):
// \resizer|u_dec|x_in_count~0_combout  = ( \resizer|u_dec|LessThan0~12_combout  & ( \resizer|u_dec|y_in_count~0_combout  & ( (\resizer|u_dec|x_out_count [0] & ((\resizer|u_dec|LessThan0~13_combout ) # (\resizer|u_dec|Add1~1_sumout ))) ) ) ) # ( 
// !\resizer|u_dec|LessThan0~12_combout  & ( \resizer|u_dec|y_in_count~0_combout  & ( (\resizer|u_dec|x_out_count [0] & (((!\resizer|u_dec|LessThan0~3_combout  & \resizer|u_dec|LessThan0~13_combout )) # (\resizer|u_dec|Add1~1_sumout ))) ) ) )

	.dataa(!\resizer|u_dec|Add1~1_sumout ),
	.datab(!\resizer|u_dec|LessThan0~3_combout ),
	.datac(!\resizer|u_dec|x_out_count [0]),
	.datad(!\resizer|u_dec|LessThan0~13_combout ),
	.datae(!\resizer|u_dec|LessThan0~12_combout ),
	.dataf(!\resizer|u_dec|y_in_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|x_in_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|x_in_count~0 .extended_lut = "off";
defparam \resizer|u_dec|x_in_count~0 .lut_mask = 64'h00000000050D050F;
defparam \resizer|u_dec|x_in_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N26
dffeas \resizer|u_dec|x_in_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|x_in_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_in_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_in_count[0] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_in_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y15_N36
cyclonev_lcell_comb \resizer|u_ba|x_in_count~0 (
// Equation(s):
// \resizer|u_ba|x_in_count~0_combout  = ( \resizer|u_ba|x_out_count [0] & ( \resizer|u_dec|y_in_count~0_combout  & ( ((\resizer|u_ba|LessThan0~13_combout  & ((!\resizer|u_ba|LessThan0~3_combout ) # (\resizer|u_ba|LessThan0~12_combout )))) # 
// (\resizer|u_ba|Add1~1_sumout ) ) ) )

	.dataa(!\resizer|u_ba|LessThan0~12_combout ),
	.datab(!\resizer|u_ba|Add1~1_sumout ),
	.datac(!\resizer|u_ba|LessThan0~13_combout ),
	.datad(!\resizer|u_ba|LessThan0~3_combout ),
	.datae(!\resizer|u_ba|x_out_count [0]),
	.dataf(!\resizer|u_dec|y_in_count~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|x_in_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|x_in_count~0 .extended_lut = "off";
defparam \resizer|u_ba|x_in_count~0 .lut_mask = 64'h0000000000003F37;
defparam \resizer|u_ba|x_in_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y15_N38
dffeas \resizer|u_ba|x_in_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|x_in_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_in_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_in_count[0] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_in_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N24
cyclonev_lcell_comb \resizer|u_nn|x_in_count~1 (
// Equation(s):
// \resizer|u_nn|x_in_count~1_combout  = ( \resizer|u_nn|x_out_count [1] & ( \main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1]) # (\resizer|u_nn|x_out_count [3]) ) ) ) # ( !\resizer|u_nn|x_out_count [1] & ( \main_fsm|zoom_level [0] & ( 
// (\main_fsm|zoom_level [1] & \resizer|u_nn|x_out_count [3]) ) ) ) # ( \resizer|u_nn|x_out_count [1] & ( !\main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & (\resizer|u_nn|x_out_count [0])) # (\main_fsm|zoom_level [1] & ((\resizer|u_nn|x_out_count 
// [2]))) ) ) ) # ( !\resizer|u_nn|x_out_count [1] & ( !\main_fsm|zoom_level [0] & ( (!\main_fsm|zoom_level [1] & (\resizer|u_nn|x_out_count [0])) # (\main_fsm|zoom_level [1] & ((\resizer|u_nn|x_out_count [2]))) ) ) )

	.dataa(!\resizer|u_nn|x_out_count [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_nn|x_out_count [2]),
	.datad(!\resizer|u_nn|x_out_count [3]),
	.datae(!\resizer|u_nn|x_out_count [1]),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|x_in_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|x_in_count~1 .extended_lut = "off";
defparam \resizer|u_nn|x_in_count~1 .lut_mask = 64'h474747470033CCFF;
defparam \resizer|u_nn|x_in_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \resizer|u_nn|x_in_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|x_in_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_in_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_in_count[0] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_in_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \resizer|Mux22~0 (
// Equation(s):
// \resizer|Mux22~0_combout  = ( \resizer|u_ba|x_in_count [0] & ( \resizer|u_nn|x_in_count [0] & ( (!\algorithm_select[1]~0_combout  & (((\resizer|u_dec|x_in_count [0])) # (\algorithm_select[0]~1_combout ))) # (\algorithm_select[1]~0_combout  & 
// ((!\algorithm_select[0]~1_combout ) # ((\resizer|u_pr|x_in_count [0])))) ) ) ) # ( !\resizer|u_ba|x_in_count [0] & ( \resizer|u_nn|x_in_count [0] & ( (!\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|x_in_count 
// [0])))) # (\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout ) # ((\resizer|u_pr|x_in_count [0])))) ) ) ) # ( \resizer|u_ba|x_in_count [0] & ( !\resizer|u_nn|x_in_count [0] & ( (!\algorithm_select[1]~0_combout  & 
// (((\resizer|u_dec|x_in_count [0])) # (\algorithm_select[0]~1_combout ))) # (\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & (\resizer|u_pr|x_in_count [0]))) ) ) ) # ( !\resizer|u_ba|x_in_count [0] & ( !\resizer|u_nn|x_in_count [0] & ( 
// (!\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|x_in_count [0])))) # (\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & (\resizer|u_pr|x_in_count [0]))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\resizer|u_pr|x_in_count [0]),
	.datad(!\resizer|u_dec|x_in_count [0]),
	.datae(!\resizer|u_ba|x_in_count [0]),
	.dataf(!\resizer|u_nn|x_in_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux22~0 .extended_lut = "off";
defparam \resizer|Mux22~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \resizer|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N21
cyclonev_lcell_comb \resizer|u_dec|x_in_count~1 (
// Equation(s):
// \resizer|u_dec|x_in_count~1_combout  = ( \main_fsm|zoom_level [0] & ( \resizer|u_dec|x_out_count[0]~DUPLICATE_q  ) ) # ( !\main_fsm|zoom_level [0] & ( \resizer|u_dec|x_out_count[1]~DUPLICATE_q  ) )

	.dataa(!\resizer|u_dec|x_out_count[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\resizer|u_dec|x_out_count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|zoom_level [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|x_in_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|x_in_count~1 .extended_lut = "off";
defparam \resizer|u_dec|x_in_count~1 .lut_mask = 64'h555555550F0F0F0F;
defparam \resizer|u_dec|x_in_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N6
cyclonev_lcell_comb \resizer|u_dec|x_in_count~2 (
// Equation(s):
// \resizer|u_dec|x_in_count~2_combout  = ( \resizer|u_dec|x_in_count~1_combout  & ( \resizer|u_dec|LessThan0~23_combout  & ( (!\resizer|u_dec|Add0~0_combout  & (\resizer|u_dec|Add1~1_sumout  & \main_fsm|current_state~q )) ) ) ) # ( 
// \resizer|u_dec|x_in_count~1_combout  & ( !\resizer|u_dec|LessThan0~23_combout  & ( (!\resizer|u_dec|Add0~0_combout  & (\main_fsm|current_state~q  & ((\resizer|u_dec|Add1~1_sumout ) # (\resizer|u_dec|LessThan0~13_combout )))) ) ) )

	.dataa(!\resizer|u_dec|Add0~0_combout ),
	.datab(!\resizer|u_dec|LessThan0~13_combout ),
	.datac(!\resizer|u_dec|Add1~1_sumout ),
	.datad(!\main_fsm|current_state~q ),
	.datae(!\resizer|u_dec|x_in_count~1_combout ),
	.dataf(!\resizer|u_dec|LessThan0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|x_in_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|x_in_count~2 .extended_lut = "off";
defparam \resizer|u_dec|x_in_count~2 .lut_mask = 64'h0000002A0000000A;
defparam \resizer|u_dec|x_in_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \resizer|u_dec|x_in_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|x_in_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_in_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_in_count[1] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_in_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N30
cyclonev_lcell_comb \resizer|u_nn|x_in_count~2 (
// Equation(s):
// \resizer|u_nn|x_in_count~2_combout  = ( \resizer|u_nn|x_out_count [2] & ( \resizer|u_nn|x_out_count [4] & ( ((!\main_fsm|zoom_level [1] & (\resizer|u_nn|x_out_count [1])) # (\main_fsm|zoom_level [1] & ((\resizer|u_nn|x_out_count [3])))) # 
// (\main_fsm|zoom_level [0]) ) ) ) # ( !\resizer|u_nn|x_out_count [2] & ( \resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & (\resizer|u_nn|x_out_count [1] & (!\main_fsm|zoom_level [0]))) # (\main_fsm|zoom_level [1] & 
// (((\resizer|u_nn|x_out_count [3]) # (\main_fsm|zoom_level [0])))) ) ) ) # ( \resizer|u_nn|x_out_count [2] & ( !\resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & (((\main_fsm|zoom_level [0])) # (\resizer|u_nn|x_out_count [1]))) # 
// (\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0] & \resizer|u_nn|x_out_count [3])))) ) ) ) # ( !\resizer|u_nn|x_out_count [2] & ( !\resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1] & 
// (\resizer|u_nn|x_out_count [1])) # (\main_fsm|zoom_level [1] & ((\resizer|u_nn|x_out_count [3]))))) ) ) )

	.dataa(!\resizer|u_nn|x_out_count [1]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\resizer|u_nn|x_out_count [3]),
	.datae(!\resizer|u_nn|x_out_count [2]),
	.dataf(!\resizer|u_nn|x_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|x_in_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|x_in_count~2 .extended_lut = "off";
defparam \resizer|u_nn|x_in_count~2 .lut_mask = 64'h40704C7C43734F7F;
defparam \resizer|u_nn|x_in_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \resizer|u_nn|x_in_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|x_in_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_in_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_in_count[1] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_in_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N6
cyclonev_lcell_comb \resizer|u_pr|x_in_count~2 (
// Equation(s):
// \resizer|u_pr|x_in_count~2_combout  = ( \resizer|u_pr|x_out_count [2] & ( \resizer|u_pr|x_out_count [3] & ( (!\main_fsm|zoom_level [0] & (((\resizer|u_pr|x_out_count [1])) # (\main_fsm|zoom_level [1]))) # (\main_fsm|zoom_level [0] & 
// ((!\main_fsm|zoom_level [1]) # ((\resizer|u_pr|x_out_count [4])))) ) ) ) # ( !\resizer|u_pr|x_out_count [2] & ( \resizer|u_pr|x_out_count [3] & ( (!\main_fsm|zoom_level [0] & (((\resizer|u_pr|x_out_count [1])) # (\main_fsm|zoom_level [1]))) # 
// (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [4]))) ) ) ) # ( \resizer|u_pr|x_out_count [2] & ( !\resizer|u_pr|x_out_count [3] & ( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count 
// [1])))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1]) # ((\resizer|u_pr|x_out_count [4])))) ) ) ) # ( !\resizer|u_pr|x_out_count [2] & ( !\resizer|u_pr|x_out_count [3] & ( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & 
// ((\resizer|u_pr|x_out_count [1])))) # (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [4]))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_pr|x_out_count [4]),
	.datad(!\resizer|u_pr|x_out_count [1]),
	.datae(!\resizer|u_pr|x_out_count [2]),
	.dataf(!\resizer|u_pr|x_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|x_in_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|x_in_count~2 .extended_lut = "off";
defparam \resizer|u_pr|x_in_count~2 .lut_mask = 64'h018945CD23AB67EF;
defparam \resizer|u_pr|x_in_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \resizer|u_pr|x_in_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|x_in_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_in_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_in_count[1] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_in_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N15
cyclonev_lcell_comb \resizer|u_ba|x_in_count~1 (
// Equation(s):
// \resizer|u_ba|x_in_count~1_combout  = ( \main_fsm|zoom_level [0] & ( \resizer|u_ba|x_out_count [1] & ( \resizer|u_ba|x_out_count [0] ) ) ) # ( !\main_fsm|zoom_level [0] & ( \resizer|u_ba|x_out_count [1] ) ) # ( \main_fsm|zoom_level [0] & ( 
// !\resizer|u_ba|x_out_count [1] & ( \resizer|u_ba|x_out_count [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|x_out_count [0]),
	.datad(gnd),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_ba|x_out_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|x_in_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|x_in_count~1 .extended_lut = "off";
defparam \resizer|u_ba|x_in_count~1 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \resizer|u_ba|x_in_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N39
cyclonev_lcell_comb \resizer|u_ba|x_in_count~2 (
// Equation(s):
// \resizer|u_ba|x_in_count~2_combout  = ( \resizer|u_ba|x_in_count~1_combout  & ( \main_fsm|current_state~q  & ( (!\resizer|u_dec|Add0~0_combout  & (((\resizer|u_ba|LessThan0~13_combout  & !\resizer|u_ba|LessThan0~23_combout )) # 
// (\resizer|u_ba|Add1~1_sumout ))) ) ) )

	.dataa(!\resizer|u_ba|Add1~1_sumout ),
	.datab(!\resizer|u_ba|LessThan0~13_combout ),
	.datac(!\resizer|u_dec|Add0~0_combout ),
	.datad(!\resizer|u_ba|LessThan0~23_combout ),
	.datae(!\resizer|u_ba|x_in_count~1_combout ),
	.dataf(!\main_fsm|current_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|x_in_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|x_in_count~2 .extended_lut = "off";
defparam \resizer|u_ba|x_in_count~2 .lut_mask = 64'h0000000000007050;
defparam \resizer|u_ba|x_in_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N41
dffeas \resizer|u_ba|x_in_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|x_in_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_in_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_in_count[1] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_in_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N24
cyclonev_lcell_comb \resizer|Mux21~0 (
// Equation(s):
// \resizer|Mux21~0_combout  = ( \algorithm_select[0]~1_combout  & ( \resizer|u_ba|x_in_count [1] & ( (!\algorithm_select[1]~0_combout ) # (\resizer|u_pr|x_in_count [1]) ) ) ) # ( !\algorithm_select[0]~1_combout  & ( \resizer|u_ba|x_in_count [1] & ( 
// (!\algorithm_select[1]~0_combout  & (\resizer|u_dec|x_in_count [1])) # (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|x_in_count [1]))) ) ) ) # ( \algorithm_select[0]~1_combout  & ( !\resizer|u_ba|x_in_count [1] & ( (\algorithm_select[1]~0_combout  & 
// \resizer|u_pr|x_in_count [1]) ) ) ) # ( !\algorithm_select[0]~1_combout  & ( !\resizer|u_ba|x_in_count [1] & ( (!\algorithm_select[1]~0_combout  & (\resizer|u_dec|x_in_count [1])) # (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|x_in_count [1]))) ) ) 
// )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\resizer|u_dec|x_in_count [1]),
	.datac(!\resizer|u_nn|x_in_count [1]),
	.datad(!\resizer|u_pr|x_in_count [1]),
	.datae(!\algorithm_select[0]~1_combout ),
	.dataf(!\resizer|u_ba|x_in_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux21~0 .extended_lut = "off";
defparam \resizer|Mux21~0 .lut_mask = 64'h272700552727AAFF;
defparam \resizer|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N12
cyclonev_lcell_comb \resizer|u_nn|x_in_count~3 (
// Equation(s):
// \resizer|u_nn|x_in_count~3_combout  = ( \resizer|u_nn|x_out_count [5] & ( \resizer|u_nn|x_out_count [4] & ( ((!\main_fsm|zoom_level [0] & (\resizer|u_nn|x_out_count [2])) # (\main_fsm|zoom_level [0] & ((\resizer|u_nn|x_out_count [3])))) # 
// (\main_fsm|zoom_level [1]) ) ) ) # ( !\resizer|u_nn|x_out_count [5] & ( \resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & (\resizer|u_nn|x_out_count [2])) # (\main_fsm|zoom_level [0] & ((\resizer|u_nn|x_out_count 
// [3]))))) # (\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])))) ) ) ) # ( \resizer|u_nn|x_out_count [5] & ( !\resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & (\resizer|u_nn|x_out_count [2])) # 
// (\main_fsm|zoom_level [0] & ((\resizer|u_nn|x_out_count [3]))))) # (\main_fsm|zoom_level [1] & (((\main_fsm|zoom_level [0])))) ) ) ) # ( !\resizer|u_nn|x_out_count [5] & ( !\resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & 
// ((!\main_fsm|zoom_level [0] & (\resizer|u_nn|x_out_count [2])) # (\main_fsm|zoom_level [0] & ((\resizer|u_nn|x_out_count [3]))))) ) ) )

	.dataa(!\resizer|u_nn|x_out_count [2]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\resizer|u_nn|x_out_count [3]),
	.datae(!\resizer|u_nn|x_out_count [5]),
	.dataf(!\resizer|u_nn|x_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|x_in_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|x_in_count~3 .extended_lut = "off";
defparam \resizer|u_nn|x_in_count~3 .lut_mask = 64'h404C434F707C737F;
defparam \resizer|u_nn|x_in_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \resizer|u_nn|x_in_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|x_in_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_in_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_in_count[2] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_in_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \resizer|u_ba|x_in_count~3 (
// Equation(s):
// \resizer|u_ba|x_in_count~3_combout  = ( \main_fsm|zoom_level [0] & ( !\resizer|u_ba|write_ptr[0]~0_combout  & ( (\main_fsm|zoom_level [1] & \resizer|u_ba|x_out_count [1]) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\resizer|u_ba|write_ptr[0]~0_combout  & ( 
// (!\main_fsm|zoom_level [1] & (\resizer|u_ba|x_out_count [2])) # (\main_fsm|zoom_level [1] & ((\resizer|u_ba|x_out_count [0]))) ) ) )

	.dataa(!\resizer|u_ba|x_out_count [2]),
	.datab(!\resizer|u_ba|x_out_count [0]),
	.datac(!\main_fsm|zoom_level [1]),
	.datad(!\resizer|u_ba|x_out_count [1]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_ba|write_ptr[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|x_in_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|x_in_count~3 .extended_lut = "off";
defparam \resizer|u_ba|x_in_count~3 .lut_mask = 64'h5353000F00000000;
defparam \resizer|u_ba|x_in_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N44
dffeas \resizer|u_ba|x_in_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|x_in_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_in_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_in_count[2] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_in_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N48
cyclonev_lcell_comb \resizer|u_pr|x_in_count~3 (
// Equation(s):
// \resizer|u_pr|x_in_count~3_combout  = ( \main_fsm|zoom_level [0] & ( \resizer|u_pr|x_out_count [5] & ( (\resizer|u_pr|x_out_count [3]) # (\main_fsm|zoom_level [1]) ) ) ) # ( !\main_fsm|zoom_level [0] & ( \resizer|u_pr|x_out_count [5] & ( 
// (!\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [2])) # (\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count [4]))) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\resizer|u_pr|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & \resizer|u_pr|x_out_count 
// [3]) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\resizer|u_pr|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [2])) # (\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count [4]))) ) ) )

	.dataa(!\resizer|u_pr|x_out_count [2]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_pr|x_out_count [4]),
	.datad(!\resizer|u_pr|x_out_count [3]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_pr|x_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|x_in_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|x_in_count~3 .extended_lut = "off";
defparam \resizer|u_pr|x_in_count~3 .lut_mask = 64'h474700CC474733FF;
defparam \resizer|u_pr|x_in_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N49
dffeas \resizer|u_pr|x_in_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|x_in_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_in_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_in_count[2] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_in_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N0
cyclonev_lcell_comb \resizer|u_dec|x_in_count~3 (
// Equation(s):
// \resizer|u_dec|x_in_count~3_combout  = ( \resizer|u_dec|x_out_count [2] & ( !\resizer|u_dec|write_ptr[12]~0_combout  & ( (!\main_fsm|zoom_level [1] & (!\main_fsm|zoom_level [0])) # (\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// ((\resizer|u_dec|x_out_count[0]~DUPLICATE_q ))) # (\main_fsm|zoom_level [0] & (\resizer|u_dec|x_out_count[1]~DUPLICATE_q )))) ) ) ) # ( !\resizer|u_dec|x_out_count [2] & ( !\resizer|u_dec|write_ptr[12]~0_combout  & ( (\main_fsm|zoom_level [1] & 
// ((!\main_fsm|zoom_level [0] & ((\resizer|u_dec|x_out_count[0]~DUPLICATE_q ))) # (\main_fsm|zoom_level [0] & (\resizer|u_dec|x_out_count[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\main_fsm|zoom_level [0]),
	.datac(!\resizer|u_dec|x_out_count[1]~DUPLICATE_q ),
	.datad(!\resizer|u_dec|x_out_count[0]~DUPLICATE_q ),
	.datae(!\resizer|u_dec|x_out_count [2]),
	.dataf(!\resizer|u_dec|write_ptr[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|x_in_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|x_in_count~3 .extended_lut = "off";
defparam \resizer|u_dec|x_in_count~3 .lut_mask = 64'h014589CD00000000;
defparam \resizer|u_dec|x_in_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \resizer|u_dec|x_in_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|x_in_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_in_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_in_count[2] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_in_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \resizer|Mux20~0 (
// Equation(s):
// \resizer|Mux20~0_combout  = ( \resizer|u_pr|x_in_count [2] & ( \resizer|u_dec|x_in_count [2] & ( (!\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout ) # (\resizer|u_ba|x_in_count [2])))) # (\algorithm_select[1]~0_combout  & 
// (((\algorithm_select[0]~1_combout )) # (\resizer|u_nn|x_in_count [2]))) ) ) ) # ( !\resizer|u_pr|x_in_count [2] & ( \resizer|u_dec|x_in_count [2] & ( (!\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout ) # (\resizer|u_ba|x_in_count 
// [2])))) # (\algorithm_select[1]~0_combout  & (\resizer|u_nn|x_in_count [2] & (!\algorithm_select[0]~1_combout ))) ) ) ) # ( \resizer|u_pr|x_in_count [2] & ( !\resizer|u_dec|x_in_count [2] & ( (!\algorithm_select[1]~0_combout  & 
// (((\algorithm_select[0]~1_combout  & \resizer|u_ba|x_in_count [2])))) # (\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout )) # (\resizer|u_nn|x_in_count [2]))) ) ) ) # ( !\resizer|u_pr|x_in_count [2] & ( !\resizer|u_dec|x_in_count [2] & 
// ( (!\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout  & \resizer|u_ba|x_in_count [2])))) # (\algorithm_select[1]~0_combout  & (\resizer|u_nn|x_in_count [2] & (!\algorithm_select[0]~1_combout ))) ) ) )

	.dataa(!\resizer|u_nn|x_in_count [2]),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\resizer|u_ba|x_in_count [2]),
	.datae(!\resizer|u_pr|x_in_count [2]),
	.dataf(!\resizer|u_dec|x_in_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux20~0 .extended_lut = "off";
defparam \resizer|Mux20~0 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \resizer|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \resizer|u_ba|x_in_count~4 (
// Equation(s):
// \resizer|u_ba|x_in_count~4_combout  = ( \main_fsm|zoom_level [0] & ( \resizer|u_ba|x_out_count [0] & ( (!\main_fsm|zoom_level [1]) # (\resizer|u_ba|x_out_count [2]) ) ) ) # ( !\main_fsm|zoom_level [0] & ( \resizer|u_ba|x_out_count [0] & ( 
// (!\main_fsm|zoom_level [1] & ((\resizer|u_ba|x_out_count [3]))) # (\main_fsm|zoom_level [1] & (\resizer|u_ba|x_out_count [1])) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\resizer|u_ba|x_out_count [0] & ( (\main_fsm|zoom_level [1] & \resizer|u_ba|x_out_count 
// [2]) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\resizer|u_ba|x_out_count [0] & ( (!\main_fsm|zoom_level [1] & ((\resizer|u_ba|x_out_count [3]))) # (\main_fsm|zoom_level [1] & (\resizer|u_ba|x_out_count [1])) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\resizer|u_ba|x_out_count [1]),
	.datac(!\resizer|u_ba|x_out_count [3]),
	.datad(!\resizer|u_ba|x_out_count [2]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_ba|x_out_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|x_in_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|x_in_count~4 .extended_lut = "off";
defparam \resizer|u_ba|x_in_count~4 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \resizer|u_ba|x_in_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N2
dffeas \resizer|u_ba|x_in_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|x_in_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_in_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_in_count[3] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_in_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N6
cyclonev_lcell_comb \resizer|u_nn|x_in_count~4 (
// Equation(s):
// \resizer|u_nn|x_in_count~4_combout  = ( \main_fsm|zoom_level [1] & ( \resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [0] & (\resizer|u_nn|x_out_count [5])) # (\main_fsm|zoom_level [0] & ((\resizer|u_nn|x_out_count [6]))) ) ) ) # ( 
// !\main_fsm|zoom_level [1] & ( \resizer|u_nn|x_out_count [4] & ( (\resizer|u_nn|x_out_count [3]) # (\main_fsm|zoom_level [0]) ) ) ) # ( \main_fsm|zoom_level [1] & ( !\resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [0] & (\resizer|u_nn|x_out_count 
// [5])) # (\main_fsm|zoom_level [0] & ((\resizer|u_nn|x_out_count [6]))) ) ) ) # ( !\main_fsm|zoom_level [1] & ( !\resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [0] & \resizer|u_nn|x_out_count [3]) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\resizer|u_nn|x_out_count [3]),
	.datac(!\resizer|u_nn|x_out_count [5]),
	.datad(!\resizer|u_nn|x_out_count [6]),
	.datae(!\main_fsm|zoom_level [1]),
	.dataf(!\resizer|u_nn|x_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|x_in_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|x_in_count~4 .extended_lut = "off";
defparam \resizer|u_nn|x_in_count~4 .lut_mask = 64'h22220A5F77770A5F;
defparam \resizer|u_nn|x_in_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \resizer|u_nn|x_in_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|x_in_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_in_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_in_count[3] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_in_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \resizer|u_pr|x_in_count~4 (
// Equation(s):
// \resizer|u_pr|x_in_count~4_combout  = ( \resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( \resizer|u_pr|x_out_count [5] & ( ((!\main_fsm|zoom_level [0] & ((\resizer|u_pr|x_out_count [3]))) # (\main_fsm|zoom_level [0] & (\resizer|u_pr|x_out_count [4]))) # 
// (\main_fsm|zoom_level [1]) ) ) ) # ( !\resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( \resizer|u_pr|x_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((\resizer|u_pr|x_out_count [3])) # (\main_fsm|zoom_level [1]))) # (\main_fsm|zoom_level [0] & 
// (!\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [4]))) ) ) ) # ( \resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( !\resizer|u_pr|x_out_count [5] & ( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count [3])))) # 
// (\main_fsm|zoom_level [0] & (((\resizer|u_pr|x_out_count [4])) # (\main_fsm|zoom_level [1]))) ) ) ) # ( !\resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( !\resizer|u_pr|x_out_count [5] & ( (!\main_fsm|zoom_level [1] & ((!\main_fsm|zoom_level [0] & 
// ((\resizer|u_pr|x_out_count [3]))) # (\main_fsm|zoom_level [0] & (\resizer|u_pr|x_out_count [4])))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_pr|x_out_count [4]),
	.datad(!\resizer|u_pr|x_out_count [3]),
	.datae(!\resizer|u_pr|x_out_count[6]~DUPLICATE_q ),
	.dataf(!\resizer|u_pr|x_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|x_in_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|x_in_count~4 .extended_lut = "off";
defparam \resizer|u_pr|x_in_count~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \resizer|u_pr|x_in_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N44
dffeas \resizer|u_pr|x_in_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|x_in_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_in_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_in_count[3] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_in_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N12
cyclonev_lcell_comb \resizer|u_dec|x_in_count~4 (
// Equation(s):
// \resizer|u_dec|x_in_count~4_combout  = ( \resizer|u_dec|x_out_count [2] & ( \resizer|u_dec|x_out_count [3] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # (\resizer|u_dec|x_out_count[0]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & 
// (((\main_fsm|zoom_level [0]) # (\resizer|u_dec|x_out_count[1]~DUPLICATE_q )))) ) ) ) # ( !\resizer|u_dec|x_out_count [2] & ( \resizer|u_dec|x_out_count [3] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # 
// (\resizer|u_dec|x_out_count[0]~DUPLICATE_q ))) # (\main_fsm|zoom_level [1] & (((\resizer|u_dec|x_out_count[1]~DUPLICATE_q  & !\main_fsm|zoom_level [0])))) ) ) ) # ( \resizer|u_dec|x_out_count [2] & ( !\resizer|u_dec|x_out_count [3] & ( 
// (!\main_fsm|zoom_level [1] & (\resizer|u_dec|x_out_count[0]~DUPLICATE_q  & ((\main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level [1] & (((\main_fsm|zoom_level [0]) # (\resizer|u_dec|x_out_count[1]~DUPLICATE_q )))) ) ) ) # ( !\resizer|u_dec|x_out_count 
// [2] & ( !\resizer|u_dec|x_out_count [3] & ( (!\main_fsm|zoom_level [1] & (\resizer|u_dec|x_out_count[0]~DUPLICATE_q  & ((\main_fsm|zoom_level [0])))) # (\main_fsm|zoom_level [1] & (((\resizer|u_dec|x_out_count[1]~DUPLICATE_q  & !\main_fsm|zoom_level 
// [0])))) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\resizer|u_dec|x_out_count[0]~DUPLICATE_q ),
	.datac(!\resizer|u_dec|x_out_count[1]~DUPLICATE_q ),
	.datad(!\main_fsm|zoom_level [0]),
	.datae(!\resizer|u_dec|x_out_count [2]),
	.dataf(!\resizer|u_dec|x_out_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|x_in_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|x_in_count~4 .extended_lut = "off";
defparam \resizer|u_dec|x_in_count~4 .lut_mask = 64'h05220577AF22AF77;
defparam \resizer|u_dec|x_in_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N13
dffeas \resizer|u_dec|x_in_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_dec|x_in_count~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_in_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_in_count[3] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_in_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \resizer|Mux19~0 (
// Equation(s):
// \resizer|Mux19~0_combout  = ( \resizer|u_pr|x_in_count [3] & ( \resizer|u_dec|x_in_count [3] & ( (!\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout )) # (\resizer|u_ba|x_in_count [3]))) # (\algorithm_select[1]~0_combout  & 
// (((\resizer|u_nn|x_in_count [3]) # (\algorithm_select[0]~1_combout )))) ) ) ) # ( !\resizer|u_pr|x_in_count [3] & ( \resizer|u_dec|x_in_count [3] & ( (!\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout )) # (\resizer|u_ba|x_in_count 
// [3]))) # (\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout  & \resizer|u_nn|x_in_count [3])))) ) ) ) # ( \resizer|u_pr|x_in_count [3] & ( !\resizer|u_dec|x_in_count [3] & ( (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|x_in_count 
// [3] & (\algorithm_select[0]~1_combout ))) # (\algorithm_select[1]~0_combout  & (((\resizer|u_nn|x_in_count [3]) # (\algorithm_select[0]~1_combout )))) ) ) ) # ( !\resizer|u_pr|x_in_count [3] & ( !\resizer|u_dec|x_in_count [3] & ( 
// (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|x_in_count [3] & (\algorithm_select[0]~1_combout ))) # (\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout  & \resizer|u_nn|x_in_count [3])))) ) ) )

	.dataa(!\resizer|u_ba|x_in_count [3]),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\resizer|u_nn|x_in_count [3]),
	.datae(!\resizer|u_pr|x_in_count [3]),
	.dataf(!\resizer|u_dec|x_in_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux19~0 .extended_lut = "off";
defparam \resizer|Mux19~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \resizer|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \resizer|u_ba|x_in_count~5 (
// Equation(s):
// \resizer|u_ba|x_in_count~5_combout  = ( \main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \resizer|u_ba|x_out_count [3] ) ) ) # ( !\main_fsm|zoom_level [0] & ( \main_fsm|zoom_level [1] & ( \resizer|u_ba|x_out_count [2] ) ) ) # ( 
// \main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( \resizer|u_ba|x_out_count [1] ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\main_fsm|zoom_level [1] & ( \resizer|u_ba|x_out_count [4] ) ) )

	.dataa(!\resizer|u_ba|x_out_count [3]),
	.datab(!\resizer|u_ba|x_out_count [1]),
	.datac(!\resizer|u_ba|x_out_count [2]),
	.datad(!\resizer|u_ba|x_out_count [4]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\main_fsm|zoom_level [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_ba|x_in_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|x_in_count~5 .extended_lut = "off";
defparam \resizer|u_ba|x_in_count~5 .lut_mask = 64'h00FF33330F0F5555;
defparam \resizer|u_ba|x_in_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \resizer|u_ba|x_in_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_ba|x_in_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_ba|write_ptr[0]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_ba|x_in_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_ba|x_in_count[4] .is_wysiwyg = "true";
defparam \resizer|u_ba|x_in_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y13_N48
cyclonev_lcell_comb \resizer|u_nn|x_in_count~5 (
// Equation(s):
// \resizer|u_nn|x_in_count~5_combout  = ( \resizer|u_nn|x_out_count [7] & ( \resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # (\resizer|u_nn|x_out_count [5]))) # (\main_fsm|zoom_level [1] & 
// (((\resizer|u_nn|x_out_count [6]) # (\main_fsm|zoom_level [0])))) ) ) ) # ( !\resizer|u_nn|x_out_count [7] & ( \resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0])) # (\resizer|u_nn|x_out_count [5]))) # 
// (\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0] & \resizer|u_nn|x_out_count [6])))) ) ) ) # ( \resizer|u_nn|x_out_count [7] & ( !\resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & (\resizer|u_nn|x_out_count [5] & (\main_fsm|zoom_level 
// [0]))) # (\main_fsm|zoom_level [1] & (((\resizer|u_nn|x_out_count [6]) # (\main_fsm|zoom_level [0])))) ) ) ) # ( !\resizer|u_nn|x_out_count [7] & ( !\resizer|u_nn|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & (\resizer|u_nn|x_out_count [5] & 
// (\main_fsm|zoom_level [0]))) # (\main_fsm|zoom_level [1] & (((!\main_fsm|zoom_level [0] & \resizer|u_nn|x_out_count [6])))) ) ) )

	.dataa(!\resizer|u_nn|x_out_count [5]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\main_fsm|zoom_level [0]),
	.datad(!\resizer|u_nn|x_out_count [6]),
	.datae(!\resizer|u_nn|x_out_count [7]),
	.dataf(!\resizer|u_nn|x_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_nn|x_in_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_nn|x_in_count~5 .extended_lut = "off";
defparam \resizer|u_nn|x_in_count~5 .lut_mask = 64'h04340737C4F4C7F7;
defparam \resizer|u_nn|x_in_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y13_N49
dffeas \resizer|u_nn|x_in_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_nn|x_in_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_nn|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_nn|x_in_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_nn|x_in_count[4] .is_wysiwyg = "true";
defparam \resizer|u_nn|x_in_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N27
cyclonev_lcell_comb \resizer|u_dec|x_in_count~5 (
// Equation(s):
// \resizer|u_dec|x_in_count~5_combout  = ( \main_fsm|zoom_level [0] & ( \resizer|u_dec|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & (\resizer|u_dec|x_out_count [1])) # (\main_fsm|zoom_level [1] & ((\resizer|u_dec|x_out_count [3]))) ) ) ) # ( 
// !\main_fsm|zoom_level [0] & ( \resizer|u_dec|x_out_count [4] & ( (!\main_fsm|zoom_level [1]) # (\resizer|u_dec|x_out_count [2]) ) ) ) # ( \main_fsm|zoom_level [0] & ( !\resizer|u_dec|x_out_count [4] & ( (!\main_fsm|zoom_level [1] & 
// (\resizer|u_dec|x_out_count [1])) # (\main_fsm|zoom_level [1] & ((\resizer|u_dec|x_out_count [3]))) ) ) ) # ( !\main_fsm|zoom_level [0] & ( !\resizer|u_dec|x_out_count [4] & ( (\main_fsm|zoom_level [1] & \resizer|u_dec|x_out_count [2]) ) ) )

	.dataa(!\main_fsm|zoom_level [1]),
	.datab(!\resizer|u_dec|x_out_count [1]),
	.datac(!\resizer|u_dec|x_out_count [2]),
	.datad(!\resizer|u_dec|x_out_count [3]),
	.datae(!\main_fsm|zoom_level [0]),
	.dataf(!\resizer|u_dec|x_out_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_dec|x_in_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_dec|x_in_count~5 .extended_lut = "off";
defparam \resizer|u_dec|x_in_count~5 .lut_mask = 64'h05052277AFAF2277;
defparam \resizer|u_dec|x_in_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y13_N29
dffeas \resizer|u_dec|x_in_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_dec|x_in_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_dec|write_ptr[12]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_dec|x_in_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_dec|x_in_count[4] .is_wysiwyg = "true";
defparam \resizer|u_dec|x_in_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \resizer|u_pr|x_in_count~5 (
// Equation(s):
// \resizer|u_pr|x_in_count~5_combout  = ( \resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( \resizer|u_pr|x_out_count [5] & ( (!\main_fsm|zoom_level [0] & (((\resizer|u_pr|x_out_count [4])) # (\main_fsm|zoom_level [1]))) # (\main_fsm|zoom_level [0] & 
// ((!\main_fsm|zoom_level [1]) # ((\resizer|u_pr|x_out_count[7]~DUPLICATE_q )))) ) ) ) # ( !\resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( \resizer|u_pr|x_out_count [5] & ( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count 
// [4]))) # (\main_fsm|zoom_level [0] & ((!\main_fsm|zoom_level [1]) # ((\resizer|u_pr|x_out_count[7]~DUPLICATE_q )))) ) ) ) # ( \resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( !\resizer|u_pr|x_out_count [5] & ( (!\main_fsm|zoom_level [0] & 
// (((\resizer|u_pr|x_out_count [4])) # (\main_fsm|zoom_level [1]))) # (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count[7]~DUPLICATE_q )))) ) ) ) # ( !\resizer|u_pr|x_out_count[6]~DUPLICATE_q  & ( !\resizer|u_pr|x_out_count 
// [5] & ( (!\main_fsm|zoom_level [0] & (!\main_fsm|zoom_level [1] & (\resizer|u_pr|x_out_count [4]))) # (\main_fsm|zoom_level [0] & (\main_fsm|zoom_level [1] & ((\resizer|u_pr|x_out_count[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\main_fsm|zoom_level [0]),
	.datab(!\main_fsm|zoom_level [1]),
	.datac(!\resizer|u_pr|x_out_count [4]),
	.datad(!\resizer|u_pr|x_out_count[7]~DUPLICATE_q ),
	.datae(!\resizer|u_pr|x_out_count[6]~DUPLICATE_q ),
	.dataf(!\resizer|u_pr|x_out_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|u_pr|x_in_count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_pr|x_in_count~5 .extended_lut = "off";
defparam \resizer|u_pr|x_in_count~5 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \resizer|u_pr|x_in_count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \resizer|u_pr|x_in_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\resizer|u_pr|x_in_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\resizer|u_pr|x_in_count~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resizer|u_pr|x_in_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \resizer|u_pr|x_in_count[4] .is_wysiwyg = "true";
defparam \resizer|u_pr|x_in_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N15
cyclonev_lcell_comb \resizer|Mux18~0 (
// Equation(s):
// \resizer|Mux18~0_combout  = ( \resizer|u_dec|x_in_count [4] & ( \resizer|u_pr|x_in_count [4] & ( (!\algorithm_select[0]~1_combout  & (((!\algorithm_select[1]~0_combout ) # (\resizer|u_nn|x_in_count [4])))) # (\algorithm_select[0]~1_combout  & 
// (((\algorithm_select[1]~0_combout )) # (\resizer|u_ba|x_in_count [4]))) ) ) ) # ( !\resizer|u_dec|x_in_count [4] & ( \resizer|u_pr|x_in_count [4] & ( (!\algorithm_select[0]~1_combout  & (((\algorithm_select[1]~0_combout  & \resizer|u_nn|x_in_count [4])))) 
// # (\algorithm_select[0]~1_combout  & (((\algorithm_select[1]~0_combout )) # (\resizer|u_ba|x_in_count [4]))) ) ) ) # ( \resizer|u_dec|x_in_count [4] & ( !\resizer|u_pr|x_in_count [4] & ( (!\algorithm_select[0]~1_combout  & 
// (((!\algorithm_select[1]~0_combout ) # (\resizer|u_nn|x_in_count [4])))) # (\algorithm_select[0]~1_combout  & (\resizer|u_ba|x_in_count [4] & (!\algorithm_select[1]~0_combout ))) ) ) ) # ( !\resizer|u_dec|x_in_count [4] & ( !\resizer|u_pr|x_in_count [4] & 
// ( (!\algorithm_select[0]~1_combout  & (((\algorithm_select[1]~0_combout  & \resizer|u_nn|x_in_count [4])))) # (\algorithm_select[0]~1_combout  & (\resizer|u_ba|x_in_count [4] & (!\algorithm_select[1]~0_combout ))) ) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\resizer|u_ba|x_in_count [4]),
	.datac(!\algorithm_select[1]~0_combout ),
	.datad(!\resizer|u_nn|x_in_count [4]),
	.datae(!\resizer|u_dec|x_in_count [4]),
	.dataf(!\resizer|u_pr|x_in_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux18~0 .extended_lut = "off";
defparam \resizer|Mux18~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \resizer|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,\resizer|Mux18~0_combout ,
\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N0
cyclonev_lcell_comb \resizer|Mux7~0 (
// Equation(s):
// \resizer|Mux7~0_combout  = ( !\SW[0]~input_o  & ( !\SW[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux7~0 .extended_lut = "off";
defparam \resizer|Mux7~0 .lut_mask = 64'hFFFF000000000000;
defparam \resizer|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N39
cyclonev_lcell_comb \resizer|Mux7~1 (
// Equation(s):
// \resizer|Mux7~1_combout  = ( \resizer|Mux7~0_combout  & ( \resizer|u_ba|Equal2~0_combout  & ( (!\SW[2]~input_o  & \SW[3]~input_o ) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(gnd),
	.datae(!\resizer|Mux7~0_combout ),
	.dataf(!\resizer|u_ba|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux7~1 .extended_lut = "off";
defparam \resizer|Mux7~1 .lut_mask = 64'h0000000000000A0A;
defparam \resizer|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N29
dffeas \rom0|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_ba|Add10~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom0|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom0|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y14_N38
dffeas \rom0|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom0|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \rom0|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N0
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( \resizer|u_ba|Add10~9_sumout  ) + ( VCC ) + ( !VCC ))
// \Add4~10  = CARRY(( \resizer|u_ba|Add10~9_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|Add10~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000000000003333;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N3
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( \resizer|u_ba|Add10~13_sumout  ) + ( GND ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( \resizer|u_ba|Add10~13_sumout  ) + ( GND ) + ( \Add4~10  ))

	.dataa(!\resizer|u_ba|Add10~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N6
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \resizer|u_ba|Add10~17_sumout  ) + ( VCC ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( \resizer|u_ba|Add10~17_sumout  ) + ( VCC ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N9
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( \resizer|u_ba|Add10~21_sumout  ) + ( GND ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( \resizer|u_ba|Add10~21_sumout  ) + ( GND ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N12
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( \resizer|u_ba|Add10~25_sumout  ) + ( GND ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( \resizer|u_ba|Add10~25_sumout  ) + ( GND ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|Add10~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N15
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( \resizer|u_ba|Add10~29_sumout  ) + ( GND ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( \resizer|u_ba|Add10~29_sumout  ) + ( GND ) + ( \Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N18
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( \resizer|u_ba|Add10~33_sumout  ) + ( GND ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( \resizer|u_ba|Add10~33_sumout  ) + ( GND ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N21
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( \resizer|u_ba|Add10~37_sumout  ) + ( GND ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( \resizer|u_ba|Add10~37_sumout  ) + ( GND ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N24
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( \resizer|u_ba|Add10~1_sumout  ) + ( GND ) + ( \Add4~38  ))
// \Add4~2  = CARRY(( \resizer|u_ba|Add10~1_sumout  ) + ( GND ) + ( \Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y14_N27
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \resizer|u_ba|Add10~5_sumout  ) + ( GND ) + ( \Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N24
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2] = ( !\Add4~5_sumout  & ( \Add4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add4~5_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .lut_mask = 64'h00000000FFFF0000;
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: FF_X63_Y14_N2
dffeas \rom2|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add4~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom2|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom2|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y14_N23
dffeas \rom2|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom2|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N54
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2] = ( \Add4~5_sumout  & ( !\Add4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add4~5_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .lut_mask = 64'h0000FFFF00000000;
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N45
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2] = ( !\Add4~5_sumout  & ( !\Add4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add4~5_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .lut_mask = 64'hFFFF000000000000;
defparam \rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N15
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \Add4~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rom2|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N17
dffeas \rom2|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rom2|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom2|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom2|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N12
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \rom2|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(!\rom2|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y14_N14
dffeas \rom2|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rom2|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \rom2|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N9
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom2|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom2|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) ) ) ) # ( \rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout ) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// !\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & \rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout ) ) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(gnd),
	.datae(!\rom2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0 .lut_mask = 64'h0303CFCF47474747;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N0
cyclonev_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_sumout  = SUM(( \resizer|Mux22~0_combout  ) + ( VCC ) + ( !VCC ))
// \Add6~10  = CARRY(( \resizer|Mux22~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~9_sumout ),
	.cout(\Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Add6~9 .extended_lut = "off";
defparam \Add6~9 .lut_mask = 64'h0000000000000F0F;
defparam \Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N3
cyclonev_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_sumout  = SUM(( \resizer|Mux21~0_combout  ) + ( GND ) + ( \Add6~10  ))
// \Add6~14  = CARRY(( \resizer|Mux21~0_combout  ) + ( GND ) + ( \Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|Mux21~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~13_sumout ),
	.cout(\Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \Add6~13 .extended_lut = "off";
defparam \Add6~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N6
cyclonev_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_sumout  = SUM(( \resizer|Mux20~0_combout  ) + ( GND ) + ( \Add6~14  ))
// \Add6~18  = CARRY(( \resizer|Mux20~0_combout  ) + ( GND ) + ( \Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|Mux20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~17_sumout ),
	.cout(\Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Add6~17 .extended_lut = "off";
defparam \Add6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N9
cyclonev_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_sumout  = SUM(( \resizer|Mux19~0_combout  ) + ( GND ) + ( \Add6~18  ))
// \Add6~22  = CARRY(( \resizer|Mux19~0_combout  ) + ( GND ) + ( \Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|Mux19~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~21_sumout ),
	.cout(\Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \Add6~21 .extended_lut = "off";
defparam \Add6~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N12
cyclonev_lcell_comb \Add6~25 (
// Equation(s):
// \Add6~25_sumout  = SUM(( \resizer|Mux18~0_combout  ) + ( GND ) + ( \Add6~22  ))
// \Add6~26  = CARRY(( \resizer|Mux18~0_combout  ) + ( GND ) + ( \Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|Mux18~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~25_sumout ),
	.cout(\Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \Add6~25 .extended_lut = "off";
defparam \Add6~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N15
cyclonev_lcell_comb \Add6~29 (
// Equation(s):
// \Add6~29_sumout  = SUM(( \resizer|u_ba|Add10~9_sumout  ) + ( VCC ) + ( \Add6~26  ))
// \Add6~30  = CARRY(( \resizer|u_ba|Add10~9_sumout  ) + ( VCC ) + ( \Add6~26  ))

	.dataa(!\resizer|u_ba|Add10~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~29_sumout ),
	.cout(\Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \Add6~29 .extended_lut = "off";
defparam \Add6~29 .lut_mask = 64'h0000000000005555;
defparam \Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N18
cyclonev_lcell_comb \Add6~33 (
// Equation(s):
// \Add6~33_sumout  = SUM(( \resizer|u_ba|Add10~13_sumout  ) + ( GND ) + ( \Add6~30  ))
// \Add6~34  = CARRY(( \resizer|u_ba|Add10~13_sumout  ) + ( GND ) + ( \Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~33_sumout ),
	.cout(\Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \Add6~33 .extended_lut = "off";
defparam \Add6~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N21
cyclonev_lcell_comb \Add6~37 (
// Equation(s):
// \Add6~37_sumout  = SUM(( \resizer|u_ba|Add10~17_sumout  ) + ( VCC ) + ( \Add6~34  ))
// \Add6~38  = CARRY(( \resizer|u_ba|Add10~17_sumout  ) + ( VCC ) + ( \Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~37_sumout ),
	.cout(\Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \Add6~37 .extended_lut = "off";
defparam \Add6~37 .lut_mask = 64'h0000000000000F0F;
defparam \Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N24
cyclonev_lcell_comb \Add6~41 (
// Equation(s):
// \Add6~41_sumout  = SUM(( \resizer|u_ba|Add10~21_sumout  ) + ( GND ) + ( \Add6~38  ))
// \Add6~42  = CARRY(( \resizer|u_ba|Add10~21_sumout  ) + ( GND ) + ( \Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~41_sumout ),
	.cout(\Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \Add6~41 .extended_lut = "off";
defparam \Add6~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N27
cyclonev_lcell_comb \Add6~45 (
// Equation(s):
// \Add6~45_sumout  = SUM(( \resizer|u_ba|Add10~25_sumout  ) + ( GND ) + ( \Add6~42  ))
// \Add6~46  = CARRY(( \resizer|u_ba|Add10~25_sumout  ) + ( GND ) + ( \Add6~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~45_sumout ),
	.cout(\Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \Add6~45 .extended_lut = "off";
defparam \Add6~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N30
cyclonev_lcell_comb \Add6~49 (
// Equation(s):
// \Add6~49_sumout  = SUM(( \resizer|u_ba|Add10~29_sumout  ) + ( GND ) + ( \Add6~46  ))
// \Add6~50  = CARRY(( \resizer|u_ba|Add10~29_sumout  ) + ( GND ) + ( \Add6~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~49_sumout ),
	.cout(\Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \Add6~49 .extended_lut = "off";
defparam \Add6~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N33
cyclonev_lcell_comb \Add6~53 (
// Equation(s):
// \Add6~53_sumout  = SUM(( \resizer|u_ba|Add10~33_sumout  ) + ( GND ) + ( \Add6~50  ))
// \Add6~54  = CARRY(( \resizer|u_ba|Add10~33_sumout  ) + ( GND ) + ( \Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~53_sumout ),
	.cout(\Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \Add6~53 .extended_lut = "off";
defparam \Add6~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N36
cyclonev_lcell_comb \Add6~57 (
// Equation(s):
// \Add6~57_sumout  = SUM(( \resizer|u_ba|Add10~37_sumout  ) + ( GND ) + ( \Add6~54  ))
// \Add6~58  = CARRY(( \resizer|u_ba|Add10~37_sumout  ) + ( GND ) + ( \Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~57_sumout ),
	.cout(\Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \Add6~57 .extended_lut = "off";
defparam \Add6~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N39
cyclonev_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_sumout  = SUM(( \resizer|u_ba|Add10~1_sumout  ) + ( GND ) + ( \Add6~58  ))
// \Add6~2  = CARRY(( \resizer|u_ba|Add10~1_sumout  ) + ( GND ) + ( \Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~1_sumout ),
	.cout(\Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \Add6~1 .extended_lut = "off";
defparam \Add6~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N42
cyclonev_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_sumout  = SUM(( \resizer|u_ba|Add10~5_sumout  ) + ( GND ) + ( \Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~5 .extended_lut = "off";
defparam \Add6~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N57
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2] = ( !\Add6~5_sumout  & ( \Add6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Add6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .lut_mask = 64'h3333333300000000;
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N48
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2] = ( !\Add6~1_sumout  & ( \Add6~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add6~5_sumout ),
	.datae(gnd),
	.dataf(!\Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .lut_mask = 64'h00FF00FF00000000;
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: FF_X70_Y22_N43
dffeas \rom3|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom3|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom3|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y23_N50
dffeas \rom3|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom3|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y22_N41
dffeas \rom3|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add6~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom3|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom3|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y23_N47
dffeas \rom3|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom3|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \rom3|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y22_N54
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2] = ( !\Add6~5_sumout  & ( !\Add6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Add6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .lut_mask = 64'hCCCCCCCC00000000;
defparam \rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N45
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  = ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom3|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) ) ) ) # ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout ) ) ) ) # ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom3|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # 
// (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) ) ) ) # ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (\rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout  & \rom3|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\rom3|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(gnd),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\rom3|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0 .lut_mask = 64'h000F550FFF0F550F;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N0
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( \resizer|Mux22~0_combout  ) + ( VCC ) + ( !VCC ))
// \Add3~10  = CARRY(( \resizer|Mux22~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N3
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \resizer|Mux21~0_combout  ) + ( GND ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( \resizer|Mux21~0_combout  ) + ( GND ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|Mux21~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N6
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \resizer|Mux20~0_combout  ) + ( GND ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( \resizer|Mux20~0_combout  ) + ( GND ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|Mux20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N9
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \resizer|Mux19~0_combout  ) + ( GND ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \resizer|Mux19~0_combout  ) + ( GND ) + ( \Add3~18  ))

	.dataa(!\resizer|Mux19~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N12
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \resizer|Mux18~0_combout  ) + ( GND ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( \resizer|Mux18~0_combout  ) + ( GND ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|Mux18~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N15
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \resizer|u_ba|Add10~9_sumout  ) + ( GND ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( \resizer|u_ba|Add10~9_sumout  ) + ( GND ) + ( \Add3~26  ))

	.dataa(!\resizer|u_ba|Add10~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N18
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \resizer|u_ba|Add10~13_sumout  ) + ( GND ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( \resizer|u_ba|Add10~13_sumout  ) + ( GND ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N21
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( \resizer|u_ba|Add10~17_sumout  ) + ( GND ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( \resizer|u_ba|Add10~17_sumout  ) + ( GND ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N24
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( \resizer|u_ba|Add10~21_sumout  ) + ( GND ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( \resizer|u_ba|Add10~21_sumout  ) + ( GND ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N27
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( \resizer|u_ba|Add10~25_sumout  ) + ( GND ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( \resizer|u_ba|Add10~25_sumout  ) + ( GND ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N30
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( \resizer|u_ba|Add10~29_sumout  ) + ( GND ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( \resizer|u_ba|Add10~29_sumout  ) + ( GND ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(!\resizer|u_ba|Add10~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N33
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( \resizer|u_ba|Add10~33_sumout  ) + ( GND ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( \resizer|u_ba|Add10~33_sumout  ) + ( GND ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N36
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( \resizer|u_ba|Add10~37_sumout  ) + ( GND ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( \resizer|u_ba|Add10~37_sumout  ) + ( GND ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N39
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \resizer|u_ba|Add10~1_sumout  ) + ( GND ) + ( \Add3~58  ))
// \Add3~2  = CARRY(( \resizer|u_ba|Add10~1_sumout  ) + ( GND ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N42
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \resizer|u_ba|Add10~5_sumout  ) + ( GND ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\resizer|u_ba|Add10~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N44
dffeas \rom1|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom1|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom1|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y6_N14
dffeas \rom1|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom1|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \rom1|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N54
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2] = ( !\Add3~1_sumout  & ( \Add3~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Add3~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .lut_mask = 64'h3333333300000000;
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: FF_X63_Y14_N49
dffeas \rom0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\resizer|u_ba|Add10~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N9
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = ( \rom0|altsyncram_component|auto_generated|address_reg_a [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rom0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y14_N11
dffeas \rom0|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rom0|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \rom0|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,\resizer|Mux18~0_combout ,
\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N33
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2] = ( !\resizer|u_ba|Add10~5_sumout  & ( !\resizer|u_ba|Add10~1_sumout  ) )

	.dataa(gnd),
	.datab(!\resizer|u_ba|Add10~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add10~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .lut_mask = 64'hCCCCCCCC00000000;
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N51
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2] = ( !\resizer|u_ba|Add10~5_sumout  & ( \resizer|u_ba|Add10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add10~1_sumout ),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add10~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .lut_mask = 64'h00FF00FF00000000;
defparam \rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N27
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  = ( \rom0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom0|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom0|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) ) ) # ( !\rom0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom0|altsyncram_component|auto_generated|ram_block1a2~portadataout )))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom0|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\rom0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2 .lut_mask = 64'h038B038B47CF47CF;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N46
dffeas \rom1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add3~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y5_N53
dffeas \rom1|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rom1|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \rom1|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N48
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2] = ( !\Add3~5_sumout  & ( !\Add3~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Add3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .lut_mask = 64'hCCCCCCCC00000000;
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N57
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2] = ( \Add3~1_sumout  & ( !\Add3~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Add3~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .lut_mask = 64'h00000000CCCCCCCC;
defparam \rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N24
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a10~portadataout  ) ) # ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\rom1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N39
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  = ( \rom0|altsyncram_component|auto_generated|ram_block1a17  & ( \rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// ((\rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a17  & ( \rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \rom0|altsyncram_component|auto_generated|ram_block1a17  & ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & \rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # 
// (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\rom0|altsyncram_component|auto_generated|ram_block1a17  & ( !\rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & \rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout )) ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|ram_block1a17 ),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1 .lut_mask = 64'h08085D5D2A2A7F7F;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N42
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) # ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\rom1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N30
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// ((\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout ) ) ) ) # ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) ) ) ) # ( \rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( ((\rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (\rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout  & (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & !\rom1|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) )

	.dataa(gnd),
	.datab(!\rom1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 64'h300030FF3F003FFF;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: LABCELL_X57_Y14_N24
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = ( \rom0|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) # ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \rom0|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \rom0|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N30
cyclonev_lcell_comb \resizer|u_ba|Add6~73 (
// Equation(s):
// \resizer|u_ba|Add6~73_sumout  = SUM(( \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  ) + ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout )) ) + ( !VCC ))
// \resizer|u_ba|Add6~74  = CARRY(( \rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  ) + ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout 
// ))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout )) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\rom1|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add6~73_sumout ),
	.cout(\resizer|u_ba|Add6~74 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add6~73 .extended_lut = "off";
defparam \resizer|u_ba|Add6~73 .lut_mask = 64'h0000FC30000000FF;
defparam \resizer|u_ba|Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N33
cyclonev_lcell_comb \resizer|u_ba|Add6~65 (
// Equation(s):
// \resizer|u_ba|Add6~65_sumout  = SUM(( \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  ) + ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom1|altsyncram_component|auto_generated|ram_block1a17 )) ) + ( \resizer|u_ba|Add6~74  ))
// \resizer|u_ba|Add6~66  = CARRY(( \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout  ) + ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout 
// ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom1|altsyncram_component|auto_generated|ram_block1a17 )) ) + ( \resizer|u_ba|Add6~74  ))

	.dataa(!\rom1|altsyncram_component|auto_generated|ram_block1a17 ),
	.datab(gnd),
	.datac(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.datae(gnd),
	.dataf(!\rom1|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add6~65_sumout ),
	.cout(\resizer|u_ba|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add6~65 .extended_lut = "off";
defparam \resizer|u_ba|Add6~65 .lut_mask = 64'h0000FA0A000000FF;
defparam \resizer|u_ba|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N36
cyclonev_lcell_comb \resizer|u_ba|Add6~33 (
// Equation(s):
// \resizer|u_ba|Add6~33_sumout  = SUM(( \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  ) + ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom1|altsyncram_component|auto_generated|ram_block1a18~portadataout )) ) + ( \resizer|u_ba|Add6~66  ))
// \resizer|u_ba|Add6~34  = CARRY(( \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  ) + ( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout 
// ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom1|altsyncram_component|auto_generated|ram_block1a18~portadataout )) ) + ( \resizer|u_ba|Add6~66  ))

	.dataa(gnd),
	.datab(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.datae(gnd),
	.dataf(!\rom1|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add6~33_sumout ),
	.cout(\resizer|u_ba|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add6~33 .extended_lut = "off";
defparam \resizer|u_ba|Add6~33 .lut_mask = 64'h0000FC30000000FF;
defparam \resizer|u_ba|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N39
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom2|altsyncram_component|auto_generated|ram_block1a17 ) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// \rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom2|altsyncram_component|auto_generated|ram_block1a17 ))) ) ) ) # ( \rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom2|altsyncram_component|auto_generated|ram_block1a17 ))) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & \rom2|altsyncram_component|auto_generated|ram_block1a17 ) ) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(gnd),
	.datac(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\rom2|altsyncram_component|auto_generated|ram_block1a17 ),
	.datae(!\rom2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6 .lut_mask = 64'h0055A0F50A5FAAFF;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC31BFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFD15555555555555555555BFFFFFFFFFFF8FCAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDD55555555555555555537FFFFFFFFFFF6FFDBFFFFFFFFFFFFFFFC55555555546FFFFFFFFFFFFFFFC30000000000000000003FFFFFFFFFFFEFFFEBFFFFFFFFFFFFFFFEBFFFFFFFFF7FFFFFFFFFFFFFFFF60000000000000000003FFFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFE7FFFFFFFFFFFFFFF4000000000000000002DFFFFFFFFFBEEFFFFE5FFFFFFFFFFFFFF2FFFFFFFFFF97FFFFFFFFFFFFFFFBC00000000000000002BFFFFFFFFFF4BFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE40000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000003FFFFFFFFFFD2FFFFFFF3FFFFFFFFFFFFCBFFFFFFFFFFD4FFFFFFFFFFFFFFFCC0000000000000000BBFFFFFFFFFD7FFFFFFE0FFFFFFFFFFFFFBFFFFFFFFFFEBFFFFFFFFFFFFFFFC200000000000000006FFFFFFFFFC5FFFFFFFF9FFFFFFFFFFFF53FFFFFFFFFFF8BFFFFFFFFFFFFFFF500000000000000038FFFFFFFFF67FFFFFFFFDFEFFFFFFFFFFCBFFFFFFFFFFF6FFFFFFFFFFFFFFFFC0000000000000002EFFFFFFFFDCFFFFFFFFFF4BFFFFFFFFFF2FFFFFFFFFFFFD7FFFFFFFFFFFFFFF88000000000000001FFFFFFFFFABFFFFFFFFFFC2FFFFFFFFFD6FFFFFFFFFFFFE2FFFFFFFFFFFFFFFE00000000000000017FFFFFFFDAFFFFFFFFFFFF5";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N36
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \rom3|altsyncram_component|auto_generated|ram_block1a17  & ( 
// ((!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\rom3|altsyncram_component|auto_generated|ram_block1a9~portadataout ) ) ) ) # ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \rom3|altsyncram_component|auto_generated|ram_block1a17  & ( ((\rom3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & 
// \rom3|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \rom3|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a17  & ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\rom3|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) ) ) ) # ( !\rom3|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\rom3|altsyncram_component|auto_generated|ram_block1a17  & ( 
// (\rom3|altsyncram_component|auto_generated|ram_block1a9~portadataout  & (\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & !\rom3|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) )

	.dataa(!\rom3|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(!\rom3|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\rom3|altsyncram_component|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6 .lut_mask = 64'h1010D0D01F1FDFDF;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X63_Y14_N6
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout ) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// \rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout )) ) ) ) # ( \rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout )) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( (\rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & \rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(!\rom2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 64'h05053535C5C5F5F5;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFE7FFFFFFFE00000001FFFE7FFFFFE3FFFF7FFFFFF3FFFFFFFA00000003FFFBFFFFFFF1FFFFFFFFFFF7FFFFFFFC00000013FFFC7FFFFFF1FFFCFFFFFFFDFFFFFFFE8000000BFFFF7FFFFFC7FFFBFFFFFFFFFFFFFFFF80000007FFFF9FFFFFBFFFF8FFFFFFFAFFFFFFFF8000000FFFFF9FFFFFBFFFF87FFFFFE5FFFFFFFF80000027FFFFE7FFFF7FFFFEDFFFFFD3FFFFFFFE4000002FFFFFEBFFFE7FFFFFFFFFFF2FFFFFFFFF4000004FFFFFE5FFFD7FFFFFCFFFFEDFFFFFFFFF8000003FFFFFF1FFF8FFFFFFE4FFFD7FFFFFFFFEE000007FFFFFFCFFFD7FFFFFF97FF6FFFFFFFFFFE000007FFFFFFCFFF7FFFFFFFF1FFFFFFFFFFFFF9000007FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFE3FD7FFFFFFFFDF2FFFFFFFFFFFA000007FFFFFFFBFBFFFFFFFFFFE5FFFFFFFFFFFDFFFFE3FFFFFFF8FDFFFFFFFFFEE7FFFFFFFFFFFE000017FFFFFFFEE7FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C01BFFFFFE7FFFFFFDFFFBFFFFFFFE7FFFFFFFF1001FFFFFFE7FFFFFF3FFF7FFFFFFFCFFFFFFFFE800047FFFFF80000003FFFA00000007FFFFFFFFE80001FFFFFF90000003FFFA00000002FFFFFFFE2000008FFFFFE0000003FFFF80000003FFFFFFFC4000000FFFFFF8000003FFFE80000003FFFFFFFB00000005FFFFF2000003FFFFC000000BFFFFFFF800000005FFFFFE800003FFFFA0000037FFFFFFFA0000000DFFFFFEC00003FFFF8000006FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFA0000000DFFFFFFC00003FFFFA000005FFFFFFFFA0000000DFFFFFFB00003FFFFF80000FFFFFFFFFA0000000DFFFFFFF00003FFFFD00000BFFFFFFFFA0000000DFFFFFFE80003FFFFE800007FFFFFFFFA0000000DFFFFFFFA0003FFFFD500037FFFFFFFFA0000000DFFFFFFFB8003FFFFFD0000FFFFFFFFFA0000000DFFFFFFFFC003FFFFFA0005FFFFFFFFFA0000000DFFFFFFFF0003FFFFFF0001FFFFFFFFFA0000000DFFFFFFFF9003FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFF803FFFFFEC003FFFFFFFFFA0000000DFFFFFFFFFC03FFFFFFC02FFFFFFFFFFA0000000DFFFFFFFFF403FFFFFF802FFFFFFFFFFE00000005FFFFFFFFFD03FFFFFEC";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "04FFFFFFFFFFC8000002FFFFFFFFFFEC3FFFFFFF0BFFFFFFFFFFDC0000077FFFFFFFFFFE3FFFFFFF0FFFFFFFFFFFF800000FFFFFFFFFFFF93FFFFFFF97FFFFFFFFFFFC00002FFFFFFFFFFFFF3FFFFFFF6FFFFFFFFFFFFFA0001FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA804DFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFEC0A7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFE8FFFFFFFEFFFFFFFEFFFFFFFF7FFFFFFFFEFFFE5A77FFFFFCFFFFFFFDFFFFFFFF00000000003FF8A97DFFFFFE00000005FFFFFFFF4000000001FFF77FE2FFFFFFFFFFFFF9FFFFFFFE8000000003FFFFFFFCBFFFFFFFFFFFF9FFFFFFFD8000000003FFF7FFFF3FFFFFFFFFFFF9FFFFFFF90000000007F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F9FFFFFFFFFFFFFFFFFF9FFFFFFFB0000000007FF9FFFFFE7FFFFFFFFFFF9FFFFFFF00000000009FFFFFFFFDFFFFFFFFFFFF9FFFFFFE0000000000FFEFFFFFFEBFFFFFFFFFFF9FFFFFFEC0000000003FDFFFFFFEBFFFFFFFFFFF9FFFFFFE80000000027FFFFFFFFF3FFFFFFFFFFF9FFFFFFC0000000003FFCFFFFFFF5FFFFFFFFFFF9FFFFFFF0000000001FF8FFFFFFFFFFFFFFFFFFF9FFFFFFF0000000006FFEFFFFFFF3FFFFFFFFFFF9FFFFFF20000000007FFCFFFFFFF7FFFFFFFFFFF9FFFFFF40000000003FFDFFFFFFFFFFFFFFFFFFF9FFFFFEC0000000013FFEFFFFFFFFFFFFFFFFFFF9FFFFFF80000000007FFFFFFFFFF7FFFFFFFFFFF9FFFFFD00000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000007FFEFFFFFFE3FFFFFFFFFFF9FFFFFD0000000001FFFB7FFFFFEFFFFFFFFFFFF9FFFFFE0000000006FFFEFFFFFFC7FFFFFFFFFFF9FFFFF4000000000DFFFF9FFFFFDFFFFFFFFFFFF9FFFFFA0000000003FFFF8FFFFFCFFFFFFFFFFFF9FFFFF80000000007FFFFD7FFFF7FFFFFFFFFFFF9FFFFE0000000000FFFFFDBFFFCBFFFFFFFFFFFF9FFFFC00000000037FFFFF97FE0FFFFFFFFFFFFF9FFFFC8000000007FFFFFFA685BFFFFFE00000005FFFFC0000000003FFFFFFEB67FFFFFFF00000001FFFF9FFFFFFFFFBFFFFFFFFF7FFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N27
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( ((!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom3|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom3|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # 
// (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) # ( !\rom3|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom3|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) ) )

	.dataa(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(!\rom3|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(gnd),
	.dataf(!\rom3|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 64'h028A028A57DF57DF;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N30
cyclonev_lcell_comb \resizer|u_ba|Add6~70 (
// Equation(s):
// \resizer|u_ba|Add6~70_cout  = CARRY(( !\resizer|u_ba|Add6~73_sumout  $ (!\rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  $ (\rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout )) ) + ( !VCC ) + ( !VCC ))
// \resizer|u_ba|Add6~71  = SHARE((!\resizer|u_ba|Add6~73_sumout  & (\rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  & \rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout )) # (\resizer|u_ba|Add6~73_sumout  & 
// ((\rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ) # (\rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ))))

	.dataa(!\resizer|u_ba|Add6~73_sumout ),
	.datab(gnd),
	.datac(!\rom2|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datad(!\rom3|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\resizer|u_ba|Add6~70_cout ),
	.shareout(\resizer|u_ba|Add6~71 ));
// synopsys translate_off
defparam \resizer|u_ba|Add6~70 .extended_lut = "off";
defparam \resizer|u_ba|Add6~70 .lut_mask = 64'h0000055F00005AA5;
defparam \resizer|u_ba|Add6~70 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N33
cyclonev_lcell_comb \resizer|u_ba|Add6~38 (
// Equation(s):
// \resizer|u_ba|Add6~38_cout  = CARRY(( !\rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  $ (!\resizer|u_ba|Add6~65_sumout  $ (\rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout )) ) + ( \resizer|u_ba|Add6~71  ) 
// + ( \resizer|u_ba|Add6~70_cout  ))
// \resizer|u_ba|Add6~39  = SHARE((!\rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  & (\resizer|u_ba|Add6~65_sumout  & \rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout )) # 
// (\rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout  & ((\rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ) # (\resizer|u_ba|Add6~65_sumout ))))

	.dataa(gnd),
	.datab(!\rom2|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.datac(!\resizer|u_ba|Add6~65_sumout ),
	.datad(!\rom3|altsyncram_component|auto_generated|mux2|result_node[1]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~70_cout ),
	.sharein(\resizer|u_ba|Add6~71 ),
	.combout(),
	.sumout(),
	.cout(\resizer|u_ba|Add6~38_cout ),
	.shareout(\resizer|u_ba|Add6~39 ));
// synopsys translate_off
defparam \resizer|u_ba|Add6~38 .extended_lut = "off";
defparam \resizer|u_ba|Add6~38 .lut_mask = 64'h0000033F00003CC3;
defparam \resizer|u_ba|Add6~38 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N36
cyclonev_lcell_comb \resizer|u_ba|Add6~1 (
// Equation(s):
// \resizer|u_ba|Add6~1_sumout  = SUM(( !\rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  $ (!\rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  $ (\resizer|u_ba|Add6~33_sumout )) ) + ( \resizer|u_ba|Add6~39  ) + 
// ( \resizer|u_ba|Add6~38_cout  ))
// \resizer|u_ba|Add6~2  = CARRY(( !\rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  $ (!\rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  $ (\resizer|u_ba|Add6~33_sumout )) ) + ( \resizer|u_ba|Add6~39  ) + ( 
// \resizer|u_ba|Add6~38_cout  ))
// \resizer|u_ba|Add6~3  = SHARE((!\rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  & (\rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  & \resizer|u_ba|Add6~33_sumout )) # 
// (\rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout  & ((\resizer|u_ba|Add6~33_sumout ) # (\rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ))))

	.dataa(gnd),
	.datab(!\rom2|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.datac(!\rom3|altsyncram_component|auto_generated|mux2|result_node[2]~0_combout ),
	.datad(!\resizer|u_ba|Add6~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~38_cout ),
	.sharein(\resizer|u_ba|Add6~39 ),
	.combout(),
	.sumout(\resizer|u_ba|Add6~1_sumout ),
	.cout(\resizer|u_ba|Add6~2 ),
	.shareout(\resizer|u_ba|Add6~3 ));
// synopsys translate_off
defparam \resizer|u_ba|Add6~1 .extended_lut = "off";
defparam \resizer|u_ba|Add6~1 .lut_mask = 64'h0000033F00003CC3;
defparam \resizer|u_ba|Add6~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N12
cyclonev_lcell_comb \resizer|Mux7~2 (
// Equation(s):
// \resizer|Mux7~2_combout  = ( \resizer|u_ba|Add6~1_sumout  & ( \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & ( ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\resizer|Mux7~1_combout )) # 
// (\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout ) ) ) ) # ( !\resizer|u_ba|Add6~1_sumout  & ( \rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & ( (!\resizer|Mux7~1_combout  & 
// ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( \resizer|u_ba|Add6~1_sumout  & ( 
// !\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & ( ((\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & \rom0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\resizer|Mux7~1_combout ) ) ) ) # 
// ( !\resizer|u_ba|Add6~1_sumout  & ( !\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & ( (\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & (!\resizer|Mux7~1_combout  & 
// \rom0|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datab(!\resizer|Mux7~1_combout ),
	.datac(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(!\resizer|u_ba|Add6~1_sumout ),
	.dataf(!\rom0|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux7~2 .extended_lut = "off";
defparam \resizer|Mux7~2 .lut_mask = 64'h04043737C4C4F7F7;
defparam \resizer|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N54
cyclonev_lcell_comb \resizer|Mux39~0 (
// Equation(s):
// \resizer|Mux39~0_combout  = ( \algorithm_select[0]~1_combout  & ( \resizer|u_pr|write_ptr [0] & ( (\algorithm_select[1]~0_combout ) # (\resizer|u_ba|write_ptr [0]) ) ) ) # ( !\algorithm_select[0]~1_combout  & ( \resizer|u_pr|write_ptr [0] & ( 
// (!\algorithm_select[1]~0_combout  & ((\resizer|u_dec|write_ptr [0]))) # (\algorithm_select[1]~0_combout  & (\resizer|u_nn|write_ptr [0])) ) ) ) # ( \algorithm_select[0]~1_combout  & ( !\resizer|u_pr|write_ptr [0] & ( (\resizer|u_ba|write_ptr [0] & 
// !\algorithm_select[1]~0_combout ) ) ) ) # ( !\algorithm_select[0]~1_combout  & ( !\resizer|u_pr|write_ptr [0] & ( (!\algorithm_select[1]~0_combout  & ((\resizer|u_dec|write_ptr [0]))) # (\algorithm_select[1]~0_combout  & (\resizer|u_nn|write_ptr [0])) ) ) 
// )

	.dataa(!\resizer|u_nn|write_ptr [0]),
	.datab(!\resizer|u_dec|write_ptr [0]),
	.datac(!\resizer|u_ba|write_ptr [0]),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(!\algorithm_select[0]~1_combout ),
	.dataf(!\resizer|u_pr|write_ptr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux39~0 .extended_lut = "off";
defparam \resizer|Mux39~0 .lut_mask = 64'h33550F0033550FFF;
defparam \resizer|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N6
cyclonev_lcell_comb \resizer|Mux38~0 (
// Equation(s):
// \resizer|Mux38~0_combout  = ( \algorithm_select[1]~0_combout  & ( \resizer|u_ba|write_ptr [1] & ( (!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|write_ptr [1]))) # (\algorithm_select[0]~1_combout  & (\resizer|u_pr|write_ptr[1]~DUPLICATE_q )) ) ) ) # 
// ( !\algorithm_select[1]~0_combout  & ( \resizer|u_ba|write_ptr [1] & ( (\resizer|u_dec|write_ptr[1]~DUPLICATE_q ) # (\algorithm_select[0]~1_combout ) ) ) ) # ( \algorithm_select[1]~0_combout  & ( !\resizer|u_ba|write_ptr [1] & ( 
// (!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|write_ptr [1]))) # (\algorithm_select[0]~1_combout  & (\resizer|u_pr|write_ptr[1]~DUPLICATE_q )) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( !\resizer|u_ba|write_ptr [1] & ( 
// (!\algorithm_select[0]~1_combout  & \resizer|u_dec|write_ptr[1]~DUPLICATE_q ) ) ) )

	.dataa(!\resizer|u_pr|write_ptr[1]~DUPLICATE_q ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\resizer|u_nn|write_ptr [1]),
	.datad(!\resizer|u_dec|write_ptr[1]~DUPLICATE_q ),
	.datae(!\algorithm_select[1]~0_combout ),
	.dataf(!\resizer|u_ba|write_ptr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux38~0 .extended_lut = "off";
defparam \resizer|Mux38~0 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \resizer|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N48
cyclonev_lcell_comb \resizer|Mux37~0 (
// Equation(s):
// \resizer|Mux37~0_combout  = ( \resizer|u_pr|write_ptr [2] & ( \resizer|u_ba|write_ptr [2] & ( ((!\algorithm_select[1]~0_combout  & (\resizer|u_dec|write_ptr [2])) # (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|write_ptr [2])))) # 
// (\algorithm_select[0]~1_combout ) ) ) ) # ( !\resizer|u_pr|write_ptr [2] & ( \resizer|u_ba|write_ptr [2] & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout  & (\resizer|u_dec|write_ptr [2])) # (\algorithm_select[1]~0_combout  & 
// ((\resizer|u_nn|write_ptr [2]))))) # (\algorithm_select[0]~1_combout  & (((!\algorithm_select[1]~0_combout )))) ) ) ) # ( \resizer|u_pr|write_ptr [2] & ( !\resizer|u_ba|write_ptr [2] & ( (!\algorithm_select[0]~1_combout  & 
// ((!\algorithm_select[1]~0_combout  & (\resizer|u_dec|write_ptr [2])) # (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|write_ptr [2]))))) # (\algorithm_select[0]~1_combout  & (((\algorithm_select[1]~0_combout )))) ) ) ) # ( !\resizer|u_pr|write_ptr [2] 
// & ( !\resizer|u_ba|write_ptr [2] & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout  & (\resizer|u_dec|write_ptr [2])) # (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|write_ptr [2]))))) ) ) )

	.dataa(!\resizer|u_dec|write_ptr [2]),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\resizer|u_nn|write_ptr [2]),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(!\resizer|u_pr|write_ptr [2]),
	.dataf(!\resizer|u_ba|write_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux37~0 .extended_lut = "off";
defparam \resizer|Mux37~0 .lut_mask = 64'h440C443F770C773F;
defparam \resizer|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N24
cyclonev_lcell_comb \resizer|Mux36~0 (
// Equation(s):
// \resizer|Mux36~0_combout  = ( \algorithm_select[1]~0_combout  & ( \resizer|u_nn|write_ptr [3] & ( (!\algorithm_select[0]~1_combout ) # (\resizer|u_pr|write_ptr [3]) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( \resizer|u_nn|write_ptr [3] & ( 
// (!\algorithm_select[0]~1_combout  & (\resizer|u_dec|write_ptr [3])) # (\algorithm_select[0]~1_combout  & ((\resizer|u_ba|write_ptr [3]))) ) ) ) # ( \algorithm_select[1]~0_combout  & ( !\resizer|u_nn|write_ptr [3] & ( (\resizer|u_pr|write_ptr [3] & 
// \algorithm_select[0]~1_combout ) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( !\resizer|u_nn|write_ptr [3] & ( (!\algorithm_select[0]~1_combout  & (\resizer|u_dec|write_ptr [3])) # (\algorithm_select[0]~1_combout  & ((\resizer|u_ba|write_ptr [3]))) ) ) 
// )

	.dataa(!\resizer|u_dec|write_ptr [3]),
	.datab(!\resizer|u_pr|write_ptr [3]),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\resizer|u_ba|write_ptr [3]),
	.datae(!\algorithm_select[1]~0_combout ),
	.dataf(!\resizer|u_nn|write_ptr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux36~0 .extended_lut = "off";
defparam \resizer|Mux36~0 .lut_mask = 64'h505F0303505FF3F3;
defparam \resizer|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N6
cyclonev_lcell_comb \resizer|Mux35~0 (
// Equation(s):
// \resizer|Mux35~0_combout  = ( \resizer|u_dec|write_ptr [4] & ( \resizer|u_pr|write_ptr [4] & ( (!\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout )) # (\resizer|u_ba|write_ptr [4]))) # (\algorithm_select[1]~0_combout  & 
// (((\resizer|u_nn|write_ptr [4]) # (\algorithm_select[0]~1_combout )))) ) ) ) # ( !\resizer|u_dec|write_ptr [4] & ( \resizer|u_pr|write_ptr [4] & ( (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|write_ptr [4] & (\algorithm_select[0]~1_combout ))) # 
// (\algorithm_select[1]~0_combout  & (((\resizer|u_nn|write_ptr [4]) # (\algorithm_select[0]~1_combout )))) ) ) ) # ( \resizer|u_dec|write_ptr [4] & ( !\resizer|u_pr|write_ptr [4] & ( (!\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout )) 
// # (\resizer|u_ba|write_ptr [4]))) # (\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout  & \resizer|u_nn|write_ptr [4])))) ) ) ) # ( !\resizer|u_dec|write_ptr [4] & ( !\resizer|u_pr|write_ptr [4] & ( (!\algorithm_select[1]~0_combout  & 
// (\resizer|u_ba|write_ptr [4] & (\algorithm_select[0]~1_combout ))) # (\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout  & \resizer|u_nn|write_ptr [4])))) ) ) )

	.dataa(!\resizer|u_ba|write_ptr [4]),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\resizer|u_nn|write_ptr [4]),
	.datae(!\resizer|u_dec|write_ptr [4]),
	.dataf(!\resizer|u_pr|write_ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux35~0 .extended_lut = "off";
defparam \resizer|Mux35~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \resizer|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \resizer|Mux34~0 (
// Equation(s):
// \resizer|Mux34~0_combout  = ( \resizer|u_ba|write_ptr [5] & ( \resizer|u_nn|write_ptr [5] & ( (!\algorithm_select[1]~0_combout  & (((\resizer|u_dec|write_ptr[5]~DUPLICATE_q )) # (\algorithm_select[0]~1_combout ))) # (\algorithm_select[1]~0_combout  & 
// ((!\algorithm_select[0]~1_combout ) # ((\resizer|u_pr|write_ptr [5])))) ) ) ) # ( !\resizer|u_ba|write_ptr [5] & ( \resizer|u_nn|write_ptr [5] & ( (!\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & 
// (\resizer|u_dec|write_ptr[5]~DUPLICATE_q ))) # (\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout ) # ((\resizer|u_pr|write_ptr [5])))) ) ) ) # ( \resizer|u_ba|write_ptr [5] & ( !\resizer|u_nn|write_ptr [5] & ( 
// (!\algorithm_select[1]~0_combout  & (((\resizer|u_dec|write_ptr[5]~DUPLICATE_q )) # (\algorithm_select[0]~1_combout ))) # (\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & ((\resizer|u_pr|write_ptr [5])))) ) ) ) # ( 
// !\resizer|u_ba|write_ptr [5] & ( !\resizer|u_nn|write_ptr [5] & ( (!\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & (\resizer|u_dec|write_ptr[5]~DUPLICATE_q ))) # (\algorithm_select[1]~0_combout  & (\algorithm_select[0]~1_combout  & 
// ((\resizer|u_pr|write_ptr [5])))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\resizer|u_dec|write_ptr[5]~DUPLICATE_q ),
	.datad(!\resizer|u_pr|write_ptr [5]),
	.datae(!\resizer|u_ba|write_ptr [5]),
	.dataf(!\resizer|u_nn|write_ptr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux34~0 .extended_lut = "off";
defparam \resizer|Mux34~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \resizer|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \resizer|Mux33~0 (
// Equation(s):
// \resizer|Mux33~0_combout  = ( \algorithm_select[1]~0_combout  & ( \resizer|u_nn|write_ptr [6] & ( (!\algorithm_select[0]~1_combout ) # (\resizer|u_pr|write_ptr [6]) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( \resizer|u_nn|write_ptr [6] & ( 
// (!\algorithm_select[0]~1_combout  & (\resizer|u_dec|write_ptr [6])) # (\algorithm_select[0]~1_combout  & ((\resizer|u_ba|write_ptr [6]))) ) ) ) # ( \algorithm_select[1]~0_combout  & ( !\resizer|u_nn|write_ptr [6] & ( (\algorithm_select[0]~1_combout  & 
// \resizer|u_pr|write_ptr [6]) ) ) ) # ( !\algorithm_select[1]~0_combout  & ( !\resizer|u_nn|write_ptr [6] & ( (!\algorithm_select[0]~1_combout  & (\resizer|u_dec|write_ptr [6])) # (\algorithm_select[0]~1_combout  & ((\resizer|u_ba|write_ptr [6]))) ) ) )

	.dataa(!\resizer|u_dec|write_ptr [6]),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\resizer|u_pr|write_ptr [6]),
	.datad(!\resizer|u_ba|write_ptr [6]),
	.datae(!\algorithm_select[1]~0_combout ),
	.dataf(!\resizer|u_nn|write_ptr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux33~0 .extended_lut = "off";
defparam \resizer|Mux33~0 .lut_mask = 64'h447703034477CFCF;
defparam \resizer|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \resizer|Mux32~0 (
// Equation(s):
// \resizer|Mux32~0_combout  = ( \resizer|u_pr|write_ptr[7]~DUPLICATE_q  & ( \resizer|u_dec|write_ptr[7]~DUPLICATE_q  & ( (!\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout )) # (\resizer|u_ba|write_ptr [7]))) # 
// (\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout ) # (\resizer|u_nn|write_ptr [7])))) ) ) ) # ( !\resizer|u_pr|write_ptr[7]~DUPLICATE_q  & ( \resizer|u_dec|write_ptr[7]~DUPLICATE_q  & ( (!\algorithm_select[1]~0_combout  & 
// (((!\algorithm_select[0]~1_combout )) # (\resizer|u_ba|write_ptr [7]))) # (\algorithm_select[1]~0_combout  & (((\resizer|u_nn|write_ptr [7] & !\algorithm_select[0]~1_combout )))) ) ) ) # ( \resizer|u_pr|write_ptr[7]~DUPLICATE_q  & ( 
// !\resizer|u_dec|write_ptr[7]~DUPLICATE_q  & ( (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|write_ptr [7] & ((\algorithm_select[0]~1_combout )))) # (\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout ) # (\resizer|u_nn|write_ptr 
// [7])))) ) ) ) # ( !\resizer|u_pr|write_ptr[7]~DUPLICATE_q  & ( !\resizer|u_dec|write_ptr[7]~DUPLICATE_q  & ( (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|write_ptr [7] & ((\algorithm_select[0]~1_combout )))) # (\algorithm_select[1]~0_combout  & 
// (((\resizer|u_nn|write_ptr [7] & !\algorithm_select[0]~1_combout )))) ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\resizer|u_ba|write_ptr [7]),
	.datac(!\resizer|u_nn|write_ptr [7]),
	.datad(!\algorithm_select[0]~1_combout ),
	.datae(!\resizer|u_pr|write_ptr[7]~DUPLICATE_q ),
	.dataf(!\resizer|u_dec|write_ptr[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux32~0 .extended_lut = "off";
defparam \resizer|Mux32~0 .lut_mask = 64'h05220577AF22AF77;
defparam \resizer|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N54
cyclonev_lcell_comb \resizer|Mux31~0 (
// Equation(s):
// \resizer|Mux31~0_combout  = ( \resizer|u_ba|write_ptr [8] & ( \resizer|u_nn|write_ptr [8] & ( (!\algorithm_select[0]~1_combout  & (((\algorithm_select[1]~0_combout )) # (\resizer|u_dec|write_ptr [8]))) # (\algorithm_select[0]~1_combout  & 
// (((!\algorithm_select[1]~0_combout ) # (\resizer|u_pr|write_ptr [8])))) ) ) ) # ( !\resizer|u_ba|write_ptr [8] & ( \resizer|u_nn|write_ptr [8] & ( (!\algorithm_select[0]~1_combout  & (((\algorithm_select[1]~0_combout )) # (\resizer|u_dec|write_ptr [8]))) 
// # (\algorithm_select[0]~1_combout  & (((\algorithm_select[1]~0_combout  & \resizer|u_pr|write_ptr [8])))) ) ) ) # ( \resizer|u_ba|write_ptr [8] & ( !\resizer|u_nn|write_ptr [8] & ( (!\algorithm_select[0]~1_combout  & (\resizer|u_dec|write_ptr [8] & 
// (!\algorithm_select[1]~0_combout ))) # (\algorithm_select[0]~1_combout  & (((!\algorithm_select[1]~0_combout ) # (\resizer|u_pr|write_ptr [8])))) ) ) ) # ( !\resizer|u_ba|write_ptr [8] & ( !\resizer|u_nn|write_ptr [8] & ( (!\algorithm_select[0]~1_combout  
// & (\resizer|u_dec|write_ptr [8] & (!\algorithm_select[1]~0_combout ))) # (\algorithm_select[0]~1_combout  & (((\algorithm_select[1]~0_combout  & \resizer|u_pr|write_ptr [8])))) ) ) )

	.dataa(!\resizer|u_dec|write_ptr [8]),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\algorithm_select[1]~0_combout ),
	.datad(!\resizer|u_pr|write_ptr [8]),
	.datae(!\resizer|u_ba|write_ptr [8]),
	.dataf(!\resizer|u_nn|write_ptr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux31~0 .extended_lut = "off";
defparam \resizer|Mux31~0 .lut_mask = 64'h404370734C4F7C7F;
defparam \resizer|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N51
cyclonev_lcell_comb \resizer|Mux30~0 (
// Equation(s):
// \resizer|Mux30~0_combout  = ( \resizer|u_nn|write_ptr [9] & ( \algorithm_select[0]~1_combout  & ( (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|write_ptr [9])) # (\algorithm_select[1]~0_combout  & ((\resizer|u_pr|write_ptr [9]))) ) ) ) # ( 
// !\resizer|u_nn|write_ptr [9] & ( \algorithm_select[0]~1_combout  & ( (!\algorithm_select[1]~0_combout  & (\resizer|u_ba|write_ptr [9])) # (\algorithm_select[1]~0_combout  & ((\resizer|u_pr|write_ptr [9]))) ) ) ) # ( \resizer|u_nn|write_ptr [9] & ( 
// !\algorithm_select[0]~1_combout  & ( (\algorithm_select[1]~0_combout ) # (\resizer|u_dec|write_ptr [9]) ) ) ) # ( !\resizer|u_nn|write_ptr [9] & ( !\algorithm_select[0]~1_combout  & ( (\resizer|u_dec|write_ptr [9] & !\algorithm_select[1]~0_combout ) ) ) )

	.dataa(!\resizer|u_ba|write_ptr [9]),
	.datab(!\resizer|u_dec|write_ptr [9]),
	.datac(!\algorithm_select[1]~0_combout ),
	.datad(!\resizer|u_pr|write_ptr [9]),
	.datae(!\resizer|u_nn|write_ptr [9]),
	.dataf(!\algorithm_select[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux30~0 .extended_lut = "off";
defparam \resizer|Mux30~0 .lut_mask = 64'h30303F3F505F505F;
defparam \resizer|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N54
cyclonev_lcell_comb \resizer|Mux29~0 (
// Equation(s):
// \resizer|Mux29~0_combout  = ( \resizer|u_dec|write_ptr [10] & ( \resizer|u_ba|write_ptr [10] & ( (!\algorithm_select[1]~0_combout ) # ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|write_ptr [10])) # (\algorithm_select[0]~1_combout  & 
// ((\resizer|u_pr|write_ptr [10])))) ) ) ) # ( !\resizer|u_dec|write_ptr [10] & ( \resizer|u_ba|write_ptr [10] & ( (!\algorithm_select[0]~1_combout  & (\algorithm_select[1]~0_combout  & (\resizer|u_nn|write_ptr [10]))) # (\algorithm_select[0]~1_combout  & 
// ((!\algorithm_select[1]~0_combout ) # ((\resizer|u_pr|write_ptr [10])))) ) ) ) # ( \resizer|u_dec|write_ptr [10] & ( !\resizer|u_ba|write_ptr [10] & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout ) # ((\resizer|u_nn|write_ptr 
// [10])))) # (\algorithm_select[0]~1_combout  & (\algorithm_select[1]~0_combout  & ((\resizer|u_pr|write_ptr [10])))) ) ) ) # ( !\resizer|u_dec|write_ptr [10] & ( !\resizer|u_ba|write_ptr [10] & ( (\algorithm_select[1]~0_combout  & 
// ((!\algorithm_select[0]~1_combout  & (\resizer|u_nn|write_ptr [10])) # (\algorithm_select[0]~1_combout  & ((\resizer|u_pr|write_ptr [10]))))) ) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\resizer|u_nn|write_ptr [10]),
	.datad(!\resizer|u_pr|write_ptr [10]),
	.datae(!\resizer|u_dec|write_ptr [10]),
	.dataf(!\resizer|u_ba|write_ptr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux29~0 .extended_lut = "off";
defparam \resizer|Mux29~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \resizer|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N54
cyclonev_lcell_comb \resizer|Mux28~0 (
// Equation(s):
// \resizer|Mux28~0_combout  = ( \resizer|u_nn|write_ptr [11] & ( \resizer|u_pr|write_ptr [11] & ( ((!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|write_ptr [11]))) # (\algorithm_select[0]~1_combout  & (\resizer|u_ba|write_ptr[11]~DUPLICATE_q ))) # 
// (\algorithm_select[1]~0_combout ) ) ) ) # ( !\resizer|u_nn|write_ptr [11] & ( \resizer|u_pr|write_ptr [11] & ( (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|write_ptr [11]))) # (\algorithm_select[0]~1_combout  & 
// (\resizer|u_ba|write_ptr[11]~DUPLICATE_q )))) # (\algorithm_select[1]~0_combout  & (((\algorithm_select[0]~1_combout )))) ) ) ) # ( \resizer|u_nn|write_ptr [11] & ( !\resizer|u_pr|write_ptr [11] & ( (!\algorithm_select[1]~0_combout  & 
// ((!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|write_ptr [11]))) # (\algorithm_select[0]~1_combout  & (\resizer|u_ba|write_ptr[11]~DUPLICATE_q )))) # (\algorithm_select[1]~0_combout  & (((!\algorithm_select[0]~1_combout )))) ) ) ) # ( 
// !\resizer|u_nn|write_ptr [11] & ( !\resizer|u_pr|write_ptr [11] & ( (!\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout  & ((\resizer|u_dec|write_ptr [11]))) # (\algorithm_select[0]~1_combout  & (\resizer|u_ba|write_ptr[11]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\resizer|u_ba|write_ptr[11]~DUPLICATE_q ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\resizer|u_dec|write_ptr [11]),
	.datae(!\resizer|u_nn|write_ptr [11]),
	.dataf(!\resizer|u_pr|write_ptr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux28~0 .extended_lut = "off";
defparam \resizer|Mux28~0 .lut_mask = 64'h04C434F407C737F7;
defparam \resizer|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N33
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) # ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1 .lut_mask = 64'h00005555AAAAFFFF;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N18
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  = ( \rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \rom0|altsyncram_component|auto_generated|ram_block1a19  & ( 
// (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout ) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \rom0|altsyncram_component|auto_generated|ram_block1a19  & ( ((\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( \rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a19  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( !\rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\rom0|altsyncram_component|auto_generated|ram_block1a19  & ( 
// (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & \rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout )) ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3 .lut_mask = 64'h04048C8C3737BFBF;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N39
cyclonev_lcell_comb \resizer|u_ba|Add6~41 (
// Equation(s):
// \resizer|u_ba|Add6~41_sumout  = SUM(( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout )) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom1|altsyncram_component|auto_generated|ram_block1a19 ))) ) + ( \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  ) + ( \resizer|u_ba|Add6~34  ))
// \resizer|u_ba|Add6~42  = CARRY(( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout )) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom1|altsyncram_component|auto_generated|ram_block1a19 ))) ) + ( \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  ) + ( \resizer|u_ba|Add6~34  ))

	.dataa(!\rom1|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.datab(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom1|altsyncram_component|auto_generated|ram_block1a19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add6~41_sumout ),
	.cout(\resizer|u_ba|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add6~41 .extended_lut = "off";
defparam \resizer|u_ba|Add6~41 .lut_mask = 64'h0000FF0000004747;
defparam \resizer|u_ba|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N0
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout  = ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom2|altsyncram_component|auto_generated|ram_block1a19 ))) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\rom2|altsyncram_component|auto_generated|ram_block1a19 ) ) ) ) # ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & (\rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom2|altsyncram_component|auto_generated|ram_block1a19 ))) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (\rom2|altsyncram_component|auto_generated|ram_block1a19  & \rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(!\rom2|altsyncram_component|auto_generated|ram_block1a19 ),
	.datac(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(gnd),
	.datae(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1 .lut_mask = 64'h03035353F3F35353;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N0
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a19  & ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [1] ) ) # ( 
// \rom3|altsyncram_component|auto_generated|ram_block1a19  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom3|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) ) # ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a19  & ( !\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom3|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) ) ) )

	.dataa(gnd),
	.datab(!\rom3|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\rom3|altsyncram_component|auto_generated|ram_block1a19 ),
	.dataf(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1 .lut_mask = 64'h330F330F0000FFFF;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N39
cyclonev_lcell_comb \resizer|u_ba|Add6~5 (
// Equation(s):
// \resizer|u_ba|Add6~5_sumout  = SUM(( !\resizer|u_ba|Add6~41_sumout  $ (!\rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout  $ (\rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout )) ) + ( \resizer|u_ba|Add6~3  ) + 
// ( \resizer|u_ba|Add6~2  ))
// \resizer|u_ba|Add6~6  = CARRY(( !\resizer|u_ba|Add6~41_sumout  $ (!\rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout  $ (\rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout )) ) + ( \resizer|u_ba|Add6~3  ) + ( 
// \resizer|u_ba|Add6~2  ))
// \resizer|u_ba|Add6~7  = SHARE((!\resizer|u_ba|Add6~41_sumout  & (\rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout  & \rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout )) # (\resizer|u_ba|Add6~41_sumout  & 
// ((\rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ) # (\rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ))))

	.dataa(!\resizer|u_ba|Add6~41_sumout ),
	.datab(gnd),
	.datac(!\rom2|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.datad(!\rom3|altsyncram_component|auto_generated|mux2|result_node[3]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~2 ),
	.sharein(\resizer|u_ba|Add6~3 ),
	.combout(),
	.sumout(\resizer|u_ba|Add6~5_sumout ),
	.cout(\resizer|u_ba|Add6~6 ),
	.shareout(\resizer|u_ba|Add6~7 ));
// synopsys translate_off
defparam \resizer|u_ba|Add6~5 .extended_lut = "off";
defparam \resizer|u_ba|Add6~5 .lut_mask = 64'h0000055F00005AA5;
defparam \resizer|u_ba|Add6~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N3
cyclonev_lcell_comb \resizer|Mux6~0 (
// Equation(s):
// \resizer|Mux6~0_combout  = ( \resizer|u_ba|Add6~5_sumout  & ( (\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ) # (\resizer|Mux7~1_combout ) ) ) # ( !\resizer|u_ba|Add6~5_sumout  & ( (!\resizer|Mux7~1_combout  & 
// \rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ) ) )

	.dataa(!\resizer|Mux7~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rom0|altsyncram_component|auto_generated|mux2|result_node[1]~1_combout ),
	.datae(gnd),
	.dataf(!\resizer|u_ba|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux6~0 .extended_lut = "off";
defparam \resizer|Mux6~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \resizer|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout ,\resizer|Mux7~2_combout }),
	.portaaddr({\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,\resizer|Mux37~0_combout ,
\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout  = ( \resizer|Mux23~0_combout  & ( !\resizer|Mux25~0_combout  & ( (\main_fsm|current_state~q  & (!\resizer|Mux24~0_combout  & !\resizer|Mux26~0_combout )) ) ) )

	.dataa(!\main_fsm|current_state~q ),
	.datab(!\resizer|Mux24~0_combout ),
	.datac(!\resizer|Mux26~0_combout ),
	.datad(gnd),
	.datae(!\resizer|Mux23~0_combout ),
	.dataf(!\resizer|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0 .lut_mask = 64'h0000404000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3] = ( \vga_logic_inst|Add6~61_sumout  & ( !\vga_logic_inst|Add6~65_sumout  & ( (\vga_logic_inst|is_image_area~9_combout  & (\vga_logic_inst|is_image_area~7_combout  & 
// (!\vga_logic_inst|Add6~5_sumout  & !\vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~9_combout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\vga_logic_inst|Add6~61_sumout ),
	.dataf(!\vga_logic_inst|Add6~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3] .lut_mask = 64'h0000100000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N15
cyclonev_lcell_comb \resizer|Mux27~0 (
// Equation(s):
// \resizer|Mux27~0_combout  = ( \resizer|u_ba|write_ptr [12] & ( \resizer|u_dec|write_ptr [12] & ( (!\algorithm_select[1]~0_combout ) # ((!\algorithm_select[0]~1_combout  & ((\resizer|u_nn|write_ptr [12]))) # (\algorithm_select[0]~1_combout  & 
// (\resizer|u_pr|write_ptr [12]))) ) ) ) # ( !\resizer|u_ba|write_ptr [12] & ( \resizer|u_dec|write_ptr [12] & ( (!\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout ) # ((\resizer|u_nn|write_ptr [12])))) # (\algorithm_select[0]~1_combout  
// & (\algorithm_select[1]~0_combout  & (\resizer|u_pr|write_ptr [12]))) ) ) ) # ( \resizer|u_ba|write_ptr [12] & ( !\resizer|u_dec|write_ptr [12] & ( (!\algorithm_select[0]~1_combout  & (\algorithm_select[1]~0_combout  & ((\resizer|u_nn|write_ptr [12])))) # 
// (\algorithm_select[0]~1_combout  & ((!\algorithm_select[1]~0_combout ) # ((\resizer|u_pr|write_ptr [12])))) ) ) ) # ( !\resizer|u_ba|write_ptr [12] & ( !\resizer|u_dec|write_ptr [12] & ( (\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout 
//  & ((\resizer|u_nn|write_ptr [12]))) # (\algorithm_select[0]~1_combout  & (\resizer|u_pr|write_ptr [12])))) ) ) )

	.dataa(!\algorithm_select[0]~1_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\resizer|u_pr|write_ptr [12]),
	.datad(!\resizer|u_nn|write_ptr [12]),
	.datae(!\resizer|u_ba|write_ptr [12]),
	.dataf(!\resizer|u_dec|write_ptr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux27~0 .extended_lut = "off";
defparam \resizer|Mux27~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \resizer|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~2_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~1 (
// Equation(s):
// \the_vga_driver|red_reg~1_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( \the_vga_driver|red_reg~0_combout  ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \the_vga_driver|red_reg~0_combout ) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \the_vga_driver|red_reg~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\the_vga_driver|red_reg~0_combout ),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~1 .extended_lut = "off";
defparam \the_vga_driver|red_reg~1 .lut_mask = 64'h000003030C0C0F0F;
defparam \the_vga_driver|red_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N39
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3] = ( !\resizer|Mux25~0_combout  & ( (\main_fsm|current_state~q  & (\resizer|Mux24~0_combout  & (!\resizer|Mux23~0_combout  & \resizer|Mux26~0_combout ))) ) )

	.dataa(!\main_fsm|current_state~q ),
	.datab(!\resizer|Mux24~0_combout ),
	.datac(!\resizer|Mux23~0_combout ),
	.datad(!\resizer|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\resizer|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w[3] .lut_mask = 64'h0010001000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y13_N48
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout  = ( !\vga_logic_inst|Add6~61_sumout  & ( \vga_logic_inst|Add6~65_sumout  & ( (\vga_logic_inst|is_image_area~9_combout  & (\vga_logic_inst|is_image_area~7_combout  & 
// (!\vga_logic_inst|Add6~5_sumout  & \vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~9_combout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\vga_logic_inst|Add6~61_sumout ),
	.dataf(!\vga_logic_inst|Add6~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~2_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N24
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3] = ( !\resizer|Mux23~0_combout  & ( \main_fsm|current_state~q  & ( (\resizer|Mux25~0_combout  & (\resizer|Mux26~0_combout  & \resizer|Mux24~0_combout )) ) ) )

	.dataa(!\resizer|Mux25~0_combout ),
	.datab(!\resizer|Mux26~0_combout ),
	.datac(gnd),
	.datad(!\resizer|Mux24~0_combout ),
	.datae(!\resizer|Mux23~0_combout ),
	.dataf(!\main_fsm|current_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w[3] .lut_mask = 64'h0000000000110000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N6
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout  = ( !\vga_logic_inst|Add6~61_sumout  & ( \vga_logic_inst|Add6~65_sumout  & ( (\vga_logic_inst|is_image_area~9_combout  & (\vga_logic_inst|is_image_area~7_combout  & 
// (\vga_logic_inst|Add6~5_sumout  & \vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~9_combout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\vga_logic_inst|Add6~61_sumout ),
	.dataf(!\vga_logic_inst|Add6~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0 .lut_mask = 64'h0000000000010000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~2_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3] = ( !\resizer|Mux26~0_combout  & ( (\main_fsm|current_state~q  & (\resizer|Mux24~0_combout  & (!\resizer|Mux25~0_combout  & !\resizer|Mux23~0_combout ))) ) )

	.dataa(!\main_fsm|current_state~q ),
	.datab(!\resizer|Mux24~0_combout ),
	.datac(!\resizer|Mux25~0_combout ),
	.datad(!\resizer|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\resizer|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w[3] .lut_mask = 64'h1000100000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N57
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3] = ( \vga_logic_inst|Add6~65_sumout  & ( !\vga_logic_inst|Add6~5_sumout  & ( (\vga_logic_inst|is_image_area~7_combout  & (\vga_logic_inst|is_image_area~9_combout  & 
// (!\vga_logic_inst|Add6~61_sumout  & !\vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|is_image_area~9_combout ),
	.datac(!\vga_logic_inst|Add6~61_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\vga_logic_inst|Add6~65_sumout ),
	.dataf(!\vga_logic_inst|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w[3] .lut_mask = 64'h0000100000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~2_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3] = ( \main_fsm|current_state~q  & ( !\resizer|Mux26~0_combout  & ( (\resizer|Mux25~0_combout  & (!\resizer|Mux23~0_combout  & \resizer|Mux24~0_combout )) ) ) )

	.dataa(!\resizer|Mux25~0_combout ),
	.datab(!\resizer|Mux23~0_combout ),
	.datac(gnd),
	.datad(!\resizer|Mux24~0_combout ),
	.datae(!\main_fsm|current_state~q ),
	.dataf(!\resizer|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w[3] .lut_mask = 64'h0000004400000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N51
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout  = ( !\vga_logic_inst|Add6~61_sumout  & ( \vga_logic_inst|Add6~65_sumout  & ( (\vga_logic_inst|is_image_area~7_combout  & (\vga_logic_inst|is_image_area~9_combout  & 
// (\vga_logic_inst|Add6~5_sumout  & !\vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|is_image_area~9_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\vga_logic_inst|Add6~61_sumout ),
	.dataf(!\vga_logic_inst|Add6~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~2_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~3 (
// Equation(s):
// \the_vga_driver|red_reg~3_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~3 .extended_lut = "off";
defparam \the_vga_driver|red_reg~3 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \the_vga_driver|red_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N9
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3] = ( \resizer|Mux26~0_combout  & ( (\resizer|Mux25~0_combout  & (!\resizer|Mux24~0_combout  & (!\resizer|Mux23~0_combout  & \main_fsm|current_state~q ))) ) )

	.dataa(!\resizer|Mux25~0_combout ),
	.datab(!\resizer|Mux24~0_combout ),
	.datac(!\resizer|Mux23~0_combout ),
	.datad(!\main_fsm|current_state~q ),
	.datae(gnd),
	.dataf(!\resizer|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w[3] .lut_mask = 64'h0000000000400040;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N45
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0_combout  = ( !\vga_logic_inst|Add6~61_sumout  & ( !\vga_logic_inst|Add6~65_sumout  & ( (\vga_logic_inst|is_image_area~7_combout  & (\vga_logic_inst|is_image_area~9_combout  & 
// (\vga_logic_inst|Add6~5_sumout  & \vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|is_image_area~9_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\vga_logic_inst|Add6~61_sumout ),
	.dataf(!\vga_logic_inst|Add6~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0 .lut_mask = 64'h0001000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~2_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N6
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3] = ( !\resizer|Mux26~0_combout  & ( (\resizer|Mux25~0_combout  & (!\resizer|Mux24~0_combout  & (\main_fsm|current_state~q  & !\resizer|Mux23~0_combout ))) ) )

	.dataa(!\resizer|Mux25~0_combout ),
	.datab(!\resizer|Mux24~0_combout ),
	.datac(!\main_fsm|current_state~q ),
	.datad(!\resizer|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\resizer|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w[3] .lut_mask = 64'h0400040000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y12_N54
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3] = ( \vga_logic_inst|Add6~5_sumout  & ( !\vga_logic_inst|Add6~65_sumout  & ( (\vga_logic_inst|is_image_area~7_combout  & (\vga_logic_inst|is_image_area~9_combout  & 
// (!\vga_logic_inst|Add6~1_sumout  & !\vga_logic_inst|Add6~61_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~7_combout ),
	.datab(!\vga_logic_inst|is_image_area~9_combout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|Add6~61_sumout ),
	.datae(!\vga_logic_inst|Add6~5_sumout ),
	.dataf(!\vga_logic_inst|Add6~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3] .lut_mask = 64'h0000100000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~2_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N3
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3] = ( !\resizer|Mux23~0_combout  & ( !\resizer|Mux25~0_combout  & ( (\resizer|Mux26~0_combout  & (!\resizer|Mux24~0_combout  & \main_fsm|current_state~q )) ) ) )

	.dataa(!\resizer|Mux26~0_combout ),
	.datab(!\resizer|Mux24~0_combout ),
	.datac(!\main_fsm|current_state~q ),
	.datad(gnd),
	.datae(!\resizer|Mux23~0_combout ),
	.dataf(!\resizer|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w[3] .lut_mask = 64'h0404000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0_combout  = ( !\vga_logic_inst|Add6~65_sumout  & ( !\vga_logic_inst|Add6~61_sumout  & ( (\vga_logic_inst|is_image_area~9_combout  & (\vga_logic_inst|is_image_area~7_combout  & 
// (\vga_logic_inst|Add6~1_sumout  & !\vga_logic_inst|Add6~5_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~9_combout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\vga_logic_inst|Add6~1_sumout ),
	.datad(!\vga_logic_inst|Add6~5_sumout ),
	.datae(!\vga_logic_inst|Add6~65_sumout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0 .lut_mask = 64'h0100000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~2_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w[3] (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3] = ( !\resizer|Mux23~0_combout  & ( !\resizer|Mux26~0_combout  & ( (!\resizer|Mux25~0_combout  & (\main_fsm|current_state~q  & !\resizer|Mux24~0_combout )) ) ) )

	.dataa(!\resizer|Mux25~0_combout ),
	.datab(!\main_fsm|current_state~q ),
	.datac(gnd),
	.datad(!\resizer|Mux24~0_combout ),
	.datae(!\resizer|Mux23~0_combout ),
	.dataf(!\resizer|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w[3] .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w[3] .lut_mask = 64'h2200000000000000;
defparam \frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N15
cyclonev_lcell_comb \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0 (
// Equation(s):
// \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout  = ( \vga_logic_inst|Add6~65_sumout  & ( \vga_logic_inst|Add6~61_sumout  & ( (!\vga_logic_inst|is_image_area~9_combout ) # (!\vga_logic_inst|is_image_area~7_combout ) 
// ) ) ) # ( !\vga_logic_inst|Add6~65_sumout  & ( \vga_logic_inst|Add6~61_sumout  & ( (!\vga_logic_inst|is_image_area~9_combout ) # (!\vga_logic_inst|is_image_area~7_combout ) ) ) ) # ( \vga_logic_inst|Add6~65_sumout  & ( !\vga_logic_inst|Add6~61_sumout  & ( 
// (!\vga_logic_inst|is_image_area~9_combout ) # (!\vga_logic_inst|is_image_area~7_combout ) ) ) ) # ( !\vga_logic_inst|Add6~65_sumout  & ( !\vga_logic_inst|Add6~61_sumout  & ( (!\vga_logic_inst|is_image_area~9_combout ) # 
// ((!\vga_logic_inst|is_image_area~7_combout ) # ((!\vga_logic_inst|Add6~5_sumout  & !\vga_logic_inst|Add6~1_sumout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~9_combout ),
	.datab(!\vga_logic_inst|is_image_area~7_combout ),
	.datac(!\vga_logic_inst|Add6~5_sumout ),
	.datad(!\vga_logic_inst|Add6~1_sumout ),
	.datae(!\vga_logic_inst|Add6~65_sumout ),
	.dataf(!\vga_logic_inst|Add6~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0 .extended_lut = "off";
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0 .lut_mask = 64'hFEEEEEEEEEEEEEEE;
defparam \frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux7~2_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~2 (
// Equation(s):
// \the_vga_driver|red_reg~2_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout ))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~2 .extended_lut = "off";
defparam \the_vga_driver|red_reg~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \the_vga_driver|red_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N39
cyclonev_lcell_comb \the_vga_driver|red_reg~4 (
// Equation(s):
// \the_vga_driver|red_reg~4_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \the_vga_driver|red_reg~2_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \the_vga_driver|red_reg~3_combout )) # (\the_vga_driver|red_reg~1_combout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \the_vga_driver|red_reg~2_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\the_vga_driver|red_reg~1_combout ) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\the_vga_driver|red_reg~2_combout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \the_vga_driver|red_reg~3_combout )) # (\the_vga_driver|red_reg~1_combout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\the_vga_driver|red_reg~2_combout  & ( \the_vga_driver|red_reg~1_combout  ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(gnd),
	.datac(!\the_vga_driver|red_reg~1_combout ),
	.datad(!\the_vga_driver|red_reg~3_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\the_vga_driver|red_reg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~4 .extended_lut = "off";
defparam \the_vga_driver|red_reg~4 .lut_mask = 64'h0F0F0FAFAFAF0FAF;
defparam \the_vga_driver|red_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~70 (
// Equation(s):
// \the_vga_driver|red_reg~70_combout  = ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\main_fsm|processing_has_run_once~q  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0~portadataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # 
// (\main_fsm|processing_has_run_once~q  & ((((\the_vga_driver|red_reg~4_combout ))))) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( ((!\main_fsm|processing_has_run_once~q  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # (\main_fsm|processing_has_run_once~q  & (((\the_vga_driver|red_reg~4_combout ))))) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\the_vga_driver|red_reg~4_combout ),
	.datag(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~70 .extended_lut = "on";
defparam \the_vga_driver|red_reg~70 .lut_mask = 64'h04C40C0C37F73F3F;
defparam \the_vga_driver|red_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~6 (
// Equation(s):
// \the_vga_driver|red_reg~6_combout  = ( !\vga_logic_inst|LessThan3~11_combout  & ( \vga_logic_inst|LessThan1~4_combout  & ( (\the_vga_driver|red_reg~5_combout  & (\the_vga_driver|red_reg~70_combout  & (!\vga_logic_inst|is_image_area~5_combout  & 
// \vga_logic_inst|is_image_area~6_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~5_combout ),
	.datab(!\the_vga_driver|red_reg~70_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|LessThan3~11_combout ),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~6 .extended_lut = "off";
defparam \the_vga_driver|red_reg~6 .lut_mask = 64'h0000000000100000;
defparam \the_vga_driver|red_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N52
dffeas \the_vga_driver|red_reg[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[0] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FCFFFFFFFFFFA7FFFFFE7FFFFFFFFFDBDFFFFFFFF7FFFFFFFFFFF7FFFFF87FFFFFFFFFF9DFFFFFFDF3FFFFFFFFFFFEFFFFF5FFFFFFFFFFFDDFFFFFFE3BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCDFFFFFFF9FFFFFFFFFFFFFBFFF0FFFFFFFFFFFFF9FFFFFFFCFFFFFFFFFFFFFB7FADFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFEFFCFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFF0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005FFFE9FFFFFFFFFFFFFFFFFFFFFFFF80000000019FFF2357FFFFFDFFFFFFFDFFFFFFFF40000000003FFA5991FFFFFCFFFFFFFFFFFFFFFE40000000007FFC000BFFFFFCFFFFFFFBFFFFFFFD8000000003FFC000037FFFFCFFFFFFFBFFFFFFFF8000000001FFC000003FFFFCFFFFFFFBFFFFFFFB0000000001F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FC000007FFFFCFFFFFFFBFFFFFFF80000000003FFC000001FFFFCFFFFFFFBFFFFFFFA0000000001FE4000001FFFFCFFFFFFFBFFFFFFF0000000000BFF80000017FFFCFFFFFFFBFFFFFFF4000000001FFD8000000BFFFCFFFFFFFBFFFFFFD00000000027FD00000003FFFCFFFFFFFBFFFFFFE0000000001FFE00000009FFFCFFFFFFFBFFFFFF90000000004FFA0000000BFFFCFFFFFFFBFFFFFFA0000000001FFB00000001FFFCFFFFFFFBFFFFFF0000000000BFF900000001FFFCFFFFFFFBFFFFFFC000000000FFFC0000000BFFFCFFFFFFFBFFFFFE4000000001FFFE00000007FFFCFFFFFFFBFFFFFE0000000001FFFD00000003FFFCFFFFFFFBFFFFFD80000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00002FFFC8000000FFFFCFFFFFFFBFFFFF80000000005FFFF00000013FFFCFFFFFFFBFFFFFE0000000002FFFFC000000FFFFCFFFFFFFBFFFFFC000000000BFFFF4000001FFFFCFFFFFFFBFFFFFE000000000BFFFF8000005FFFFCFFFFFFFBFFFFE40000000003FFFFE000005FFFFCFFFFFFFBFFFFE0000000001FFFFFE00003BFFFFCFFFFFFFBFFFFF8000000002FFFFFFA000BFFFFFCFFFFFFFBFFFFA0000000006FFFFFFC98A9FFFFFCFFFFFFFFFFFF9FFFFFFFFFCFFFFFFFB657FFFFFCFFFFFFF9FFFF80000000003FFFFFFFF9FFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7FFFE7FFFFFFBFFFFFFFA0000000BFFFEFFFFFFE7FFFF7FFFFFF3FFFFFFFB0000000BFFFCFFFFFFF9FFFE7FFFFFF5FFFFFFFD0000001FFFFE7FFFFFEBFFFDFFFFFFF9FFFFFFFC80000017FFFEBFFFFFFFFFFCFFFFFFFDFFFFFFFE8000001FFFFFBFFFFFDFFFFBFFFFFFFCFFFFFFFF00000007FFFFEFFFFFDFFFFBFFFFFFFAFFFFFFFE0000001FFFFFEFFFFF7FFFFEFFFFFFC3FFFFFFFF0000000FFFFFEFFFFFBFFFFFBFFFFFDFFFFFFFFF8000007FFFFFFFFFFEFFFFFFCBFFFEFFFFFFFFFF0000005FFFFFFBFFFEFFFFFFEBFFFA7FFFFFFFFF6000003FFFFFFBFFFFFFFFFFFD7FFFFFFFFFFFFFC000003FFFFFFFFFF3FFFFFFFEBFDFFFFFFFFFFFF00000BFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFE3FCFFFFFFFFFDFE7FFFFFFFFFFD00000FFFFFFFFBFAFFFFFFFFFCADFFFFFFFFFFFD00000BFFFFFFF8F5FFFFFFFFFF17FFFFFFFFFFFDFFFFEFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFA7FFFFFEFFFFFFF9FFEC000000007FFFFFFFF3FFE8FFFFFE3FFFFFFDFFFDFFFFFFFCFFFFFFFFE7FFFDFFFFFF5FFFFFFDFFFDFFFFFFFBFFFFFFFFF7FFFE3FFFFFFFFFFFFDFFFEFFFFFFFFFFFFFFFE1FFFFF9FFFFFEFFFFFFDFFFE7FFFFFF5FFFFFFFCBFFFFF37FFFFEFFFFFFDFFFF7FFFFFF3FFFFFFFAFFFFFFFBFFFFFDFFFFFDFFFEBFFFFFF7FFFFFFFDFFFFFFFBFFFFFD7FFFFDFFFF5FFFFFC7FFFFFFFDFFFFFFFFFFFFFFBFFFFDFFFFDFFFFFBFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFDFFFFFFFFFFFFFF9FFFFDFFFF8FFFFFBFFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFD7FFFF1FFFFFFFFDFFFFFFFFFFFFFFDFFFFDFFFFEFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEFFFFDFFFFEBFFFF3FFFFFFFFDFFFFFFFFFFFFFFF1FFFDFFFFF7FFFC7FFFFFFFFDFFFFFFFFFFFFFFFE7FFDFFFFF3FFFEFFFFFFFFFDFFFFFFFFFFFFFFFDBFFDFFFFFAFFFEFFFFFFFFFDFFFFFFFFFFFFFFFF9FFDFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFDFFDFFFFFF7FFBFFFFFFFFFDFFFFFFFFFFFFFFFFEFFDFFFFFF3FF3FFFFFFFFFDFFFFFFFFFFFFFFFFF3FDFFFFFFBFCFFFFFFFFFFDFFFFFFFFFFFFFFFFF7FDFFFFFF7FCFFFFFFFFFFBFFFFFFFBFFFFFFFFF8FDFFFFFFA";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~9 (
// Equation(s):
// \the_vga_driver|red_reg~9_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & 
// ((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~9 .extended_lut = "off";
defparam \the_vga_driver|red_reg~9 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \the_vga_driver|red_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~8 (
// Equation(s):
// \the_vga_driver|red_reg~8_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout )) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout )) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~8 .extended_lut = "off";
defparam \the_vga_driver|red_reg~8 .lut_mask = 64'h444403CF777703CF;
defparam \the_vga_driver|red_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux6~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~7 (
// Equation(s):
// \the_vga_driver|red_reg~7_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a73  & ( (\the_vga_driver|red_reg~0_combout  & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout ) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a73  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & \the_vga_driver|red_reg~0_combout )) ) )

	.dataa(gnd),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datad(!\the_vga_driver|red_reg~0_combout ),
	.datae(gnd),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~7 .extended_lut = "off";
defparam \the_vga_driver|red_reg~7 .lut_mask = 64'h000C000C003F003F;
defparam \the_vga_driver|red_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N33
cyclonev_lcell_comb \the_vga_driver|red_reg~10 (
// Equation(s):
// \the_vga_driver|red_reg~10_combout  = ( \the_vga_driver|red_reg~7_combout  ) # ( !\the_vga_driver|red_reg~7_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\the_vga_driver|red_reg~8_combout ))) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~9_combout )))) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\the_vga_driver|red_reg~9_combout ),
	.datad(!\the_vga_driver|red_reg~8_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~10 .extended_lut = "off";
defparam \the_vga_driver|red_reg~10 .lut_mask = 64'h028A028AFFFFFFFF;
defparam \the_vga_driver|red_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~66 (
// Equation(s):
// \the_vga_driver|red_reg~66_combout  = ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\main_fsm|processing_has_run_once~q  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))) # 
// (\main_fsm|processing_has_run_once~q  & ((((\the_vga_driver|red_reg~10_combout ))))) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( ((!\main_fsm|processing_has_run_once~q  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a17 )) # (\main_fsm|processing_has_run_once~q  & (((\the_vga_driver|red_reg~10_combout ))))) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a17 ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\the_vga_driver|red_reg~10_combout ),
	.datag(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~66 .extended_lut = "on";
defparam \the_vga_driver|red_reg~66 .lut_mask = 64'h404C0C0C737F3F3F;
defparam \the_vga_driver|red_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N57
cyclonev_lcell_comb \the_vga_driver|red_reg~11 (
// Equation(s):
// \the_vga_driver|red_reg~11_combout  = ( \the_vga_driver|red_reg~5_combout  & ( \the_vga_driver|red_reg~66_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|is_image_area~5_combout  & 
// \vga_logic_inst|LessThan1~4_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|LessThan1~4_combout ),
	.datae(!\the_vga_driver|red_reg~5_combout ),
	.dataf(!\the_vga_driver|red_reg~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~11 .extended_lut = "off";
defparam \the_vga_driver|red_reg~11 .lut_mask = 64'h0000000000000020;
defparam \the_vga_driver|red_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \the_vga_driver|red_reg[1]~feeder (
// Equation(s):
// \the_vga_driver|red_reg[1]~feeder_combout  = ( \the_vga_driver|red_reg~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg[1]~feeder .extended_lut = "off";
defparam \the_vga_driver|red_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_vga_driver|red_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N17
dffeas \the_vga_driver|red_reg[1] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[1] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "F9FFFFFFFFFFB0000001BFFFFFFFFFE87FFFFFFCFFFFFFFFFFFFEC0000027FFFFFFFFFF07FFFFFFE73FFFFFFFFFFFA000009FFFFFFFFFFFF7FFFFFFE6BFFFFFFFFFFF980001FFFFFFFFFFFFEFFFFFFFFB7FFFFFFFFFFFF600017FFFFFFFFFFFFBFFFFFFF2FFFFFFFFFFFFFF0009FFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFC04FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFE00000001FFFFFFFF00000000001FFF5ACFFFFFFD00000005FFFFFFFE7FFFFFFFFFFFFE79F5FFFFFF00000003FFFFFFFEC0000000003FFB000FFFFFFF00000007FFFFFFFF0000000003FFE40003BFFFFF00000007FFFFFFFE8000000000FFB00000BFFFFF00000007FFFFFFF80000000006F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FE000000FFFFF00000007FFFFFFFE0000000003FFC000002FFFFF00000007FFFFFFFE000000000BFEC000001FFFFF00000007FFFFFFF0000000000FFF00000017FFFF00000007FFFFFFE40000000007FF80000003FFFF00000007FFFFFFE0000000003FFD0000000FFFFF00000007FFFFFFF0000000000FFF0000000BFFFF00000007FFFFFFC0000000007FFD0000000BFFFF00000007FFFFFFA0000000001FF900000007FFFF00000007FFFFFFE000000000BFFB00000007FFFF00000007FFFFFF4000000000FFF90000000BFFFF00000007FFFFFF40000000003FFF0000000DFFFF00000007FFFFFE0000000000FFFD0000000FFFFF00000007FFFFFF80000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00001FFFE80000007FFFF00000007FFFFFA0000000004FFFF80000017FFFF00000007FFFFFA0000000001FFFEC000000FFFFF00000007FFFFF2000000000DFFFF4000002FFFFF00000007FFFFFA0000000003FFFFA000002FFFFF00000007FFFFE40000000017FFFFB000009FFFFF00000007FFFFF00000000017FFFFE40003FFFFFF00000007FFFFE8000000000FFFFFFF000FFFFFFF00000007FFFFBFFFFFFFFF8FFFFFFC78E1FFFFFF00000003FFFFA0000000005FFFFFFFDFCFFFFFFD00000005FFFFBFFFFFFFFFDFFFFFFFEF7FFFFFFDFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC4FFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB151FFFFFFFFFFFFFFFFEAAAAAAAAAA3FFFFFFFFFFFFFFFC6AAAAAAAAAAAAAAAAAA8FFFFFFFFFFFE05527FFFFFFFFFFFFFFFFC0000000008FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE1554DFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFC55550BFFFFFFFFFFFFFFF55555555553BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFC1555547FFFFFFFFFFFFFF055555555555BFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFE7FFFFFFFFFF95555552FFFFFFFFFFFFFEC555555555547FFFFFFFFFFFFFFFCBFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFE7FFFFFFFFFF555555547FFFFFFFFFFFFF5555555555557FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF9FFFFFFFFFF2555555556FFFFFFFFFFFFD1555555555557FFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFF9FFFFFFFFFE9555555555BFFFFFFFFFFF95555555555553FFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFEDFFFFFFFFFF55555555554FFFFFFFFFFFE55555555555543FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFE7FFFFFFFFFD555555555563FFFFFFFFFF055555555555547FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFE7FFFFFFFF4155555555555EFFFFFFFFFD155555555555543FFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFBFFFFFFFD45555555555557";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "7FFFE7FFFFFF7FFFFFFFDFFFFFFF3FFFF7FFFFFFBFFFEFFFFFFFBFFFFFFFEFFFFFFF3FFFCFFFFFFF7FFFDFFFFFFF9FFFFFFFEFFFFFFEFFFFCFFFFFFF3FFFEFFFFFFFFFFFFFFFF7FFFFFE7FFFE7FFFFFFFFFF9FFFFFFFBFFFFFFFF7FFFFFE7FFFF3FFFFFFFFFF9FFFFFFF8FFFFFFFF7FFFFFF7FFFFFFFFFF9FFFFA7FFFFFF3FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE3FFFFFF7FFFFFFFF3FFFFFCFFFFFE7FFFEFFFFFF4FFFFFBFFFFFFFFFBFFFFFBFFFFFFBFFFC7FFFFFF7FFFFBFFFFFFFFFFFFFFF9FFFFFF9FFFBFFFFFFF9FFFDFFFFFFFFFFDFFFFF9FFFFFFEFFF3FFFFFFF9FFF2FFFFFFFFFFDFFFFFFFFFFFFC7FEFFFFFFFFFBFE3FFFFFFFFFFEFFFFF7FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFEFFE7FFFFFFFF8FBFFFFFFFFFFFCFFFFF3FFFFFFFDFFFFFFFFFFFF79FFFFFFFFFFFD00000BFFFFFFFBF9FFFFFFFFFEDFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003BFFFFFDFFFFFFF9FFF3FFFFFFFE7FFFFFFFF5000BFFFFFDFFFFFFFBFFF800000001FFFFFFFFFC00047FFFFF00000007FFFDFFFFFFFCFFFFFFFFE000017FFFFFB0000007FFFDFFFFFFFBFFFFFFFE6000009FFFFFD8000007FFFFFFFFFFFDFFFFFFFF8000003BFFFFE4000007FFFE7FFFFFFBFFFFFFFF00000007FFFFFA000007FFFFFFFFFFE7FFFFFFF80000000BFFFFFB000007FFFFFFFFFFF7FFFFFFF80000000BFFFFFF800007FFFFDFFFFFDFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFF80000000BFFFFFF800007FFFFFFFFFFBFFFFFFFF80000000BFFFFFFF00007FFFFCFFFFFBFFFFFFFF80000000BFFFFFFC80007FFFFF7FFFF3FFFFFFFF80000000BFFFFFFE40007FFFFE7FFFEFFFFFFFFF80000000BFFFFFFFA0007FFFFF3FFFEFFFFFFFFF80000000BFFFFFFF90007FFFFF9FFFCFFFFFFFFF80000000BFFFFFFFE8007FFFFF9FFF9FFFFFFFFF80000000BFFFFFFFF8007FFFFFEFFF9FFFFFFFFF80000000BFFFFFFFFF007FFFFFF7FF3FFFFFFFFF80000000BFFFFFFFFE807FFFFFFFFEFFFFFFFFFF80000000BFFFFFFFFF407FFFFFF3FEFFFFFFFFFF80000000BFFFFFFFFFE07FFFFFFDFDFFFFFFFFFFA0000000BFFFFFFFFF907FFFFFFD";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N57
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// ((!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) ) ) # ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) ) ) ) # ( \rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( ((\rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & \rom3|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (\rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout  & (\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & !\rom3|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) )

	.dataa(gnd),
	.datab(!\rom3|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\rom3|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\rom3|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2 .lut_mask = 64'h030003FFF300F3FF;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N24
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout  ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout  ) ) ) # ( \rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// (\rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// !\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & \rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout ) ) ) )

	.dataa(gnd),
	.datab(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\rom2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\rom2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2 .lut_mask = 64'h00CC33FF0F0F0F0F;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,\resizer|Mux18~0_combout ,
\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N0
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  = ( \rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) ) ) ) # ( \rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( ((\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & \rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & \rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout )) ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4 .lut_mask = 64'h040437378C8CBFBF;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N12
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout  ) ) # ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N42
cyclonev_lcell_comb \resizer|u_ba|Add6~45 (
// Equation(s):
// \resizer|u_ba|Add6~45_sumout  = SUM(( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout )) ) + ( \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  ) + ( \resizer|u_ba|Add6~42  ))
// \resizer|u_ba|Add6~46  = CARRY(( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout )) ) + ( \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  ) + ( \resizer|u_ba|Add6~42  ))

	.dataa(!\rom1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.datad(!\rom1|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add6~45_sumout ),
	.cout(\resizer|u_ba|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add6~45 .extended_lut = "off";
defparam \resizer|u_ba|Add6~45 .lut_mask = 64'h0000F0F0000011DD;
defparam \resizer|u_ba|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N42
cyclonev_lcell_comb \resizer|u_ba|Add6~9 (
// Equation(s):
// \resizer|u_ba|Add6~9_sumout  = SUM(( !\rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  $ (!\rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  $ (\resizer|u_ba|Add6~45_sumout )) ) + ( \resizer|u_ba|Add6~7  ) + 
// ( \resizer|u_ba|Add6~6  ))
// \resizer|u_ba|Add6~10  = CARRY(( !\rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  $ (!\rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  $ (\resizer|u_ba|Add6~45_sumout )) ) + ( \resizer|u_ba|Add6~7  ) + ( 
// \resizer|u_ba|Add6~6  ))
// \resizer|u_ba|Add6~11  = SHARE((!\rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  & (\rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  & \resizer|u_ba|Add6~45_sumout )) # 
// (\rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout  & ((\resizer|u_ba|Add6~45_sumout ) # (\rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ))))

	.dataa(gnd),
	.datab(!\rom3|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.datac(!\rom2|altsyncram_component|auto_generated|mux2|result_node[4]~2_combout ),
	.datad(!\resizer|u_ba|Add6~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~6 ),
	.sharein(\resizer|u_ba|Add6~7 ),
	.combout(),
	.sumout(\resizer|u_ba|Add6~9_sumout ),
	.cout(\resizer|u_ba|Add6~10 ),
	.shareout(\resizer|u_ba|Add6~11 ));
// synopsys translate_off
defparam \resizer|u_ba|Add6~9 .extended_lut = "off";
defparam \resizer|u_ba|Add6~9 .lut_mask = 64'h0000033F00003CC3;
defparam \resizer|u_ba|Add6~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X51_Y13_N33
cyclonev_lcell_comb \resizer|Mux5~0 (
// Equation(s):
// \resizer|Mux5~0_combout  = ( \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  & ( \resizer|u_ba|Add6~9_sumout  ) ) # ( !\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  & ( \resizer|u_ba|Add6~9_sumout  & ( 
// \resizer|Mux7~1_combout  ) ) ) # ( \rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout  & ( !\resizer|u_ba|Add6~9_sumout  & ( !\resizer|Mux7~1_combout  ) ) )

	.dataa(!\resizer|Mux7~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|mux2|result_node[2]~2_combout ),
	.dataf(!\resizer|u_ba|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux5~0 .extended_lut = "off";
defparam \resizer|Mux5~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \resizer|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N18
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\rom2|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom2|altsyncram_component|auto_generated|ram_block1a21 )))) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom2|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom2|altsyncram_component|auto_generated|ram_block1a21 )))) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\rom2|altsyncram_component|auto_generated|ram_block1a21 ),
	.datae(gnd),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3 .lut_mask = 64'h025702578ADF8ADF;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N48
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  = ( \rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \rom3|altsyncram_component|auto_generated|ram_block1a21  ) ) # ( 
// !\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom3|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom3|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) )

	.dataa(!\rom3|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\rom3|altsyncram_component|auto_generated|ram_block1a21 ),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3 .lut_mask = 64'h550F3333550F3333;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N42
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) # ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\rom1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N9
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout  = ( \rom0|altsyncram_component|auto_generated|ram_block1a21  & ( ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom0|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # 
// (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) # ( !\rom0|altsyncram_component|auto_generated|ram_block1a21  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom0|altsyncram_component|auto_generated|ram_block1a13~portadataout ))))) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(!\rom0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N45
cyclonev_lcell_comb \resizer|u_ba|Add6~49 (
// Equation(s):
// \resizer|u_ba|Add6~49_sumout  = SUM(( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom1|altsyncram_component|auto_generated|ram_block1a21 )) ) + ( \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout  ) + ( \resizer|u_ba|Add6~46  ))
// \resizer|u_ba|Add6~50  = CARRY(( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom1|altsyncram_component|auto_generated|ram_block1a21 )) ) + ( \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout  ) + ( \resizer|u_ba|Add6~46  ))

	.dataa(gnd),
	.datab(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom1|altsyncram_component|auto_generated|ram_block1a21 ),
	.datad(!\rom1|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add6~49_sumout ),
	.cout(\resizer|u_ba|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add6~49 .extended_lut = "off";
defparam \resizer|u_ba|Add6~49 .lut_mask = 64'h0000FF00000003CF;
defparam \resizer|u_ba|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N45
cyclonev_lcell_comb \resizer|u_ba|Add6~13 (
// Equation(s):
// \resizer|u_ba|Add6~13_sumout  = SUM(( !\rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  $ (!\rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  $ (\resizer|u_ba|Add6~49_sumout )) ) + ( \resizer|u_ba|Add6~11  ) 
// + ( \resizer|u_ba|Add6~10  ))
// \resizer|u_ba|Add6~14  = CARRY(( !\rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  $ (!\rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  $ (\resizer|u_ba|Add6~49_sumout )) ) + ( \resizer|u_ba|Add6~11  ) + ( 
// \resizer|u_ba|Add6~10  ))
// \resizer|u_ba|Add6~15  = SHARE((!\rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  & (\rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  & \resizer|u_ba|Add6~49_sumout )) # 
// (\rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  & ((\resizer|u_ba|Add6~49_sumout ) # (\rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ))))

	.dataa(!\rom2|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.datab(gnd),
	.datac(!\rom3|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.datad(!\resizer|u_ba|Add6~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~10 ),
	.sharein(\resizer|u_ba|Add6~11 ),
	.combout(),
	.sumout(\resizer|u_ba|Add6~13_sumout ),
	.cout(\resizer|u_ba|Add6~14 ),
	.shareout(\resizer|u_ba|Add6~15 ));
// synopsys translate_off
defparam \resizer|u_ba|Add6~13 .extended_lut = "off";
defparam \resizer|u_ba|Add6~13 .lut_mask = 64'h0000055F00005AA5;
defparam \resizer|u_ba|Add6~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N45
cyclonev_lcell_comb \resizer|Mux4~0 (
// Equation(s):
// \resizer|Mux4~0_combout  = ( \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  & ( \resizer|u_ba|Equal2~0_combout  & ( ((!\SW[3]~input_o ) # ((!\resizer|Mux7~0_combout ) # (\resizer|u_ba|Add6~13_sumout ))) # (\SW[2]~input_o ) ) ) ) 
// # ( !\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  & ( \resizer|u_ba|Equal2~0_combout  & ( (!\SW[2]~input_o  & (\SW[3]~input_o  & (\resizer|u_ba|Add6~13_sumout  & \resizer|Mux7~0_combout ))) ) ) ) # ( 
// \rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout  & ( !\resizer|u_ba|Equal2~0_combout  ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\resizer|u_ba|Add6~13_sumout ),
	.datad(!\resizer|Mux7~0_combout ),
	.datae(!\rom0|altsyncram_component|auto_generated|mux2|result_node[3]~3_combout ),
	.dataf(!\resizer|u_ba|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux4~0 .extended_lut = "off";
defparam \resizer|Mux4~0 .lut_mask = 64'h0000FFFF0002FFDF;
defparam \resizer|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout ,\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,\resizer|Mux37~0_combout ,
\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~12 (
// Equation(s):
// \the_vga_driver|red_reg~12_combout  = ( \the_vga_driver|red_reg~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout ) ) ) ) # ( \the_vga_driver|red_reg~0_combout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout  & \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datab(gnd),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\the_vga_driver|red_reg~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~12 .extended_lut = "off";
defparam \the_vga_driver|red_reg~12 .lut_mask = 64'h000005050000F5F5;
defparam \the_vga_driver|red_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \the_vga_driver|red_reg~14 (
// Equation(s):
// \the_vga_driver|red_reg~14_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & 
// ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~14 .extended_lut = "off";
defparam \the_vga_driver|red_reg~14 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \the_vga_driver|red_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux5~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \the_vga_driver|red_reg~13 (
// Equation(s):
// \the_vga_driver|red_reg~13_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~13 .extended_lut = "off";
defparam \the_vga_driver|red_reg~13 .lut_mask = 64'h042615378CAE9DBF;
defparam \the_vga_driver|red_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N33
cyclonev_lcell_comb \the_vga_driver|red_reg~15 (
// Equation(s):
// \the_vga_driver|red_reg~15_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \the_vga_driver|red_reg~13_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \the_vga_driver|red_reg~14_combout )) # (\the_vga_driver|red_reg~12_combout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \the_vga_driver|red_reg~13_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\the_vga_driver|red_reg~12_combout ) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\the_vga_driver|red_reg~13_combout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \the_vga_driver|red_reg~14_combout )) # (\the_vga_driver|red_reg~12_combout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\the_vga_driver|red_reg~13_combout  & ( \the_vga_driver|red_reg~12_combout  ) ) )

	.dataa(!\the_vga_driver|red_reg~12_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datac(!\the_vga_driver|red_reg~14_combout ),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\the_vga_driver|red_reg~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~15 .extended_lut = "off";
defparam \the_vga_driver|red_reg~15 .lut_mask = 64'h55555D5DDDDD5D5D;
defparam \the_vga_driver|red_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~62 (
// Equation(s):
// \the_vga_driver|red_reg~62_combout  = ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\main_fsm|processing_has_run_once~q  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10~portadataout )))))) # 
// (\main_fsm|processing_has_run_once~q  & ((((\the_vga_driver|red_reg~15_combout ))))) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( ((!\main_fsm|processing_has_run_once~q  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\main_fsm|processing_has_run_once~q  & (((\the_vga_driver|red_reg~15_combout ))))) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\the_vga_driver|red_reg~15_combout ),
	.datag(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~62 .extended_lut = "on";
defparam \the_vga_driver|red_reg~62 .lut_mask = 64'h404C0C0C737F3F3F;
defparam \the_vga_driver|red_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N6
cyclonev_lcell_comb \the_vga_driver|red_reg~16 (
// Equation(s):
// \the_vga_driver|red_reg~16_combout  = ( \the_vga_driver|red_reg~5_combout  & ( \the_vga_driver|red_reg~62_combout  & ( (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|LessThan3~11_combout  & 
// !\vga_logic_inst|is_image_area~5_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(!\the_vga_driver|red_reg~5_combout ),
	.dataf(!\the_vga_driver|red_reg~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~16 .extended_lut = "off";
defparam \the_vga_driver|red_reg~16 .lut_mask = 64'h0000000000001000;
defparam \the_vga_driver|red_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N52
dffeas \the_vga_driver|red_reg[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[2] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FDFFFFFFFFFF8FFFFFFE7FFFFFFFFFF81FFFFFFDFDFFFFFFFFFFCBFFFFFD7FFFFFFFFFF01FFFFFFEFFFFFFFFFFFFF1FFFFF6FFFFFFFFFFFD1FFFFFFF7FFFFFFFFFFFFD7FFFEBFFFFFFFFFFFD9FFFFFFFF7FFFFFFFFFFFF9FFF8FFFFFFFFFFFFF9FFFFFFF9FFFFFFFFFFFFFCFFF5FFFFFFFFFFFFF5FFFFFFF8FFFFFFFFFFFFFC3F9FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF1F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF0FFFFFFFC00000003FFFFFFFF7FFFFFFFFF3FFF0D5FFFFFFF00000005FFFFFFFF3FFFFFFFFF3FFF79F3FFFFFCFFFFFFFBFFFFFFFEC000000001FFF3000FFFFFFCFFFFFFFBFFFFFFFF80000000037FE400037FFFFCFFFFFFFBFFFFFFFF8000000003FFD00000DFFFFCFFFFFFFBFFFFFFF90000000004F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FA000007FFFFCFFFFFFFBFFFFFFFC0000000005FF4000003FFFFCFFFFFFFBFFFFFFF20000000009FE40000017FFFCFFFFFFFBFFFFFFFC0000000007FE8000001FFFFCFFFFFFFBFFFFFFF40000000013FC80000007FFFCFFFFFFFBFFFFFFF8000000003FFF0000000FFFFCFFFFFFFBFFFFFFD0000000002FFD0000000FFFFCFFFFFFFBFFFFFFB0000000005FFF0000000DFFFCFFFFFFFBFFFFFFC0000000005FFD00000001FFFCFFFFFFFBFFFFFFE000000000FFFD00000001FFFCFFFFFFFBFFFFFF00000000003FFF0000000DFFFCFFFFFFFBFFFFFE4000000001BFFD0000000BFFFCFFFFFFFBFFFFFE80000000017FFF0000000FFFFCFFFFFFFBFFFFFD80000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00002FFFD80000003FFFCFFFFFFFBFFFFFD0000000004FFFE8000001FFFFCFFFFFFFBFFFFF80000000005FFFE40000007FFFCFFFFFFFBFFFFF20000000009FFFFC000003FFFFCFFFFFFFBFFFFFE000000000FFFFFE000007FFFFCFFFFFFFBFFFFFC0000000017FFFFD00000FFFFFCFFFFFFFBFFFFF8000000000FFFFFE400037FFFFCFFFFFFFBFFFFC80000000037FFFFF3000FFFFFFCFFFFFFFBFFFFCFFFFFFFFFFFFFFFFD78E7FFFFFCFFFFFFFBFFFFDFFFFFFFFFBFFFFFFF895FFFFFFF00000005FFFFC0000000003FFFFFFFF0FFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "7FFFF0000000FFFFFFFFBFFFFFFFFFFFD00000003FFFE00000007FFFFFFFDFFFFFFFFFFFE00000007FFFF00000007FFFFFFFDFFFFFFFBFFFE0000000BFFFE00000001FFFFFFFDFFFFFFFFFFFF8000000FFFFE00000003FFFFFFFEFFFFFFFFFFFF4000000FFFFC00000001FFFFFFFEFFFFFFFFFFFFC000001FFFFD00000001FFFFFFFEFFFFFFFFFFFFC000007FFFFF80000003FFFFFFFFFFFFFFFFFFFFF000007FFFFFE000001FFFFFFFFF7FFFFFEFFFFFF80000FFFFFFE000001FFFFFFFFF7FFFFFFFFFFFFC0003FFFFFFF000017FFFFFFFFFBFFFFFFFFFFFFC0005FFFFFFF80007FFFFFFFFFFBFFFFFDFFFFFFE0003FFFFFFFF0007FFFFFFFFFFBFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFF8007FFFFFFFF202FFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFD05FFFFFFFFFFFEFFFFFFFFFFFFF807FFFFFFFFFFCFFFFFFFFFFFFFFFFFF7FFFFFFFF0BFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCBFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFFFFFF6FFF1FFFFFFFFFFFFF9FFFFFFFFFFFEFFFFFFFFE3FFFAFFFFFF80000001FFFBFFFFFFFFFFFFFFFFAFFFFE9FFFFF90000001FFFBFFFFFFFFFFFFFFFFDFFFFF3FFFFFF8000001FFFFFFFFFFF9FFFFFFFD7FFFFFCBFFFFE4000001FFFEFFFFFFFFFFFFFFFCFFFFFFF7FFFFF6000001FFFE7FFFFFFFFFFFFFFFFFFFFFF7FFFFFD000001FFFFFFFFFFE7FFFFFFFFFFFFFFF7FFFFFF800001FFFFFFFFFFEFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFF7FFFFFF000001FFFF9FFFFFDFFFFFFFFFFFFFFFF7FFFFFFD00001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFF80001FFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFE40001FFFFE7FFFF7FFFFFFFFFFFFFFFF7FFFFFFF60001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFD0001FFFFFFFFFEFFFFFFFFFFFFFFFFF7FFFFFFFF8001FFFFF9FFFDFFFFFFFFFFFFFFFFF7FFFFFFFF0001FFFFFDFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD001FFFFFEFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFD801FFFFFF7FF7FFFFFFFFFFFFFFFFF7FFFFFFFFF401FFFFFF7FE7FFFFFFFFFFFFFFFFF7FFFFFFFFF201FFFFFFBFFFFFFFFFFFFDFFFFFFF7FFFFFFFFFD01FFFFFFD";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~19 (
// Equation(s):
// \the_vga_driver|red_reg~19_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~19 .extended_lut = "off";
defparam \the_vga_driver|red_reg~19 .lut_mask = 64'h04C434F407C737F7;
defparam \the_vga_driver|red_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~17 (
// Equation(s):
// \the_vga_driver|red_reg~17_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a75  & \the_vga_driver|red_reg~0_combout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a75  & \the_vga_driver|red_reg~0_combout ) ) ) ) # ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \the_vga_driver|red_reg~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a75 ),
	.datac(gnd),
	.datad(!\the_vga_driver|red_reg~0_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.dataf(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~17 .extended_lut = "off";
defparam \the_vga_driver|red_reg~17 .lut_mask = 64'h000000FF00330033;
defparam \the_vga_driver|red_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux4~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~18 (
// Equation(s):
// \the_vga_driver|red_reg~18_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~18 .extended_lut = "off";
defparam \the_vga_driver|red_reg~18 .lut_mask = 64'h4700473347CC47FF;
defparam \the_vga_driver|red_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~20 (
// Equation(s):
// \the_vga_driver|red_reg~20_combout  = ( \the_vga_driver|red_reg~18_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # 
// (\the_vga_driver|red_reg~19_combout )))) # (\the_vga_driver|red_reg~17_combout ) ) ) # ( !\the_vga_driver|red_reg~18_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & \the_vga_driver|red_reg~19_combout ))) # (\the_vga_driver|red_reg~17_combout ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\the_vga_driver|red_reg~19_combout ),
	.datad(!\the_vga_driver|red_reg~17_combout ),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~20 .extended_lut = "off";
defparam \the_vga_driver|red_reg~20 .lut_mask = 64'h02FF02FF8AFF8AFF;
defparam \the_vga_driver|red_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N0
cyclonev_lcell_comb \the_vga_driver|red_reg~58 (
// Equation(s):
// \the_vga_driver|red_reg~58_combout  = ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\main_fsm|processing_has_run_once~q  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11~portadataout )))))) # 
// (\main_fsm|processing_has_run_once~q  & ((((\the_vga_driver|red_reg~20_combout ))))) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( ((!\main_fsm|processing_has_run_once~q  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a19 )) # (\main_fsm|processing_has_run_once~q  & (((\the_vga_driver|red_reg~20_combout ))))) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a19 ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\the_vga_driver|red_reg~20_combout ),
	.datag(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~58 .extended_lut = "on";
defparam \the_vga_driver|red_reg~58 .lut_mask = 64'h404C0C0C737F3F3F;
defparam \the_vga_driver|red_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~21 (
// Equation(s):
// \the_vga_driver|red_reg~21_combout  = ( \the_vga_driver|red_reg~5_combout  & ( \the_vga_driver|red_reg~58_combout  & ( (!\vga_logic_inst|LessThan3~11_combout  & (\vga_logic_inst|is_image_area~6_combout  & (\vga_logic_inst|LessThan1~4_combout  & 
// !\vga_logic_inst|is_image_area~5_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan3~11_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|LessThan1~4_combout ),
	.datad(!\vga_logic_inst|is_image_area~5_combout ),
	.datae(!\the_vga_driver|red_reg~5_combout ),
	.dataf(!\the_vga_driver|red_reg~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~21 .extended_lut = "off";
defparam \the_vga_driver|red_reg~21 .lut_mask = 64'h0000000000000200;
defparam \the_vga_driver|red_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N13
dffeas \the_vga_driver|red_reg[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[3] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFBFFFFFFFC00000007FFFF0000000FFFFFFFFFFFFBFFFFFFFE00000003FFFC00000007FFFDFFFFFFFBFFFFFFFC00000007FFFD00000003FFFDFFFFFFFDFFFFFFFE0000000FFFFE0000000FFFFDFFFFFFFFFFFFFFFF00000007FFFF0000001FFFFBFFFFFFFDFFFFFFFE0000000FFFFFC000003FFFFDFFFFFFFBFFFFFFFF0000001FFFFFE000003FFFFE7FFFFFF7FFFFFFFF8000000FFFFFF000007FFFFFBFFFFFDFFFFFFFFF0000001FFFFFF00000FFFFFFDFFFFFBFFFFFFFFF8000003FFFFFF80003FFFFFFFBFFFE7FFFFFFFFFC000001FFFFFFC0007FFFFFFFDFFFDFFFFFFFFFF8000003FFFFFFE000FFFFFFFFF7FFBFFFFFFFFFFC000007FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFF801FFFFFFFFFBFFFFFFFFFFFFFE000003FFFFFFFC00FFFFFFFFFCFFFFFFFFFFFFFC000007FFFFFFFE01FFFFFFFFFF6FFFFFFFFFFFFFFFFFF7FFFFFFFC03FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFBFFFFFEFFFFFFFBFFFFFFFFFFFE7FFFFFFFF7FFFF7FFFFF80000003FFFBFFFFFFFFFFFFFFFF9FFFFFBFFFFF90000003FFFDFFFFFFFFFFFFFFFF7FFFFFDFFFFFC8000003FFFFFFFFFFFBFFFFFFFCFFFFFFFFFFFFFC000003FFFEFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE000003FFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFD000003FFFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFE800003FFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFBFFFFFFFFFFFFFF800003FFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFD00003FFFFFFFFFF9FFFFFFFFBFFFFFFFFFFFFFFC80003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFE0003FFFFFFFFFE7FFFFFFFFBFFFFFFFFFFFFFFFD0003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE8003FFFFFDFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF8003FFFFFFFFF9FFFFFFFFFBFFFFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFC803FFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFEC03FFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFFFFFFFE03FFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFFFFFD03FFFFFF9";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFDFFFFFFFBFFFFFFFFFE83FFFFFFFFDFFFFFFFFFFEFFFFFFE7FFFFFFFFFF83FFFFFFFFBFFFFFFFFFFF7FFFFFDFFFFFFFFFFFD3FFFFFFE77FFFFFFFFFFFFFFFFF3FFFFFFFFFFFCBFFFFFFF77FFFFFFFFFFFEFFFFDFFFFFFFFFFFFE3FFFFFFFEFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD0EFFFFFFD00000005FFFFFFFFFFFFFFFFFFBFFF79FFFFFFFDFFFFFFFFFFFFFFFFC0000000017FF7000DFFFFFDFFFFFFFFFFFFFFFF8000000003FFF400037FFFFDFFFFFFFFFFFFFFFF8000000003FFD00000FFFFFDFFFFFFFFFFFFFFFF0000000004F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FA000007FFFFDFFFFFFFFFFFFFFFA0000000005FFC000002FFFFDFFFFFFFFFFFFFFF2000000000FFF40000017FFFDFFFFFFFFFFFFFFFC000000000FFE8000001FFFFDFFFFFFFFFFFFFFF40000000017FE80000003FFFDFFFFFFFFFFFFFFE80000000037FF0000000BFFFDFFFFFFFFFFFFFFD0000000003FFD0000000FFFFDFFFFFFFFFFFFFFF0000000005FFF0000000BFFFDFFFFFFFFFFFFFFE0000000005FFF00000003FFFDFFFFFFFFFFFFFF20000000009FFF00000003FFFDFFFFFFFFFFFFFF4000000000FFFF0000000BFFFDFFFFFFFFFFFFFE4000000001FFFD0000000FFFFDFFFFFFFFFFFFFF80000000017FFF0000000BFFFDFFFFFFFFFFFFFF80000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00002FFFE80000003FFFDFFFFFFFFFFFFFD0000000005FFFE8000001FFFFDFFFFFFFFFFFFFA0000000007FFFF40000007FFFDFFFFFFFFFFFFFE0000000009FFFFC000002FFFFDFFFFFFFFFFFFF6000000000BFFFFA000007FFFFDFFFFFFFFFFFFE4000000001BFFFFD00000FFFFFDFFFFFFFFFFFFF8000000001FFFFFF400037FFFFDFFFFFFFFFFFFE8000000003FFFFFF7000DFFFFFDFFFFFFFFFFFFDFFFFFFFFFEFFFFFFD78EFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50EFFFFFFD00000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBBFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFF5555555555BFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFF2AABFFFFFFFFFFFFFFFFD15555555557FFFFFFFFFFFFFFFF40000000000000000002FFFFFFFFFFFCAAAAFFFFFFFFFFFFFFFFF55555555554FFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFFF2AAAA8FFFFFFFFFFFFFFF955555555556FFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFDAAAAAA3FFFFFFFFFFFFFF555555555555BFFFFFFFFFFFFFFFD000000000000000000BFFFFFFFFFF6AAAAAA8FFFFFFFFFFFFFF9555555555553FFFFFFFFFFFFFFFE00000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000FFFFFFFFFFDAAAAAAAA7FFFFFFFFFFFFE555555555555BFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFAAAAAAAAA9FFFFFFFFFFFFC5555555555555FFFFFFFFFFFFFFFF400000000000000002FFFFFFFFFEAAAAAAAAAA7FFFFFFFFFFFE5555555555557FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFF55555555555556FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFEAAAAAAAAAAAABFFFFFFFFFF155555555555557FFFFFFFFFFFFFFFD0000000000000000BFFFFFFFFFAAAAAAAAAAAAAFFFFFFFFFF95555555555555FFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFEAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N21
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\rom2|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom2|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\rom2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(gnd),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4 .lut_mask = 64'h052705278DAF8DAF;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N24
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( ((!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom3|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom3|altsyncram_component|auto_generated|ram_block1a14~portadataout ))) # 
// (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) # ( !\rom3|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom3|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) ) )

	.dataa(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\rom3|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(!\rom3|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(gnd),
	.dataf(!\rom3|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4 .lut_mask = 64'h028A028A57DF57DF;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N36
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) ) # ( !\rom1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) ) # ( \rom1|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rom1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(gnd),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,\resizer|Mux18~0_combout ,
\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N12
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  = ( \rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// ((\rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout ) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout ) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// !\rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & \rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & \rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout )) ) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(gnd),
	.datae(!\rom0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6 .lut_mask = 64'h08083B3B4C4C7F7F;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N48
cyclonev_lcell_comb \resizer|u_ba|Add6~53 (
// Equation(s):
// \resizer|u_ba|Add6~53_sumout  = SUM(( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom1|altsyncram_component|auto_generated|ram_block1a22~portadataout )) ) + ( \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  ) + ( \resizer|u_ba|Add6~50  ))
// \resizer|u_ba|Add6~54  = CARRY(( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom1|altsyncram_component|auto_generated|ram_block1a22~portadataout )) ) + ( \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  ) + ( \resizer|u_ba|Add6~50  ))

	.dataa(!\rom1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom1|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add6~53_sumout ),
	.cout(\resizer|u_ba|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add6~53 .extended_lut = "off";
defparam \resizer|u_ba|Add6~53 .lut_mask = 64'h0000FF0000001D1D;
defparam \resizer|u_ba|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N48
cyclonev_lcell_comb \resizer|u_ba|Add6~17 (
// Equation(s):
// \resizer|u_ba|Add6~17_sumout  = SUM(( !\rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  $ (!\rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  $ (\resizer|u_ba|Add6~53_sumout )) ) + ( \resizer|u_ba|Add6~15  ) 
// + ( \resizer|u_ba|Add6~14  ))
// \resizer|u_ba|Add6~18  = CARRY(( !\rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  $ (!\rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  $ (\resizer|u_ba|Add6~53_sumout )) ) + ( \resizer|u_ba|Add6~15  ) + ( 
// \resizer|u_ba|Add6~14  ))
// \resizer|u_ba|Add6~19  = SHARE((!\rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  & (\rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  & \resizer|u_ba|Add6~53_sumout )) # 
// (\rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout  & ((\resizer|u_ba|Add6~53_sumout ) # (\rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ))))

	.dataa(!\rom2|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.datab(gnd),
	.datac(!\rom3|altsyncram_component|auto_generated|mux2|result_node[6]~4_combout ),
	.datad(!\resizer|u_ba|Add6~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~14 ),
	.sharein(\resizer|u_ba|Add6~15 ),
	.combout(),
	.sumout(\resizer|u_ba|Add6~17_sumout ),
	.cout(\resizer|u_ba|Add6~18 ),
	.shareout(\resizer|u_ba|Add6~19 ));
// synopsys translate_off
defparam \resizer|u_ba|Add6~17 .extended_lut = "off";
defparam \resizer|u_ba|Add6~17 .lut_mask = 64'h0000055F00005AA5;
defparam \resizer|u_ba|Add6~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N51
cyclonev_lcell_comb \resizer|Mux3~0 (
// Equation(s):
// \resizer|Mux3~0_combout  = ( \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  & ( \resizer|u_ba|Add6~17_sumout  ) ) # ( !\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  & ( \resizer|u_ba|Add6~17_sumout  & ( 
// (!\SW[2]~input_o  & (\resizer|Mux7~0_combout  & (\SW[3]~input_o  & \resizer|u_ba|Equal2~0_combout ))) ) ) ) # ( \rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  & ( !\resizer|u_ba|Add6~17_sumout  & ( ((!\resizer|Mux7~0_combout ) # 
// ((!\SW[3]~input_o ) # (!\resizer|u_ba|Equal2~0_combout ))) # (\SW[2]~input_o ) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\resizer|Mux7~0_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\resizer|u_ba|Equal2~0_combout ),
	.datae(!\rom0|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.dataf(!\resizer|u_ba|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux3~0 .extended_lut = "off";
defparam \resizer|Mux3~0 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \resizer|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \rom3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom3|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add6~57_sumout ,\Add6~53_sumout ,\Add6~49_sumout ,\Add6~45_sumout ,\Add6~41_sumout ,\Add6~37_sumout ,\Add6~33_sumout ,\Add6~29_sumout ,\Add6~25_sumout ,\Add6~21_sumout ,\Add6~17_sumout ,\Add6~13_sumout ,\Add6~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./Img/ExemploPBL.mif";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRom:rom3|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \rom3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y23_N21
cyclonev_lcell_comb \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5 (
// Equation(s):
// \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  = ( \rom3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\rom3|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom3|altsyncram_component|auto_generated|ram_block1a23 )))) ) ) # ( !\rom3|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom3|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ((\rom3|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\rom3|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\rom3|altsyncram_component|auto_generated|ram_block1a23 )))) ) )

	.dataa(!\rom3|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(!\rom3|altsyncram_component|auto_generated|ram_block1a23 ),
	.datac(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\rom3|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\rom3|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5 .extended_lut = "off";
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5 .lut_mask = 64'h0533F5330533F533;
defparam \rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \rom1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom1|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add3~57_sumout ,\Add3~53_sumout ,\Add3~49_sumout ,\Add3~45_sumout ,\Add3~41_sumout ,\Add3~37_sumout ,\Add3~33_sumout ,\Add3~29_sumout ,\Add3~25_sumout ,\Add3~21_sumout ,\Add3~17_sumout ,\Add3~13_sumout ,\Add3~9_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./Img/ExemploPBL.mif";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRom:rom1|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \rom1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N39
cyclonev_lcell_comb \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5 (
// Equation(s):
// \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  = ( \rom1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) # ( 
// !\rom1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \rom1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \rom1|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\rom1|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \rom1|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rom1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\rom1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5 .extended_lut = "off";
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5 .lut_mask = 64'h00005555AAAAFFFF;
defparam \rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \rom0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom0|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\resizer|u_ba|Add10~37_sumout ,\resizer|u_ba|Add10~33_sumout ,\resizer|u_ba|Add10~29_sumout ,\resizer|u_ba|Add10~25_sumout ,\resizer|u_ba|Add10~21_sumout ,\resizer|u_ba|Add10~17_sumout ,\resizer|u_ba|Add10~13_sumout ,\resizer|u_ba|Add10~9_sumout ,
\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./Img/ExemploPBL.mif";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRom:rom0|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \rom0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N6
cyclonev_lcell_comb \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7 (
// Equation(s):
// \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  = ( \rom0|altsyncram_component|auto_generated|ram_block1a23  & ( ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom0|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom0|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # 
// (\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) # ( !\rom0|altsyncram_component|auto_generated|ram_block1a23  & ( (!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom0|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\rom0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom0|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) ) )

	.dataa(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\rom0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(!\rom0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7 .extended_lut = "off";
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7 .lut_mask = 64'h048C048C37BF37BF;
defparam \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N51
cyclonev_lcell_comb \resizer|u_ba|Add6~57 (
// Equation(s):
// \resizer|u_ba|Add6~57_sumout  = SUM(( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom1|altsyncram_component|auto_generated|ram_block1a23 )) ) + ( \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  ) + ( \resizer|u_ba|Add6~54  ))
// \resizer|u_ba|Add6~58  = CARRY(( (!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ))) # (\rom1|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\rom1|altsyncram_component|auto_generated|ram_block1a23 )) ) + ( \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  ) + ( \resizer|u_ba|Add6~54  ))

	.dataa(gnd),
	.datab(!\rom1|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\rom1|altsyncram_component|auto_generated|ram_block1a23 ),
	.datad(!\rom1|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.datae(gnd),
	.dataf(!\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add6~57_sumout ),
	.cout(\resizer|u_ba|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add6~57 .extended_lut = "off";
defparam \resizer|u_ba|Add6~57 .lut_mask = 64'h0000FF00000003CF;
defparam \resizer|u_ba|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode123w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \rom2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\rom2|altsyncram_component|auto_generated|rden_decode|w_anode109w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\resizer|Mux18~0_combout ,\resizer|Mux19~0_combout ,\resizer|Mux20~0_combout ,\resizer|Mux21~0_combout ,\resizer|Mux22~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./Img/ExemploPBL.mif";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRom:rom2|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \rom2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N57
cyclonev_lcell_comb \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5 (
// Equation(s):
// \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  = ( \rom2|altsyncram_component|auto_generated|ram_block1a23  & ( ((!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & (\rom2|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # 
// (\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) # ( !\rom2|altsyncram_component|auto_generated|ram_block1a23  & ( (!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\rom2|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\rom2|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) ) )

	.dataa(!\rom2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datab(!\rom2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\rom2|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(gnd),
	.dataf(!\rom2|altsyncram_component|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5 .extended_lut = "off";
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5 .lut_mask = 64'h3500350035FF35FF;
defparam \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N51
cyclonev_lcell_comb \resizer|u_ba|Add6~21 (
// Equation(s):
// \resizer|u_ba|Add6~21_sumout  = SUM(( !\rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  $ (!\resizer|u_ba|Add6~57_sumout  $ (\rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout )) ) + ( \resizer|u_ba|Add6~19  ) 
// + ( \resizer|u_ba|Add6~18  ))
// \resizer|u_ba|Add6~22  = CARRY(( !\rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  $ (!\resizer|u_ba|Add6~57_sumout  $ (\rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout )) ) + ( \resizer|u_ba|Add6~19  ) + ( 
// \resizer|u_ba|Add6~18  ))
// \resizer|u_ba|Add6~23  = SHARE((!\rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  & (\resizer|u_ba|Add6~57_sumout  & \rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout )) # 
// (\rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout  & ((\rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ) # (\resizer|u_ba|Add6~57_sumout ))))

	.dataa(gnd),
	.datab(!\rom3|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.datac(!\resizer|u_ba|Add6~57_sumout ),
	.datad(!\rom2|altsyncram_component|auto_generated|mux2|result_node[7]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~18 ),
	.sharein(\resizer|u_ba|Add6~19 ),
	.combout(),
	.sumout(\resizer|u_ba|Add6~21_sumout ),
	.cout(\resizer|u_ba|Add6~22 ),
	.shareout(\resizer|u_ba|Add6~23 ));
// synopsys translate_off
defparam \resizer|u_ba|Add6~21 .extended_lut = "off";
defparam \resizer|u_ba|Add6~21 .lut_mask = 64'h0000033F00003CC3;
defparam \resizer|u_ba|Add6~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N54
cyclonev_lcell_comb \resizer|Mux2~0 (
// Equation(s):
// \resizer|Mux2~0_combout  = ( \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout  & ( \resizer|u_ba|Add6~21_sumout  ) ) # ( !\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout  & ( \resizer|u_ba|Add6~21_sumout  & ( 
// (\resizer|u_ba|Equal2~0_combout  & (\resizer|Mux7~0_combout  & (!\SW[2]~input_o  & \SW[3]~input_o ))) ) ) ) # ( \rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout  & ( !\resizer|u_ba|Add6~21_sumout  & ( 
// (!\resizer|u_ba|Equal2~0_combout ) # ((!\resizer|Mux7~0_combout ) # ((!\SW[3]~input_o ) # (\SW[2]~input_o ))) ) ) )

	.dataa(!\resizer|u_ba|Equal2~0_combout ),
	.datab(!\resizer|Mux7~0_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\rom0|altsyncram_component|auto_generated|mux2|result_node[5]~5_combout ),
	.dataf(!\resizer|u_ba|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux2~0 .extended_lut = "off";
defparam \resizer|Mux2~0 .lut_mask = 64'h0000FFEF0010FFFF;
defparam \resizer|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout ,\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,\resizer|Mux37~0_combout ,
\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N15
cyclonev_lcell_comb \the_vga_driver|red_reg~22 (
// Equation(s):
// \the_vga_driver|red_reg~22_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( \the_vga_driver|red_reg~0_combout  ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \the_vga_driver|red_reg~0_combout ) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \the_vga_driver|red_reg~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\the_vga_driver|red_reg~0_combout ),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~22 .extended_lut = "off";
defparam \the_vga_driver|red_reg~22 .lut_mask = 64'h000003030C0C0F0F;
defparam \the_vga_driver|red_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~24 (
// Equation(s):
// \the_vga_driver|red_reg~24_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ) ) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~24 .extended_lut = "off";
defparam \the_vga_driver|red_reg~24 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \the_vga_driver|red_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux3~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~23 (
// Equation(s):
// \the_vga_driver|red_reg~23_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & 
// ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~23 .extended_lut = "off";
defparam \the_vga_driver|red_reg~23 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \the_vga_driver|red_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~25 (
// Equation(s):
// \the_vga_driver|red_reg~25_combout  = ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \the_vga_driver|red_reg~23_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// \the_vga_driver|red_reg~24_combout )) # (\the_vga_driver|red_reg~22_combout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \the_vga_driver|red_reg~23_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\the_vga_driver|red_reg~22_combout ) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\the_vga_driver|red_reg~23_combout  & ( 
// ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & \the_vga_driver|red_reg~24_combout )) # (\the_vga_driver|red_reg~22_combout ) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\the_vga_driver|red_reg~23_combout  & ( \the_vga_driver|red_reg~22_combout  ) ) )

	.dataa(gnd),
	.datab(!\the_vga_driver|red_reg~22_combout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\the_vga_driver|red_reg~24_combout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\the_vga_driver|red_reg~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~25 .extended_lut = "off";
defparam \the_vga_driver|red_reg~25 .lut_mask = 64'h333333F3F3F333F3;
defparam \the_vga_driver|red_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~54 (
// Equation(s):
// \the_vga_driver|red_reg~54_combout  = ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\main_fsm|processing_has_run_once~q  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # 
// (\main_fsm|processing_has_run_once~q  & ((((\the_vga_driver|red_reg~25_combout ))))) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (((!\main_fsm|processing_has_run_once~q  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\main_fsm|processing_has_run_once~q  & ((\the_vga_driver|red_reg~25_combout ))))) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\main_fsm|processing_has_run_once~q ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\the_vga_driver|red_reg~25_combout ),
	.datag(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~54 .extended_lut = "on";
defparam \the_vga_driver|red_reg~54 .lut_mask = 64'h35000F0035FF0FFF;
defparam \the_vga_driver|red_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \the_vga_driver|red_reg~26 (
// Equation(s):
// \the_vga_driver|red_reg~26_combout  = ( \the_vga_driver|red_reg~5_combout  & ( \the_vga_driver|red_reg~54_combout  & ( (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & (!\vga_logic_inst|is_image_area~5_combout  & 
// !\vga_logic_inst|LessThan3~11_combout ))) ) ) )

	.dataa(!\vga_logic_inst|LessThan1~4_combout ),
	.datab(!\vga_logic_inst|is_image_area~6_combout ),
	.datac(!\vga_logic_inst|is_image_area~5_combout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(!\the_vga_driver|red_reg~5_combout ),
	.dataf(!\the_vga_driver|red_reg~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~26 .extended_lut = "off";
defparam \the_vga_driver|red_reg~26 .lut_mask = 64'h0000000000001000;
defparam \the_vga_driver|red_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y12_N4
dffeas \the_vga_driver|red_reg[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[4] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "03FFFFFFFFFFE00000003FFFFFFFFFE7FFFFFFFC03FFFFFFFFFFE0000001FFFFFFFFFFF7FFFFFFFF03FFFFFFFFFFFC000001FFFFFFFFFFFAFFFFFFFF8FFFFFFFFFFFFC00000FFFFFFFFFFFFF7FFFFFFF0FFFFFFFFFFFFF80002FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFA0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9FDFFFFFFCFFFFFFFBFFFFFFFF00000000003FFD860BFFFFFC00000001FFFFFFFE3FFFFFFFFE7FFCFFF2FFFFFC00000001FFFFFFFF7FFFFFFFFC7FEBFFFC7FFFFC00000001FFFFFFFE7FFFFFFFFCFFCFFFFF7FFFFC00000001FFFFFFFEFFFFFFFFFBF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "F9FFFFFBFFFFC00000001FFFFFFFDFFFFFFFFFBFF3FFFFFCFFFFC00000001FFFFFFFDFFFFFFFFF7FFBFFFFFEFFFFC00000001FFFFFFF3FFFFFFFFF7FE7FFFFFEFFFFC00000001FFFFFFEBFFFFFFFFE7FF7FFFFFFFFFFC00000001FFFFFFE7FFFFFFFFC7FCFFFFFFF3FFFC00000001FFFFFFCFFFFFFFFFCFFCFFFFFFF7FFFC00000001FFFFFFEFFFFFFFFFAFFEFFFFFFF7FFFC00000001FFFFFFDFFFFFFFFFBFFEFFFFFFFFFFFC00000001FFFFFFDFFFFFFFFF7FFEFFFFFFFFFFFC00000001FFFFFFBFFFFFFFFF7FFEFFFFFFF7FFFC00000001FFFFFFBFFFFFFFFEFFFCFFFFFFF7FFFC00000001FFFFFE7FFFFFFFFE7FFCFFFFFFF3FFFC00000001FFFFFC7FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFCFFFF7FFFFFFFFFFC00000001FFFFFCFFFFFFFFFAFFFE7FFFFFEFFFFC00000001FFFFF9FFFFFFFFF9FFFFBFFFFFFFFFFC00000001FFFFFDFFFFFFFFF7FFFF3FFFFFCFFFFC00000001FFFFF9FFFFFFFFF7FFFF9FFFFFBFFFFC00000001FFFFFBFFFFFFFFEFFFFFCFFFFF7FFFFC00000001FFFFE7FFFFFFFFEFFFFFEBFFFC7FFFFC00000001FFFFD7FFFFFFFFDFFFFFFCFFF2FFFFFC00000001FFFFC0000000000FFFFFFF871BFFFFFC00000001FFFFBFFFFFFFFFDFFFFFFF9FDFFFFFFCFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFE00000007FFFFFFFC00000003FFFFFFFFFFFFFFFF00000003FFFFFFFC00000007FFFDFFFFFFFFFFFE00000007FFFFFFFE00000007FFFFFFFFFFFFFFFC00000003FFFFFFFE00000007FFFFFFFFFFF7FFFE00000003FFFFFFFE0000000FFFFFFFFFFFEFFFFC00000003FFFFFFFF0000000FFFFFBFFFFFDFFFFC00000005FFFFFFFF0000000FFFFFDFFFFFBFFFFF80000007FFFFFFFF0000001FFFFFEFFFFF7FFFFF8000002FFFFFFFFF8000001FFFFFF7FFFEFFFFFFF000003FFFFFFFFF8000001FFFFFFBFFFFFFFFFFF40001FFFFFFFFFF8000003FFFFFFDFFFFFFFFFFFC0001FFFFFFFFFFC000003FFFFFFEFFFFFFFFFFFE800FFFFFFFFFFFC000003FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFF800FFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFBFFF7FFFFFFFF7FFFFFFFFC0005FFFFFE00000007FFF000000001FFFFFFFFE80001FFFFFF7FFFFFFFFFF800000000FFFFFFFFE000003FFFFFEFFFFFFFFFFE00000003FFFFFFFF0000002FFFFFF7FFFFFFFFFC00000007FFFFFFFF0000000FFFFFFBFFFFFFFFFE00000003FFFFFFFC00000007FFFFFDFFFFFFFFFF8000000FFFFFFFFC00000007FFFFFCFFFFFFFFFF0000001FFFFFFFFC00000007FFFFFE7FFFFFFFFFC000000FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFC00000007FFFFFF7FFFFFFFFFE000003FFFFFFFFC00000007FFFFFFAFFFFFFFFFC000007FFFFFFFFC00000007FFFFFFF7FFFFFFFFF000003FFFFFFFFC00000007FFFFFFFBFFFFFFFFF80000FFFFFFFFFC00000007FFFFFFFDFFFFFFFFF00001FFFFFFFFFC00000007FFFFFFFCFFFFFFFFFC0000FFFFFFFFFC00000007FFFFFFFE7FFFFFFFFE0003FFFFFFFFFC00000007FFFFFFFF7FFFFFFFFC0007FFFFFFFFFC00000007FFFFFFFFAFFFFFFFFF0003FFFFFFFFFC00000007FFFFFFFFF7FFFFFFFF800FFFFFFFFFFC00000007FFFFFFFFFBFFFFFFFF001FFFFFFFFFFC00000007FFFFFFFFFDFFFFFFFFC00FFFFFFFFFFC00000007FFFFFFFFFCFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~27 (
// Equation(s):
// \the_vga_driver|red_reg~27_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a77  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( \the_vga_driver|red_reg~0_combout  ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a77  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \the_vga_driver|red_reg~0_combout ) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a77  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \the_vga_driver|red_reg~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\the_vga_driver|red_reg~0_combout ),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a77 ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~27 .extended_lut = "off";
defparam \the_vga_driver|red_reg~27 .lut_mask = 64'h000003030C0C0F0F;
defparam \the_vga_driver|red_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~28 (
// Equation(s):
// \the_vga_driver|red_reg~28_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout )))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~28 .extended_lut = "off";
defparam \the_vga_driver|red_reg~28 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \the_vga_driver|red_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux2~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N57
cyclonev_lcell_comb \the_vga_driver|red_reg~29 (
// Equation(s):
// \the_vga_driver|red_reg~29_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & 
// ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout  & (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout )))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~29 .extended_lut = "off";
defparam \the_vga_driver|red_reg~29 .lut_mask = 64'h20252A2F70757A7F;
defparam \the_vga_driver|red_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N39
cyclonev_lcell_comb \the_vga_driver|red_reg~30 (
// Equation(s):
// \the_vga_driver|red_reg~30_combout  = ( \the_vga_driver|red_reg~28_combout  & ( \the_vga_driver|red_reg~29_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]) # (\the_vga_driver|red_reg~27_combout ) ) ) ) # ( 
// !\the_vga_driver|red_reg~28_combout  & ( \the_vga_driver|red_reg~29_combout  & ( ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # 
// (\the_vga_driver|red_reg~27_combout ) ) ) ) # ( \the_vga_driver|red_reg~28_combout  & ( !\the_vga_driver|red_reg~29_combout  & ( ((!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\the_vga_driver|red_reg~27_combout ) ) ) ) # ( !\the_vga_driver|red_reg~28_combout  & ( !\the_vga_driver|red_reg~29_combout  & ( \the_vga_driver|red_reg~27_combout  ) ) )

	.dataa(!\the_vga_driver|red_reg~27_combout ),
	.datab(gnd),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\the_vga_driver|red_reg~28_combout ),
	.dataf(!\the_vga_driver|red_reg~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~30 .extended_lut = "off";
defparam \the_vga_driver|red_reg~30 .lut_mask = 64'h5555F5555F55FF55;
defparam \the_vga_driver|red_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \the_vga_driver|red_reg~50 (
// Equation(s):
// \the_vga_driver|red_reg~50_combout  = ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\main_fsm|processing_has_run_once~q  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13~portadataout )))))) # 
// (\main_fsm|processing_has_run_once~q  & ((((\the_vga_driver|red_reg~30_combout ))))) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( ((!\main_fsm|processing_has_run_once~q  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a21 )) # (\main_fsm|processing_has_run_once~q  & (((\the_vga_driver|red_reg~30_combout ))))) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a21 ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\the_vga_driver|red_reg~30_combout ),
	.datag(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~50 .extended_lut = "on";
defparam \the_vga_driver|red_reg~50 .lut_mask = 64'h404C0C0C737F3F3F;
defparam \the_vga_driver|red_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~31 (
// Equation(s):
// \the_vga_driver|red_reg~31_combout  = ( !\vga_logic_inst|is_image_area~5_combout  & ( \vga_logic_inst|LessThan1~4_combout  & ( (\the_vga_driver|red_reg~50_combout  & (!\vga_logic_inst|LessThan3~11_combout  & (\the_vga_driver|red_reg~5_combout  & 
// \vga_logic_inst|is_image_area~6_combout ))) ) ) )

	.dataa(!\the_vga_driver|red_reg~50_combout ),
	.datab(!\vga_logic_inst|LessThan3~11_combout ),
	.datac(!\the_vga_driver|red_reg~5_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\vga_logic_inst|is_image_area~5_combout ),
	.dataf(!\vga_logic_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~31 .extended_lut = "off";
defparam \the_vga_driver|red_reg~31 .lut_mask = 64'h0000000000040000;
defparam \the_vga_driver|red_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \the_vga_driver|red_reg[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[5] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFF00000007FFFFFFFFFFFFFFFFFFFE00000007FFFE00000007FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFC00000001FFFFFFFFFFFFFFFFFFFF8000001FFFFC00000001FFFFFFFFFFFFFFFFFFFFC000003FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000007FFFFF0000000FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFC000001FFFFFFFFFFFFFFFFFFFFFF80001FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFF000FFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFE00000007FFF800000000FFFFFFFFF80003FFFFFF00000003FFF800000000FFFFFFFFF00000FFFFFF80000003FFFC00000001FFFFFFFFC000007FFFFFC0000003FFFC00000001FFFFFFFF8000001FFFFFE0000003FFFE00000003FFFFFFFE00000007FFFFF0000003FFFF00000007FFFFFFFC00000003FFFFF8000003FFFF00000007FFFFFFFC00000003FFFFFE000003FFFF8000000FFFFFFFFC00000003FFFFFF000003FFFF8000001FFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFC00000003FFFFFF800003FFFFC000001FFFFFFFFC00000003FFFFFFC00003FFFFE000003FFFFFFFFC00000003FFFFFFE00003FFFFE000007FFFFFFFFC00000003FFFFFFF00003FFFFF000007FFFFFFFFC00000003FFFFFFF80003FFFFF80000FFFFFFFFFC00000003FFFFFFFE0003FFFFF80001FFFFFFFFFC00000003FFFFFFFF0003FFFFFC0001FFFFFFFFFC00000003FFFFFFFF8003FFFFFE0003FFFFFFFFFC00000003FFFFFFFFC003FFFFFE0007FFFFFFFFFC00000003FFFFFFFFE003FFFFFF0007FFFFFFFFFC00000003FFFFFFFFF003FFFFFF800FFFFFFFFFFC00000003FFFFFFFFF803FFFFFF801FFFFFFFFFFC00000003FFFFFFFFFE03FFFFFFC";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode132w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAFFFFFFFFFFFFFFFFFAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAABFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAFFFFFFFFFFFFFFFEAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAABFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFAAAAAAAAFFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAABFFFFFFFFFFFFFAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAFFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAABFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAFFFFFFFFFFFEAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAABFFFFFFFFFFAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "01FFFFFFFFFFC00000007FFFFFFFFFF03FFFFFFE03FFFFFFFFFFF0000000FFFFFFFFFFF83FFFFFFE07FFFFFFFFFFF8000003FFFFFFFFFFFC3FFFFFFF07FFFFFFFFFFFE000007FFFFFFFFFFFE3FFFFFFF8FFFFFFFFFFFFF00001FFFFFFFFFFFFF3FFFFFFF9FFFFFFFFFFFFFC0003FFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE03FFFFFFE00000003FFFFFFFF7FFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFFFFF7FF80001FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF00000FFFFFE00000003FFFFFFFDFFFFFFFFFEFFE000003FFFFE00000003FFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FC000001FFFFE00000003FFFFFFFBFFFFFFFFFDFF8000001FFFFE00000003FFFFFFFFFFFFFFFFFFFF0000000FFFFE00000003FFFFFFF7FFFFFFFFFBFF00000007FFFE00000003FFFFFFFFFFFFFFFFF7FE00000007FFFE00000003FFFFFFEFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFFFFFFFEFFE00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFFBFFFFFFFFFDFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFC00000003FFFE00000003FFFFFF7FFFFFFFFFBFFC00000003FFFE00000003FFFFFFFFFFFFFFFFFFFE00000003FFFE00000003FFFFFEFFFFFFFFFFFFFE00000007FFFE00000003FFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFEFFFE00000007FFFE00000003FFFFFDFFFFFFFFFFFFFF00000007FFFE00000003FFFFFFFFFFFFFFFDFFFF0000000FFFFE00000003FFFFFFFFFFFFFFFFFFFF8000001FFFFE00000003FFFFF7FFFFFFFFFBFFFFC000001FFFFE00000003FFFFFFFFFFFFFFFFFFFFE000003FFFFE00000003FFFFEFFFFFFFFFF7FFFFF00000FFFFFE00000003FFFFFFFFFFFFFFFFFFFFF80001FFFFFE00000003FFFFDFFFFFFFFFFFFFFFFE0007FFFFFE00000003FFFFFFFFFFFFFFDFFFFFFFE03FFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X56_Y13_N54
cyclonev_lcell_comb \resizer|u_ba|Add6~61 (
// Equation(s):
// \resizer|u_ba|Add6~61_sumout  = SUM(( GND ) + ( GND ) + ( \resizer|u_ba|Add6~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\resizer|u_ba|Add6~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add6~61 .extended_lut = "off";
defparam \resizer|u_ba|Add6~61 .lut_mask = 64'h0000FFFF00000000;
defparam \resizer|u_ba|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N54
cyclonev_lcell_comb \resizer|u_ba|Add6~25 (
// Equation(s):
// \resizer|u_ba|Add6~25_sumout  = SUM(( \resizer|u_ba|Add6~61_sumout  ) + ( \resizer|u_ba|Add6~23  ) + ( \resizer|u_ba|Add6~22  ))
// \resizer|u_ba|Add6~26  = CARRY(( \resizer|u_ba|Add6~61_sumout  ) + ( \resizer|u_ba|Add6~23  ) + ( \resizer|u_ba|Add6~22  ))
// \resizer|u_ba|Add6~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\resizer|u_ba|Add6~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~22 ),
	.sharein(\resizer|u_ba|Add6~23 ),
	.combout(),
	.sumout(\resizer|u_ba|Add6~25_sumout ),
	.cout(\resizer|u_ba|Add6~26 ),
	.shareout(\resizer|u_ba|Add6~27 ));
// synopsys translate_off
defparam \resizer|u_ba|Add6~25 .extended_lut = "off";
defparam \resizer|u_ba|Add6~25 .lut_mask = 64'h00000000000000FF;
defparam \resizer|u_ba|Add6~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N39
cyclonev_lcell_comb \resizer|Mux1~0 (
// Equation(s):
// \resizer|Mux1~0_combout  = ( \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  & ( \resizer|u_ba|Add6~25_sumout  ) ) # ( !\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  & ( \resizer|u_ba|Add6~25_sumout  & ( 
// (\resizer|Mux7~0_combout  & (\resizer|u_ba|Equal2~0_combout  & (\SW[3]~input_o  & !\SW[2]~input_o ))) ) ) ) # ( \rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout  & ( !\resizer|u_ba|Add6~25_sumout  & ( (!\resizer|Mux7~0_combout ) # 
// ((!\resizer|u_ba|Equal2~0_combout ) # ((!\SW[3]~input_o ) # (\SW[2]~input_o ))) ) ) )

	.dataa(!\resizer|Mux7~0_combout ),
	.datab(!\resizer|u_ba|Equal2~0_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\rom0|altsyncram_component|auto_generated|mux2|result_node[6]~6_combout ),
	.dataf(!\resizer|u_ba|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux1~0 .extended_lut = "off";
defparam \resizer|Mux1~0 .lut_mask = 64'h0000FEFF0100FFFF;
defparam \resizer|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \the_vga_driver|red_reg~33 (
// Equation(s):
// \the_vga_driver|red_reg~33_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout )))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout )))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout )))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))))) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~33 .extended_lut = "off";
defparam \the_vga_driver|red_reg~33 .lut_mask = 64'h02075257A2A7F2F7;
defparam \the_vga_driver|red_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \the_vga_driver|red_reg~34 (
// Equation(s):
// \the_vga_driver|red_reg~34_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout ) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( 
// \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout ) ) ) ) # ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout )) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.dataf(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~34 .extended_lut = "off";
defparam \the_vga_driver|red_reg~34 .lut_mask = 64'h5353535300F00FFF;
defparam \the_vga_driver|red_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y13_N57
cyclonev_lcell_comb \resizer|u_ba|Add6~29 (
// Equation(s):
// \resizer|u_ba|Add6~29_sumout  = SUM(( GND ) + ( \resizer|u_ba|Add6~27  ) + ( \resizer|u_ba|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\resizer|u_ba|Add6~26 ),
	.sharein(\resizer|u_ba|Add6~27 ),
	.combout(),
	.sumout(\resizer|u_ba|Add6~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|u_ba|Add6~29 .extended_lut = "off";
defparam \resizer|u_ba|Add6~29 .lut_mask = 64'h0000000000000000;
defparam \resizer|u_ba|Add6~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X52_Y13_N24
cyclonev_lcell_comb \resizer|Mux0~0 (
// Equation(s):
// \resizer|Mux0~0_combout  = ( \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  & ( \resizer|u_ba|Add6~29_sumout  ) ) # ( !\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  & ( \resizer|u_ba|Add6~29_sumout  & ( 
// (!\SW[2]~input_o  & (\resizer|Mux7~0_combout  & (\resizer|u_ba|Equal2~0_combout  & \SW[3]~input_o ))) ) ) ) # ( \rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout  & ( !\resizer|u_ba|Add6~29_sumout  & ( ((!\resizer|Mux7~0_combout ) # 
// ((!\resizer|u_ba|Equal2~0_combout ) # (!\SW[3]~input_o ))) # (\SW[2]~input_o ) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\resizer|Mux7~0_combout ),
	.datac(!\resizer|u_ba|Equal2~0_combout ),
	.datad(!\SW[3]~input_o ),
	.datae(!\rom0|altsyncram_component|auto_generated|mux2|result_node[7]~7_combout ),
	.dataf(!\resizer|u_ba|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resizer|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resizer|Mux0~0 .extended_lut = "off";
defparam \resizer|Mux0~0 .lut_mask = 64'h0000FFFD0002FFFF;
defparam \resizer|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode838w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout ,\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,\resizer|Mux37~0_combout ,
\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,\vga_logic_inst|read_addr[6]~6_combout ,
\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 12;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 2;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 4095;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux1~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N33
cyclonev_lcell_comb \the_vga_driver|red_reg~32 (
// Equation(s):
// \the_vga_driver|red_reg~32_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( \the_vga_driver|red_reg~0_combout  ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \the_vga_driver|red_reg~0_combout ) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \the_vga_driver|red_reg~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\the_vga_driver|red_reg~0_combout ),
	.datad(gnd),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~32 .extended_lut = "off";
defparam \the_vga_driver|red_reg~32 .lut_mask = 64'h000003030C0C0F0F;
defparam \the_vga_driver|red_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N48
cyclonev_lcell_comb \the_vga_driver|red_reg~35 (
// Equation(s):
// \the_vga_driver|red_reg~35_combout  = ( \the_vga_driver|red_reg~34_combout  & ( \the_vga_driver|red_reg~32_combout  ) ) # ( !\the_vga_driver|red_reg~34_combout  & ( \the_vga_driver|red_reg~32_combout  ) ) # ( \the_vga_driver|red_reg~34_combout  & ( 
// !\the_vga_driver|red_reg~32_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\the_vga_driver|red_reg~33_combout ))) ) ) ) # ( 
// !\the_vga_driver|red_reg~34_combout  & ( !\the_vga_driver|red_reg~32_combout  & ( (\the_vga_driver|red_reg~33_combout  & (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) ) ) )

	.dataa(!\the_vga_driver|red_reg~33_combout ),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(gnd),
	.datae(!\the_vga_driver|red_reg~34_combout ),
	.dataf(!\the_vga_driver|red_reg~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~35 .extended_lut = "off";
defparam \the_vga_driver|red_reg~35 .lut_mask = 64'h40407070FFFFFFFF;
defparam \the_vga_driver|red_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~46 (
// Equation(s):
// \the_vga_driver|red_reg~46_combout  = ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\main_fsm|processing_has_run_once~q  & ((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6~portadataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14~portadataout )))) # 
// (\main_fsm|processing_has_run_once~q  & ((((\the_vga_driver|red_reg~35_combout ))))) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( ((!\main_fsm|processing_has_run_once~q  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\main_fsm|processing_has_run_once~q  & (((\the_vga_driver|red_reg~35_combout ))))) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(!\main_fsm|processing_has_run_once~q ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\the_vga_driver|red_reg~35_combout ),
	.datag(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~46 .extended_lut = "on";
defparam \the_vga_driver|red_reg~46 .lut_mask = 64'h04C40C0C37F73F3F;
defparam \the_vga_driver|red_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N33
cyclonev_lcell_comb \the_vga_driver|red_reg~36 (
// Equation(s):
// \the_vga_driver|red_reg~36_combout  = ( \the_vga_driver|red_reg~5_combout  & ( \the_vga_driver|red_reg~46_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & (!\vga_logic_inst|LessThan3~11_combout  & 
// \vga_logic_inst|is_image_area~6_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|LessThan3~11_combout ),
	.datad(!\vga_logic_inst|is_image_area~6_combout ),
	.datae(!\the_vga_driver|red_reg~5_combout ),
	.dataf(!\the_vga_driver|red_reg~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~36 .extended_lut = "off";
defparam \the_vga_driver|red_reg~36 .lut_mask = 64'h0000000000000020;
defparam \the_vga_driver|red_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N17
dffeas \the_vga_driver|red_reg[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[6] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode768w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode950w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode731w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode913w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode758w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode940w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode748w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode930w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \the_vga_driver|red_reg~38 (
// Equation(s):
// \the_vga_driver|red_reg~38_combout  = ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout ) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout )))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout ) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout )))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datae(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~38 .extended_lut = "off";
defparam \the_vga_driver|red_reg~38 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \the_vga_driver|red_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode827w[3]~0_combout ),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1000w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N9
cyclonev_lcell_comb \the_vga_driver|red_reg~37 (
// Equation(s):
// \the_vga_driver|red_reg~37_combout  = ( \the_vga_driver|red_reg~0_combout  & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a79  & ( (\frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout ) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( \the_vga_driver|red_reg~0_combout  & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a79  & ( 
// (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout ) ) ) )

	.dataa(gnd),
	.datab(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datad(gnd),
	.datae(!\the_vga_driver|red_reg~0_combout ),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~37 .extended_lut = "off";
defparam \the_vga_driver|red_reg~37 .lut_mask = 64'h00000C0C00003F3F;
defparam \the_vga_driver|red_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode798w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode980w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode778w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode960w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode788w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode970w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|decode2|w_anode808w [3]),
	.ena1(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode990w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\resizer|Mux0~0_combout }),
	.portaaddr({\resizer|Mux27~0_combout ,\resizer|Mux28~0_combout ,\resizer|Mux29~0_combout ,\resizer|Mux30~0_combout ,\resizer|Mux31~0_combout ,\resizer|Mux32~0_combout ,\resizer|Mux33~0_combout ,\resizer|Mux34~0_combout ,\resizer|Mux35~0_combout ,\resizer|Mux36~0_combout ,
\resizer|Mux37~0_combout ,\resizer|Mux38~0_combout ,\resizer|Mux39~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\frame_buffer|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "VdRam:frame_buffer|altsyncram:altsyncram_component|altsyncram_uvt1:auto_generated|ALTSYNCRAM";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 76800;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \frame_buffer|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N51
cyclonev_lcell_comb \the_vga_driver|red_reg~39 (
// Equation(s):
// \the_vga_driver|red_reg~39_combout  = ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( 
// (\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # 
// (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout )) ) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & \frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ) ) ) ) # ( 
// !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( (!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & (\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout )) ) ) )

	.dataa(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datac(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\frame_buffer|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~39 .extended_lut = "off";
defparam \the_vga_driver|red_reg~39 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \the_vga_driver|red_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N15
cyclonev_lcell_comb \the_vga_driver|red_reg~40 (
// Equation(s):
// \the_vga_driver|red_reg~40_combout  = ( \the_vga_driver|red_reg~37_combout  & ( \the_vga_driver|red_reg~39_combout  ) ) # ( !\the_vga_driver|red_reg~37_combout  & ( \the_vga_driver|red_reg~39_combout  & ( 
// (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\the_vga_driver|red_reg~38_combout ) # (\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]))) ) ) ) # ( \the_vga_driver|red_reg~37_combout  & ( 
// !\the_vga_driver|red_reg~39_combout  ) ) # ( !\the_vga_driver|red_reg~37_combout  & ( !\the_vga_driver|red_reg~39_combout  & ( (!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2] & (\the_vga_driver|red_reg~38_combout  & 
// !\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3])) ) ) )

	.dataa(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(!\the_vga_driver|red_reg~38_combout ),
	.datad(!\frame_buffer|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(!\the_vga_driver|red_reg~37_combout ),
	.dataf(!\the_vga_driver|red_reg~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~40 .extended_lut = "off";
defparam \the_vga_driver|red_reg~40 .lut_mask = 64'h0A00FFFF5F00FFFF;
defparam \the_vga_driver|red_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\frame_buffer|altsyncram_component|auto_generated|rden_decode_b|w_anode1011w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\vga_rom_reader|altsyncram_component|auto_generated|rden_decode|w_anode109w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\vga_logic_inst|read_addr[12]~12_combout ,\vga_logic_inst|read_addr[11]~11_combout ,\vga_logic_inst|read_addr[10]~10_combout ,\vga_logic_inst|read_addr[9]~9_combout ,\vga_logic_inst|read_addr[8]~8_combout ,\vga_logic_inst|read_addr[7]~7_combout ,
\vga_logic_inst|read_addr[6]~6_combout ,\vga_logic_inst|read_addr[5]~5_combout ,\vga_logic_inst|read_addr[4]~4_combout ,\vga_logic_inst|read_addr[3]~3_combout ,\vga_logic_inst|read_addr[2]~2_combout ,\vga_logic_inst|read_addr[1]~1_combout ,
\vga_logic_inst|read_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./Img/ExemploPBL.mif";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ImgRom:vga_rom_reader|altsyncram:altsyncram_component|altsyncram_ueg1:auto_generated|ALTSYNCRAM";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001F";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000";
defparam \vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N24
cyclonev_lcell_comb \the_vga_driver|red_reg~42 (
// Equation(s):
// \the_vga_driver|red_reg~42_combout  = ( !\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\main_fsm|processing_has_run_once~q  & (((!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0] & (\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))) # 
// (\main_fsm|processing_has_run_once~q  & (\the_vga_driver|red_reg~40_combout )) ) ) # ( \vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1] & ( (!\main_fsm|processing_has_run_once~q  & 
// (((\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a23 )))) # (\main_fsm|processing_has_run_once~q  & (\the_vga_driver|red_reg~40_combout )) ) )

	.dataa(!\main_fsm|processing_has_run_once~q ),
	.datab(!\the_vga_driver|red_reg~40_combout ),
	.datac(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a23 ),
	.datad(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\vga_rom_reader|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(!\vga_rom_reader|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~42 .extended_lut = "on";
defparam \the_vga_driver|red_reg~42 .lut_mask = 64'h111B1B1BB1BB1B1B;
defparam \the_vga_driver|red_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \the_vga_driver|red_reg~41 (
// Equation(s):
// \the_vga_driver|red_reg~41_combout  = ( \the_vga_driver|red_reg~5_combout  & ( \the_vga_driver|red_reg~42_combout  & ( (!\vga_logic_inst|is_image_area~5_combout  & (\vga_logic_inst|LessThan1~4_combout  & (\vga_logic_inst|is_image_area~6_combout  & 
// !\vga_logic_inst|LessThan3~11_combout ))) ) ) )

	.dataa(!\vga_logic_inst|is_image_area~5_combout ),
	.datab(!\vga_logic_inst|LessThan1~4_combout ),
	.datac(!\vga_logic_inst|is_image_area~6_combout ),
	.datad(!\vga_logic_inst|LessThan3~11_combout ),
	.datae(!\the_vga_driver|red_reg~5_combout ),
	.dataf(!\the_vga_driver|red_reg~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg~41 .extended_lut = "off";
defparam \the_vga_driver|red_reg~41 .lut_mask = 64'h0000000000000200;
defparam \the_vga_driver|red_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \the_vga_driver|red_reg[7]~feeder (
// Equation(s):
// \the_vga_driver|red_reg[7]~feeder_combout  = ( \the_vga_driver|red_reg~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|red_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|red_reg[7]~feeder .extended_lut = "off";
defparam \the_vga_driver|red_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_vga_driver|red_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N43
dffeas \the_vga_driver|red_reg[7] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|red_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|red_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|red_reg[7] .is_wysiwyg = "true";
defparam \the_vga_driver|red_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N23
dffeas \the_vga_driver|green_reg[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[0] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N28
dffeas \the_vga_driver|green_reg[1] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[1] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N4
dffeas \the_vga_driver|green_reg[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[2] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N4
dffeas \the_vga_driver|green_reg[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[3] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N14
dffeas \the_vga_driver|green_reg[4] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[4] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N44
dffeas \the_vga_driver|green_reg[5] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[5] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N50
dffeas \the_vga_driver|green_reg[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[6] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N21
cyclonev_lcell_comb \the_vga_driver|green_reg[7]~feeder (
// Equation(s):
// \the_vga_driver|green_reg[7]~feeder_combout  = ( \the_vga_driver|red_reg~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|green_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|green_reg[7]~feeder .extended_lut = "off";
defparam \the_vga_driver|green_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_vga_driver|green_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N22
dffeas \the_vga_driver|green_reg[7] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|green_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|green_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|green_reg[7] .is_wysiwyg = "true";
defparam \the_vga_driver|green_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N58
dffeas \the_vga_driver|blue_reg[0] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[0] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \the_vga_driver|blue_reg[1]~feeder (
// Equation(s):
// \the_vga_driver|blue_reg[1]~feeder_combout  = ( \the_vga_driver|red_reg~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|blue_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|blue_reg[1]~feeder .extended_lut = "off";
defparam \the_vga_driver|blue_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_vga_driver|blue_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N13
dffeas \the_vga_driver|blue_reg[1] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|blue_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[1] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N7
dffeas \the_vga_driver|blue_reg[2] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[2] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N23
dffeas \the_vga_driver|blue_reg[3] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[3] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \the_vga_driver|blue_reg[4]~feeder (
// Equation(s):
// \the_vga_driver|blue_reg[4]~feeder_combout  = ( \the_vga_driver|red_reg~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|blue_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|blue_reg[4]~feeder .extended_lut = "off";
defparam \the_vga_driver|blue_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_vga_driver|blue_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \the_vga_driver|blue_reg[4] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|blue_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[4] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N45
cyclonev_lcell_comb \the_vga_driver|blue_reg[5]~feeder (
// Equation(s):
// \the_vga_driver|blue_reg[5]~feeder_combout  = ( \the_vga_driver|red_reg~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\the_vga_driver|red_reg~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\the_vga_driver|blue_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \the_vga_driver|blue_reg[5]~feeder .extended_lut = "off";
defparam \the_vga_driver|blue_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \the_vga_driver|blue_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N47
dffeas \the_vga_driver|blue_reg[5] (
	.clk(\clk_div_reg~q ),
	.d(\the_vga_driver|blue_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[5] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N40
dffeas \the_vga_driver|blue_reg[6] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[6] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N46
dffeas \the_vga_driver|blue_reg[7] (
	.clk(\clk_div_reg~q ),
	.d(gnd),
	.asdata(\the_vga_driver|red_reg~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\KEY[0]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\the_vga_driver|blue_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \the_vga_driver|blue_reg[7] .is_wysiwyg = "true";
defparam \the_vga_driver|blue_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N6
cyclonev_lcell_comb \main_fsm|invalid_zoom_error~0 (
// Equation(s):
// \main_fsm|invalid_zoom_error~0_combout  = ( \prev_zoom_out~q  & ( (!\KEY[2]~input_o  & (!\prev_zoom_in~q  & !\algorithm_select[1]~0_combout )) ) ) # ( !\prev_zoom_out~q  & ( (!\algorithm_select[1]~0_combout  & (!\KEY[2]~input_o  & ((!\prev_zoom_in~q )))) 
// # (\algorithm_select[1]~0_combout  & (((!\KEY[3]~input_o )))) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\prev_zoom_in~q ),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(gnd),
	.dataf(!\prev_zoom_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|invalid_zoom_error~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|invalid_zoom_error~0 .extended_lut = "off";
defparam \main_fsm|invalid_zoom_error~0 .lut_mask = 64'hA0CCA0CCA000A000;
defparam \main_fsm|invalid_zoom_error~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N47
dffeas \scrolling_display|last_invalid_zoom_error (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\main_fsm|invalid_zoom_error~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_invalid_zoom_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_invalid_zoom_error .is_wysiwyg = "true";
defparam \scrolling_display|last_invalid_zoom_error .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N36
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \SW[1]~input_o  ) # ( !\SW[1]~input_o  & ( ((\SW[2]~input_o ) # (\SW[0]~input_o )) # (\SW[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N42
cyclonev_lcell_comb \scrolling_display|last_no_switch_selected_error~0 (
// Equation(s):
// \scrolling_display|last_no_switch_selected_error~0_combout  = !\Equal0~0_combout 

	.dataa(gnd),
	.datab(!\Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|last_no_switch_selected_error~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|last_no_switch_selected_error~0 .extended_lut = "off";
defparam \scrolling_display|last_no_switch_selected_error~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \scrolling_display|last_no_switch_selected_error~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y9_N43
dffeas \scrolling_display|last_no_switch_selected_error (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|last_no_switch_selected_error~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_no_switch_selected_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_no_switch_selected_error .is_wysiwyg = "true";
defparam \scrolling_display|last_no_switch_selected_error .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N27
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \SW[1]~input_o  & ( ((\SW[2]~input_o ) # (\SW[3]~input_o )) # (\SW[0]~input_o ) ) ) # ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\SW[3]~input_o  & \SW[2]~input_o )) # (\SW[0]~input_o  & ((\SW[2]~input_o ) # (\SW[3]~input_o ))) ) 
// )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(gnd),
	.datad(!\SW[2]~input_o ),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h1177117777FF77FF;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N35
dffeas \scrolling_display|last_multiple_switches_error (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\LessThan0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_multiple_switches_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_multiple_switches_error .is_wysiwyg = "true";
defparam \scrolling_display|last_multiple_switches_error .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N33
cyclonev_lcell_comb \scrolling_display|always2~1 (
// Equation(s):
// \scrolling_display|always2~1_combout  = ( \scrolling_display|last_multiple_switches_error~q  & ( \SW[0]~input_o  & ( (!\scrolling_display|last_no_switch_selected_error~q  & (((\SW[2]~input_o ) # (\SW[1]~input_o )) # (\SW[3]~input_o ))) ) ) ) # ( 
// !\scrolling_display|last_multiple_switches_error~q  & ( \SW[0]~input_o  & ( (!\SW[3]~input_o  & (!\scrolling_display|last_no_switch_selected_error~q  & (!\SW[1]~input_o  & !\SW[2]~input_o ))) ) ) ) # ( \scrolling_display|last_multiple_switches_error~q  & 
// ( !\SW[0]~input_o  & ( (!\scrolling_display|last_no_switch_selected_error~q  & ((!\SW[3]~input_o  & (\SW[1]~input_o  & \SW[2]~input_o )) # (\SW[3]~input_o  & ((\SW[2]~input_o ) # (\SW[1]~input_o ))))) ) ) ) # ( 
// !\scrolling_display|last_multiple_switches_error~q  & ( !\SW[0]~input_o  & ( (!\SW[3]~input_o  & ((!\scrolling_display|last_no_switch_selected_error~q  & (!\SW[1]~input_o  $ (!\SW[2]~input_o ))) # (\scrolling_display|last_no_switch_selected_error~q  & 
// (!\SW[1]~input_o  & !\SW[2]~input_o )))) # (\SW[3]~input_o  & (!\scrolling_display|last_no_switch_selected_error~q  & (!\SW[1]~input_o  & !\SW[2]~input_o ))) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\scrolling_display|last_no_switch_selected_error~q ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\scrolling_display|last_multiple_switches_error~q ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|always2~1 .extended_lut = "off";
defparam \scrolling_display|always2~1 .lut_mask = 64'h6880044C80004CCC;
defparam \scrolling_display|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N12
cyclonev_lcell_comb \main_fsm|invalid_zoom_error~1 (
// Equation(s):
// \main_fsm|invalid_zoom_error~1_combout  = ( \prev_zoom_in~q  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & ((\SW[3]~input_o ) # (\SW[2]~input_o ))) ) ) ) # ( !\prev_zoom_in~q  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (\KEY[2]~input_o  & 
// ((\SW[3]~input_o ) # (\SW[2]~input_o )))) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\KEY[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(!\prev_zoom_in~q ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|invalid_zoom_error~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|invalid_zoom_error~1 .extended_lut = "off";
defparam \main_fsm|invalid_zoom_error~1 .lut_mask = 64'h040C44CC00000000;
defparam \main_fsm|invalid_zoom_error~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N57
cyclonev_lcell_comb \main_fsm|invalid_zoom_error~2 (
// Equation(s):
// \main_fsm|invalid_zoom_error~2_combout  = ( \SW[2]~input_o  & ( \prev_zoom_out~q  & ( (!\SW[1]~input_o  & !\SW[0]~input_o ) ) ) ) # ( !\SW[2]~input_o  & ( \prev_zoom_out~q  & ( (\SW[3]~input_o  & (!\SW[1]~input_o  & !\SW[0]~input_o )) ) ) ) # ( 
// \SW[2]~input_o  & ( !\prev_zoom_out~q  & ( (!\KEY[3]~input_o ) # ((!\SW[1]~input_o  & !\SW[0]~input_o )) ) ) ) # ( !\SW[2]~input_o  & ( !\prev_zoom_out~q  & ( (!\KEY[3]~input_o ) # ((\SW[3]~input_o  & (!\SW[1]~input_o  & !\SW[0]~input_o ))) ) ) )

	.dataa(!\SW[3]~input_o ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\SW[2]~input_o ),
	.dataf(!\prev_zoom_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_fsm|invalid_zoom_error~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_fsm|invalid_zoom_error~2 .extended_lut = "off";
defparam \main_fsm|invalid_zoom_error~2 .lut_mask = 64'hDCCCFCCC5000F000;
defparam \main_fsm|invalid_zoom_error~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N51
cyclonev_lcell_comb \scrolling_display|last_algorithm_select[1]~0 (
// Equation(s):
// \scrolling_display|last_algorithm_select[1]~0_combout  = ( !\algorithm_select[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|last_algorithm_select[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|last_algorithm_select[1]~0 .extended_lut = "off";
defparam \scrolling_display|last_algorithm_select[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \scrolling_display|last_algorithm_select[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N52
dffeas \scrolling_display|last_algorithm_select[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|last_algorithm_select[1]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_algorithm_select [1]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_algorithm_select[1] .is_wysiwyg = "true";
defparam \scrolling_display|last_algorithm_select[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y9_N53
dffeas \scrolling_display|last_algorithm_select[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\algorithm_select[0]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|last_algorithm_select [0]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|last_algorithm_select[0] .is_wysiwyg = "true";
defparam \scrolling_display|last_algorithm_select[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N51
cyclonev_lcell_comb \scrolling_display|always2~0 (
// Equation(s):
// \scrolling_display|always2~0_combout  = ( \scrolling_display|last_algorithm_select [0] & ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & !\scrolling_display|last_algorithm_select [1]) ) ) ) # ( !\scrolling_display|last_algorithm_select [0] & ( \SW[1]~input_o  & 
// ( (\SW[0]~input_o  & !\scrolling_display|last_algorithm_select [1]) ) ) ) # ( \scrolling_display|last_algorithm_select [0] & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & (\scrolling_display|last_algorithm_select [1] & (\SW[3]~input_o  & !\SW[2]~input_o ))) 
// ) ) ) # ( !\scrolling_display|last_algorithm_select [0] & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((!\scrolling_display|last_algorithm_select [1] & (!\SW[3]~input_o  & !\SW[2]~input_o )) # (\scrolling_display|last_algorithm_select [1] & 
// ((\SW[2]~input_o ))))) # (\SW[0]~input_o  & (!\scrolling_display|last_algorithm_select [1])) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\scrolling_display|last_algorithm_select [1]),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[2]~input_o ),
	.datae(!\scrolling_display|last_algorithm_select [0]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|always2~0 .extended_lut = "off";
defparam \scrolling_display|always2~0 .lut_mask = 64'hC466020044448888;
defparam \scrolling_display|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N48
cyclonev_lcell_comb \scrolling_display|always2~2 (
// Equation(s):
// \scrolling_display|always2~2_combout  = ( \main_fsm|invalid_zoom_error~2_combout  & ( \scrolling_display|always2~0_combout  & ( (\scrolling_display|always2~1_combout  & (!\scrolling_display|last_invalid_zoom_error~q  $ 
// (!\main_fsm|invalid_zoom_error~1_combout ))) ) ) ) # ( !\main_fsm|invalid_zoom_error~2_combout  & ( \scrolling_display|always2~0_combout  & ( (!\scrolling_display|last_invalid_zoom_error~q  & \scrolling_display|always2~1_combout ) ) ) ) # ( 
// \main_fsm|invalid_zoom_error~2_combout  & ( !\scrolling_display|always2~0_combout  & ( (\scrolling_display|always2~1_combout  & ((!\scrolling_display|last_invalid_zoom_error~q  & (\main_fsm|invalid_zoom_error~1_combout  & 
// !\scrolling_display|text_data[19][5]~3_combout )) # (\scrolling_display|last_invalid_zoom_error~q  & (!\main_fsm|invalid_zoom_error~1_combout )))) ) ) ) # ( !\main_fsm|invalid_zoom_error~2_combout  & ( !\scrolling_display|always2~0_combout  & ( 
// (!\scrolling_display|last_invalid_zoom_error~q  & (\scrolling_display|always2~1_combout  & !\scrolling_display|text_data[19][5]~3_combout )) ) ) )

	.dataa(!\scrolling_display|last_invalid_zoom_error~q ),
	.datab(!\scrolling_display|always2~1_combout ),
	.datac(!\main_fsm|invalid_zoom_error~1_combout ),
	.datad(!\scrolling_display|text_data[19][5]~3_combout ),
	.datae(!\main_fsm|invalid_zoom_error~2_combout ),
	.dataf(!\scrolling_display|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|always2~2 .extended_lut = "off";
defparam \scrolling_display|always2~2 .lut_mask = 64'h2200121022221212;
defparam \scrolling_display|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N18
cyclonev_lcell_comb \scrolling_display|text_pointer~0 (
// Equation(s):
// \scrolling_display|text_pointer~0_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [2] & \scrolling_display|always2~2_combout )) ) ) ) # 
// ( !\scrolling_display|text_pointer [4] & ( \scrolling_display|text_pointer [3] & ( (\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [0] & \scrolling_display|always2~2_combout ))) ) ) ) # ( 
// \scrolling_display|text_pointer [4] & ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|always2~2_combout  ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|always2~2_combout ),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~0 .extended_lut = "off";
defparam \scrolling_display|text_pointer~0 .lut_mask = 64'h000000FF00010088;
defparam \scrolling_display|text_pointer~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N30
cyclonev_lcell_comb \scrolling_display|Add0~5 (
// Equation(s):
// \scrolling_display|Add0~5_sumout  = SUM(( \scrolling_display|scroll_counter [0] ) + ( VCC ) + ( !VCC ))
// \scrolling_display|Add0~6  = CARRY(( \scrolling_display|scroll_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~5_sumout ),
	.cout(\scrolling_display|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~5 .extended_lut = "off";
defparam \scrolling_display|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \scrolling_display|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N32
dffeas \scrolling_display|scroll_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[0] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N33
cyclonev_lcell_comb \scrolling_display|Add0~29 (
// Equation(s):
// \scrolling_display|Add0~29_sumout  = SUM(( \scrolling_display|scroll_counter [1] ) + ( GND ) + ( \scrolling_display|Add0~6  ))
// \scrolling_display|Add0~30  = CARRY(( \scrolling_display|scroll_counter [1] ) + ( GND ) + ( \scrolling_display|Add0~6  ))

	.dataa(!\scrolling_display|scroll_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~29_sumout ),
	.cout(\scrolling_display|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~29 .extended_lut = "off";
defparam \scrolling_display|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N35
dffeas \scrolling_display|scroll_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[1] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N36
cyclonev_lcell_comb \scrolling_display|Add0~21 (
// Equation(s):
// \scrolling_display|Add0~21_sumout  = SUM(( \scrolling_display|scroll_counter [2] ) + ( GND ) + ( \scrolling_display|Add0~30  ))
// \scrolling_display|Add0~22  = CARRY(( \scrolling_display|scroll_counter [2] ) + ( GND ) + ( \scrolling_display|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~21_sumout ),
	.cout(\scrolling_display|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~21 .extended_lut = "off";
defparam \scrolling_display|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N38
dffeas \scrolling_display|scroll_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[2] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N39
cyclonev_lcell_comb \scrolling_display|Add0~13 (
// Equation(s):
// \scrolling_display|Add0~13_sumout  = SUM(( \scrolling_display|scroll_counter [3] ) + ( GND ) + ( \scrolling_display|Add0~22  ))
// \scrolling_display|Add0~14  = CARRY(( \scrolling_display|scroll_counter [3] ) + ( GND ) + ( \scrolling_display|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~13_sumout ),
	.cout(\scrolling_display|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~13 .extended_lut = "off";
defparam \scrolling_display|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N41
dffeas \scrolling_display|scroll_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[3] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N42
cyclonev_lcell_comb \scrolling_display|Add0~9 (
// Equation(s):
// \scrolling_display|Add0~9_sumout  = SUM(( \scrolling_display|scroll_counter [4] ) + ( GND ) + ( \scrolling_display|Add0~14  ))
// \scrolling_display|Add0~10  = CARRY(( \scrolling_display|scroll_counter [4] ) + ( GND ) + ( \scrolling_display|Add0~14  ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~9_sumout ),
	.cout(\scrolling_display|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~9 .extended_lut = "off";
defparam \scrolling_display|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \scrolling_display|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N44
dffeas \scrolling_display|scroll_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[4] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N45
cyclonev_lcell_comb \scrolling_display|Add0~53 (
// Equation(s):
// \scrolling_display|Add0~53_sumout  = SUM(( \scrolling_display|scroll_counter [5] ) + ( GND ) + ( \scrolling_display|Add0~10  ))
// \scrolling_display|Add0~54  = CARRY(( \scrolling_display|scroll_counter [5] ) + ( GND ) + ( \scrolling_display|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~53_sumout ),
	.cout(\scrolling_display|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~53 .extended_lut = "off";
defparam \scrolling_display|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N47
dffeas \scrolling_display|scroll_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[5] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N48
cyclonev_lcell_comb \scrolling_display|Add0~49 (
// Equation(s):
// \scrolling_display|Add0~49_sumout  = SUM(( \scrolling_display|scroll_counter [6] ) + ( GND ) + ( \scrolling_display|Add0~54  ))
// \scrolling_display|Add0~50  = CARRY(( \scrolling_display|scroll_counter [6] ) + ( GND ) + ( \scrolling_display|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~49_sumout ),
	.cout(\scrolling_display|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~49 .extended_lut = "off";
defparam \scrolling_display|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N50
dffeas \scrolling_display|scroll_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[6] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N51
cyclonev_lcell_comb \scrolling_display|Add0~45 (
// Equation(s):
// \scrolling_display|Add0~45_sumout  = SUM(( \scrolling_display|scroll_counter [7] ) + ( GND ) + ( \scrolling_display|Add0~50  ))
// \scrolling_display|Add0~46  = CARRY(( \scrolling_display|scroll_counter [7] ) + ( GND ) + ( \scrolling_display|Add0~50  ))

	.dataa(!\scrolling_display|scroll_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~45_sumout ),
	.cout(\scrolling_display|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~45 .extended_lut = "off";
defparam \scrolling_display|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N53
dffeas \scrolling_display|scroll_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[7] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N54
cyclonev_lcell_comb \scrolling_display|Add0~41 (
// Equation(s):
// \scrolling_display|Add0~41_sumout  = SUM(( \scrolling_display|scroll_counter [8] ) + ( GND ) + ( \scrolling_display|Add0~46  ))
// \scrolling_display|Add0~42  = CARRY(( \scrolling_display|scroll_counter [8] ) + ( GND ) + ( \scrolling_display|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~41_sumout ),
	.cout(\scrolling_display|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~41 .extended_lut = "off";
defparam \scrolling_display|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N56
dffeas \scrolling_display|scroll_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[8] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N57
cyclonev_lcell_comb \scrolling_display|Add0~37 (
// Equation(s):
// \scrolling_display|Add0~37_sumout  = SUM(( \scrolling_display|scroll_counter [9] ) + ( GND ) + ( \scrolling_display|Add0~42  ))
// \scrolling_display|Add0~38  = CARRY(( \scrolling_display|scroll_counter [9] ) + ( GND ) + ( \scrolling_display|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~37_sumout ),
	.cout(\scrolling_display|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~37 .extended_lut = "off";
defparam \scrolling_display|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y10_N59
dffeas \scrolling_display|scroll_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[9] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N0
cyclonev_lcell_comb \scrolling_display|Add0~25 (
// Equation(s):
// \scrolling_display|Add0~25_sumout  = SUM(( \scrolling_display|scroll_counter [10] ) + ( GND ) + ( \scrolling_display|Add0~38  ))
// \scrolling_display|Add0~26  = CARRY(( \scrolling_display|scroll_counter [10] ) + ( GND ) + ( \scrolling_display|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~25_sumout ),
	.cout(\scrolling_display|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~25 .extended_lut = "off";
defparam \scrolling_display|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N1
dffeas \scrolling_display|scroll_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[10] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N3
cyclonev_lcell_comb \scrolling_display|Add0~1 (
// Equation(s):
// \scrolling_display|Add0~1_sumout  = SUM(( \scrolling_display|scroll_counter [11] ) + ( GND ) + ( \scrolling_display|Add0~26  ))
// \scrolling_display|Add0~2  = CARRY(( \scrolling_display|scroll_counter [11] ) + ( GND ) + ( \scrolling_display|Add0~26  ))

	.dataa(!\scrolling_display|scroll_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~1_sumout ),
	.cout(\scrolling_display|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~1 .extended_lut = "off";
defparam \scrolling_display|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N5
dffeas \scrolling_display|scroll_counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[11] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y9_N8
dffeas \scrolling_display|scroll_counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[12] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N6
cyclonev_lcell_comb \scrolling_display|Add0~33 (
// Equation(s):
// \scrolling_display|Add0~33_sumout  = SUM(( \scrolling_display|scroll_counter [12] ) + ( GND ) + ( \scrolling_display|Add0~2  ))
// \scrolling_display|Add0~34  = CARRY(( \scrolling_display|scroll_counter [12] ) + ( GND ) + ( \scrolling_display|Add0~2  ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~33_sumout ),
	.cout(\scrolling_display|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~33 .extended_lut = "off";
defparam \scrolling_display|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \scrolling_display|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N7
dffeas \scrolling_display|scroll_counter[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N6
cyclonev_lcell_comb \scrolling_display|Equal0~1 (
// Equation(s):
// \scrolling_display|Equal0~1_combout  = ( !\scrolling_display|scroll_counter [9] & ( !\scrolling_display|scroll_counter [7] & ( (!\scrolling_display|scroll_counter [8] & (\scrolling_display|scroll_counter[12]~DUPLICATE_q  & 
// (\scrolling_display|scroll_counter [6] & !\scrolling_display|scroll_counter [5]))) ) ) )

	.dataa(!\scrolling_display|scroll_counter [8]),
	.datab(!\scrolling_display|scroll_counter[12]~DUPLICATE_q ),
	.datac(!\scrolling_display|scroll_counter [6]),
	.datad(!\scrolling_display|scroll_counter [5]),
	.datae(!\scrolling_display|scroll_counter [9]),
	.dataf(!\scrolling_display|scroll_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~1 .extended_lut = "off";
defparam \scrolling_display|Equal0~1 .lut_mask = 64'h0200000000000000;
defparam \scrolling_display|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N11
dffeas \scrolling_display|scroll_counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[13] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N9
cyclonev_lcell_comb \scrolling_display|Add0~17 (
// Equation(s):
// \scrolling_display|Add0~17_sumout  = SUM(( \scrolling_display|scroll_counter [13] ) + ( GND ) + ( \scrolling_display|Add0~34  ))
// \scrolling_display|Add0~18  = CARRY(( \scrolling_display|scroll_counter [13] ) + ( GND ) + ( \scrolling_display|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~17_sumout ),
	.cout(\scrolling_display|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~17 .extended_lut = "off";
defparam \scrolling_display|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N10
dffeas \scrolling_display|scroll_counter[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N24
cyclonev_lcell_comb \scrolling_display|Equal0~0 (
// Equation(s):
// \scrolling_display|Equal0~0_combout  = ( !\scrolling_display|scroll_counter [2] & ( !\scrolling_display|scroll_counter [4] & ( (!\scrolling_display|scroll_counter [1] & (\scrolling_display|scroll_counter[13]~DUPLICATE_q  & 
// (!\scrolling_display|scroll_counter [10] & !\scrolling_display|scroll_counter [3]))) ) ) )

	.dataa(!\scrolling_display|scroll_counter [1]),
	.datab(!\scrolling_display|scroll_counter[13]~DUPLICATE_q ),
	.datac(!\scrolling_display|scroll_counter [10]),
	.datad(!\scrolling_display|scroll_counter [3]),
	.datae(!\scrolling_display|scroll_counter [2]),
	.dataf(!\scrolling_display|scroll_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~0 .extended_lut = "off";
defparam \scrolling_display|Equal0~0 .lut_mask = 64'h2000000000000000;
defparam \scrolling_display|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N12
cyclonev_lcell_comb \scrolling_display|Add0~61 (
// Equation(s):
// \scrolling_display|Add0~61_sumout  = SUM(( \scrolling_display|scroll_counter [14] ) + ( GND ) + ( \scrolling_display|Add0~18  ))
// \scrolling_display|Add0~62  = CARRY(( \scrolling_display|scroll_counter [14] ) + ( GND ) + ( \scrolling_display|Add0~18  ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~61_sumout ),
	.cout(\scrolling_display|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~61 .extended_lut = "off";
defparam \scrolling_display|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \scrolling_display|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N14
dffeas \scrolling_display|scroll_counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[14] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N15
cyclonev_lcell_comb \scrolling_display|Add0~77 (
// Equation(s):
// \scrolling_display|Add0~77_sumout  = SUM(( \scrolling_display|scroll_counter [15] ) + ( GND ) + ( \scrolling_display|Add0~62  ))
// \scrolling_display|Add0~78  = CARRY(( \scrolling_display|scroll_counter [15] ) + ( GND ) + ( \scrolling_display|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~77_sumout ),
	.cout(\scrolling_display|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~77 .extended_lut = "off";
defparam \scrolling_display|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N17
dffeas \scrolling_display|scroll_counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[15] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N18
cyclonev_lcell_comb \scrolling_display|Add0~81 (
// Equation(s):
// \scrolling_display|Add0~81_sumout  = SUM(( \scrolling_display|scroll_counter [16] ) + ( GND ) + ( \scrolling_display|Add0~78  ))
// \scrolling_display|Add0~82  = CARRY(( \scrolling_display|scroll_counter [16] ) + ( GND ) + ( \scrolling_display|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~81_sumout ),
	.cout(\scrolling_display|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~81 .extended_lut = "off";
defparam \scrolling_display|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N20
dffeas \scrolling_display|scroll_counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[16] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N21
cyclonev_lcell_comb \scrolling_display|Add0~85 (
// Equation(s):
// \scrolling_display|Add0~85_sumout  = SUM(( \scrolling_display|scroll_counter [17] ) + ( GND ) + ( \scrolling_display|Add0~82  ))
// \scrolling_display|Add0~86  = CARRY(( \scrolling_display|scroll_counter [17] ) + ( GND ) + ( \scrolling_display|Add0~82  ))

	.dataa(!\scrolling_display|scroll_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~85_sumout ),
	.cout(\scrolling_display|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~85 .extended_lut = "off";
defparam \scrolling_display|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N23
dffeas \scrolling_display|scroll_counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[17] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N24
cyclonev_lcell_comb \scrolling_display|Add0~93 (
// Equation(s):
// \scrolling_display|Add0~93_sumout  = SUM(( \scrolling_display|scroll_counter [18] ) + ( GND ) + ( \scrolling_display|Add0~86  ))
// \scrolling_display|Add0~94  = CARRY(( \scrolling_display|scroll_counter [18] ) + ( GND ) + ( \scrolling_display|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~93_sumout ),
	.cout(\scrolling_display|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~93 .extended_lut = "off";
defparam \scrolling_display|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N26
dffeas \scrolling_display|scroll_counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[18] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N27
cyclonev_lcell_comb \scrolling_display|Add0~97 (
// Equation(s):
// \scrolling_display|Add0~97_sumout  = SUM(( \scrolling_display|scroll_counter [19] ) + ( GND ) + ( \scrolling_display|Add0~94  ))
// \scrolling_display|Add0~98  = CARRY(( \scrolling_display|scroll_counter [19] ) + ( GND ) + ( \scrolling_display|Add0~94  ))

	.dataa(!\scrolling_display|scroll_counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~97_sumout ),
	.cout(\scrolling_display|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~97 .extended_lut = "off";
defparam \scrolling_display|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N29
dffeas \scrolling_display|scroll_counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[19] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N30
cyclonev_lcell_comb \scrolling_display|Add0~89 (
// Equation(s):
// \scrolling_display|Add0~89_sumout  = SUM(( \scrolling_display|scroll_counter [20] ) + ( GND ) + ( \scrolling_display|Add0~98  ))
// \scrolling_display|Add0~90  = CARRY(( \scrolling_display|scroll_counter [20] ) + ( GND ) + ( \scrolling_display|Add0~98  ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~89_sumout ),
	.cout(\scrolling_display|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~89 .extended_lut = "off";
defparam \scrolling_display|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \scrolling_display|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N32
dffeas \scrolling_display|scroll_counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[20] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N48
cyclonev_lcell_comb \scrolling_display|Equal0~3 (
// Equation(s):
// \scrolling_display|Equal0~3_combout  = ( \scrolling_display|scroll_counter [16] & ( (\scrolling_display|scroll_counter [18] & (\scrolling_display|scroll_counter [20] & (\scrolling_display|scroll_counter [19] & !\scrolling_display|scroll_counter [17]))) ) 
// )

	.dataa(!\scrolling_display|scroll_counter [18]),
	.datab(!\scrolling_display|scroll_counter [20]),
	.datac(!\scrolling_display|scroll_counter [19]),
	.datad(!\scrolling_display|scroll_counter [17]),
	.datae(gnd),
	.dataf(!\scrolling_display|scroll_counter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~3 .extended_lut = "off";
defparam \scrolling_display|Equal0~3 .lut_mask = 64'h0000000001000100;
defparam \scrolling_display|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N33
cyclonev_lcell_comb \scrolling_display|Add0~73 (
// Equation(s):
// \scrolling_display|Add0~73_sumout  = SUM(( \scrolling_display|scroll_counter [21] ) + ( GND ) + ( \scrolling_display|Add0~90  ))
// \scrolling_display|Add0~74  = CARRY(( \scrolling_display|scroll_counter [21] ) + ( GND ) + ( \scrolling_display|Add0~90  ))

	.dataa(!\scrolling_display|scroll_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~73_sumout ),
	.cout(\scrolling_display|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~73 .extended_lut = "off";
defparam \scrolling_display|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \scrolling_display|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N35
dffeas \scrolling_display|scroll_counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[21] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N36
cyclonev_lcell_comb \scrolling_display|Add0~69 (
// Equation(s):
// \scrolling_display|Add0~69_sumout  = SUM(( \scrolling_display|scroll_counter [22] ) + ( GND ) + ( \scrolling_display|Add0~74  ))
// \scrolling_display|Add0~70  = CARRY(( \scrolling_display|scroll_counter [22] ) + ( GND ) + ( \scrolling_display|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~69_sumout ),
	.cout(\scrolling_display|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~69 .extended_lut = "off";
defparam \scrolling_display|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N38
dffeas \scrolling_display|scroll_counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[22] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y9_N41
dffeas \scrolling_display|scroll_counter[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[23]~DUPLICATE .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N39
cyclonev_lcell_comb \scrolling_display|Add0~65 (
// Equation(s):
// \scrolling_display|Add0~65_sumout  = SUM(( \scrolling_display|scroll_counter[23]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~70  ))
// \scrolling_display|Add0~66  = CARRY(( \scrolling_display|scroll_counter[23]~DUPLICATE_q  ) + ( GND ) + ( \scrolling_display|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|scroll_counter[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~65_sumout ),
	.cout(\scrolling_display|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~65 .extended_lut = "off";
defparam \scrolling_display|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \scrolling_display|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N40
dffeas \scrolling_display|scroll_counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[23] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N42
cyclonev_lcell_comb \scrolling_display|Add0~57 (
// Equation(s):
// \scrolling_display|Add0~57_sumout  = SUM(( \scrolling_display|scroll_counter [24] ) + ( GND ) + ( \scrolling_display|Add0~66  ))

	.dataa(gnd),
	.datab(!\scrolling_display|scroll_counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\scrolling_display|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\scrolling_display|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add0~57 .extended_lut = "off";
defparam \scrolling_display|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \scrolling_display|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y9_N44
dffeas \scrolling_display|scroll_counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\scrolling_display|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|scroll_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|scroll_counter[24] .is_wysiwyg = "true";
defparam \scrolling_display|scroll_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N54
cyclonev_lcell_comb \scrolling_display|Equal0~2 (
// Equation(s):
// \scrolling_display|Equal0~2_combout  = ( !\scrolling_display|scroll_counter [23] & ( \scrolling_display|scroll_counter [24] & ( (\scrolling_display|scroll_counter [22] & (\scrolling_display|scroll_counter [14] & (\scrolling_display|scroll_counter [21] & 
// !\scrolling_display|scroll_counter [15]))) ) ) )

	.dataa(!\scrolling_display|scroll_counter [22]),
	.datab(!\scrolling_display|scroll_counter [14]),
	.datac(!\scrolling_display|scroll_counter [21]),
	.datad(!\scrolling_display|scroll_counter [15]),
	.datae(!\scrolling_display|scroll_counter [23]),
	.dataf(!\scrolling_display|scroll_counter [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~2 .extended_lut = "off";
defparam \scrolling_display|Equal0~2 .lut_mask = 64'h0000000001000000;
defparam \scrolling_display|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N12
cyclonev_lcell_comb \scrolling_display|Equal0~4 (
// Equation(s):
// \scrolling_display|Equal0~4_combout  = ( \scrolling_display|Equal0~2_combout  & ( !\scrolling_display|scroll_counter [0] & ( (\scrolling_display|scroll_counter [11] & (\scrolling_display|Equal0~1_combout  & (\scrolling_display|Equal0~0_combout  & 
// \scrolling_display|Equal0~3_combout ))) ) ) )

	.dataa(!\scrolling_display|scroll_counter [11]),
	.datab(!\scrolling_display|Equal0~1_combout ),
	.datac(!\scrolling_display|Equal0~0_combout ),
	.datad(!\scrolling_display|Equal0~3_combout ),
	.datae(!\scrolling_display|Equal0~2_combout ),
	.dataf(!\scrolling_display|scroll_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Equal0~4 .extended_lut = "off";
defparam \scrolling_display|Equal0~4 .lut_mask = 64'h0000000100000000;
defparam \scrolling_display|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N54
cyclonev_lcell_comb \scrolling_display|text_pointer[2]~1 (
// Equation(s):
// \scrolling_display|text_pointer[2]~1_combout  = ( \scrolling_display|always2~1_combout  & ( \scrolling_display|always2~0_combout  & ( (!\main_fsm|invalid_zoom_error~0_combout  $ (!\scrolling_display|last_invalid_zoom_error~q )) # 
// (\scrolling_display|Equal0~4_combout ) ) ) ) # ( !\scrolling_display|always2~1_combout  & ( \scrolling_display|always2~0_combout  ) ) # ( \scrolling_display|always2~1_combout  & ( !\scrolling_display|always2~0_combout  & ( 
// ((!\main_fsm|invalid_zoom_error~0_combout  & ((\scrolling_display|last_invalid_zoom_error~q ) # (\scrolling_display|text_data[19][5]~3_combout ))) # (\main_fsm|invalid_zoom_error~0_combout  & ((!\scrolling_display|last_invalid_zoom_error~q )))) # 
// (\scrolling_display|Equal0~4_combout ) ) ) ) # ( !\scrolling_display|always2~1_combout  & ( !\scrolling_display|always2~0_combout  ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(!\scrolling_display|last_invalid_zoom_error~q ),
	.datad(!\scrolling_display|Equal0~4_combout ),
	.datae(!\scrolling_display|always2~1_combout ),
	.dataf(!\scrolling_display|always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer[2]~1 .extended_lut = "off";
defparam \scrolling_display|text_pointer[2]~1 .lut_mask = 64'hFFFF7AFFFFFF5AFF;
defparam \scrolling_display|text_pointer[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y9_N20
dffeas \scrolling_display|text_pointer[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[4] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N36
cyclonev_lcell_comb \scrolling_display|text_pointer~2 (
// Equation(s):
// \scrolling_display|text_pointer~2_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [2] & \scrolling_display|always2~2_combout )) ) ) ) # 
// ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [0] & \scrolling_display|always2~2_combout ))) ) ) ) # ( 
// \scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [4] & ( (\scrolling_display|always2~2_combout  & ((!\scrolling_display|text_pointer [1]) # ((!\scrolling_display|text_pointer [2]) # (!\scrolling_display|text_pointer [0])))) ) ) ) # 
// ( !\scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [4] & ( (\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [0] & \scrolling_display|always2~2_combout ))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|always2~2_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~2 .extended_lut = "off";
defparam \scrolling_display|text_pointer~2 .lut_mask = 64'h000100FE00010088;
defparam \scrolling_display|text_pointer~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y9_N38
dffeas \scrolling_display|text_pointer[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[3] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N27
cyclonev_lcell_comb \scrolling_display|Mux36~0 (
// Equation(s):
// \scrolling_display|Mux36~0_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|text_pointer [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~0 .extended_lut = "off";
defparam \scrolling_display|Mux36~0 .lut_mask = 64'h0000000000FF00FF;
defparam \scrolling_display|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N33
cyclonev_lcell_comb \scrolling_display|text_pointer~4 (
// Equation(s):
// \scrolling_display|text_pointer~4_combout  = ( \scrolling_display|Mux36~0_combout  & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|always2~2_combout  & (!\scrolling_display|text_pointer [2] & !\scrolling_display|text_pointer [0]))) ) ) # ( 
// !\scrolling_display|Mux36~0_combout  & ( (\scrolling_display|always2~2_combout  & !\scrolling_display|text_pointer [0]) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|always2~2_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~4 .extended_lut = "off";
defparam \scrolling_display|text_pointer~4 .lut_mask = 64'h3300330020002000;
defparam \scrolling_display|text_pointer~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y9_N35
dffeas \scrolling_display|text_pointer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[0] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N24
cyclonev_lcell_comb \scrolling_display|text_pointer~5 (
// Equation(s):
// \scrolling_display|text_pointer~5_combout  = ( \scrolling_display|Mux36~0_combout  & ( (\scrolling_display|always2~2_combout  & (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [1]))) ) ) # ( 
// !\scrolling_display|Mux36~0_combout  & ( (\scrolling_display|always2~2_combout  & (!\scrolling_display|text_pointer [0] $ (!\scrolling_display|text_pointer [1]))) ) )

	.dataa(!\scrolling_display|always2~2_combout ),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~5 .extended_lut = "off";
defparam \scrolling_display|text_pointer~5 .lut_mask = 64'h0550055004000400;
defparam \scrolling_display|text_pointer~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y9_N26
dffeas \scrolling_display|text_pointer[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[1] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N30
cyclonev_lcell_comb \scrolling_display|text_pointer~3 (
// Equation(s):
// \scrolling_display|text_pointer~3_combout  = ( !\scrolling_display|Mux36~0_combout  & ( (\scrolling_display|always2~2_combout  & (!\scrolling_display|text_pointer [2] $ (((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_pointer [0]))))) 
// ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|always2~2_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_pointer~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_pointer~3 .extended_lut = "off";
defparam \scrolling_display|text_pointer~3 .lut_mask = 64'h0132013200000000;
defparam \scrolling_display|text_pointer~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y9_N32
dffeas \scrolling_display|text_pointer[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\scrolling_display|text_pointer~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\scrolling_display|text_pointer[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\scrolling_display|text_pointer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \scrolling_display|text_pointer[2] .is_wysiwyg = "true";
defparam \scrolling_display|text_pointer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N33
cyclonev_lcell_comb \scrolling_display|Mux41~1 (
// Equation(s):
// \scrolling_display|Mux41~1_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [2] ) ) ) # ( !\scrolling_display|text_pointer [4] & ( \scrolling_display|text_pointer [3] & ( 
// \scrolling_display|text_pointer [2] ) ) ) # ( \scrolling_display|text_pointer [4] & ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [2] ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~1 .extended_lut = "off";
defparam \scrolling_display|Mux41~1 .lut_mask = 64'h0000555555555555;
defparam \scrolling_display|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux41~0 (
// Equation(s):
// \scrolling_display|Mux41~0_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [2] ) ) ) # ( \scrolling_display|text_pointer [4] & ( !\scrolling_display|text_pointer [3] & ( 
// \scrolling_display|text_pointer [2] ) ) ) # ( !\scrolling_display|text_pointer [4] & ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(gnd),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~0 .extended_lut = "off";
defparam \scrolling_display|Mux41~0 .lut_mask = 64'h0F0F0F0F00000F0F;
defparam \scrolling_display|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N57
cyclonev_lcell_comb \scrolling_display|text_data~25 (
// Equation(s):
// \scrolling_display|text_data~25_combout  = ( \algorithm_select[1]~0_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  ) ) # ( !\algorithm_select[1]~0_combout  & ( (!\main_fsm|invalid_zoom_error~0_combout  & \algorithm_select[0]~1_combout ) ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(gnd),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~25 .extended_lut = "off";
defparam \scrolling_display|text_data~25 .lut_mask = 64'h0A0A0A0AAAAAAAAA;
defparam \scrolling_display|text_data~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N12
cyclonev_lcell_comb \scrolling_display|text_data~2 (
// Equation(s):
// \scrolling_display|text_data~2_combout  = (!\algorithm_select[0]~1_combout ) # (\main_fsm|invalid_zoom_error~0_combout )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\algorithm_select[0]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~2 .extended_lut = "off";
defparam \scrolling_display|text_data~2 .lut_mask = 64'hFF55FF55FF55FF55;
defparam \scrolling_display|text_data~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N36
cyclonev_lcell_comb \scrolling_display|text_data~18 (
// Equation(s):
// \scrolling_display|text_data~18_combout  = ( !\algorithm_select[1]~0_combout  & ( (!\algorithm_select[0]~1_combout  & !\main_fsm|invalid_zoom_error~0_combout ) ) )

	.dataa(gnd),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~18 .extended_lut = "off";
defparam \scrolling_display|text_data~18 .lut_mask = 64'hC0C0C0C000000000;
defparam \scrolling_display|text_data~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N24
cyclonev_lcell_comb \scrolling_display|Mux41~15 (
// Equation(s):
// \scrolling_display|Mux41~15_combout  = ( \scrolling_display|text_data~18_combout  & ( (\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout ) # ((!\scrolling_display|text_data~2_combout  & \scrolling_display|text_data[19][5]~3_combout )))) ) ) # ( 
// !\scrolling_display|text_data~18_combout  & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[19][5]~3_combout )))) # (\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout ) # ((!\scrolling_display|text_data~2_combout  & 
// \scrolling_display|text_data[19][5]~3_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data~2_combout ),
	.datac(!\scrolling_display|text_data[19][5]~3_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~15 .extended_lut = "off";
defparam \scrolling_display|Mux41~15 .lut_mask = 64'h5F0E5F0E55045504;
defparam \scrolling_display|Mux41~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N9
cyclonev_lcell_comb \scrolling_display|Mux41~16 (
// Equation(s):
// \scrolling_display|Mux41~16_combout  = ( \scrolling_display|Mux41~15_combout  & ( (!\scrolling_display|text_pointer [1]) # ((!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[19][5]~3_combout ))) # (\scrolling_display|text_pointer [0] 
// & (\scrolling_display|text_data~25_combout  & \scrolling_display|text_data[19][5]~3_combout ))) ) ) # ( !\scrolling_display|Mux41~15_combout  & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & 
// ((!\scrolling_display|text_data[19][5]~3_combout ))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data~25_combout  & \scrolling_display|text_data[19][5]~3_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data~25_combout ),
	.datad(!\scrolling_display|text_data[19][5]~3_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~16 .extended_lut = "off";
defparam \scrolling_display|Mux41~16 .lut_mask = 64'h22012201EECDEECD;
defparam \scrolling_display|Mux41~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N51
cyclonev_lcell_comb \scrolling_display|text_data[11][0]~24 (
// Equation(s):
// \scrolling_display|text_data[11][0]~24_combout  = ( \scrolling_display|text_data~2_combout  & ( \scrolling_display|text_data[19][5]~3_combout  ) )

	.dataa(!\scrolling_display|text_data[19][5]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[11][0]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[11][0]~24 .extended_lut = "off";
defparam \scrolling_display|text_data[11][0]~24 .lut_mask = 64'h0000000055555555;
defparam \scrolling_display|text_data[11][0]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N15
cyclonev_lcell_comb \scrolling_display|Decoder0~0 (
// Equation(s):
// \scrolling_display|Decoder0~0_combout  = (!\algorithm_select[1]~0_combout  & \algorithm_select[0]~1_combout )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Decoder0~0 .extended_lut = "off";
defparam \scrolling_display|Decoder0~0 .lut_mask = 64'h2222222222222222;
defparam \scrolling_display|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N24
cyclonev_lcell_comb \scrolling_display|text_data~0 (
// Equation(s):
// \scrolling_display|text_data~0_combout  = ( !\main_fsm|invalid_zoom_error~0_combout  & ( \scrolling_display|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~0 .extended_lut = "off";
defparam \scrolling_display|text_data~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \scrolling_display|text_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N39
cyclonev_lcell_comb \scrolling_display|text_data[12][0]~1 (
// Equation(s):
// \scrolling_display|text_data[12][0]~1_combout  = ( \Equal0~0_combout  & ( (\LessThan0~0_combout ) # (\scrolling_display|text_data~0_combout ) ) )

	.dataa(!\scrolling_display|text_data~0_combout ),
	.datab(gnd),
	.datac(!\LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[12][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[12][0]~1 .extended_lut = "off";
defparam \scrolling_display|text_data[12][0]~1 .lut_mask = 64'h000000005F5F5F5F;
defparam \scrolling_display|text_data[12][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N18
cyclonev_lcell_comb \scrolling_display|Decoder0~1 (
// Equation(s):
// \scrolling_display|Decoder0~1_combout  = ( \SW[1]~input_o  & ( !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Decoder0~1 .extended_lut = "off";
defparam \scrolling_display|Decoder0~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \scrolling_display|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N3
cyclonev_lcell_comb \scrolling_display|text_data[10][0]~23 (
// Equation(s):
// \scrolling_display|text_data[10][0]~23_combout  = ( \scrolling_display|Decoder0~1_combout  & ( !\scrolling_display|text_data[19][5]~3_combout  ) ) # ( !\scrolling_display|Decoder0~1_combout  & ( (!\scrolling_display|text_data[19][5]~3_combout ) # 
// (!\main_fsm|invalid_zoom_error~0_combout ) ) )

	.dataa(!\scrolling_display|text_data[19][5]~3_combout ),
	.datab(gnd),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[10][0]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[10][0]~23 .extended_lut = "off";
defparam \scrolling_display|text_data[10][0]~23 .lut_mask = 64'hFAFAFAFAAAAAAAAA;
defparam \scrolling_display|text_data[10][0]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N30
cyclonev_lcell_comb \scrolling_display|text_data[11][1]~12 (
// Equation(s):
// \scrolling_display|text_data[11][1]~12_combout  = ( \algorithm_select[1]~0_combout  & ( ((!\scrolling_display|text_data[19][5]~3_combout ) # (\algorithm_select[0]~1_combout )) # (\main_fsm|invalid_zoom_error~0_combout ) ) ) # ( 
// !\algorithm_select[1]~0_combout  )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(gnd),
	.datad(!\algorithm_select[0]~1_combout ),
	.datae(gnd),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[11][1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[11][1]~12 .extended_lut = "off";
defparam \scrolling_display|text_data[11][1]~12 .lut_mask = 64'hFFFFFFFFDDFFDDFF;
defparam \scrolling_display|text_data[11][1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N0
cyclonev_lcell_comb \scrolling_display|Mux41~14 (
// Equation(s):
// \scrolling_display|Mux41~14_combout  = ( \scrolling_display|text_data[10][0]~23_combout  & ( \scrolling_display|text_data[11][1]~12_combout  & ( (!\scrolling_display|text_pointer [1]) # ((!\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[11][0]~24_combout )) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[12][0]~1_combout )))) ) ) ) # ( !\scrolling_display|text_data[10][0]~23_combout  & ( \scrolling_display|text_data[11][1]~12_combout  
// & ( (!\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[11][0]~24_combout )) # (\scrolling_display|text_pointer 
// [0] & ((\scrolling_display|text_data[12][0]~1_combout ))))) ) ) ) # ( \scrolling_display|text_data[10][0]~23_combout  & ( !\scrolling_display|text_data[11][1]~12_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_pointer 
// [0])))) # (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[11][0]~24_combout )) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[12][0]~1_combout ))))) ) ) ) # ( 
// !\scrolling_display|text_data[10][0]~23_combout  & ( !\scrolling_display|text_data[11][1]~12_combout  & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[11][0]~24_combout )) # 
// (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[12][0]~1_combout ))))) ) ) )

	.dataa(!\scrolling_display|text_data[11][0]~24_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[12][0]~1_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|text_data[10][0]~23_combout ),
	.dataf(!\scrolling_display|text_data[11][1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~14 .extended_lut = "off";
defparam \scrolling_display|Mux41~14 .lut_mask = 64'h110311CFDD03DDCF;
defparam \scrolling_display|Mux41~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N39
cyclonev_lcell_comb \scrolling_display|text_data[16][0]~19 (
// Equation(s):
// \scrolling_display|text_data[16][0]~19_combout  = ( \scrolling_display|text_data[19][5]~3_combout  & ( \scrolling_display|text_data~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|text_data~18_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[16][0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[16][0]~19 .extended_lut = "off";
defparam \scrolling_display|text_data[16][0]~19 .lut_mask = 64'h0000000000FF00FF;
defparam \scrolling_display|text_data[16][0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N18
cyclonev_lcell_comb \scrolling_display|text_data[15][0]~20 (
// Equation(s):
// \scrolling_display|text_data[15][0]~20_combout  = ( \algorithm_select[1]~0_combout  & ( (!\algorithm_select[0]~1_combout ) # (\main_fsm|invalid_zoom_error~0_combout ) ) ) # ( !\algorithm_select[1]~0_combout  & ( \main_fsm|invalid_zoom_error~0_combout  ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\algorithm_select[0]~1_combout ),
	.datae(gnd),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[15][0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[15][0]~20 .extended_lut = "off";
defparam \scrolling_display|text_data[15][0]~20 .lut_mask = 64'h55555555FF55FF55;
defparam \scrolling_display|text_data[15][0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N33
cyclonev_lcell_comb \scrolling_display|text_data[15][0]~21 (
// Equation(s):
// \scrolling_display|text_data[15][0]~21_combout  = (\scrolling_display|text_data[15][0]~20_combout  & \scrolling_display|text_data[19][5]~3_combout )

	.dataa(!\scrolling_display|text_data[15][0]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|text_data[19][5]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[15][0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[15][0]~21 .extended_lut = "off";
defparam \scrolling_display|text_data[15][0]~21 .lut_mask = 64'h0055005500550055;
defparam \scrolling_display|text_data[15][0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N24
cyclonev_lcell_comb \scrolling_display|Mux41~11 (
// Equation(s):
// \scrolling_display|Mux41~11_combout  = ( \scrolling_display|text_data[16][0]~19_combout  & ( \scrolling_display|text_data[15][0]~21_combout  & ( !\scrolling_display|text_pointer [0] ) ) ) # ( !\scrolling_display|text_data[16][0]~19_combout  & ( 
// \scrolling_display|text_data[15][0]~21_combout  ) ) # ( !\scrolling_display|text_data[16][0]~19_combout  & ( !\scrolling_display|text_data[15][0]~21_combout  & ( \scrolling_display|text_pointer [0] ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\scrolling_display|text_data[16][0]~19_combout ),
	.dataf(!\scrolling_display|text_data[15][0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~11 .extended_lut = "off";
defparam \scrolling_display|Mux41~11 .lut_mask = 64'h33330000FFFFCCCC;
defparam \scrolling_display|Mux41~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N15
cyclonev_lcell_comb \scrolling_display|text_data~8 (
// Equation(s):
// \scrolling_display|text_data~8_combout  = ( \LessThan0~0_combout  ) # ( !\LessThan0~0_combout  & ( \main_fsm|invalid_zoom_error~0_combout  ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~8 .extended_lut = "off";
defparam \scrolling_display|text_data~8 .lut_mask = 64'h55555555FFFFFFFF;
defparam \scrolling_display|text_data~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N12
cyclonev_lcell_comb \scrolling_display|text_data~10 (
// Equation(s):
// \scrolling_display|text_data~10_combout  = !\algorithm_select[1]~0_combout  $ (!\algorithm_select[0]~1_combout )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~10 .extended_lut = "off";
defparam \scrolling_display|text_data~10 .lut_mask = 64'h6666666666666666;
defparam \scrolling_display|text_data~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N51
cyclonev_lcell_comb \scrolling_display|text_data~22 (
// Equation(s):
// \scrolling_display|text_data~22_combout  = ( \LessThan0~0_combout  ) # ( !\LessThan0~0_combout  & ( (!\main_fsm|invalid_zoom_error~0_combout  & !\scrolling_display|text_data~10_combout ) ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(!\scrolling_display|text_data~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~22 .extended_lut = "off";
defparam \scrolling_display|text_data~22 .lut_mask = 64'h88888888FFFFFFFF;
defparam \scrolling_display|text_data~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N33
cyclonev_lcell_comb \scrolling_display|Mux41~12 (
// Equation(s):
// \scrolling_display|Mux41~12_combout  = ( \scrolling_display|text_data~22_combout  & ( (!\scrolling_display|text_pointer [0]) # ((!\scrolling_display|text_data~8_combout  & (\Equal0~0_combout  & !\algorithm_select[1]~0_combout ))) ) ) # ( 
// !\scrolling_display|text_data~22_combout  & ( (!\Equal0~0_combout  & (((!\scrolling_display|text_pointer [0])))) # (\Equal0~0_combout  & (!\scrolling_display|text_data~8_combout  & (\scrolling_display|text_pointer [0] & !\algorithm_select[1]~0_combout ))) 
// ) )

	.dataa(!\scrolling_display|text_data~8_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~12 .extended_lut = "off";
defparam \scrolling_display|Mux41~12 .lut_mask = 64'hC2C0C2C0F2F0F2F0;
defparam \scrolling_display|Mux41~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N0
cyclonev_lcell_comb \scrolling_display|Mux41~7 (
// Equation(s):
// \scrolling_display|Mux41~7_combout  = ( \scrolling_display|Decoder0~0_combout  & ( (!\scrolling_display|text_data[19][5]~3_combout  & (((!\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_data[19][5]~3_combout  & 
// (!\main_fsm|invalid_zoom_error~0_combout  & (\scrolling_display|text_pointer [0] & !\scrolling_display|Decoder0~1_combout ))) ) ) # ( !\scrolling_display|Decoder0~0_combout  & ( (!\scrolling_display|text_data[19][5]~3_combout  & 
// (((!\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_data[19][5]~3_combout  & (!\main_fsm|invalid_zoom_error~0_combout  & ((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|Decoder0~1_combout )))) ) )

	.dataa(!\scrolling_display|text_data[19][5]~3_combout ),
	.datab(!\main_fsm|invalid_zoom_error~0_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|Decoder0~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~7 .extended_lut = "off";
defparam \scrolling_display|Mux41~7 .lut_mask = 64'hE4E0E4E0A4A0A4A0;
defparam \scrolling_display|Mux41~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N33
cyclonev_lcell_comb \scrolling_display|Mux41~9 (
// Equation(s):
// \scrolling_display|Mux41~9_combout  = ( \Equal0~0_combout  ) # ( !\Equal0~0_combout  & ( !\scrolling_display|text_pointer [0] ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~9 .extended_lut = "off";
defparam \scrolling_display|Mux41~9 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \scrolling_display|Mux41~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N3
cyclonev_lcell_comb \scrolling_display|Mux41~6 (
// Equation(s):
// \scrolling_display|Mux41~6_combout  = ( \scrolling_display|text_pointer [0] & ( (!\Equal0~0_combout ) # (\scrolling_display|text_data~8_combout ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_data~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~6 .extended_lut = "off";
defparam \scrolling_display|Mux41~6 .lut_mask = 64'h00000000BBBBBBBB;
defparam \scrolling_display|Mux41~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N33
cyclonev_lcell_comb \scrolling_display|text_data~6 (
// Equation(s):
// \scrolling_display|text_data~6_combout  = ( !\main_fsm|invalid_zoom_error~0_combout  & ( \scrolling_display|Decoder0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~6 .extended_lut = "off";
defparam \scrolling_display|text_data~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \scrolling_display|text_data~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N48
cyclonev_lcell_comb \scrolling_display|Mux41~8 (
// Equation(s):
// \scrolling_display|Mux41~8_combout  = ( \LessThan0~0_combout  & ( (!\Equal0~0_combout  & !\scrolling_display|text_pointer [0]) ) ) # ( !\LessThan0~0_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout ) # 
// (\scrolling_display|text_data~6_combout ))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(gnd),
	.datad(!\scrolling_display|text_data~6_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~8 .extended_lut = "off";
defparam \scrolling_display|Mux41~8 .lut_mask = 64'h88CC88CC88888888;
defparam \scrolling_display|Mux41~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N6
cyclonev_lcell_comb \scrolling_display|Mux41~10 (
// Equation(s):
// \scrolling_display|Mux41~10_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|Mux41~8_combout  & ( (!\scrolling_display|text_pointer [1]) # (!\scrolling_display|Mux41~9_combout ) ) ) ) # ( !\scrolling_display|text_pointer [4] & ( 
// \scrolling_display|Mux41~8_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~6_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~7_combout )) ) ) ) # ( \scrolling_display|text_pointer [4] & ( 
// !\scrolling_display|Mux41~8_combout  & ( (\scrolling_display|text_pointer [1] & !\scrolling_display|Mux41~9_combout ) ) ) ) # ( !\scrolling_display|text_pointer [4] & ( !\scrolling_display|Mux41~8_combout  & ( (!\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|Mux41~6_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~7_combout )) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|Mux41~7_combout ),
	.datac(!\scrolling_display|Mux41~9_combout ),
	.datad(!\scrolling_display|Mux41~6_combout ),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|Mux41~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~10 .extended_lut = "off";
defparam \scrolling_display|Mux41~10 .lut_mask = 64'h11BB505011BBFAFA;
defparam \scrolling_display|Mux41~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N18
cyclonev_lcell_comb \scrolling_display|Mux41~13 (
// Equation(s):
// \scrolling_display|Mux41~13_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [3] & \scrolling_display|Mux41~10_combout ) ) ) ) # ( !\scrolling_display|text_pointer [4] & ( 
// \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux41~10_combout ))) # (\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~11_combout )) ) ) ) # ( \scrolling_display|text_pointer [4] & ( 
// !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [3] & \scrolling_display|Mux41~10_combout ) ) ) ) # ( !\scrolling_display|text_pointer [4] & ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [3] & 
// ((\scrolling_display|Mux41~10_combout ))) # (\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~12_combout )) ) ) )

	.dataa(!\scrolling_display|Mux41~11_combout ),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux41~12_combout ),
	.datad(!\scrolling_display|Mux41~10_combout ),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~13 .extended_lut = "off";
defparam \scrolling_display|Mux41~13 .lut_mask = 64'h03CF00CC11DD00CC;
defparam \scrolling_display|Mux41~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux41~17 (
// Equation(s):
// \scrolling_display|Mux41~17_combout  = ( \scrolling_display|Mux41~13_combout  & ( (!\scrolling_display|Mux41~1_combout  & ((!\scrolling_display|Mux41~0_combout ) # ((\scrolling_display|Mux41~14_combout )))) # (\scrolling_display|Mux41~1_combout  & 
// (!\scrolling_display|Mux41~0_combout  & (\scrolling_display|Mux41~16_combout ))) ) ) # ( !\scrolling_display|Mux41~13_combout  & ( (!\scrolling_display|Mux41~1_combout  & (\scrolling_display|Mux41~0_combout  & ((\scrolling_display|Mux41~14_combout )))) # 
// (\scrolling_display|Mux41~1_combout  & (!\scrolling_display|Mux41~0_combout  & (\scrolling_display|Mux41~16_combout ))) ) )

	.dataa(!\scrolling_display|Mux41~1_combout ),
	.datab(!\scrolling_display|Mux41~0_combout ),
	.datac(!\scrolling_display|Mux41~16_combout ),
	.datad(!\scrolling_display|Mux41~14_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~17 .extended_lut = "off";
defparam \scrolling_display|Mux41~17 .lut_mask = 64'h042604268CAE8CAE;
defparam \scrolling_display|Mux41~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N21
cyclonev_lcell_comb \scrolling_display|text_data[7][1]~5 (
// Equation(s):
// \scrolling_display|text_data[7][1]~5_combout  = ( \scrolling_display|text_data[19][5]~3_combout  & ( !\main_fsm|invalid_zoom_error~0_combout  ) ) # ( !\scrolling_display|text_data[19][5]~3_combout  )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[7][1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[7][1]~5 .extended_lut = "off";
defparam \scrolling_display|text_data[7][1]~5 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \scrolling_display|text_data[7][1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N33
cyclonev_lcell_comb \scrolling_display|text_data[10][3]~30 (
// Equation(s):
// \scrolling_display|text_data[10][3]~30_combout  = ( \algorithm_select[1]~0_combout  & ( (\scrolling_display|text_data[19][5]~3_combout  & ((\algorithm_select[0]~1_combout ) # (\main_fsm|invalid_zoom_error~0_combout ))) ) ) # ( 
// !\algorithm_select[1]~0_combout  & ( \scrolling_display|text_data[19][5]~3_combout  ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[10][3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[10][3]~30 .extended_lut = "off";
defparam \scrolling_display|text_data[10][3]~30 .lut_mask = 64'h3333333313131313;
defparam \scrolling_display|text_data[10][3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N18
cyclonev_lcell_comb \scrolling_display|Mux41~21 (
// Equation(s):
// \scrolling_display|Mux41~21_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[16][0]~19_combout  & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[10][3]~30_combout )) # 
// (\scrolling_display|text_pointer [1] & ((\LessThan0~0_combout ))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[16][0]~19_combout  & ( (!\scrolling_display|text_data[7][1]~5_combout ) # (!\scrolling_display|text_pointer 
// [1]) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[16][0]~19_combout  & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[10][3]~30_combout )) # (\scrolling_display|text_pointer [1] & 
// ((\LessThan0~0_combout ))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[16][0]~19_combout  & ( (!\scrolling_display|text_data[7][1]~5_combout  & \scrolling_display|text_pointer [1]) ) ) )

	.dataa(!\scrolling_display|text_data[7][1]~5_combout ),
	.datab(!\scrolling_display|text_data[10][3]~30_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_data[16][0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~21 .extended_lut = "off";
defparam \scrolling_display|Mux41~21 .lut_mask = 64'h00AA330FFFAA330F;
defparam \scrolling_display|Mux41~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N21
cyclonev_lcell_comb \scrolling_display|text_data[21][1]~27 (
// Equation(s):
// \scrolling_display|text_data[21][1]~27_combout  = (\Equal0~0_combout  & (\algorithm_select[1]~0_combout  & !\scrolling_display|text_data~8_combout ))

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!\algorithm_select[1]~0_combout ),
	.datad(!\scrolling_display|text_data~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[21][1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[21][1]~27 .extended_lut = "off";
defparam \scrolling_display|text_data[21][1]~27 .lut_mask = 64'h0500050005000500;
defparam \scrolling_display|text_data[21][1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N18
cyclonev_lcell_comb \scrolling_display|text_data[9][1]~13 (
// Equation(s):
// \scrolling_display|text_data[9][1]~13_combout  = ( \scrolling_display|text_data~10_combout  & ( (!\main_fsm|invalid_zoom_error~0_combout  & \scrolling_display|text_data[19][5]~3_combout ) ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[9][1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[9][1]~13 .extended_lut = "off";
defparam \scrolling_display|text_data[9][1]~13 .lut_mask = 64'h0000000022222222;
defparam \scrolling_display|text_data[9][1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N18
cyclonev_lcell_comb \scrolling_display|text_data[10][1]~14 (
// Equation(s):
// \scrolling_display|text_data[10][1]~14_combout  = ( !\LessThan0~0_combout  & ( (\Equal0~0_combout  & !\scrolling_display|text_data~0_combout ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\scrolling_display|text_data~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[10][1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[10][1]~14 .extended_lut = "off";
defparam \scrolling_display|text_data[10][1]~14 .lut_mask = 64'h5500550000000000;
defparam \scrolling_display|text_data[10][1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N24
cyclonev_lcell_comb \scrolling_display|text_data[17][3]~26 (
// Equation(s):
// \scrolling_display|text_data[17][3]~26_combout  = ( \Equal0~0_combout  & ( (!\main_fsm|invalid_zoom_error~0_combout ) # (\LessThan0~0_combout ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[17][3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[17][3]~26 .extended_lut = "off";
defparam \scrolling_display|text_data[17][3]~26 .lut_mask = 64'h00000000F5F5F5F5;
defparam \scrolling_display|text_data[17][3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N6
cyclonev_lcell_comb \scrolling_display|Mux41~19 (
// Equation(s):
// \scrolling_display|Mux41~19_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[17][3]~26_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[9][1]~13_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[21][1]~27_combout )) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[17][3]~26_combout  & ( (\scrolling_display|text_pointer [1] & 
// !\scrolling_display|text_data[10][1]~14_combout ) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[17][3]~26_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[9][1]~13_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[21][1]~27_combout )) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[17][3]~26_combout  & ( (!\scrolling_display|text_pointer [1]) # 
// (!\scrolling_display|text_data[10][1]~14_combout ) ) ) )

	.dataa(!\scrolling_display|text_data[21][1]~27_combout ),
	.datab(!\scrolling_display|text_data[9][1]~13_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[10][1]~14_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_data[17][3]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~19 .extended_lut = "off";
defparam \scrolling_display|Mux41~19 .lut_mask = 64'hFFF035350F003535;
defparam \scrolling_display|Mux41~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N6
cyclonev_lcell_comb \scrolling_display|text_data[7][3]~28 (
// Equation(s):
// \scrolling_display|text_data[7][3]~28_combout  = ( \scrolling_display|text_data[19][5]~3_combout  & ( (\algorithm_select[0]~1_combout ) # (\main_fsm|invalid_zoom_error~0_combout ) ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\algorithm_select[0]~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[7][3]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[7][3]~28 .extended_lut = "off";
defparam \scrolling_display|text_data[7][3]~28 .lut_mask = 64'h0000000055FF55FF;
defparam \scrolling_display|text_data[7][3]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N6
cyclonev_lcell_comb \scrolling_display|text_data[19][2]~29 (
// Equation(s):
// \scrolling_display|text_data[19][2]~29_combout  = ( \LessThan0~0_combout  ) # ( !\LessThan0~0_combout  & ( (!\Equal0~0_combout ) # (!\scrolling_display|text_data~2_combout ) ) )

	.dataa(gnd),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_data~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[19][2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[19][2]~29 .extended_lut = "off";
defparam \scrolling_display|text_data[19][2]~29 .lut_mask = 64'hFCFCFCFCFFFFFFFF;
defparam \scrolling_display|text_data[19][2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N24
cyclonev_lcell_comb \scrolling_display|Mux38~2 (
// Equation(s):
// \scrolling_display|Mux38~2_combout  = ( \scrolling_display|text_data[19][2]~29_combout  & ( \scrolling_display|text_data[15][0]~21_combout  & ( (!\scrolling_display|text_pointer [4] & (((\scrolling_display|text_data[7][3]~28_combout  & 
// \scrolling_display|text_pointer [1])) # (\scrolling_display|text_pointer [0]))) ) ) ) # ( !\scrolling_display|text_data[19][2]~29_combout  & ( \scrolling_display|text_data[15][0]~21_combout  & ( (!\scrolling_display|text_pointer [4] & 
// ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_pointer [0]))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[7][3]~28_combout  & !\scrolling_display|text_pointer [0])))) ) ) ) # ( 
// \scrolling_display|text_data[19][2]~29_combout  & ( !\scrolling_display|text_data[15][0]~21_combout  & ( (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [4] & ((\scrolling_display|text_pointer [0]) # 
// (\scrolling_display|text_data[7][3]~28_combout )))) ) ) ) # ( !\scrolling_display|text_data[19][2]~29_combout  & ( !\scrolling_display|text_data[15][0]~21_combout  & ( (\scrolling_display|text_data[7][3]~28_combout  & (\scrolling_display|text_pointer [1] 
// & (!\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [4]))) ) ) )

	.dataa(!\scrolling_display|text_data[7][3]~28_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|text_data[19][2]~29_combout ),
	.dataf(!\scrolling_display|text_data[15][0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~2 .extended_lut = "off";
defparam \scrolling_display|Mux38~2 .lut_mask = 64'h100013001C001F00;
defparam \scrolling_display|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N12
cyclonev_lcell_comb \scrolling_display|Mux38~1 (
// Equation(s):
// \scrolling_display|Mux38~1_combout  = ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [1] & !\Equal0~0_combout )) ) ) # ( !\scrolling_display|text_pointer [0] & ( 
// (\scrolling_display|text_pointer [4] & !\Equal0~0_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~1 .extended_lut = "off";
defparam \scrolling_display|Mux38~1 .lut_mask = 64'h5050505010101010;
defparam \scrolling_display|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N24
cyclonev_lcell_comb \scrolling_display|Mux41~20 (
// Equation(s):
// \scrolling_display|Mux41~20_combout  = ( \main_fsm|invalid_zoom_error~0_combout  & ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & (!\SW[3]~input_o  & !\SW[0]~input_o )) ) ) ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( \SW[1]~input_o  & ( (!\SW[2]~input_o 
//  & (!\SW[3]~input_o  & !\SW[0]~input_o )) ) ) ) # ( \main_fsm|invalid_zoom_error~0_combout  & ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & (!\SW[3]~input_o  $ (!\SW[0]~input_o ))) # (\SW[2]~input_o  & (!\SW[3]~input_o  & !\SW[0]~input_o )) ) ) ) # ( 
// !\main_fsm|invalid_zoom_error~0_combout  & ( !\SW[1]~input_o  & ( (!\SW[3]~input_o  & ((!\SW[2]~input_o  & (\SW[0]~input_o  & \scrolling_display|text_pointer [0])) # (\SW[2]~input_o  & (!\SW[0]~input_o  & !\scrolling_display|text_pointer [0])))) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\main_fsm|invalid_zoom_error~0_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~20 .extended_lut = "off";
defparam \scrolling_display|Mux41~20 .lut_mask = 64'h4008686880808080;
defparam \scrolling_display|Mux41~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N27
cyclonev_lcell_comb \scrolling_display|Mux38~3 (
// Equation(s):
// \scrolling_display|Mux38~3_combout  = ( \scrolling_display|text_data~18_combout  & ( (!\scrolling_display|text_pointer [0] & (((!\Equal0~0_combout  & !\scrolling_display|text_data[19][5]~3_combout )))) # (\scrolling_display|text_pointer [0] & 
// (!\scrolling_display|text_data~2_combout  & ((\scrolling_display|text_data[19][5]~3_combout )))) ) ) # ( !\scrolling_display|text_data~18_combout  & ( (!\scrolling_display|text_pointer [0] & (((!\Equal0~0_combout ) # 
// (\scrolling_display|text_data[19][5]~3_combout )))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data~2_combout  & ((\scrolling_display|text_data[19][5]~3_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data~2_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_data[19][5]~3_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~3 .extended_lut = "off";
defparam \scrolling_display|Mux38~3 .lut_mask = 64'hA0EEA0EEA044A044;
defparam \scrolling_display|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N15
cyclonev_lcell_comb \scrolling_display|Mux38~4 (
// Equation(s):
// \scrolling_display|Mux38~4_combout  = ( \scrolling_display|Mux38~3_combout  & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~20_combout  & \scrolling_display|text_pointer [3]))) ) ) # ( 
// !\scrolling_display|Mux38~3_combout  & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [1]) # (\scrolling_display|Mux41~20_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Mux41~20_combout ),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux38~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~4 .extended_lut = "off";
defparam \scrolling_display|Mux38~4 .lut_mask = 64'h008A008A00020002;
defparam \scrolling_display|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N3
cyclonev_lcell_comb \scrolling_display|text_data[12][1]~15 (
// Equation(s):
// \scrolling_display|text_data[12][1]~15_combout  = ( !\LessThan0~0_combout  & ( (\scrolling_display|text_data~6_combout  & \Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~6_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[12][1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[12][1]~15 .extended_lut = "off";
defparam \scrolling_display|text_data[12][1]~15 .lut_mask = 64'h000F000F00000000;
defparam \scrolling_display|text_data[12][1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N42
cyclonev_lcell_comb \scrolling_display|Mux38~0 (
// Equation(s):
// \scrolling_display|Mux38~0_combout  = ( \scrolling_display|text_pointer [4] & ( (\scrolling_display|text_data[12][1]~15_combout  & !\scrolling_display|text_pointer [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data[12][1]~15_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~0 .extended_lut = "off";
defparam \scrolling_display|Mux38~0 .lut_mask = 64'h000000000F000F00;
defparam \scrolling_display|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N45
cyclonev_lcell_comb \scrolling_display|Mux38~5 (
// Equation(s):
// \scrolling_display|Mux38~5_combout  = ( \scrolling_display|Mux38~0_combout  & ( (!\scrolling_display|Mux38~4_combout  & \scrolling_display|text_pointer [3]) ) ) # ( !\scrolling_display|Mux38~0_combout  & ( (!\scrolling_display|Mux38~4_combout  & 
// (((!\scrolling_display|Mux38~2_combout  & !\scrolling_display|Mux38~1_combout )) # (\scrolling_display|text_pointer [3]))) ) )

	.dataa(!\scrolling_display|Mux38~2_combout ),
	.datab(!\scrolling_display|Mux38~1_combout ),
	.datac(!\scrolling_display|Mux38~4_combout ),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~5 .extended_lut = "off";
defparam \scrolling_display|Mux38~5 .lut_mask = 64'h80F080F000F000F0;
defparam \scrolling_display|Mux38~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N57
cyclonev_lcell_comb \scrolling_display|Mux38~6 (
// Equation(s):
// \scrolling_display|Mux38~6_combout  = ( \scrolling_display|Mux38~5_combout  & ( (!\scrolling_display|Mux41~1_combout  & (\scrolling_display|Mux41~0_combout  & (\scrolling_display|Mux41~21_combout ))) # (\scrolling_display|Mux41~1_combout  & 
// (!\scrolling_display|Mux41~0_combout  & ((\scrolling_display|Mux41~19_combout )))) ) ) # ( !\scrolling_display|Mux38~5_combout  & ( (!\scrolling_display|Mux41~1_combout  & ((!\scrolling_display|Mux41~0_combout ) # ((\scrolling_display|Mux41~21_combout 
// )))) # (\scrolling_display|Mux41~1_combout  & (!\scrolling_display|Mux41~0_combout  & ((\scrolling_display|Mux41~19_combout )))) ) )

	.dataa(!\scrolling_display|Mux41~1_combout ),
	.datab(!\scrolling_display|Mux41~0_combout ),
	.datac(!\scrolling_display|Mux41~21_combout ),
	.datad(!\scrolling_display|Mux41~19_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux38~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux38~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux38~6 .extended_lut = "off";
defparam \scrolling_display|Mux38~6 .lut_mask = 64'h8ACE8ACE02460246;
defparam \scrolling_display|Mux38~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N12
cyclonev_lcell_comb \scrolling_display|text_data~34 (
// Equation(s):
// \scrolling_display|text_data~34_combout  = ( !\LessThan0~0_combout  & ( \scrolling_display|text_data~2_combout  ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~34 .extended_lut = "off";
defparam \scrolling_display|text_data~34 .lut_mask = 64'h3333333300000000;
defparam \scrolling_display|text_data~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N18
cyclonev_lcell_comb \scrolling_display|Mux41~26 (
// Equation(s):
// \scrolling_display|Mux41~26_combout  = ( \scrolling_display|text_data~34_combout  & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data~22_combout ) # (\scrolling_display|text_pointer [0])))) # 
// (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[9][1]~13_combout ) # ((!\scrolling_display|text_pointer [0])))) ) ) ) # ( !\scrolling_display|text_data~34_combout  & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & 
// (((\scrolling_display|text_data~22_combout ) # (\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[9][1]~13_combout  & (\scrolling_display|text_pointer [0]))) ) ) ) # ( 
// \scrolling_display|text_data~34_combout  & ( !\Equal0~0_combout  & ( (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[9][1]~13_combout  & \scrolling_display|text_pointer [0])) ) ) ) # ( !\scrolling_display|text_data~34_combout  & ( 
// !\Equal0~0_combout  & ( (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[9][1]~13_combout  & \scrolling_display|text_pointer [0])) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_data[9][1]~13_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_data~22_combout ),
	.datae(!\scrolling_display|text_data~34_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~26 .extended_lut = "off";
defparam \scrolling_display|Mux41~26 .lut_mask = 64'h040404040EAE5EFE;
defparam \scrolling_display|Mux41~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N24
cyclonev_lcell_comb \scrolling_display|Mux41~25 (
// Equation(s):
// \scrolling_display|Mux41~25_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_data~2_combout  & ( !\scrolling_display|text_data[19][5]~3_combout  $ (\scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_pointer 
// [1] & ( \scrolling_display|text_data~2_combout  & ( (!\scrolling_display|text_data[19][5]~3_combout  & (!\scrolling_display|text_pointer [0])) # (\scrolling_display|text_data[19][5]~3_combout  & ((!\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data~6_combout ))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data~0_combout )))) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data~2_combout  & ( 
// (!\scrolling_display|text_data[19][5]~3_combout  & !\scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data~2_combout  & ( (!\scrolling_display|text_data[19][5]~3_combout  & 
// (!\scrolling_display|text_pointer [0])) # (\scrolling_display|text_data[19][5]~3_combout  & ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data~6_combout ))) # (\scrolling_display|text_pointer [0] & 
// (!\scrolling_display|text_data~0_combout )))) ) ) )

	.dataa(!\scrolling_display|text_data[19][5]~3_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data~0_combout ),
	.datad(!\scrolling_display|text_data~6_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~25 .extended_lut = "off";
defparam \scrolling_display|Mux41~25 .lut_mask = 64'h98DC888898DC9999;
defparam \scrolling_display|Mux41~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N12
cyclonev_lcell_comb \scrolling_display|Mux41~23 (
// Equation(s):
// \scrolling_display|Mux41~23_combout  = ( \scrolling_display|Decoder0~1_combout  & ( (!\scrolling_display|text_data~8_combout  & (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|Decoder0~0_combout )))) ) ) # ( 
// !\scrolling_display|Decoder0~1_combout  & ( (\scrolling_display|text_pointer [0] & (!\scrolling_display|Decoder0~0_combout  & (!\scrolling_display|text_data~8_combout  & \Equal0~0_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|Decoder0~0_combout ),
	.datac(!\scrolling_display|text_data~8_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~23 .extended_lut = "off";
defparam \scrolling_display|Mux41~23 .lut_mask = 64'h0040004000E000E0;
defparam \scrolling_display|Mux41~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N39
cyclonev_lcell_comb \scrolling_display|Mux41~24 (
// Equation(s):
// \scrolling_display|Mux41~24_combout  = ( \Equal0~0_combout  & ( (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data~8_combout  & !\algorithm_select[0]~1_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~8_combout ),
	.datad(!\algorithm_select[0]~1_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~24 .extended_lut = "off";
defparam \scrolling_display|Mux41~24 .lut_mask = 64'h0000000050005000;
defparam \scrolling_display|Mux41~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N30
cyclonev_lcell_comb \scrolling_display|Mux39~0 (
// Equation(s):
// \scrolling_display|Mux39~0_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|Mux41~24_combout  & ( (\scrolling_display|Mux41~9_combout  & ((!\scrolling_display|text_data[12][1]~15_combout ) # (\scrolling_display|text_pointer [1]))) ) 
// ) ) # ( !\scrolling_display|text_pointer [4] & ( \scrolling_display|Mux41~24_combout  & ( (\scrolling_display|Mux41~23_combout  & \scrolling_display|text_pointer [1]) ) ) ) # ( \scrolling_display|text_pointer [4] & ( !\scrolling_display|Mux41~24_combout  
// & ( (\scrolling_display|Mux41~9_combout  & ((!\scrolling_display|text_data[12][1]~15_combout ) # (\scrolling_display|text_pointer [1]))) ) ) ) # ( !\scrolling_display|text_pointer [4] & ( !\scrolling_display|Mux41~24_combout  & ( 
// (!\scrolling_display|text_pointer [1]) # (\scrolling_display|Mux41~23_combout ) ) ) )

	.dataa(!\scrolling_display|text_data[12][1]~15_combout ),
	.datab(!\scrolling_display|Mux41~23_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|Mux41~9_combout ),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|Mux41~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux39~0 .extended_lut = "off";
defparam \scrolling_display|Mux39~0 .lut_mask = 64'hF3F300AF030300AF;
defparam \scrolling_display|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N36
cyclonev_lcell_comb \scrolling_display|text_data[10][2]~32 (
// Equation(s):
// \scrolling_display|text_data[10][2]~32_combout  = ( !\scrolling_display|text_data~0_combout  & ( \scrolling_display|text_data[19][5]~3_combout  ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[10][2]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[10][2]~32 .extended_lut = "off";
defparam \scrolling_display|text_data[10][2]~32 .lut_mask = 64'h3333333300000000;
defparam \scrolling_display|text_data[10][2]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N21
cyclonev_lcell_comb \scrolling_display|text_data[13][2]~31 (
// Equation(s):
// \scrolling_display|text_data[13][2]~31_combout  = ( \scrolling_display|text_data~2_combout  & ( (\LessThan0~0_combout  & \Equal0~0_combout ) ) ) # ( !\scrolling_display|text_data~2_combout  & ( \Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~0_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[13][2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[13][2]~31 .extended_lut = "off";
defparam \scrolling_display|text_data[13][2]~31 .lut_mask = 64'h00FF00FF000F000F;
defparam \scrolling_display|text_data[13][2]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N0
cyclonev_lcell_comb \scrolling_display|text_data[16][2]~33 (
// Equation(s):
// \scrolling_display|text_data[16][2]~33_combout  = (\Equal0~0_combout  & \scrolling_display|text_data~8_combout )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_data~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[16][2]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[16][2]~33 .extended_lut = "off";
defparam \scrolling_display|text_data[16][2]~33 .lut_mask = 64'h1111111111111111;
defparam \scrolling_display|text_data[16][2]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N6
cyclonev_lcell_comb \scrolling_display|Mux41~22 (
// Equation(s):
// \scrolling_display|Mux41~22_combout  = ( \scrolling_display|text_data[16][2]~33_combout  & ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [1]) # (\scrolling_display|text_data[10][0]~23_combout ) ) ) ) # ( 
// !\scrolling_display|text_data[16][2]~33_combout  & ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_data[10][0]~23_combout  & !\scrolling_display|text_pointer [1]) ) ) ) # ( \scrolling_display|text_data[16][2]~33_combout  & ( 
// !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[13][2]~31_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[10][2]~32_combout )) ) ) ) # ( 
// !\scrolling_display|text_data[16][2]~33_combout  & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[13][2]~31_combout ))) # (\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_data[10][2]~32_combout )) ) ) )

	.dataa(!\scrolling_display|text_data[10][2]~32_combout ),
	.datab(!\scrolling_display|text_data[10][0]~23_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[13][2]~31_combout ),
	.datae(!\scrolling_display|text_data[16][2]~33_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~22 .extended_lut = "off";
defparam \scrolling_display|Mux41~22 .lut_mask = 64'h05F505F530303F3F;
defparam \scrolling_display|Mux41~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N15
cyclonev_lcell_comb \scrolling_display|Mux39~1 (
// Equation(s):
// \scrolling_display|Mux39~1_combout  = ( \scrolling_display|Mux41~22_combout  & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|Mux39~0_combout ))) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [4])) ) ) # ( 
// !\scrolling_display|Mux41~22_combout  & ( (!\scrolling_display|text_pointer [3] & !\scrolling_display|Mux39~0_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux39~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux39~1 .extended_lut = "off";
defparam \scrolling_display|Mux39~1 .lut_mask = 64'hA0A0A0A0E4E4E4E4;
defparam \scrolling_display|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux39~2 (
// Equation(s):
// \scrolling_display|Mux39~2_combout  = ( \scrolling_display|Mux39~1_combout  & ( (!\scrolling_display|Mux41~1_combout  & ((!\scrolling_display|Mux41~0_combout ) # ((\scrolling_display|Mux41~25_combout )))) # (\scrolling_display|Mux41~1_combout  & 
// (!\scrolling_display|Mux41~0_combout  & (!\scrolling_display|Mux41~26_combout ))) ) ) # ( !\scrolling_display|Mux39~1_combout  & ( (!\scrolling_display|Mux41~1_combout  & (\scrolling_display|Mux41~0_combout  & ((\scrolling_display|Mux41~25_combout )))) # 
// (\scrolling_display|Mux41~1_combout  & (!\scrolling_display|Mux41~0_combout  & (!\scrolling_display|Mux41~26_combout ))) ) )

	.dataa(!\scrolling_display|Mux41~1_combout ),
	.datab(!\scrolling_display|Mux41~0_combout ),
	.datac(!\scrolling_display|Mux41~26_combout ),
	.datad(!\scrolling_display|Mux41~25_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux39~2 .extended_lut = "off";
defparam \scrolling_display|Mux39~2 .lut_mask = 64'h40624062C8EAC8EA;
defparam \scrolling_display|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N3
cyclonev_lcell_comb \scrolling_display|Mux41~18 (
// Equation(s):
// \scrolling_display|Mux41~18_combout  = ( !\main_fsm|invalid_zoom_error~0_combout  & ( \scrolling_display|text_data[19][5]~3_combout  & ( (!\algorithm_select[1]~0_combout  & (!\algorithm_select[0]~1_combout  & \scrolling_display|text_pointer [0])) # 
// (\algorithm_select[1]~0_combout  & ((!\algorithm_select[0]~1_combout ) # (\scrolling_display|text_pointer [0]))) ) ) ) # ( \main_fsm|invalid_zoom_error~0_combout  & ( !\scrolling_display|text_data[19][5]~3_combout  & ( !\scrolling_display|text_pointer [0] 
// ) ) ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( !\scrolling_display|text_data[19][5]~3_combout  & ( !\scrolling_display|text_pointer [0] ) ) )

	.dataa(!\algorithm_select[1]~0_combout ),
	.datab(!\algorithm_select[0]~1_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(gnd),
	.datae(!\main_fsm|invalid_zoom_error~0_combout ),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~18 .extended_lut = "off";
defparam \scrolling_display|Mux41~18 .lut_mask = 64'hF0F0F0F04D4D0000;
defparam \scrolling_display|Mux41~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N57
cyclonev_lcell_comb \scrolling_display|Mux37~3 (
// Equation(s):
// \scrolling_display|Mux37~3_combout  = ( \scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|text_pointer [0] & \scrolling_display|text_data[12][1]~15_combout ) ) ) # ( !\scrolling_display|text_data[19][5]~3_combout  & ( 
// (\scrolling_display|text_data[12][1]~15_combout ) # (\scrolling_display|text_pointer [0]) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(gnd),
	.datac(!\scrolling_display|text_data[12][1]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~3 .extended_lut = "off";
defparam \scrolling_display|Mux37~3 .lut_mask = 64'h5F5F5F5F0A0A0A0A;
defparam \scrolling_display|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N36
cyclonev_lcell_comb \scrolling_display|Mux37~2 (
// Equation(s):
// \scrolling_display|Mux37~2_combout  = ( !\scrolling_display|text_pointer [3] & ( \main_fsm|invalid_zoom_error~0_combout  & ( (\scrolling_display|text_data[19][5]~3_combout  & \scrolling_display|text_pointer [0]) ) ) ) # ( \scrolling_display|text_pointer 
// [3] & ( !\main_fsm|invalid_zoom_error~0_combout  & ( (\scrolling_display|Decoder0~0_combout  & (\scrolling_display|text_data[19][5]~3_combout  & !\scrolling_display|text_pointer [0])) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( 
// !\main_fsm|invalid_zoom_error~0_combout  & ( (\scrolling_display|text_data[19][5]~3_combout  & (\scrolling_display|text_pointer [0] & \scrolling_display|Decoder0~1_combout )) ) ) )

	.dataa(!\scrolling_display|Decoder0~0_combout ),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|Decoder0~1_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~2 .extended_lut = "off";
defparam \scrolling_display|Mux37~2 .lut_mask = 64'h0003101003030000;
defparam \scrolling_display|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N9
cyclonev_lcell_comb \scrolling_display|Mux37~4 (
// Equation(s):
// \scrolling_display|Mux37~4_combout  = ( \scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux37~2_combout ))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux37~3_combout )) ) ) # ( 
// !\scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux37~2_combout ))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~18_combout )) ) )

	.dataa(!\scrolling_display|Mux41~18_combout ),
	.datab(!\scrolling_display|Mux37~3_combout ),
	.datac(!\scrolling_display|Mux37~2_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~4 .extended_lut = "off";
defparam \scrolling_display|Mux37~4 .lut_mask = 64'h0F550F550F330F33;
defparam \scrolling_display|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N24
cyclonev_lcell_comb \scrolling_display|Mux37~0 (
// Equation(s):
// \scrolling_display|Mux37~0_combout  = ( !\scrolling_display|text_data[11][1]~12_combout  & ( !\scrolling_display|text_pointer [0] ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[11][1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~0 .extended_lut = "off";
defparam \scrolling_display|Mux37~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \scrolling_display|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N18
cyclonev_lcell_comb \scrolling_display|Mux37~1 (
// Equation(s):
// \scrolling_display|Mux37~1_combout  = ( \scrolling_display|text_pointer [3] & ( \main_fsm|invalid_zoom_error~0_combout  & ( (\scrolling_display|text_data[19][5]~3_combout  & \scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_pointer 
// [3] & ( \main_fsm|invalid_zoom_error~0_combout  & ( (!\scrolling_display|text_data[19][5]~3_combout  & \scrolling_display|text_pointer [0]) ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\main_fsm|invalid_zoom_error~0_combout  & ( 
// (\scrolling_display|text_data[19][5]~3_combout  & ((!\scrolling_display|text_pointer [0] & (\scrolling_display|Decoder0~0_combout )) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|Decoder0~1_combout ))))) ) ) ) # ( 
// !\scrolling_display|text_pointer [3] & ( !\main_fsm|invalid_zoom_error~0_combout  & ( (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[19][5]~3_combout ) # (\scrolling_display|Decoder0~1_combout ))) ) ) )

	.dataa(!\scrolling_display|Decoder0~0_combout ),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|Decoder0~1_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~1 .extended_lut = "off";
defparam \scrolling_display|Mux37~1 .lut_mask = 64'h0C0F10130C0C0303;
defparam \scrolling_display|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N48
cyclonev_lcell_comb \scrolling_display|Mux37~10 (
// Equation(s):
// \scrolling_display|Mux37~10_combout  = ( !\scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux37~1_combout )))) # (\scrolling_display|text_pointer [4] & 
// (((!\scrolling_display|Mux41~9_combout )) # (\scrolling_display|Mux37~0_combout ))))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux37~0_combout  & (((!\scrolling_display|text_pointer [4]))))) ) ) # ( \scrolling_display|text_pointer [3] 
// & ( ((!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux37~1_combout ))) # (\scrolling_display|text_pointer [2] & (\LessThan0~0_combout ))))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux37~0_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|Mux37~1_combout ),
	.datag(!\scrolling_display|Mux41~9_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~10 .extended_lut = "on";
defparam \scrolling_display|Mux37~10 .lut_mask = 64'h11A20500BBA2AF00;
defparam \scrolling_display|Mux37~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N3
cyclonev_lcell_comb \scrolling_display|Mux37~5 (
// Equation(s):
// \scrolling_display|Mux37~5_combout  = ( \scrolling_display|Mux37~10_combout  & ( (!\scrolling_display|text_pointer [1]) # ((!\scrolling_display|text_pointer [4] & \scrolling_display|Mux37~4_combout )) ) ) # ( !\scrolling_display|Mux37~10_combout  & ( 
// (!\scrolling_display|text_pointer [4] & (\scrolling_display|Mux37~4_combout  & \scrolling_display|text_pointer [1])) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux37~4_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux37~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~5 .extended_lut = "off";
defparam \scrolling_display|Mux37~5 .lut_mask = 64'h000C000CFF0CFF0C;
defparam \scrolling_display|Mux37~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N57
cyclonev_lcell_comb \scrolling_display|text_data~9 (
// Equation(s):
// \scrolling_display|text_data~9_combout  = ( !\scrolling_display|text_data~8_combout  & ( \algorithm_select[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\algorithm_select[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~9 .extended_lut = "off";
defparam \scrolling_display|text_data~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \scrolling_display|text_data~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N0
cyclonev_lcell_comb \scrolling_display|text_data~7 (
// Equation(s):
// \scrolling_display|text_data~7_combout  = ( \scrolling_display|text_data~6_combout  & ( !\LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\scrolling_display|text_data~6_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~7 .extended_lut = "off";
defparam \scrolling_display|text_data~7 .lut_mask = 64'h0000FFFF00000000;
defparam \scrolling_display|text_data~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N15
cyclonev_lcell_comb \scrolling_display|Mux41~3 (
// Equation(s):
// \scrolling_display|Mux41~3_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data~7_combout  ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~9_combout ),
	.datad(!\scrolling_display|text_data~7_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~3 .extended_lut = "off";
defparam \scrolling_display|Mux41~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \scrolling_display|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux35~0 (
// Equation(s):
// \scrolling_display|Mux35~0_combout  = ( \scrolling_display|text_pointer [4] & ( !\scrolling_display|text_pointer [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux35~0 .extended_lut = "off";
defparam \scrolling_display|Mux35~0 .lut_mask = 64'h0000FFFF00000000;
defparam \scrolling_display|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N27
cyclonev_lcell_comb \scrolling_display|Mux35~1 (
// Equation(s):
// \scrolling_display|Mux35~1_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [3] ) ) ) # ( !\scrolling_display|text_pointer [4] & ( !\scrolling_display|text_pointer [1] & ( 
// !\scrolling_display|text_pointer [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(gnd),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux35~1 .extended_lut = "off";
defparam \scrolling_display|Mux35~1 .lut_mask = 64'hF0F000000000F0F0;
defparam \scrolling_display|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N33
cyclonev_lcell_comb \scrolling_display|Mux35~2 (
// Equation(s):
// \scrolling_display|Mux35~2_combout  = ( \scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [3] $ (!\scrolling_display|text_pointer [4]))) ) ) # ( !\scrolling_display|text_pointer [1] & ( 
// (!\scrolling_display|text_pointer [3]) # ((!\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [4])) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux35~2 .extended_lut = "off";
defparam \scrolling_display|Mux35~2 .lut_mask = 64'hEEAAEEAA11221122;
defparam \scrolling_display|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N30
cyclonev_lcell_comb \scrolling_display|Mux35~3 (
// Equation(s):
// \scrolling_display|Mux35~3_combout  = ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [3] $ (!\scrolling_display|text_pointer [4]))) ) ) # ( !\scrolling_display|text_pointer [1] & ( 
// (!\scrolling_display|text_pointer [3]) # ((!\scrolling_display|text_pointer [0] & !\scrolling_display|text_pointer [4])) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux35~3 .extended_lut = "off";
defparam \scrolling_display|Mux35~3 .lut_mask = 64'hFCF0FCF00CC00CC0;
defparam \scrolling_display|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N48
cyclonev_lcell_comb \scrolling_display|Mux35~4 (
// Equation(s):
// \scrolling_display|Mux35~4_combout  = ( \scrolling_display|text_data~18_combout  & ( \scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|Mux35~2_combout  & (((\scrolling_display|Mux36~0_combout  & !\scrolling_display|Mux35~3_combout 
// )))) # (\scrolling_display|Mux35~2_combout  & (((!\scrolling_display|Mux35~3_combout )) # (\scrolling_display|text_data[15][0]~20_combout ))) ) ) ) # ( !\scrolling_display|text_data~18_combout  & ( \scrolling_display|text_data[19][5]~3_combout  & ( 
// (!\scrolling_display|Mux35~2_combout  & (((\scrolling_display|Mux36~0_combout  & !\scrolling_display|Mux35~3_combout )))) # (\scrolling_display|Mux35~2_combout  & (\scrolling_display|text_data[15][0]~20_combout  & ((\scrolling_display|Mux35~3_combout )))) 
// ) ) ) # ( \scrolling_display|text_data~18_combout  & ( !\scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|Mux35~2_combout  & ((\scrolling_display|Mux35~3_combout ) # (\scrolling_display|Mux36~0_combout ))) ) ) ) # ( 
// !\scrolling_display|text_data~18_combout  & ( !\scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|Mux35~2_combout  & ((\scrolling_display|Mux35~3_combout ) # (\scrolling_display|Mux36~0_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux35~2_combout ),
	.datab(!\scrolling_display|text_data[15][0]~20_combout ),
	.datac(!\scrolling_display|Mux36~0_combout ),
	.datad(!\scrolling_display|Mux35~3_combout ),
	.datae(!\scrolling_display|text_data~18_combout ),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux35~4 .extended_lut = "off";
defparam \scrolling_display|Mux35~4 .lut_mask = 64'h0AAA0AAA0A115F11;
defparam \scrolling_display|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux35~5 (
// Equation(s):
// \scrolling_display|Mux35~5_combout  = ( \scrolling_display|Mux35~1_combout  & ( \scrolling_display|Mux35~4_combout  & ( (!\scrolling_display|Mux35~0_combout  & (!\scrolling_display|text_pointer [0])) # (\scrolling_display|Mux35~0_combout  & 
// ((\Equal0~0_combout ))) ) ) ) # ( !\scrolling_display|Mux35~1_combout  & ( \scrolling_display|Mux35~4_combout  & ( (!\scrolling_display|Mux35~0_combout ) # ((!\scrolling_display|Mux41~3_combout  & \Equal0~0_combout )) ) ) ) # ( 
// \scrolling_display|Mux35~1_combout  & ( !\scrolling_display|Mux35~4_combout  & ( (!\scrolling_display|Mux35~0_combout  & (!\scrolling_display|text_pointer [0])) # (\scrolling_display|Mux35~0_combout  & ((\Equal0~0_combout ))) ) ) ) # ( 
// !\scrolling_display|Mux35~1_combout  & ( !\scrolling_display|Mux35~4_combout  & ( (!\scrolling_display|Mux41~3_combout  & (\Equal0~0_combout  & \scrolling_display|Mux35~0_combout )) ) ) )

	.dataa(!\scrolling_display|Mux41~3_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|Mux35~0_combout ),
	.datae(!\scrolling_display|Mux35~1_combout ),
	.dataf(!\scrolling_display|Mux35~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux35~5 .extended_lut = "off";
defparam \scrolling_display|Mux35~5 .lut_mask = 64'h000ACC0FFF0ACC0F;
defparam \scrolling_display|Mux35~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N48
cyclonev_lcell_comb \scrolling_display|Mux1~0 (
// Equation(s):
// \scrolling_display|Mux1~0_combout  = ( \scrolling_display|text_data~2_combout  ) # ( !\scrolling_display|text_data~2_combout  & ( !\scrolling_display|text_data[19][5]~3_combout  ) )

	.dataa(!\scrolling_display|text_data[19][5]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~0 .extended_lut = "off";
defparam \scrolling_display|Mux1~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \scrolling_display|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N15
cyclonev_lcell_comb \scrolling_display|Mux41~28 (
// Equation(s):
// \scrolling_display|Mux41~28_combout  = ( \scrolling_display|Mux1~0_combout  & ( (!\Equal0~0_combout  & (\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [0])) ) ) # ( !\scrolling_display|Mux1~0_combout  & ( 
// (\scrolling_display|text_pointer [1] & ((!\Equal0~0_combout ) # (!\scrolling_display|text_pointer [0]))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~28 .extended_lut = "off";
defparam \scrolling_display|Mux41~28 .lut_mask = 64'h0F0A0F0A000A000A;
defparam \scrolling_display|Mux41~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N48
cyclonev_lcell_comb \scrolling_display|text_data~16 (
// Equation(s):
// \scrolling_display|text_data~16_combout  = ( \main_fsm|invalid_zoom_error~0_combout  & ( !\LessThan0~0_combout  ) ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( (!\algorithm_select[1]~0_combout  & (!\LessThan0~0_combout  & 
// !\algorithm_select[0]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\algorithm_select[0]~1_combout ),
	.datae(gnd),
	.dataf(!\main_fsm|invalid_zoom_error~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~16 .extended_lut = "off";
defparam \scrolling_display|text_data~16 .lut_mask = 64'hC000C000F0F0F0F0;
defparam \scrolling_display|text_data~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux41~27 (
// Equation(s):
// \scrolling_display|Mux41~27_combout  = ( \scrolling_display|text_data~16_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[16][0]~19_combout ))) # (\scrolling_display|text_pointer 
// [1] & (\Equal0~0_combout )))) # (\scrolling_display|text_pointer [0] & (\Equal0~0_combout )) ) ) # ( !\scrolling_display|text_data~16_combout  & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1] & 
// \scrolling_display|text_data[16][0]~19_combout )) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[16][0]~19_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~27 .extended_lut = "off";
defparam \scrolling_display|Mux41~27 .lut_mask = 64'h00C000C015D515D5;
defparam \scrolling_display|Mux41~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux35~6 (
// Equation(s):
// \scrolling_display|Mux35~6_combout  = ( \scrolling_display|Mux41~27_combout  & ( (!\scrolling_display|Mux41~1_combout  & ((!\scrolling_display|Mux41~0_combout  & (!\scrolling_display|Mux35~5_combout )) # (\scrolling_display|Mux41~0_combout  & 
// ((!\scrolling_display|Mux41~28_combout ))))) ) ) # ( !\scrolling_display|Mux41~27_combout  & ( (!\scrolling_display|Mux41~0_combout  & ((!\scrolling_display|Mux35~5_combout ) # ((\scrolling_display|Mux41~1_combout )))) # 
// (\scrolling_display|Mux41~0_combout  & (((!\scrolling_display|Mux41~28_combout  & !\scrolling_display|Mux41~1_combout )))) ) )

	.dataa(!\scrolling_display|Mux35~5_combout ),
	.datab(!\scrolling_display|Mux41~28_combout ),
	.datac(!\scrolling_display|Mux41~0_combout ),
	.datad(!\scrolling_display|Mux41~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux35~6 .extended_lut = "off";
defparam \scrolling_display|Mux35~6 .lut_mask = 64'hACF0ACF0AC00AC00;
defparam \scrolling_display|Mux35~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N39
cyclonev_lcell_comb \scrolling_display|text_data[19][5]~35 (
// Equation(s):
// \scrolling_display|text_data[19][5]~35_combout  = ( !\scrolling_display|text_data~25_combout  & ( \scrolling_display|text_data[19][5]~3_combout  ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[19][5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[19][5]~35 .extended_lut = "off";
defparam \scrolling_display|text_data[19][5]~35 .lut_mask = 64'h3333333300000000;
defparam \scrolling_display|text_data[19][5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux1~1 (
// Equation(s):
// \scrolling_display|Mux1~1_combout  = ( \scrolling_display|text_data[19][5]~35_combout  & ( ((\scrolling_display|text_data[16][0]~19_combout ) # (\scrolling_display|text_pointer [0])) # (\scrolling_display|text_pointer [1]) ) ) # ( 
// !\scrolling_display|text_data[19][5]~35_combout  & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [0] & \scrolling_display|text_data[16][0]~19_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(gnd),
	.datad(!\scrolling_display|text_data[16][0]~19_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~1 .extended_lut = "off";
defparam \scrolling_display|Mux1~1 .lut_mask = 64'h0088008877FF77FF;
defparam \scrolling_display|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N9
cyclonev_lcell_comb \scrolling_display|text_data~37 (
// Equation(s):
// \scrolling_display|text_data~37_combout  = ( \scrolling_display|Decoder0~1_combout  & ( !\scrolling_display|text_data~8_combout  ) )

	.dataa(!\scrolling_display|text_data~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~37 .extended_lut = "off";
defparam \scrolling_display|text_data~37 .lut_mask = 64'h00000000AAAAAAAA;
defparam \scrolling_display|text_data~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N9
cyclonev_lcell_comb \scrolling_display|text_data~36 (
// Equation(s):
// \scrolling_display|text_data~36_combout  = ( \algorithm_select[1]~0_combout  & ( (!\main_fsm|invalid_zoom_error~0_combout  & !\LessThan0~0_combout ) ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(gnd),
	.datac(!\LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data~36 .extended_lut = "off";
defparam \scrolling_display|text_data~36 .lut_mask = 64'h00000000A0A0A0A0;
defparam \scrolling_display|text_data~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N51
cyclonev_lcell_comb \scrolling_display|Mux41~29 (
// Equation(s):
// \scrolling_display|Mux41~29_combout  = ( \scrolling_display|text_data~36_combout  & ( (!\scrolling_display|text_data~37_combout  & \scrolling_display|text_pointer [0]) ) ) # ( !\scrolling_display|text_data~36_combout  & ( 
// (!\scrolling_display|text_data~37_combout ) # (!\scrolling_display|text_pointer [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~37_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~29 .extended_lut = "off";
defparam \scrolling_display|Mux41~29 .lut_mask = 64'hFFF0FFF000F000F0;
defparam \scrolling_display|Mux41~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux36~1 (
// Equation(s):
// \scrolling_display|Mux36~1_combout  = ( \scrolling_display|Mux35~1_combout  & ( \scrolling_display|Mux41~29_combout  & ( (!\scrolling_display|Mux35~0_combout  & ((!\scrolling_display|text_pointer [0]))) # (\scrolling_display|Mux35~0_combout  & 
// (\Equal0~0_combout )) ) ) ) # ( !\scrolling_display|Mux35~1_combout  & ( \scrolling_display|Mux41~29_combout  & ( (!\scrolling_display|Mux35~0_combout  & ((\scrolling_display|Mux35~4_combout ))) # (\scrolling_display|Mux35~0_combout  & (\Equal0~0_combout 
// )) ) ) ) # ( \scrolling_display|Mux35~1_combout  & ( !\scrolling_display|Mux41~29_combout  & ( (!\scrolling_display|Mux35~0_combout  & ((!\scrolling_display|text_pointer [0]))) # (\scrolling_display|Mux35~0_combout  & (\Equal0~0_combout )) ) ) ) # ( 
// !\scrolling_display|Mux35~1_combout  & ( !\scrolling_display|Mux41~29_combout  & ( (\scrolling_display|Mux35~4_combout  & !\scrolling_display|Mux35~0_combout ) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|Mux35~4_combout ),
	.datad(!\scrolling_display|Mux35~0_combout ),
	.datae(!\scrolling_display|Mux35~1_combout ),
	.dataf(!\scrolling_display|Mux41~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~1 .extended_lut = "off";
defparam \scrolling_display|Mux36~1 .lut_mask = 64'h0F00CC550F55CC55;
defparam \scrolling_display|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux36~2 (
// Equation(s):
// \scrolling_display|Mux36~2_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|Mux1~1_combout  & !\scrolling_display|text_pointer [4]) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( 
// \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [4] & !\scrolling_display|Mux41~28_combout ) ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [2] & ( !\scrolling_display|Mux36~1_combout  ) ) ) # 
// ( !\scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [2] & ( !\scrolling_display|Mux36~1_combout  ) ) )

	.dataa(!\scrolling_display|Mux1~1_combout ),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux36~1_combout ),
	.datad(!\scrolling_display|Mux41~28_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux36~2 .extended_lut = "off";
defparam \scrolling_display|Mux36~2 .lut_mask = 64'hF0F0F0F0CC008888;
defparam \scrolling_display|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N3
cyclonev_lcell_comb \scrolling_display|WideOr41~0 (
// Equation(s):
// \scrolling_display|WideOr41~0_combout  = (\scrolling_display|Mux35~6_combout  & \scrolling_display|Mux36~2_combout )

	.dataa(!\scrolling_display|Mux35~6_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|Mux36~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr41~0 .extended_lut = "off";
defparam \scrolling_display|WideOr41~0 .lut_mask = 64'h0505050505050505;
defparam \scrolling_display|WideOr41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N21
cyclonev_lcell_comb \scrolling_display|text_data[8][1]~4 (
// Equation(s):
// \scrolling_display|text_data[8][1]~4_combout  = ( \algorithm_select[1]~0_combout  & ( (\main_fsm|invalid_zoom_error~0_combout  & \scrolling_display|text_data[19][5]~3_combout ) ) ) # ( !\algorithm_select[1]~0_combout  & ( 
// \scrolling_display|text_data[19][5]~3_combout  ) )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[8][1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[8][1]~4 .extended_lut = "off";
defparam \scrolling_display|text_data[8][1]~4 .lut_mask = 64'h3333333311111111;
defparam \scrolling_display|text_data[8][1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N0
cyclonev_lcell_comb \scrolling_display|Mux41~2 (
// Equation(s):
// \scrolling_display|Mux41~2_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[7][1]~5_combout  ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_pointer [1] & 
// ( \scrolling_display|text_data[8][1]~4_combout  ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|Mux1~0_combout  ) ) ) # ( !\scrolling_display|text_pointer [0] & ( 
// !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[12][0]~1_combout  ) ) )

	.dataa(!\scrolling_display|text_data[7][1]~5_combout ),
	.datab(!\scrolling_display|Mux1~0_combout ),
	.datac(!\scrolling_display|text_data[12][0]~1_combout ),
	.datad(!\scrolling_display|text_data[8][1]~4_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~2 .extended_lut = "off";
defparam \scrolling_display|Mux41~2 .lut_mask = 64'h0F0F333300FFAAAA;
defparam \scrolling_display|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N48
cyclonev_lcell_comb \scrolling_display|text_data[6][1]~11 (
// Equation(s):
// \scrolling_display|text_data[6][1]~11_combout  = ( \scrolling_display|text_data[19][5]~3_combout  & ( (!\main_fsm|invalid_zoom_error~0_combout  & \scrolling_display|text_data~10_combout ) ) ) # ( !\scrolling_display|text_data[19][5]~3_combout  )

	.dataa(!\main_fsm|invalid_zoom_error~0_combout ),
	.datab(!\scrolling_display|text_data~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[6][1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[6][1]~11 .extended_lut = "off";
defparam \scrolling_display|text_data[6][1]~11 .lut_mask = 64'hFFFFFFFF22222222;
defparam \scrolling_display|text_data[6][1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N54
cyclonev_lcell_comb \scrolling_display|Mux40~0 (
// Equation(s):
// \scrolling_display|Mux40~0_combout  = ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[7][1]~5_combout )) # (\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data[8][1]~4_combout ))) ) ) # ( !\scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [0] & \scrolling_display|text_data[6][1]~11_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[6][1]~11_combout ),
	.datac(!\scrolling_display|text_data[7][1]~5_combout ),
	.datad(!\scrolling_display|text_data[8][1]~4_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux40~0 .extended_lut = "off";
defparam \scrolling_display|Mux40~0 .lut_mask = 64'h11111111A0F5A0F5;
defparam \scrolling_display|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux40~2 (
// Equation(s):
// \scrolling_display|Mux40~2_combout  = ( !\scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [4] & ((((\scrolling_display|Mux40~0_combout ))))) # (\scrolling_display|text_pointer [4] & (\Equal0~0_combout  & 
// (!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~3_combout )))) ) ) # ( \scrolling_display|text_pointer [3] & ( (((\scrolling_display|Mux41~2_combout  & ((!\scrolling_display|text_pointer [4]))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Mux41~2_combout ),
	.datad(!\scrolling_display|Mux40~0_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(!\scrolling_display|Mux41~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux40~2 .extended_lut = "on";
defparam \scrolling_display|Mux40~2 .lut_mask = 64'h00FF0F0F04040000;
defparam \scrolling_display|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N54
cyclonev_lcell_comb \scrolling_display|text_data[17][1]~17 (
// Equation(s):
// \scrolling_display|text_data[17][1]~17_combout  = ( \Equal0~0_combout  & ( !\scrolling_display|text_data~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[17][1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[17][1]~17 .extended_lut = "off";
defparam \scrolling_display|text_data[17][1]~17 .lut_mask = 64'h00000000F0F0F0F0;
defparam \scrolling_display|text_data[17][1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N0
cyclonev_lcell_comb \scrolling_display|Mux41~5 (
// Equation(s):
// \scrolling_display|Mux41~5_combout  = ( \scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[17][1]~17_combout )))) # 
// (\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data[6][1]~11_combout )))) ) ) # ( !\scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data[17][1]~17_combout )) # 
// (\scrolling_display|text_pointer [0]))) # (\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data[6][1]~11_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[6][1]~11_combout ),
	.datac(!\scrolling_display|text_data[17][1]~17_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~5 .extended_lut = "off";
defparam \scrolling_display|Mux41~5 .lut_mask = 64'h5F335F330A330A33;
defparam \scrolling_display|Mux41~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N18
cyclonev_lcell_comb \scrolling_display|Mux41~4 (
// Equation(s):
// \scrolling_display|Mux41~4_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[11][1]~12_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[10][1]~14_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[12][1]~15_combout )) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[11][1]~12_combout  & ( (\scrolling_display|text_data[9][1]~13_combout  & 
// !\scrolling_display|text_pointer [1]) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[11][1]~12_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[10][1]~14_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[12][1]~15_combout )) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[11][1]~12_combout  & ( (\scrolling_display|text_pointer [1]) # 
// (\scrolling_display|text_data[9][1]~13_combout ) ) ) )

	.dataa(!\scrolling_display|text_data[12][1]~15_combout ),
	.datab(!\scrolling_display|text_data[9][1]~13_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[10][1]~14_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_data[11][1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~4 .extended_lut = "off";
defparam \scrolling_display|Mux41~4 .lut_mask = 64'h3F3FF5053030F505;
defparam \scrolling_display|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N39
cyclonev_lcell_comb \scrolling_display|Mux40~1 (
// Equation(s):
// \scrolling_display|Mux40~1_combout  = ( \scrolling_display|Mux41~4_combout  & ( (!\scrolling_display|Mux41~1_combout  & (((\scrolling_display|Mux40~2_combout )) # (\scrolling_display|Mux41~0_combout ))) # (\scrolling_display|Mux41~1_combout  & 
// (!\scrolling_display|Mux41~0_combout  & ((\scrolling_display|Mux41~5_combout )))) ) ) # ( !\scrolling_display|Mux41~4_combout  & ( (!\scrolling_display|Mux41~0_combout  & ((!\scrolling_display|Mux41~1_combout  & (\scrolling_display|Mux40~2_combout )) # 
// (\scrolling_display|Mux41~1_combout  & ((\scrolling_display|Mux41~5_combout ))))) ) )

	.dataa(!\scrolling_display|Mux41~1_combout ),
	.datab(!\scrolling_display|Mux41~0_combout ),
	.datac(!\scrolling_display|Mux40~2_combout ),
	.datad(!\scrolling_display|Mux41~5_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux40~1 .extended_lut = "off";
defparam \scrolling_display|Mux40~1 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \scrolling_display|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N6
cyclonev_lcell_comb \scrolling_display|WideOr41~1 (
// Equation(s):
// \scrolling_display|WideOr41~1_combout  = ( \scrolling_display|WideOr41~0_combout  & ( \scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux41~17_combout  & ((!\scrolling_display|Mux39~2_combout  $ (!\scrolling_display|Mux37~5_combout )))) # 
// (\scrolling_display|Mux41~17_combout  & ((!\scrolling_display|Mux37~5_combout ) # ((!\scrolling_display|Mux38~6_combout  & !\scrolling_display|Mux39~2_combout )))) ) ) ) # ( \scrolling_display|WideOr41~0_combout  & ( !\scrolling_display|Mux40~1_combout  & 
// ( (!\scrolling_display|Mux41~17_combout  & (!\scrolling_display|Mux38~6_combout  & (!\scrolling_display|Mux39~2_combout  $ (!\scrolling_display|Mux37~5_combout )))) # (\scrolling_display|Mux41~17_combout  & ((!\scrolling_display|Mux39~2_combout  & 
// (!\scrolling_display|Mux38~6_combout )) # (\scrolling_display|Mux39~2_combout  & ((!\scrolling_display|Mux37~5_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux41~17_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~5_combout ),
	.datae(!\scrolling_display|WideOr41~0_combout ),
	.dataf(!\scrolling_display|Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr41~1 .extended_lut = "off";
defparam \scrolling_display|WideOr41~1 .lut_mask = 64'h00004DC000005FE0;
defparam \scrolling_display|WideOr41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N24
cyclonev_lcell_comb \scrolling_display|WideOr40~0 (
// Equation(s):
// \scrolling_display|WideOr40~0_combout  = ( \scrolling_display|WideOr41~0_combout  & ( \scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux39~2_combout  & (!\scrolling_display|Mux41~17_combout  & ((\scrolling_display|Mux37~5_combout ) # 
// (\scrolling_display|Mux38~6_combout )))) # (\scrolling_display|Mux39~2_combout  & (((\scrolling_display|Mux38~6_combout  & !\scrolling_display|Mux37~5_combout )))) ) ) ) # ( \scrolling_display|WideOr41~0_combout  & ( !\scrolling_display|Mux40~1_combout  & 
// ( (!\scrolling_display|Mux39~2_combout  & (((\scrolling_display|Mux41~17_combout  & !\scrolling_display|Mux38~6_combout )) # (\scrolling_display|Mux37~5_combout ))) # (\scrolling_display|Mux39~2_combout  & (!\scrolling_display|Mux38~6_combout  & 
// (!\scrolling_display|Mux41~17_combout  $ (\scrolling_display|Mux37~5_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux41~17_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~5_combout ),
	.datae(!\scrolling_display|WideOr41~0_combout ),
	.dataf(!\scrolling_display|Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr40~0 .extended_lut = "off";
defparam \scrolling_display|WideOr40~0 .lut_mask = 64'h000048F4000023A0;
defparam \scrolling_display|WideOr40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N18
cyclonev_lcell_comb \scrolling_display|WideOr39~0 (
// Equation(s):
// \scrolling_display|WideOr39~0_combout  = ( \scrolling_display|WideOr41~0_combout  & ( \scrolling_display|Mux40~1_combout  & ( !\scrolling_display|Mux37~5_combout  $ (((!\scrolling_display|Mux38~6_combout  & (!\scrolling_display|Mux41~17_combout  $ 
// (!\scrolling_display|Mux39~2_combout ))))) ) ) ) # ( \scrolling_display|WideOr41~0_combout  & ( !\scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux38~6_combout  & (!\scrolling_display|Mux41~17_combout  $ 
// (((!\scrolling_display|Mux39~2_combout ) # (\scrolling_display|Mux37~5_combout ))))) # (\scrolling_display|Mux38~6_combout  & (!\scrolling_display|Mux39~2_combout  $ (((\scrolling_display|Mux41~17_combout  & !\scrolling_display|Mux37~5_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux41~17_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~5_combout ),
	.datae(!\scrolling_display|WideOr41~0_combout ),
	.dataf(!\scrolling_display|Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr39~0 .extended_lut = "off";
defparam \scrolling_display|WideOr39~0 .lut_mask = 64'h000069740000B748;
defparam \scrolling_display|WideOr39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N48
cyclonev_lcell_comb \scrolling_display|WideOr38~0 (
// Equation(s):
// \scrolling_display|WideOr38~0_combout  = ( \scrolling_display|WideOr41~0_combout  & ( \scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux41~17_combout  & (!\scrolling_display|Mux39~2_combout  $ (((!\scrolling_display|Mux38~6_combout  & 
// \scrolling_display|Mux37~5_combout ))))) # (\scrolling_display|Mux41~17_combout  & ((!\scrolling_display|Mux39~2_combout  & (!\scrolling_display|Mux38~6_combout )) # (\scrolling_display|Mux39~2_combout  & ((!\scrolling_display|Mux37~5_combout ))))) ) ) ) 
// # ( \scrolling_display|WideOr41~0_combout  & ( !\scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux38~6_combout  & (((\scrolling_display|Mux39~2_combout )))) # (\scrolling_display|Mux38~6_combout  & ((!\scrolling_display|Mux41~17_combout  & 
// (\scrolling_display|Mux39~2_combout  & !\scrolling_display|Mux37~5_combout )) # (\scrolling_display|Mux41~17_combout  & (!\scrolling_display|Mux39~2_combout  & \scrolling_display|Mux37~5_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux41~17_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~5_combout ),
	.datae(!\scrolling_display|WideOr41~0_combout ),
	.dataf(!\scrolling_display|Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr38~0 .extended_lut = "off";
defparam \scrolling_display|WideOr38~0 .lut_mask = 64'h00000E1C0000E568;
defparam \scrolling_display|WideOr38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N30
cyclonev_lcell_comb \scrolling_display|WideOr37~0 (
// Equation(s):
// \scrolling_display|WideOr37~0_combout  = ( \scrolling_display|WideOr41~0_combout  & ( \scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux37~5_combout ) # ((!\scrolling_display|Mux41~17_combout  & !\scrolling_display|Mux38~6_combout )) ) ) ) # 
// ( \scrolling_display|WideOr41~0_combout  & ( !\scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux38~6_combout  & ((!\scrolling_display|Mux41~17_combout  $ (!\scrolling_display|Mux37~5_combout )) # (\scrolling_display|Mux39~2_combout ))) # 
// (\scrolling_display|Mux38~6_combout  & ((!\scrolling_display|Mux37~5_combout ) # ((!\scrolling_display|Mux41~17_combout  & !\scrolling_display|Mux39~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux41~17_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~5_combout ),
	.datae(!\scrolling_display|WideOr41~0_combout ),
	.dataf(!\scrolling_display|Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr37~0 .extended_lut = "off";
defparam \scrolling_display|WideOr37~0 .lut_mask = 64'h00007FAC0000FF88;
defparam \scrolling_display|WideOr37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N12
cyclonev_lcell_comb \scrolling_display|WideOr36~0 (
// Equation(s):
// \scrolling_display|WideOr36~0_combout  = ( \scrolling_display|WideOr41~0_combout  & ( \scrolling_display|Mux40~1_combout  & ( (!\scrolling_display|Mux39~2_combout  & ((!\scrolling_display|Mux38~6_combout ) # ((\scrolling_display|Mux41~17_combout  & 
// !\scrolling_display|Mux37~5_combout )))) # (\scrolling_display|Mux39~2_combout  & (((!\scrolling_display|Mux37~5_combout )))) ) ) ) # ( \scrolling_display|WideOr41~0_combout  & ( !\scrolling_display|Mux40~1_combout  & ( 
// (!\scrolling_display|Mux38~6_combout  & (((\scrolling_display|Mux37~5_combout )) # (\scrolling_display|Mux41~17_combout ))) # (\scrolling_display|Mux38~6_combout  & ((!\scrolling_display|Mux39~2_combout ) # ((!\scrolling_display|Mux41~17_combout  & 
// !\scrolling_display|Mux37~5_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux41~17_combout ),
	.datab(!\scrolling_display|Mux38~6_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux37~5_combout ),
	.datae(!\scrolling_display|WideOr41~0_combout ),
	.dataf(!\scrolling_display|Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr36~0 .extended_lut = "off";
defparam \scrolling_display|WideOr36~0 .lut_mask = 64'h000076FC0000DFC0;
defparam \scrolling_display|WideOr36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N42
cyclonev_lcell_comb \scrolling_display|WideOr35~0 (
// Equation(s):
// \scrolling_display|WideOr35~0_combout  = ( \scrolling_display|Mux37~5_combout  & ( \scrolling_display|Mux40~1_combout  & ( (\scrolling_display|Mux36~2_combout  & (!\scrolling_display|Mux39~2_combout  & (!\scrolling_display|Mux41~17_combout  $ 
// (!\scrolling_display|Mux38~6_combout )))) ) ) ) # ( !\scrolling_display|Mux37~5_combout  & ( \scrolling_display|Mux40~1_combout  & ( (\scrolling_display|Mux36~2_combout  & ((!\scrolling_display|Mux41~17_combout  & ((!\scrolling_display|Mux38~6_combout ))) 
// # (\scrolling_display|Mux41~17_combout  & (!\scrolling_display|Mux39~2_combout  & \scrolling_display|Mux38~6_combout )))) ) ) ) # ( \scrolling_display|Mux37~5_combout  & ( !\scrolling_display|Mux40~1_combout  & ( (\scrolling_display|Mux36~2_combout  & 
// ((!\scrolling_display|Mux39~2_combout ) # ((!\scrolling_display|Mux41~17_combout  & !\scrolling_display|Mux38~6_combout )))) ) ) ) # ( !\scrolling_display|Mux37~5_combout  & ( !\scrolling_display|Mux40~1_combout  & ( (\scrolling_display|Mux36~2_combout  & 
// ((!\scrolling_display|Mux41~17_combout  & (!\scrolling_display|Mux39~2_combout  & \scrolling_display|Mux38~6_combout )) # (\scrolling_display|Mux41~17_combout  & ((!\scrolling_display|Mux38~6_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux41~17_combout ),
	.datab(!\scrolling_display|Mux36~2_combout ),
	.datac(!\scrolling_display|Mux39~2_combout ),
	.datad(!\scrolling_display|Mux38~6_combout ),
	.datae(!\scrolling_display|Mux37~5_combout ),
	.dataf(!\scrolling_display|Mux40~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr35~0 .extended_lut = "off";
defparam \scrolling_display|WideOr35~0 .lut_mask = 64'h1120323022101020;
defparam \scrolling_display|WideOr35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N0
cyclonev_lcell_comb \scrolling_display|WideOr35~1 (
// Equation(s):
// \scrolling_display|WideOr35~1_combout  = ( \scrolling_display|WideOr35~0_combout  & ( \scrolling_display|Mux35~6_combout  ) )

	.dataa(!\scrolling_display|Mux35~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr35~1 .extended_lut = "off";
defparam \scrolling_display|WideOr35~1 .lut_mask = 64'h0000000055555555;
defparam \scrolling_display|WideOr35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux1~2 (
// Equation(s):
// \scrolling_display|Mux1~2_combout  = ( \scrolling_display|text_data~37_combout  & ( \scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [0] & \Equal0~0_combout ) ) ) ) # ( !\scrolling_display|text_data~37_combout  & ( 
// \scrolling_display|text_pointer [1] & ( \Equal0~0_combout  ) ) ) # ( \scrolling_display|text_data~37_combout  & ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[19][5]~35_combout )) # 
// (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_data~36_combout  & \Equal0~0_combout )))) ) ) ) # ( !\scrolling_display|text_data~37_combout  & ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[19][5]~35_combout )) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_data~36_combout  & \Equal0~0_combout )))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[19][5]~35_combout ),
	.datac(!\scrolling_display|text_data~36_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_data~37_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~2 .extended_lut = "off";
defparam \scrolling_display|Mux1~2 .lut_mask = 64'h2272227200FF0055;
defparam \scrolling_display|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N45
cyclonev_lcell_comb \scrolling_display|Mux29~0 (
// Equation(s):
// \scrolling_display|Mux29~0_combout  = (\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [0] & !\scrolling_display|Mux1~0_combout ))

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux29~0 .extended_lut = "off";
defparam \scrolling_display|Mux29~0 .lut_mask = 64'h1010101010101010;
defparam \scrolling_display|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux1~3 (
// Equation(s):
// \scrolling_display|Mux1~3_combout  = ( \scrolling_display|text_data[19][5]~35_combout  & ( (\scrolling_display|text_pointer [1]) # (\scrolling_display|text_data[16][0]~19_combout ) ) ) # ( !\scrolling_display|text_data[19][5]~35_combout  & ( 
// (\scrolling_display|text_data[16][0]~19_combout  & !\scrolling_display|text_pointer [1]) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data[16][0]~19_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~3 .extended_lut = "off";
defparam \scrolling_display|Mux1~3 .lut_mask = 64'h303030303F3F3F3F;
defparam \scrolling_display|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux29~1 (
// Equation(s):
// \scrolling_display|Mux29~1_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux1~3_combout ) # (\scrolling_display|text_pointer [4]))) ) ) ) # ( 
// !\scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [1] & ( (\scrolling_display|Mux29~0_combout  & (!\scrolling_display|text_pointer [4] & \scrolling_display|text_pointer [2])) ) ) ) # ( \scrolling_display|text_pointer [3] & ( 
// !\scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux1~3_combout ) # (\scrolling_display|text_pointer [4]))) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [1] & ( 
// (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [2]) # (\scrolling_display|Mux29~0_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux29~0_combout ),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|Mux1~3_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux29~1 .extended_lut = "off";
defparam \scrolling_display|Mux29~1 .lut_mask = 64'hC4C4030F0404030F;
defparam \scrolling_display|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N30
cyclonev_lcell_comb \scrolling_display|Mux41~55 (
// Equation(s):
// \scrolling_display|Mux41~55_combout  = ( \scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout ))) # (\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[15][0]~20_combout )))) ) ) # ( !\scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|text_pointer [0] & (!\Equal0~0_combout  & !\scrolling_display|text_pointer [1])) # (\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_pointer [1]))) ) )

	.dataa(!\scrolling_display|text_data[15][0]~20_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~55 .extended_lut = "off";
defparam \scrolling_display|Mux41~55 .lut_mask = 64'hC00FC00FC500C500;
defparam \scrolling_display|Mux41~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux41~37 (
// Equation(s):
// \scrolling_display|Mux41~37_combout  = ((\Equal0~0_combout ) # (\scrolling_display|text_pointer [0])) # (\scrolling_display|text_pointer [1])

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~37 .extended_lut = "off";
defparam \scrolling_display|Mux41~37 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \scrolling_display|Mux41~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux29~2 (
// Equation(s):
// \scrolling_display|Mux29~2_combout  = ( !\scrolling_display|text_pointer [3] & ( ((\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux1~2_combout )) # (\scrolling_display|text_pointer [2] & 
// ((\scrolling_display|Mux41~37_combout )))))) # (\scrolling_display|Mux29~1_combout ) ) ) # ( \scrolling_display|text_pointer [3] & ( (((!\scrolling_display|text_pointer [2] & ((\scrolling_display|text_pointer [4]) # (\scrolling_display|Mux41~55_combout 
// )))) # (\scrolling_display|Mux29~1_combout )) ) )

	.dataa(!\scrolling_display|Mux1~2_combout ),
	.datab(!\scrolling_display|Mux29~1_combout ),
	.datac(!\scrolling_display|Mux41~55_combout ),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(!\scrolling_display|Mux41~37_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux29~2 .extended_lut = "on";
defparam \scrolling_display|Mux29~2 .lut_mask = 64'h33773FFF333F3333;
defparam \scrolling_display|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N27
cyclonev_lcell_comb \scrolling_display|Mux41~43 (
// Equation(s):
// \scrolling_display|Mux41~43_combout  = ( \Equal0~0_combout  & ( (!\LessThan0~0_combout  & (((!\scrolling_display|text_pointer [0] & \algorithm_select[1]~0_combout )) # (\main_fsm|invalid_zoom_error~0_combout ))) ) ) # ( !\Equal0~0_combout  & ( 
// \scrolling_display|text_pointer [0] ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\main_fsm|invalid_zoom_error~0_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\algorithm_select[1]~0_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~43 .extended_lut = "off";
defparam \scrolling_display|Mux41~43 .lut_mask = 64'h0F0F0F0F22A222A2;
defparam \scrolling_display|Mux41~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N36
cyclonev_lcell_comb \scrolling_display|Mux18~0 (
// Equation(s):
// \scrolling_display|Mux18~0_combout  = ( \scrolling_display|text_data[9][1]~13_combout  & ( (!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_data[10][1]~14_combout ) ) ) # ( !\scrolling_display|text_data[9][1]~13_combout  & ( 
// (\scrolling_display|text_pointer [0] & !\scrolling_display|text_data[10][1]~14_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[10][1]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[9][1]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~0 .extended_lut = "off";
defparam \scrolling_display|Mux18~0 .lut_mask = 64'h30303030FCFCFCFC;
defparam \scrolling_display|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N39
cyclonev_lcell_comb \scrolling_display|Mux41~44 (
// Equation(s):
// \scrolling_display|Mux41~44_combout  = ( \scrolling_display|Mux18~0_combout  & ( (\scrolling_display|Mux41~43_combout ) # (\scrolling_display|text_pointer [1]) ) ) # ( !\scrolling_display|Mux18~0_combout  & ( (!\scrolling_display|text_pointer [1] & 
// \scrolling_display|Mux41~43_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|Mux41~43_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~44 .extended_lut = "off";
defparam \scrolling_display|Mux41~44 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \scrolling_display|Mux41~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux34~2 (
// Equation(s):
// \scrolling_display|Mux34~2_combout  = ( \scrolling_display|text_pointer [3] & ( (\scrolling_display|text_pointer [2] & !\scrolling_display|text_pointer [4]) ) ) # ( !\scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2] & 
// \scrolling_display|text_pointer [4]) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux34~2 .extended_lut = "off";
defparam \scrolling_display|Mux34~2 .lut_mask = 64'h2222222244444444;
defparam \scrolling_display|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N45
cyclonev_lcell_comb \scrolling_display|Mux4~0 (
// Equation(s):
// \scrolling_display|Mux4~0_combout  = ( !\scrolling_display|Mux41~37_combout  & ( \scrolling_display|text_pointer [2] ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~0 .extended_lut = "off";
defparam \scrolling_display|Mux4~0 .lut_mask = 64'h5555555500000000;
defparam \scrolling_display|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N6
cyclonev_lcell_comb \scrolling_display|Mux41~46 (
// Equation(s):
// \scrolling_display|Mux41~46_combout  = ( \scrolling_display|text_data[7][1]~5_combout  & ( \scrolling_display|text_data[16][0]~19_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|text_data[19][2]~29_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[10][3]~30_combout )))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1])))) ) ) ) # ( 
// !\scrolling_display|text_data[7][1]~5_combout  & ( \scrolling_display|text_data[16][0]~19_combout  & ( ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[19][2]~29_combout ))) # (\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_data[10][3]~30_combout ))) # (\scrolling_display|text_pointer [0]) ) ) ) # ( \scrolling_display|text_data[7][1]~5_combout  & ( !\scrolling_display|text_data[16][0]~19_combout  & ( (!\scrolling_display|text_pointer [0] & 
// ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[19][2]~29_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[10][3]~30_combout )))) ) ) ) # ( !\scrolling_display|text_data[7][1]~5_combout  & ( 
// !\scrolling_display|text_data[16][0]~19_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[19][2]~29_combout ))) # (\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_data[10][3]~30_combout )))) # (\scrolling_display|text_pointer [0] & (((\scrolling_display|text_pointer [1])))) ) ) )

	.dataa(!\scrolling_display|text_data[10][3]~30_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[19][2]~29_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_data[7][1]~5_combout ),
	.dataf(!\scrolling_display|text_data[16][0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~46 .extended_lut = "off";
defparam \scrolling_display|Mux41~46 .lut_mask = 64'h0C770C443F773F44;
defparam \scrolling_display|Mux41~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N51
cyclonev_lcell_comb \scrolling_display|text_data[13][3]~42 (
// Equation(s):
// \scrolling_display|text_data[13][3]~42_combout  = ( \scrolling_display|text_data~18_combout  & ( (\Equal0~0_combout ) # (\scrolling_display|text_data[19][5]~3_combout ) ) ) # ( !\scrolling_display|text_data~18_combout  & ( 
// (!\scrolling_display|text_data[19][5]~3_combout  & \Equal0~0_combout ) ) )

	.dataa(!\scrolling_display|text_data[19][5]~3_combout ),
	.datab(gnd),
	.datac(!\Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[13][3]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[13][3]~42 .extended_lut = "off";
defparam \scrolling_display|text_data[13][3]~42 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \scrolling_display|text_data[13][3]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N12
cyclonev_lcell_comb \scrolling_display|Mux41~45 (
// Equation(s):
// \scrolling_display|Mux41~45_combout  = ( \LessThan0~0_combout  & ( \scrolling_display|text_data[6][1]~11_combout  & ( (!\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1])) # (\scrolling_display|Mux1~0_combout ))) # 
// (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1] & \scrolling_display|text_data[13][3]~42_combout )))) ) ) ) # ( !\LessThan0~0_combout  & ( \scrolling_display|text_data[6][1]~11_combout  & ( (!\scrolling_display|text_pointer 
// [0] & (\scrolling_display|Mux1~0_combout  & (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1] & \scrolling_display|text_data[13][3]~42_combout )))) ) ) ) # ( \LessThan0~0_combout  & ( 
// !\scrolling_display|text_data[6][1]~11_combout  & ( (!\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1])) # (\scrolling_display|Mux1~0_combout ))) # (\scrolling_display|text_pointer [0] & 
// (((\scrolling_display|text_data[13][3]~42_combout ) # (\scrolling_display|text_pointer [1])))) ) ) ) # ( !\LessThan0~0_combout  & ( !\scrolling_display|text_data[6][1]~11_combout  & ( (!\scrolling_display|text_pointer [0] & 
// (\scrolling_display|Mux1~0_combout  & (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[13][3]~42_combout ) # (\scrolling_display|text_pointer [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|Mux1~0_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[13][3]~42_combout ),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\scrolling_display|text_data[6][1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~45 .extended_lut = "off";
defparam \scrolling_display|Mux41~45 .lut_mask = 64'h0757A7F70252A2F2;
defparam \scrolling_display|Mux41~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N36
cyclonev_lcell_comb \scrolling_display|Mux41~47 (
// Equation(s):
// \scrolling_display|Mux41~47_combout  = ( \algorithm_select[0]~1_combout  & ( (\scrolling_display|text_data[19][5]~3_combout  & ((\scrolling_display|text_pointer [0]) # (\main_fsm|invalid_zoom_error~0_combout ))) ) ) # ( !\algorithm_select[0]~1_combout  & 
// ( (\scrolling_display|text_data[19][5]~3_combout  & (((\algorithm_select[1]~0_combout  & !\scrolling_display|text_pointer [0])) # (\main_fsm|invalid_zoom_error~0_combout ))) ) )

	.dataa(!\scrolling_display|text_data[19][5]~3_combout ),
	.datab(!\algorithm_select[1]~0_combout ),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\algorithm_select[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~47 .extended_lut = "off";
defparam \scrolling_display|Mux41~47 .lut_mask = 64'h1505150505550555;
defparam \scrolling_display|Mux41~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N48
cyclonev_lcell_comb \scrolling_display|Mux31~0 (
// Equation(s):
// \scrolling_display|Mux31~0_combout  = ( \scrolling_display|Mux41~45_combout  & ( \scrolling_display|Mux41~47_combout  & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2] & ((\scrolling_display|text_pointer [1]))) # 
// (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~46_combout )))) # (\scrolling_display|text_pointer [3] & (((!\scrolling_display|text_pointer [2])))) ) ) ) # ( !\scrolling_display|Mux41~45_combout  & ( \scrolling_display|Mux41~47_combout  
// & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2] & ((\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~46_combout )))) ) ) ) # ( \scrolling_display|Mux41~45_combout  
// & ( !\scrolling_display|Mux41~47_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~46_combout  & \scrolling_display|text_pointer [2])) # (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2]))) ) ) ) # 
// ( !\scrolling_display|Mux41~45_combout  & ( !\scrolling_display|Mux41~47_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~46_combout  & \scrolling_display|text_pointer [2])) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux41~46_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|Mux41~45_combout ),
	.dataf(!\scrolling_display|Mux41~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux31~0 .extended_lut = "off";
defparam \scrolling_display|Mux31~0 .lut_mask = 64'h0202525202A252F2;
defparam \scrolling_display|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux41~42 (
// Equation(s):
// \scrolling_display|Mux41~42_combout  = ( \scrolling_display|text_data~7_combout  & ( \resizer|Mux7~0_combout  & ( !\scrolling_display|text_pointer [0] $ (((!\scrolling_display|text_pointer [1]) # (\Equal0~1_combout ))) ) ) ) # ( 
// !\scrolling_display|text_data~7_combout  & ( \resizer|Mux7~0_combout  & ( (\scrolling_display|text_pointer [0] & \Equal0~1_combout ) ) ) ) # ( \scrolling_display|text_data~7_combout  & ( !\resizer|Mux7~0_combout  & ( (!\scrolling_display|text_pointer [1] 
// & ((!\scrolling_display|text_data~8_combout ) # (\scrolling_display|text_pointer [0]))) # (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0]))) ) ) ) # ( !\scrolling_display|text_data~7_combout  & ( !\resizer|Mux7~0_combout  & ( 
// (!\scrolling_display|text_data~8_combout  & (!\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [0])) ) ) )

	.dataa(!\scrolling_display|text_data~8_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\Equal0~1_combout ),
	.datae(!\scrolling_display|text_data~7_combout ),
	.dataf(!\resizer|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~42 .extended_lut = "off";
defparam \scrolling_display|Mux41~42 .lut_mask = 64'h8080BCBC000F3C0F;
defparam \scrolling_display|Mux41~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N9
cyclonev_lcell_comb \scrolling_display|Mux34~1 (
// Equation(s):
// \scrolling_display|Mux34~1_combout  = ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [2] $ (!\scrolling_display|text_pointer [4]) ) ) # ( !\scrolling_display|text_pointer [3] & ( (\scrolling_display|text_pointer [2] & 
// \scrolling_display|text_pointer [4]) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux34~1 .extended_lut = "off";
defparam \scrolling_display|Mux34~1 .lut_mask = 64'h1111111166666666;
defparam \scrolling_display|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux31~1 (
// Equation(s):
// \scrolling_display|Mux31~1_combout  = ( \scrolling_display|Mux41~42_combout  & ( \scrolling_display|Mux34~1_combout  & ( (!\scrolling_display|Mux34~2_combout  & ((\scrolling_display|Mux4~0_combout ))) # (\scrolling_display|Mux34~2_combout  & 
// (\scrolling_display|Mux41~44_combout )) ) ) ) # ( !\scrolling_display|Mux41~42_combout  & ( \scrolling_display|Mux34~1_combout  & ( (!\scrolling_display|Mux34~2_combout  & ((\scrolling_display|Mux4~0_combout ))) # (\scrolling_display|Mux34~2_combout  & 
// (\scrolling_display|Mux41~44_combout )) ) ) ) # ( \scrolling_display|Mux41~42_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (\scrolling_display|Mux31~0_combout ) # (\scrolling_display|Mux34~2_combout ) ) ) ) # ( 
// !\scrolling_display|Mux41~42_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (!\scrolling_display|Mux34~2_combout  & \scrolling_display|Mux31~0_combout ) ) ) )

	.dataa(!\scrolling_display|Mux41~44_combout ),
	.datab(!\scrolling_display|Mux34~2_combout ),
	.datac(!\scrolling_display|Mux4~0_combout ),
	.datad(!\scrolling_display|Mux31~0_combout ),
	.datae(!\scrolling_display|Mux41~42_combout ),
	.dataf(!\scrolling_display|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux31~1 .extended_lut = "off";
defparam \scrolling_display|Mux31~1 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \scrolling_display|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N12
cyclonev_lcell_comb \scrolling_display|Mux5~3 (
// Equation(s):
// \scrolling_display|Mux5~3_combout  = ( \main_fsm|invalid_zoom_error~0_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[17][1]~17_combout )) # (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_data[19][5]~3_combout ))) ) ) ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[17][1]~17_combout )) # 
// (\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_data[19][5]~3_combout ) # (\scrolling_display|text_data~10_combout )))) ) ) ) # ( \main_fsm|invalid_zoom_error~0_combout  & ( !\scrolling_display|text_pointer [0] & ( 
// !\scrolling_display|text_data[19][5]~3_combout  $ (!\scrolling_display|text_pointer [1]) ) ) ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_data[19][5]~3_combout  & 
// \scrolling_display|text_pointer [1]) ) ) )

	.dataa(!\scrolling_display|text_data[17][1]~17_combout ),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data~10_combout ),
	.datae(!\main_fsm|invalid_zoom_error~0_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~3 .extended_lut = "off";
defparam \scrolling_display|Mux5~3 .lut_mask = 64'h0C0C3C3C5C5F5C5C;
defparam \scrolling_display|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N42
cyclonev_lcell_comb \scrolling_display|Mux5~1 (
// Equation(s):
// \scrolling_display|Mux5~1_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[8][1]~4_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[9][1]~13_combout ))) # (\scrolling_display|text_pointer 
// [1] & (!\scrolling_display|text_data[11][1]~12_combout )) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[8][1]~4_combout  & ( (!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_data[10][1]~14_combout ) ) ) 
// ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[8][1]~4_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[9][1]~13_combout ))) # (\scrolling_display|text_pointer [1] & 
// (!\scrolling_display|text_data[11][1]~12_combout )) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[8][1]~4_combout  & ( (\scrolling_display|text_pointer [1] & !\scrolling_display|text_data[10][1]~14_combout ) ) ) )

	.dataa(!\scrolling_display|text_data[11][1]~12_combout ),
	.datab(!\scrolling_display|text_data[9][1]~13_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[10][1]~14_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_data[8][1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~1 .extended_lut = "off";
defparam \scrolling_display|Mux5~1 .lut_mask = 64'h0F003A3AFFF03A3A;
defparam \scrolling_display|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N57
cyclonev_lcell_comb \scrolling_display|Mux5~2 (
// Equation(s):
// \scrolling_display|Mux5~2_combout  = ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & \scrolling_display|text_data[12][1]~15_combout ) ) ) # ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] 
// & ((\scrolling_display|text_data[6][1]~11_combout ))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[21][1]~27_combout )) ) )

	.dataa(!\scrolling_display|text_data[21][1]~27_combout ),
	.datab(!\scrolling_display|text_data[6][1]~11_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_data[12][1]~15_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~2 .extended_lut = "off";
defparam \scrolling_display|Mux5~2 .lut_mask = 64'h3535353500F000F0;
defparam \scrolling_display|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux41~30 (
// Equation(s):
// \scrolling_display|Mux41~30_combout  = ( \scrolling_display|text_data[7][1]~5_combout  & ( (!\scrolling_display|text_pointer [0] & \scrolling_display|text_data[6][1]~11_combout ) ) ) # ( !\scrolling_display|text_data[7][1]~5_combout  & ( 
// (\scrolling_display|text_data[6][1]~11_combout ) # (\scrolling_display|text_pointer [0]) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[6][1]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[7][1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~30 .extended_lut = "off";
defparam \scrolling_display|Mux41~30 .lut_mask = 64'h3F3F3F3F0C0C0C0C;
defparam \scrolling_display|Mux41~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux5~0 (
// Equation(s):
// \scrolling_display|Mux5~0_combout  = ( \scrolling_display|Mux1~0_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][0]~1_combout ))) # (\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_data[8][1]~4_combout )) ) ) ) # ( !\scrolling_display|Mux1~0_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][0]~1_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[8][1]~4_combout )) ) ) ) # ( \scrolling_display|Mux1~0_combout  & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_data[12][1]~15_combout ) # 
// (\scrolling_display|text_pointer [1]) ) ) ) # ( !\scrolling_display|Mux1~0_combout  & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & \scrolling_display|text_data[12][1]~15_combout ) ) ) )

	.dataa(!\scrolling_display|text_data[8][1]~4_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[12][0]~1_combout ),
	.datad(!\scrolling_display|text_data[12][1]~15_combout ),
	.datae(!\scrolling_display|Mux1~0_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~0 .extended_lut = "off";
defparam \scrolling_display|Mux5~0 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \scrolling_display|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N3
cyclonev_lcell_comb \scrolling_display|Mux33~0 (
// Equation(s):
// \scrolling_display|Mux33~0_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|Mux5~0_combout  ) ) # ( !\scrolling_display|text_pointer [3] & ( (\scrolling_display|text_pointer [1] & \scrolling_display|Mux41~30_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|Mux41~30_combout ),
	.datac(gnd),
	.datad(!\scrolling_display|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux33~0 .extended_lut = "off";
defparam \scrolling_display|Mux33~0 .lut_mask = 64'h1111111100FF00FF;
defparam \scrolling_display|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux33~1 (
// Equation(s):
// \scrolling_display|Mux33~1_combout  = ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux33~0_combout )))) # (\scrolling_display|text_pointer [4] & ((((\scrolling_display|Mux5~2_combout  & 
// !\scrolling_display|text_pointer [3]))))) ) ) # ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [4] & (((!\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux5~1_combout ))) # (\scrolling_display|text_pointer [3] & 
// (\scrolling_display|Mux5~3_combout ))))) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|Mux5~3_combout ),
	.datac(!\scrolling_display|Mux5~1_combout ),
	.datad(!\scrolling_display|Mux5~2_combout ),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(!\scrolling_display|Mux33~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux33~1 .extended_lut = "on";
defparam \scrolling_display|Mux33~1 .lut_mask = 64'h0A5F0A0A0A0A2222;
defparam \scrolling_display|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N48
cyclonev_lcell_comb \scrolling_display|Mux41~49 (
// Equation(s):
// \scrolling_display|Mux41~49_combout  = ( \scrolling_display|text_data~34_combout  & ( \Equal0~0_combout  & ( ((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data~8_combout )) # (\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data~22_combout )))) # (\scrolling_display|text_pointer [1]) ) ) ) # ( !\scrolling_display|text_data~34_combout  & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & 
// (!\scrolling_display|text_data~8_combout )) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data~22_combout ))))) # (\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [0])))) ) ) ) # ( 
// \scrolling_display|text_data~34_combout  & ( !\Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_data~34_combout  & ( !\Equal0~0_combout  & ( 
// (!\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [0]) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_data~8_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_data~22_combout ),
	.datae(!\scrolling_display|text_data~34_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~49 .extended_lut = "off";
defparam \scrolling_display|Mux41~49 .lut_mask = 64'hA0A0A0A0D0DAD5DF;
defparam \scrolling_display|Mux41~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux41~48 (
// Equation(s):
// \scrolling_display|Mux41~48_combout  = ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data~7_combout  & \Equal0~0_combout )) ) ) # ( !\scrolling_display|text_pointer [0] & ( 
// (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[9][1]~13_combout )) # (\scrolling_display|text_pointer [1] & (((!\Equal0~0_combout ) # (\scrolling_display|text_data~7_combout )))) ) )

	.dataa(!\scrolling_display|text_data[9][1]~13_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data~7_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~48 .extended_lut = "off";
defparam \scrolling_display|Mux41~48 .lut_mask = 64'h77477747000C000C;
defparam \scrolling_display|Mux41~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N45
cyclonev_lcell_comb \scrolling_display|Mux41~52 (
// Equation(s):
// \scrolling_display|Mux41~52_combout  = ( \scrolling_display|text_data~8_combout  & ( \scrolling_display|text_pointer [0] ) ) # ( !\scrolling_display|text_data~8_combout  & ( (!\Equal0~0_combout  & (((\scrolling_display|text_pointer [0])))) # 
// (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0] & ((!\algorithm_select[0]~1_combout ))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|Decoder0~1_combout )))) ) )

	.dataa(!\scrolling_display|Decoder0~1_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\algorithm_select[0]~1_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~52 .extended_lut = "off";
defparam \scrolling_display|Mux41~52 .lut_mask = 64'h30EE30EE00FF00FF;
defparam \scrolling_display|Mux41~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux41~50 (
// Equation(s):
// \scrolling_display|Mux41~50_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[11][0]~24_combout  & ( (!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[10][0]~23_combout ))) # 
// (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[10][2]~32_combout )) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[11][0]~24_combout  & ( (!\scrolling_display|text_pointer [0]) # 
// (\scrolling_display|text_data[13][2]~31_combout ) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[11][0]~24_combout  & ( (!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[10][0]~23_combout ))) # 
// (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[10][2]~32_combout )) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[11][0]~24_combout  & ( (\scrolling_display|text_data[13][2]~31_combout  & 
// \scrolling_display|text_pointer [0]) ) ) )

	.dataa(!\scrolling_display|text_data[13][2]~31_combout ),
	.datab(!\scrolling_display|text_data[10][2]~32_combout ),
	.datac(!\scrolling_display|text_data[10][0]~23_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[11][0]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~50 .extended_lut = "off";
defparam \scrolling_display|Mux41~50 .lut_mask = 64'h00550F33FF550F33;
defparam \scrolling_display|Mux41~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N30
cyclonev_lcell_comb \scrolling_display|text_data[8][2]~43 (
// Equation(s):
// \scrolling_display|text_data[8][2]~43_combout  = ( !\scrolling_display|Decoder0~0_combout  & ( (!\scrolling_display|text_data~8_combout  & \Equal0~0_combout ) ) )

	.dataa(!\scrolling_display|text_data~8_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[8][2]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[8][2]~43 .extended_lut = "off";
defparam \scrolling_display|text_data[8][2]~43 .lut_mask = 64'h2222222200000000;
defparam \scrolling_display|text_data[8][2]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N6
cyclonev_lcell_comb \scrolling_display|Mux41~51 (
// Equation(s):
// \scrolling_display|Mux41~51_combout  = ( \scrolling_display|text_data~6_combout  & ( \scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[8][2]~43_combout ) # 
// ((\scrolling_display|text_pointer [0])))) # (\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_data~0_combout  & !\scrolling_display|text_pointer [0])))) ) ) ) # ( !\scrolling_display|text_data~6_combout  & ( 
// \scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[8][2]~43_combout )) # (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_data~0_combout ))))) ) ) ) # ( \scrolling_display|text_data~6_combout  & ( !\scrolling_display|text_data[19][5]~3_combout  & ( ((!\scrolling_display|text_pointer [1] & !\scrolling_display|text_data[8][2]~43_combout )) # 
// (\scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_data~6_combout  & ( !\scrolling_display|text_data[19][5]~3_combout  & ( ((!\scrolling_display|text_pointer [1] & !\scrolling_display|text_data[8][2]~43_combout )) # 
// (\scrolling_display|text_pointer [0]) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_data[8][2]~43_combout ),
	.datac(!\scrolling_display|text_data~0_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|text_data~6_combout ),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~51 .extended_lut = "off";
defparam \scrolling_display|Mux41~51 .lut_mask = 64'h88FF88FFD800D8AA;
defparam \scrolling_display|Mux41~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N6
cyclonev_lcell_comb \scrolling_display|Mux32~0 (
// Equation(s):
// \scrolling_display|Mux32~0_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|Mux41~51_combout  & ( (!\scrolling_display|text_pointer [3] & (((\scrolling_display|text_pointer [2])) # (\scrolling_display|Mux41~52_combout ))) # 
// (\scrolling_display|text_pointer [3] & (((!\scrolling_display|text_pointer [2] & \scrolling_display|Mux41~50_combout )))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|Mux41~51_combout  & ( (!\scrolling_display|text_pointer [3] & 
// (\scrolling_display|text_pointer [2])) # (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] & \scrolling_display|Mux41~50_combout )) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|Mux41~51_combout  & ( 
// (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~52_combout )) # (\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux41~50_combout ))))) ) ) ) # ( !\scrolling_display|text_pointer [1] & 
// ( !\scrolling_display|Mux41~51_combout  & ( (\scrolling_display|text_pointer [3] & (!\scrolling_display|text_pointer [2] & \scrolling_display|Mux41~50_combout )) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux41~52_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|Mux41~50_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|Mux41~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux32~0 .extended_lut = "off";
defparam \scrolling_display|Mux32~0 .lut_mask = 64'h005020700A5A2A7A;
defparam \scrolling_display|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux32~1 (
// Equation(s):
// \scrolling_display|Mux32~1_combout  = ( \scrolling_display|Mux32~0_combout  & ( \scrolling_display|Mux34~1_combout  & ( (!\scrolling_display|Mux34~2_combout  & ((\scrolling_display|Mux4~0_combout ))) # (\scrolling_display|Mux34~2_combout  & 
// (!\scrolling_display|Mux41~49_combout )) ) ) ) # ( !\scrolling_display|Mux32~0_combout  & ( \scrolling_display|Mux34~1_combout  & ( (!\scrolling_display|Mux34~2_combout  & ((\scrolling_display|Mux4~0_combout ))) # (\scrolling_display|Mux34~2_combout  & 
// (!\scrolling_display|Mux41~49_combout )) ) ) ) # ( \scrolling_display|Mux32~0_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (!\scrolling_display|Mux34~2_combout ) # (\scrolling_display|Mux41~48_combout ) ) ) ) # ( 
// !\scrolling_display|Mux32~0_combout  & ( !\scrolling_display|Mux34~1_combout  & ( (\scrolling_display|Mux34~2_combout  & \scrolling_display|Mux41~48_combout ) ) ) )

	.dataa(!\scrolling_display|Mux41~49_combout ),
	.datab(!\scrolling_display|Mux34~2_combout ),
	.datac(!\scrolling_display|Mux4~0_combout ),
	.datad(!\scrolling_display|Mux41~48_combout ),
	.datae(!\scrolling_display|Mux32~0_combout ),
	.dataf(!\scrolling_display|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux32~1 .extended_lut = "off";
defparam \scrolling_display|Mux32~1 .lut_mask = 64'h0033CCFF2E2E2E2E;
defparam \scrolling_display|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux41~38 (
// Equation(s):
// \scrolling_display|Mux41~38_combout  = ( \scrolling_display|text_data[11][1]~12_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[19][5]~3_combout ))) # 
// (\scrolling_display|text_pointer [1] & (!\Equal0~0_combout )))) ) ) # ( !\scrolling_display|text_data[11][1]~12_combout  & ( (!\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_data[19][5]~3_combout )) # (\scrolling_display|text_pointer 
// [0]))) # (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [0] & (!\Equal0~0_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_data[19][5]~3_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[11][1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~38 .extended_lut = "off";
defparam \scrolling_display|Mux41~38 .lut_mask = 64'hEA62EA62C840C840;
defparam \scrolling_display|Mux41~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N54
cyclonev_lcell_comb \scrolling_display|text_data[9][2]~41 (
// Equation(s):
// \scrolling_display|text_data[9][2]~41_combout  = ( \scrolling_display|text_data[19][5]~3_combout  & ( \scrolling_display|text_data~6_combout  ) ) # ( !\scrolling_display|text_data[19][5]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[9][2]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[9][2]~41 .extended_lut = "off";
defparam \scrolling_display|text_data[9][2]~41 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \scrolling_display|text_data[9][2]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N30
cyclonev_lcell_comb \scrolling_display|Mux41~40 (
// Equation(s):
// \scrolling_display|Mux41~40_combout  = ( \scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [0] & !\scrolling_display|text_data[10][3]~30_combout ) ) ) # ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer 
// [0] & ((!\scrolling_display|text_data[10][0]~23_combout ))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[11][1]~12_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[11][1]~12_combout ),
	.datac(!\scrolling_display|text_data[10][0]~23_combout ),
	.datad(!\scrolling_display|text_data[10][3]~30_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~40 .extended_lut = "off";
defparam \scrolling_display|Mux41~40 .lut_mask = 64'hE4E4E4E455005500;
defparam \scrolling_display|Mux41~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N42
cyclonev_lcell_comb \scrolling_display|Mux41~41 (
// Equation(s):
// \scrolling_display|Mux41~41_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|Decoder0~0_combout  & ( (!\main_fsm|invalid_zoom_error~0_combout  & \scrolling_display|text_data[19][5]~3_combout ) ) ) ) # ( 
// !\scrolling_display|text_pointer [0] & ( \scrolling_display|Decoder0~0_combout  & ( (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[19][5]~3_combout  & ((\scrolling_display|Decoder0~1_combout ) # 
// (\main_fsm|invalid_zoom_error~0_combout )))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|Decoder0~0_combout  & ( (\scrolling_display|text_data[19][5]~3_combout  & ((!\scrolling_display|text_pointer [1] & 
// (!\main_fsm|invalid_zoom_error~0_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|Decoder0~1_combout ) # (\main_fsm|invalid_zoom_error~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\main_fsm|invalid_zoom_error~0_combout ),
	.datac(!\scrolling_display|text_data[19][5]~3_combout ),
	.datad(!\scrolling_display|Decoder0~1_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~41 .extended_lut = "off";
defparam \scrolling_display|Mux41~41 .lut_mask = 64'h090D000001050C0C;
defparam \scrolling_display|Mux41~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N0
cyclonev_lcell_comb \scrolling_display|Mux30~1 (
// Equation(s):
// \scrolling_display|Mux30~1_combout  = ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|text_data[9][2]~41_combout  & (((\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [0]))))) # 
// (\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux41~41_combout )))) ) ) # ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux41~40_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_data[9][2]~41_combout ),
	.datac(!\scrolling_display|Mux41~40_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(!\scrolling_display|Mux41~41_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux30~1 .extended_lut = "on";
defparam \scrolling_display|Mux30~1 .lut_mask = 64'h05270A0A05050A0A;
defparam \scrolling_display|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N33
cyclonev_lcell_comb \scrolling_display|Mux41~39 (
// Equation(s):
// \scrolling_display|Mux41~39_combout  = ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & (\LessThan0~0_combout )) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[12][1]~15_combout ))) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( (\LessThan0~0_combout  & \scrolling_display|text_pointer [0]) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[12][1]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~39 .extended_lut = "off";
defparam \scrolling_display|Mux41~39 .lut_mask = 64'h1111111147474747;
defparam \scrolling_display|Mux41~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux30~0 (
// Equation(s):
// \scrolling_display|Mux30~0_combout  = ( \scrolling_display|Mux30~1_combout  & ( \scrolling_display|Mux41~39_combout  & ( (!\scrolling_display|text_pointer [4]) # ((!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~38_combout  & 
// !\scrolling_display|text_pointer [3])) # (\scrolling_display|text_pointer [2] & ((\scrolling_display|text_pointer [3])))) ) ) ) # ( !\scrolling_display|Mux30~1_combout  & ( \scrolling_display|Mux41~39_combout  & ( (!\scrolling_display|text_pointer [2] & 
// (\scrolling_display|Mux41~38_combout  & (!\scrolling_display|text_pointer [3] & \scrolling_display|text_pointer [4]))) # (\scrolling_display|text_pointer [2] & (((\scrolling_display|text_pointer [3] & !\scrolling_display|text_pointer [4])))) ) ) ) # ( 
// \scrolling_display|Mux30~1_combout  & ( !\scrolling_display|Mux41~39_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [4]) # ((\scrolling_display|Mux41~38_combout  & !\scrolling_display|text_pointer [3])))) # 
// (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] $ (\scrolling_display|text_pointer [4])))) ) ) ) # ( !\scrolling_display|Mux30~1_combout  & ( !\scrolling_display|Mux41~39_combout  & ( (\scrolling_display|Mux41~38_combout  & 
// (!\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [3] & \scrolling_display|text_pointer [4]))) ) ) )

	.dataa(!\scrolling_display|Mux41~38_combout ),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|Mux30~1_combout ),
	.dataf(!\scrolling_display|Mux41~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux30~0 .extended_lut = "off";
defparam \scrolling_display|Mux30~0 .lut_mask = 64'h0040FC430340FF43;
defparam \scrolling_display|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux41~34 (
// Equation(s):
// \scrolling_display|Mux41~34_combout  = ( \scrolling_display|Decoder0~0_combout  & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[19][5]~3_combout ) # ((!\scrolling_display|text_pointer [0] & \main_fsm|invalid_zoom_error~0_combout 
// )))) ) ) # ( !\scrolling_display|Decoder0~0_combout  & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[19][5]~3_combout ) # (!\scrolling_display|text_pointer [0] $ (!\main_fsm|invalid_zoom_error~0_combout )))) ) )

	.dataa(!\scrolling_display|text_data[19][5]~3_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~34 .extended_lut = "off";
defparam \scrolling_display|Mux41~34 .lut_mask = 64'h00BE00BE00AE00AE;
defparam \scrolling_display|Mux41~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N39
cyclonev_lcell_comb \scrolling_display|text_data[13][0]~38 (
// Equation(s):
// \scrolling_display|text_data[13][0]~38_combout  = (!\Equal0~0_combout ) # (\scrolling_display|text_data~22_combout )

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[13][0]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[13][0]~38 .extended_lut = "off";
defparam \scrolling_display|text_data[13][0]~38 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \scrolling_display|text_data[13][0]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N36
cyclonev_lcell_comb \scrolling_display|text_data[14][0]~39 (
// Equation(s):
// \scrolling_display|text_data[14][0]~39_combout  = ( !\scrolling_display|text_data~8_combout  & ( (\Equal0~0_combout  & !\algorithm_select[1]~0_combout ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(gnd),
	.datac(!\algorithm_select[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[14][0]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[14][0]~39 .extended_lut = "off";
defparam \scrolling_display|text_data[14][0]~39 .lut_mask = 64'h5050505000000000;
defparam \scrolling_display|text_data[14][0]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux41~35 (
// Equation(s):
// \scrolling_display|Mux41~35_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[15][0]~21_combout  & ( (\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data[14][0]~39_combout ) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[15][0]~21_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[12][0]~1_combout )) # (\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data[13][0]~38_combout ))) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[15][0]~21_combout  & ( (\scrolling_display|text_data[14][0]~39_combout  & !\scrolling_display|text_pointer [0]) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[15][0]~21_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[12][0]~1_combout )) # (\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data[13][0]~38_combout ))) ) ) )

	.dataa(!\scrolling_display|text_data[12][0]~1_combout ),
	.datab(!\scrolling_display|text_data[13][0]~38_combout ),
	.datac(!\scrolling_display|text_data[14][0]~39_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[15][0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~35 .extended_lut = "off";
defparam \scrolling_display|Mux41~35 .lut_mask = 64'h55330F0055330FFF;
defparam \scrolling_display|Mux41~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N12
cyclonev_lcell_comb \scrolling_display|text_data[8][0]~40 (
// Equation(s):
// \scrolling_display|text_data[8][0]~40_combout  = ( \scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|Decoder0~1_combout  & !\main_fsm|invalid_zoom_error~0_combout ) ) )

	.dataa(!\scrolling_display|Decoder0~1_combout ),
	.datab(gnd),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|text_data[8][0]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|text_data[8][0]~40 .extended_lut = "off";
defparam \scrolling_display|text_data[8][0]~40 .lut_mask = 64'h00000000A0A0A0A0;
defparam \scrolling_display|text_data[8][0]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux41~36 (
// Equation(s):
// \scrolling_display|Mux41~36_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[11][0]~24_combout  & ( (\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data[10][0]~23_combout ) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[11][0]~24_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[8][0]~40_combout )) # (\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data[11][1]~12_combout ))) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[11][0]~24_combout  & ( (\scrolling_display|text_data[10][0]~23_combout  & !\scrolling_display|text_pointer [0]) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[11][0]~24_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[8][0]~40_combout )) # (\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data[11][1]~12_combout ))) ) ) )

	.dataa(!\scrolling_display|text_data[8][0]~40_combout ),
	.datab(!\scrolling_display|text_data[11][1]~12_combout ),
	.datac(!\scrolling_display|text_data[10][0]~23_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[11][0]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~36 .extended_lut = "off";
defparam \scrolling_display|Mux41~36 .lut_mask = 64'h55330F0055330FFF;
defparam \scrolling_display|Mux41~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux34~0 (
// Equation(s):
// \scrolling_display|Mux34~0_combout  = ( \scrolling_display|Mux41~36_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~34_combout )) # (\scrolling_display|text_pointer [3] & 
// ((\scrolling_display|Mux41~35_combout ))))) # (\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [3])))) ) ) # ( !\scrolling_display|Mux41~36_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer 
// [3] & (\scrolling_display|Mux41~34_combout )) # (\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux41~35_combout ))))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux41~34_combout ),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|Mux41~35_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux34~0 .extended_lut = "off";
defparam \scrolling_display|Mux34~0 .lut_mask = 64'h202A202A707A707A;
defparam \scrolling_display|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N0
cyclonev_lcell_comb \scrolling_display|Mux41~33 (
// Equation(s):
// \scrolling_display|Mux41~33_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_data~18_combout  & ( (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0] & ((\LessThan0~0_combout ) # (\scrolling_display|text_data~2_combout 
// ))) # (\scrolling_display|text_pointer [0] & ((!\LessThan0~0_combout ))))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_data~18_combout  & ( ((!\LessThan0~0_combout  & \Equal0~0_combout )) # (\scrolling_display|text_pointer 
// [0]) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data~18_combout  & ( (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0] & ((\LessThan0~0_combout ) # (\scrolling_display|text_data~2_combout ))) # 
// (\scrolling_display|text_pointer [0] & ((!\LessThan0~0_combout ))))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data~18_combout  & ( (\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout ) # (\LessThan0~0_combout ))) 
// ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data~2_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~33 .extended_lut = "off";
defparam \scrolling_display|Mux41~33 .lut_mask = 64'h5505007A55F5007A;
defparam \scrolling_display|Mux41~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N51
cyclonev_lcell_comb \scrolling_display|Mux41~31 (
// Equation(s):
// \scrolling_display|Mux41~31_combout  = ( \LessThan0~0_combout  & ( (!\Equal0~0_combout  & \scrolling_display|text_pointer [0]) ) ) # ( !\LessThan0~0_combout  & ( (!\Equal0~0_combout  & (\scrolling_display|text_pointer [0])) # (\Equal0~0_combout  & 
// ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data~25_combout ))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data~6_combout )))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data~6_combout ),
	.datad(!\scrolling_display|text_data~25_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~31 .extended_lut = "off";
defparam \scrolling_display|Mux41~31 .lut_mask = 64'h2367236722222222;
defparam \scrolling_display|Mux41~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N3
cyclonev_lcell_comb \scrolling_display|Mux41~32 (
// Equation(s):
// \scrolling_display|Mux41~32_combout  = (!\scrolling_display|text_pointer [1] & \scrolling_display|Mux41~31_combout )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|Mux41~31_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~32 .extended_lut = "off";
defparam \scrolling_display|Mux41~32 .lut_mask = 64'h2222222222222222;
defparam \scrolling_display|Mux41~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N0
cyclonev_lcell_comb \scrolling_display|Mux34~3 (
// Equation(s):
// \scrolling_display|Mux34~3_combout  = ( \scrolling_display|Mux41~32_combout  & ( \scrolling_display|Mux4~0_combout  & ( (!\scrolling_display|Mux34~2_combout  & (((\scrolling_display|Mux34~1_combout )) # (\scrolling_display|Mux34~0_combout ))) # 
// (\scrolling_display|Mux34~2_combout  & (((!\scrolling_display|Mux41~33_combout ) # (!\scrolling_display|Mux34~1_combout )))) ) ) ) # ( !\scrolling_display|Mux41~32_combout  & ( \scrolling_display|Mux4~0_combout  & ( (!\scrolling_display|Mux34~2_combout  & 
// (((\scrolling_display|Mux34~1_combout )) # (\scrolling_display|Mux34~0_combout ))) # (\scrolling_display|Mux34~2_combout  & (((!\scrolling_display|Mux41~33_combout  & \scrolling_display|Mux34~1_combout )))) ) ) ) # ( \scrolling_display|Mux41~32_combout  & 
// ( !\scrolling_display|Mux4~0_combout  & ( (!\scrolling_display|Mux34~2_combout  & (\scrolling_display|Mux34~0_combout  & ((!\scrolling_display|Mux34~1_combout )))) # (\scrolling_display|Mux34~2_combout  & (((!\scrolling_display|Mux41~33_combout ) # 
// (!\scrolling_display|Mux34~1_combout )))) ) ) ) # ( !\scrolling_display|Mux41~32_combout  & ( !\scrolling_display|Mux4~0_combout  & ( (!\scrolling_display|Mux34~2_combout  & (\scrolling_display|Mux34~0_combout  & ((!\scrolling_display|Mux34~1_combout )))) 
// # (\scrolling_display|Mux34~2_combout  & (((!\scrolling_display|Mux41~33_combout  & \scrolling_display|Mux34~1_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux34~0_combout ),
	.datab(!\scrolling_display|Mux34~2_combout ),
	.datac(!\scrolling_display|Mux41~33_combout ),
	.datad(!\scrolling_display|Mux34~1_combout ),
	.datae(!\scrolling_display|Mux41~32_combout ),
	.dataf(!\scrolling_display|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux34~3 .extended_lut = "off";
defparam \scrolling_display|Mux34~3 .lut_mask = 64'h4430773044FC77FC;
defparam \scrolling_display|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N27
cyclonev_lcell_comb \scrolling_display|WideOr34~0 (
// Equation(s):
// \scrolling_display|WideOr34~0_combout  = ( \scrolling_display|Mux34~3_combout  & ( (!\scrolling_display|Mux32~1_combout  & ((!\scrolling_display|Mux31~1_combout ) # ((\scrolling_display|Mux33~1_combout  & !\scrolling_display|Mux30~0_combout )))) # 
// (\scrolling_display|Mux32~1_combout  & (((!\scrolling_display|Mux30~0_combout )))) ) ) # ( !\scrolling_display|Mux34~3_combout  & ( (!\scrolling_display|Mux31~1_combout  & ((!\scrolling_display|Mux32~1_combout  $ (!\scrolling_display|Mux30~0_combout )))) 
// # (\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux32~1_combout  $ (!\scrolling_display|Mux30~0_combout )))) ) )

	.dataa(!\scrolling_display|Mux31~1_combout ),
	.datab(!\scrolling_display|Mux33~1_combout ),
	.datac(!\scrolling_display|Mux32~1_combout ),
	.datad(!\scrolling_display|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux34~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr34~0 .extended_lut = "off";
defparam \scrolling_display|WideOr34~0 .lut_mask = 64'h0BB00BB0BFA0BFA0;
defparam \scrolling_display|WideOr34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux41~54 (
// Equation(s):
// \scrolling_display|Mux41~54_combout  = ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[16][0]~19_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data~16_combout )) ) ) # ( 
// !\Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & \scrolling_display|text_data[16][0]~19_combout ) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data~16_combout ),
	.datad(!\scrolling_display|text_data[16][0]~19_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~54 .extended_lut = "off";
defparam \scrolling_display|Mux41~54 .lut_mask = 64'h00CC00CC03CF03CF;
defparam \scrolling_display|Mux41~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N3
cyclonev_lcell_comb \scrolling_display|Mux28~0 (
// Equation(s):
// \scrolling_display|Mux28~0_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|Mux29~0_combout  & ( (!\scrolling_display|Mux41~55_combout  & !\scrolling_display|text_pointer [2]) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( 
// \scrolling_display|Mux29~0_combout  & ( (\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [2]) ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|Mux29~0_combout  & ( (!\scrolling_display|Mux41~55_combout  & 
// !\scrolling_display|text_pointer [2]) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( !\scrolling_display|Mux29~0_combout  & ( (\scrolling_display|text_pointer [2]) # (\scrolling_display|text_pointer [1]) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(gnd),
	.datac(!\scrolling_display|Mux41~55_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux28~0 .extended_lut = "off";
defparam \scrolling_display|Mux28~0 .lut_mask = 64'h55FFF0005500F000;
defparam \scrolling_display|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux41~53 (
// Equation(s):
// \scrolling_display|Mux41~53_combout  = ( \scrolling_display|text_data~16_combout  & ( \scrolling_display|text_pointer [1] & ( (\Equal0~0_combout  & ((!\scrolling_display|text_data~7_combout ) # (\scrolling_display|text_pointer [0]))) ) ) ) # ( 
// !\scrolling_display|text_data~16_combout  & ( \scrolling_display|text_pointer [1] & ( (\Equal0~0_combout  & ((!\scrolling_display|text_data~7_combout ) # (\scrolling_display|text_pointer [0]))) ) ) ) # ( \scrolling_display|text_data~16_combout  & ( 
// !\scrolling_display|text_pointer [1] & ( (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_data~9_combout ))) ) ) ) # ( !\scrolling_display|text_data~16_combout  & ( !\scrolling_display|text_pointer [1] & ( 
// (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data~9_combout  & \Equal0~0_combout )) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data~9_combout ),
	.datac(!\scrolling_display|text_data~7_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_data~16_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~53 .extended_lut = "off";
defparam \scrolling_display|Mux41~53 .lut_mask = 64'h004400EE00F500F5;
defparam \scrolling_display|Mux41~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux28~1 (
// Equation(s):
// \scrolling_display|Mux28~1_combout  = ( \scrolling_display|Mux41~53_combout  & ( \scrolling_display|Mux34~2_combout  & ( (!\scrolling_display|Mux41~54_combout  & \scrolling_display|Mux34~1_combout ) ) ) ) # ( !\scrolling_display|Mux41~53_combout  & ( 
// \scrolling_display|Mux34~2_combout  & ( (!\scrolling_display|Mux41~54_combout ) # (!\scrolling_display|Mux34~1_combout ) ) ) ) # ( \scrolling_display|Mux41~53_combout  & ( !\scrolling_display|Mux34~2_combout  & ( (!\scrolling_display|Mux34~1_combout  & 
// (\scrolling_display|Mux28~0_combout )) # (\scrolling_display|Mux34~1_combout  & ((\scrolling_display|Mux4~0_combout ))) ) ) ) # ( !\scrolling_display|Mux41~53_combout  & ( !\scrolling_display|Mux34~2_combout  & ( (!\scrolling_display|Mux34~1_combout  & 
// (\scrolling_display|Mux28~0_combout )) # (\scrolling_display|Mux34~1_combout  & ((\scrolling_display|Mux4~0_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux41~54_combout ),
	.datab(!\scrolling_display|Mux28~0_combout ),
	.datac(!\scrolling_display|Mux4~0_combout ),
	.datad(!\scrolling_display|Mux34~1_combout ),
	.datae(!\scrolling_display|Mux41~53_combout ),
	.dataf(!\scrolling_display|Mux34~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux28~1 .extended_lut = "off";
defparam \scrolling_display|Mux28~1 .lut_mask = 64'h330F330FFFAA00AA;
defparam \scrolling_display|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N24
cyclonev_lcell_comb \scrolling_display|WideOr34~1 (
// Equation(s):
// \scrolling_display|WideOr34~1_combout  = ( \scrolling_display|Mux28~1_combout  & ( (!\scrolling_display|Mux29~2_combout  & \scrolling_display|WideOr34~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux29~2_combout ),
	.datad(!\scrolling_display|WideOr34~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr34~1 .extended_lut = "off";
defparam \scrolling_display|WideOr34~1 .lut_mask = 64'h0000000000F000F0;
defparam \scrolling_display|WideOr34~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N57
cyclonev_lcell_comb \scrolling_display|WideOr33~0 (
// Equation(s):
// \scrolling_display|WideOr33~0_combout  = ( \scrolling_display|Mux34~3_combout  & ( (!\scrolling_display|Mux31~1_combout  & (!\scrolling_display|Mux33~1_combout  & ((!\scrolling_display|Mux32~1_combout ) # (\scrolling_display|Mux30~0_combout )))) # 
// (\scrolling_display|Mux31~1_combout  & ((!\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux32~1_combout  & \scrolling_display|Mux30~0_combout )) # (\scrolling_display|Mux33~1_combout  & (\scrolling_display|Mux32~1_combout  & 
// !\scrolling_display|Mux30~0_combout )))) ) ) # ( !\scrolling_display|Mux34~3_combout  & ( (!\scrolling_display|Mux30~0_combout  & ((!\scrolling_display|Mux31~1_combout  & (!\scrolling_display|Mux33~1_combout  & \scrolling_display|Mux32~1_combout )) # 
// (\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux33~1_combout )))) # (\scrolling_display|Mux30~0_combout  & (((!\scrolling_display|Mux32~1_combout )))) ) )

	.dataa(!\scrolling_display|Mux31~1_combout ),
	.datab(!\scrolling_display|Mux33~1_combout ),
	.datac(!\scrolling_display|Mux32~1_combout ),
	.datad(!\scrolling_display|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux34~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr33~0 .extended_lut = "off";
defparam \scrolling_display|WideOr33~0 .lut_mask = 64'h19F019F081C881C8;
defparam \scrolling_display|WideOr33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N54
cyclonev_lcell_comb \scrolling_display|WideOr33~1 (
// Equation(s):
// \scrolling_display|WideOr33~1_combout  = ( !\scrolling_display|Mux29~2_combout  & ( (\scrolling_display|WideOr33~0_combout  & \scrolling_display|Mux28~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|WideOr33~0_combout ),
	.datad(!\scrolling_display|Mux28~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr33~1 .extended_lut = "off";
defparam \scrolling_display|WideOr33~1 .lut_mask = 64'h000F000F00000000;
defparam \scrolling_display|WideOr33~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N36
cyclonev_lcell_comb \scrolling_display|WideOr32~0 (
// Equation(s):
// \scrolling_display|WideOr32~0_combout  = ( \scrolling_display|Mux34~3_combout  & ( (!\scrolling_display|Mux31~1_combout  & ((!\scrolling_display|Mux33~1_combout  & ((!\scrolling_display|Mux32~1_combout ) # (\scrolling_display|Mux30~0_combout ))) # 
// (\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux30~0_combout  $ (!\scrolling_display|Mux32~1_combout ))))) # (\scrolling_display|Mux31~1_combout  & (!\scrolling_display|Mux30~0_combout  $ (((!\scrolling_display|Mux33~1_combout  & 
// !\scrolling_display|Mux32~1_combout ))))) ) ) # ( !\scrolling_display|Mux34~3_combout  & ( (!\scrolling_display|Mux33~1_combout  & ((!\scrolling_display|Mux31~1_combout  & (!\scrolling_display|Mux30~0_combout  & \scrolling_display|Mux32~1_combout )) # 
// (\scrolling_display|Mux31~1_combout  & ((!\scrolling_display|Mux32~1_combout ))))) # (\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux30~0_combout  $ (((!\scrolling_display|Mux31~1_combout  & \scrolling_display|Mux32~1_combout ))))) ) )

	.dataa(!\scrolling_display|Mux31~1_combout ),
	.datab(!\scrolling_display|Mux33~1_combout ),
	.datac(!\scrolling_display|Mux30~0_combout ),
	.datad(!\scrolling_display|Mux32~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux34~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr32~0 .extended_lut = "off";
defparam \scrolling_display|WideOr32~0 .lut_mask = 64'h749274929E789E78;
defparam \scrolling_display|WideOr32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N39
cyclonev_lcell_comb \scrolling_display|WideOr32~1 (
// Equation(s):
// \scrolling_display|WideOr32~1_combout  = ( !\scrolling_display|Mux29~2_combout  & ( (\scrolling_display|Mux28~1_combout  & \scrolling_display|WideOr32~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux28~1_combout ),
	.datad(!\scrolling_display|WideOr32~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr32~1 .extended_lut = "off";
defparam \scrolling_display|WideOr32~1 .lut_mask = 64'h000F000F00000000;
defparam \scrolling_display|WideOr32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N45
cyclonev_lcell_comb \scrolling_display|WideOr31~0 (
// Equation(s):
// \scrolling_display|WideOr31~0_combout  = ( \scrolling_display|Mux34~3_combout  & ( (!\scrolling_display|Mux33~1_combout  & ((!\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux32~1_combout )) # (\scrolling_display|Mux31~1_combout  & 
// (!\scrolling_display|Mux32~1_combout  & \scrolling_display|Mux30~0_combout )))) # (\scrolling_display|Mux33~1_combout  & ((!\scrolling_display|Mux32~1_combout  & (!\scrolling_display|Mux31~1_combout )) # (\scrolling_display|Mux32~1_combout  & 
// ((!\scrolling_display|Mux30~0_combout ))))) ) ) # ( !\scrolling_display|Mux34~3_combout  & ( (!\scrolling_display|Mux33~1_combout  & (\scrolling_display|Mux32~1_combout  & ((!\scrolling_display|Mux31~1_combout ) # (!\scrolling_display|Mux30~0_combout )))) 
// # (\scrolling_display|Mux33~1_combout  & (!\scrolling_display|Mux32~1_combout  $ (((!\scrolling_display|Mux31~1_combout  & \scrolling_display|Mux30~0_combout ))))) ) )

	.dataa(!\scrolling_display|Mux31~1_combout ),
	.datab(!\scrolling_display|Mux33~1_combout ),
	.datac(!\scrolling_display|Mux32~1_combout ),
	.datad(!\scrolling_display|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux34~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr31~0 .extended_lut = "off";
defparam \scrolling_display|WideOr31~0 .lut_mask = 64'h3C1A3C1A2B682B68;
defparam \scrolling_display|WideOr31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N42
cyclonev_lcell_comb \scrolling_display|WideOr31~1 (
// Equation(s):
// \scrolling_display|WideOr31~1_combout  = ( \scrolling_display|Mux28~1_combout  & ( (!\scrolling_display|Mux29~2_combout  & \scrolling_display|WideOr31~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux29~2_combout ),
	.datad(!\scrolling_display|WideOr31~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr31~1 .extended_lut = "off";
defparam \scrolling_display|WideOr31~1 .lut_mask = 64'h0000000000F000F0;
defparam \scrolling_display|WideOr31~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N15
cyclonev_lcell_comb \scrolling_display|WideOr30~0 (
// Equation(s):
// \scrolling_display|WideOr30~0_combout  = ( \scrolling_display|Mux33~1_combout  & ( (\scrolling_display|Mux30~0_combout  & ((\scrolling_display|Mux34~3_combout ) # (\scrolling_display|Mux31~1_combout ))) ) ) # ( !\scrolling_display|Mux33~1_combout  & ( 
// (!\scrolling_display|Mux31~1_combout  & (!\scrolling_display|Mux32~1_combout  & (!\scrolling_display|Mux34~3_combout  $ (\scrolling_display|Mux30~0_combout )))) # (\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux30~0_combout  & 
// ((\scrolling_display|Mux34~3_combout ) # (\scrolling_display|Mux32~1_combout )))) ) )

	.dataa(!\scrolling_display|Mux31~1_combout ),
	.datab(!\scrolling_display|Mux32~1_combout ),
	.datac(!\scrolling_display|Mux34~3_combout ),
	.datad(!\scrolling_display|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr30~0 .extended_lut = "off";
defparam \scrolling_display|WideOr30~0 .lut_mask = 64'h801D801D005F005F;
defparam \scrolling_display|WideOr30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N12
cyclonev_lcell_comb \scrolling_display|WideOr30~1 (
// Equation(s):
// \scrolling_display|WideOr30~1_combout  = ( !\scrolling_display|WideOr30~0_combout  & ( (!\scrolling_display|Mux29~2_combout  & \scrolling_display|Mux28~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux29~2_combout ),
	.datad(!\scrolling_display|Mux28~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr30~1 .extended_lut = "off";
defparam \scrolling_display|WideOr30~1 .lut_mask = 64'h00F000F000000000;
defparam \scrolling_display|WideOr30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N33
cyclonev_lcell_comb \scrolling_display|WideOr29~0 (
// Equation(s):
// \scrolling_display|WideOr29~0_combout  = ( \scrolling_display|Mux34~3_combout  & ( (!\scrolling_display|Mux33~1_combout  & (\scrolling_display|Mux31~1_combout  & (\scrolling_display|Mux32~1_combout ))) # (\scrolling_display|Mux33~1_combout  & 
// (\scrolling_display|Mux30~0_combout  & ((\scrolling_display|Mux32~1_combout ) # (\scrolling_display|Mux31~1_combout )))) ) ) # ( !\scrolling_display|Mux34~3_combout  & ( (!\scrolling_display|Mux31~1_combout  & ((!\scrolling_display|Mux33~1_combout  & 
// ((!\scrolling_display|Mux30~0_combout ))) # (\scrolling_display|Mux33~1_combout  & (\scrolling_display|Mux32~1_combout  & \scrolling_display|Mux30~0_combout )))) # (\scrolling_display|Mux31~1_combout  & ((!\scrolling_display|Mux32~1_combout  & 
// (\scrolling_display|Mux33~1_combout )) # (\scrolling_display|Mux32~1_combout  & ((\scrolling_display|Mux30~0_combout ))))) ) )

	.dataa(!\scrolling_display|Mux31~1_combout ),
	.datab(!\scrolling_display|Mux33~1_combout ),
	.datac(!\scrolling_display|Mux32~1_combout ),
	.datad(!\scrolling_display|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux34~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr29~0 .extended_lut = "off";
defparam \scrolling_display|WideOr29~0 .lut_mask = 64'h9817981704170417;
defparam \scrolling_display|WideOr29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N30
cyclonev_lcell_comb \scrolling_display|WideOr29~1 (
// Equation(s):
// \scrolling_display|WideOr29~1_combout  = ( !\scrolling_display|WideOr29~0_combout  & ( (!\scrolling_display|Mux29~2_combout  & \scrolling_display|Mux28~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux29~2_combout ),
	.datad(!\scrolling_display|Mux28~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr29~1 .extended_lut = "off";
defparam \scrolling_display|WideOr29~1 .lut_mask = 64'h00F000F000000000;
defparam \scrolling_display|WideOr29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N48
cyclonev_lcell_comb \scrolling_display|WideOr28~0 (
// Equation(s):
// \scrolling_display|WideOr28~0_combout  = ( \scrolling_display|Mux30~0_combout  & ( \scrolling_display|Mux33~1_combout  & ( (!\scrolling_display|Mux29~2_combout  & (!\scrolling_display|Mux32~1_combout  & (!\scrolling_display|Mux31~1_combout  $ 
// (!\scrolling_display|Mux34~3_combout )))) ) ) ) # ( !\scrolling_display|Mux30~0_combout  & ( \scrolling_display|Mux33~1_combout  & ( (!\scrolling_display|Mux29~2_combout  & ((!\scrolling_display|Mux31~1_combout  & ((!\scrolling_display|Mux34~3_combout ))) 
// # (\scrolling_display|Mux31~1_combout  & (!\scrolling_display|Mux32~1_combout  & \scrolling_display|Mux34~3_combout )))) ) ) ) # ( \scrolling_display|Mux30~0_combout  & ( !\scrolling_display|Mux33~1_combout  & ( (!\scrolling_display|Mux29~2_combout  & 
// ((!\scrolling_display|Mux32~1_combout ) # ((!\scrolling_display|Mux31~1_combout  & !\scrolling_display|Mux34~3_combout )))) ) ) ) # ( !\scrolling_display|Mux30~0_combout  & ( !\scrolling_display|Mux33~1_combout  & ( (!\scrolling_display|Mux29~2_combout  & 
// ((!\scrolling_display|Mux31~1_combout  & ((\scrolling_display|Mux34~3_combout ))) # (\scrolling_display|Mux31~1_combout  & (!\scrolling_display|Mux32~1_combout  & !\scrolling_display|Mux34~3_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux29~2_combout ),
	.datab(!\scrolling_display|Mux32~1_combout ),
	.datac(!\scrolling_display|Mux31~1_combout ),
	.datad(!\scrolling_display|Mux34~3_combout ),
	.datae(!\scrolling_display|Mux30~0_combout ),
	.dataf(!\scrolling_display|Mux33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr28~0 .extended_lut = "off";
defparam \scrolling_display|WideOr28~0 .lut_mask = 64'h08A0A888A0080880;
defparam \scrolling_display|WideOr28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N18
cyclonev_lcell_comb \scrolling_display|WideOr28~1 (
// Equation(s):
// \scrolling_display|WideOr28~1_combout  = ( \scrolling_display|Mux28~1_combout  & ( \scrolling_display|WideOr28~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\scrolling_display|Mux28~1_combout ),
	.dataf(!\scrolling_display|WideOr28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr28~1 .extended_lut = "off";
defparam \scrolling_display|WideOr28~1 .lut_mask = 64'h000000000000FFFF;
defparam \scrolling_display|WideOr28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N27
cyclonev_lcell_comb \scrolling_display|Mux26~1 (
// Equation(s):
// \scrolling_display|Mux26~1_combout  = ( \scrolling_display|text_data[6][1]~11_combout  & ( (!\scrolling_display|text_pointer [1]) # ((\scrolling_display|Mux41~3_combout  & \Equal0~0_combout )) ) ) # ( !\scrolling_display|text_data[6][1]~11_combout  & ( 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~3_combout  & \Equal0~0_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(gnd),
	.datac(!\scrolling_display|Mux41~3_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[6][1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux26~1 .extended_lut = "off";
defparam \scrolling_display|Mux26~1 .lut_mask = 64'h00050005AAAFAAAF;
defparam \scrolling_display|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N6
cyclonev_lcell_comb \scrolling_display|Mux41~57 (
// Equation(s):
// \scrolling_display|Mux41~57_combout  = ( \scrolling_display|text_data[7][1]~5_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[8][1]~4_combout ))) # 
// (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[10][1]~14_combout )) ) ) ) # ( !\scrolling_display|text_data[7][1]~5_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|text_data[8][1]~4_combout ))) # (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[10][1]~14_combout )) ) ) ) # ( \scrolling_display|text_data[7][1]~5_combout  & ( !\scrolling_display|text_pointer [0] & ( 
// (\scrolling_display|text_pointer [1] & \scrolling_display|text_data[9][1]~13_combout ) ) ) ) # ( !\scrolling_display|text_data[7][1]~5_combout  & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1]) # 
// (\scrolling_display|text_data[9][1]~13_combout ) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_data[10][1]~14_combout ),
	.datac(!\scrolling_display|text_data[9][1]~13_combout ),
	.datad(!\scrolling_display|text_data[8][1]~4_combout ),
	.datae(!\scrolling_display|text_data[7][1]~5_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~57 .extended_lut = "off";
defparam \scrolling_display|Mux41~57 .lut_mask = 64'hAFAF050544EE44EE;
defparam \scrolling_display|Mux41~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N36
cyclonev_lcell_comb \scrolling_display|Mux41~59 (
// Equation(s):
// \scrolling_display|Mux41~59_combout  = ( \main_fsm|invalid_zoom_error~0_combout  & ( \algorithm_select[1]~0_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data[19][5]~3_combout )))) # (\scrolling_display|text_pointer [1] & 
// ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[17][1]~17_combout ))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[19][5]~3_combout )))) ) ) ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( 
// \algorithm_select[1]~0_combout  & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[17][1]~17_combout ))) # (\scrolling_display|text_pointer [0] & 
// (!\scrolling_display|text_data[19][5]~3_combout )))) ) ) ) # ( \main_fsm|invalid_zoom_error~0_combout  & ( !\algorithm_select[1]~0_combout  & ( (!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data[19][5]~3_combout )))) # 
// (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[17][1]~17_combout ))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[19][5]~3_combout )))) ) ) ) # ( 
// !\main_fsm|invalid_zoom_error~0_combout  & ( !\algorithm_select[1]~0_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[19][5]~3_combout )) # (\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|text_data[17][1]~17_combout ))))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[19][5]~3_combout  & ((\scrolling_display|text_pointer [1])))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(!\scrolling_display|text_data[17][1]~17_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\main_fsm|invalid_zoom_error~0_combout ),
	.dataf(!\algorithm_select[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~59 .extended_lut = "off";
defparam \scrolling_display|Mux41~59 .lut_mask = 64'h224E334E004E334E;
defparam \scrolling_display|Mux41~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N6
cyclonev_lcell_comb \scrolling_display|Mux41~58 (
// Equation(s):
// \scrolling_display|Mux41~58_combout  = ( \scrolling_display|Mux1~0_combout  & ( \scrolling_display|text_data[11][1]~12_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[12][0]~1_combout  & (\scrolling_display|text_pointer 
// [1]))) # (\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[12][1]~15_combout ) # (\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|Mux1~0_combout  & ( \scrolling_display|text_data[11][1]~12_combout  & ( 
// (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[12][0]~1_combout  & (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1] & 
// \scrolling_display|text_data[12][1]~15_combout )))) ) ) ) # ( \scrolling_display|Mux1~0_combout  & ( !\scrolling_display|text_data[11][1]~12_combout  & ( (!\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1])) # 
// (\scrolling_display|text_data[12][0]~1_combout ))) # (\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[12][1]~15_combout ) # (\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|Mux1~0_combout  & ( 
// !\scrolling_display|text_data[11][1]~12_combout  & ( (!\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1])) # (\scrolling_display|text_data[12][0]~1_combout ))) # (\scrolling_display|text_pointer [0] & 
// (((!\scrolling_display|text_pointer [1] & \scrolling_display|text_data[12][1]~15_combout )))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[12][0]~1_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[12][1]~15_combout ),
	.datae(!\scrolling_display|Mux1~0_combout ),
	.dataf(!\scrolling_display|text_data[11][1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~58 .extended_lut = "off";
defparam \scrolling_display|Mux41~58 .lut_mask = 64'hA2F2A7F702520757;
defparam \scrolling_display|Mux41~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N3
cyclonev_lcell_comb \scrolling_display|Mux41~56 (
// Equation(s):
// \scrolling_display|Mux41~56_combout  = ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_data[6][1]~11_combout  & \scrolling_display|text_pointer [1]) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data[6][1]~11_combout ),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~56 .extended_lut = "off";
defparam \scrolling_display|Mux41~56 .lut_mask = 64'h0000000000330033;
defparam \scrolling_display|Mux41~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N54
cyclonev_lcell_comb \scrolling_display|Mux26~0 (
// Equation(s):
// \scrolling_display|Mux26~0_combout  = ( \scrolling_display|Mux41~56_combout  & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~57_combout )) # (\scrolling_display|text_pointer [3] & 
// ((\scrolling_display|Mux41~59_combout ))) ) ) ) # ( !\scrolling_display|Mux41~56_combout  & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~57_combout )) # (\scrolling_display|text_pointer [3] & 
// ((\scrolling_display|Mux41~59_combout ))) ) ) ) # ( \scrolling_display|Mux41~56_combout  & ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3]) # (\scrolling_display|Mux41~58_combout ) ) ) ) # ( 
// !\scrolling_display|Mux41~56_combout  & ( !\scrolling_display|text_pointer [2] & ( (\scrolling_display|text_pointer [3] & \scrolling_display|Mux41~58_combout ) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux41~57_combout ),
	.datac(!\scrolling_display|Mux41~59_combout ),
	.datad(!\scrolling_display|Mux41~58_combout ),
	.datae(!\scrolling_display|Mux41~56_combout ),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux26~0 .extended_lut = "off";
defparam \scrolling_display|Mux26~0 .lut_mask = 64'h0055AAFF27272727;
defparam \scrolling_display|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N12
cyclonev_lcell_comb \scrolling_display|Mux26~2 (
// Equation(s):
// \scrolling_display|Mux26~2_combout  = ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [4] & \scrolling_display|Mux26~0_combout ) ) ) # ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [4] & 
// (((\scrolling_display|Mux26~0_combout )))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux26~1_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux26~1_combout ),
	.datad(!\scrolling_display|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux26~2 .extended_lut = "off";
defparam \scrolling_display|Mux26~2 .lut_mask = 64'h02CE02CE00CC00CC;
defparam \scrolling_display|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N42
cyclonev_lcell_comb \scrolling_display|Mux22~1 (
// Equation(s):
// \scrolling_display|Mux22~1_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[15][0]~21_combout  & ( (!\scrolling_display|text_pointer [4] & \scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_pointer [1] 
// & ( \scrolling_display|text_data[15][0]~21_combout  & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|Mux1~0_combout ))) # (\scrolling_display|text_pointer [0] & (\Equal0~0_combout )))) ) ) ) # ( 
// \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[15][0]~21_combout  & ( !\scrolling_display|text_pointer [4] ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[15][0]~21_combout  & ( 
// (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|Mux1~0_combout ))) # (\scrolling_display|text_pointer [0] & (\Equal0~0_combout )))) ) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|Mux1~0_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[15][0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~1 .extended_lut = "off";
defparam \scrolling_display|Mux22~1 .lut_mask = 64'h028AAAAA028A2222;
defparam \scrolling_display|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N0
cyclonev_lcell_comb \scrolling_display|Mux22~2 (
// Equation(s):
// \scrolling_display|Mux22~2_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|Mux22~1_combout  & (((!\scrolling_display|text_pointer [4]) # (!\scrolling_display|text_data[19][5]~35_combout )) # 
// (\scrolling_display|text_pointer [1]))) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [0] & ( ((\scrolling_display|text_pointer [4] & !\scrolling_display|text_data[19][5]~35_combout )) # 
// (\scrolling_display|text_pointer [1]) ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|Mux22~1_combout  & (((!\scrolling_display|text_pointer [4]) # 
// (!\scrolling_display|text_data[19][5]~35_combout )) # (\scrolling_display|text_pointer [1]))) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [4] & 
// ((!\scrolling_display|text_data[19][5]~35_combout ) # (\scrolling_display|text_pointer [1]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|Mux22~1_combout ),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(!\scrolling_display|text_data[19][5]~35_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~2 .extended_lut = "off";
defparam \scrolling_display|Mux22~2 .lut_mask = 64'h0F0533315F553331;
defparam \scrolling_display|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N0
cyclonev_lcell_comb \scrolling_display|Mux22~3 (
// Equation(s):
// \scrolling_display|Mux22~3_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|Mux41~29_combout  & ( (\scrolling_display|text_pointer [2] & \scrolling_display|text_pointer [4]) ) ) ) # ( !\scrolling_display|text_pointer [3] & ( 
// \scrolling_display|Mux41~29_combout  & ( (\scrolling_display|text_pointer [4] & ((!\Equal0~0_combout  & (\scrolling_display|text_pointer [1] & \scrolling_display|text_pointer [2])) # (\Equal0~0_combout  & ((\scrolling_display|text_pointer [2]) # 
// (\scrolling_display|text_pointer [1]))))) ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|Mux41~29_combout  & ( (\scrolling_display|text_pointer [2] & \scrolling_display|text_pointer [4]) ) ) ) # ( !\scrolling_display|text_pointer 
// [3] & ( !\scrolling_display|Mux41~29_combout  & ( (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [4] & ((\scrolling_display|text_pointer [1]) # (\Equal0~0_combout )))) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|Mux41~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~3 .extended_lut = "off";
defparam \scrolling_display|Mux22~3 .lut_mask = 64'h0007000F0017000F;
defparam \scrolling_display|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N6
cyclonev_lcell_comb \scrolling_display|Mux22~0 (
// Equation(s):
// \scrolling_display|Mux22~0_combout  = ( \scrolling_display|text_data~25_combout  & ( (!\scrolling_display|text_data[19][5]~3_combout  & (!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_pointer [1]))) # 
// (\scrolling_display|text_data[19][5]~3_combout  & (\scrolling_display|text_data~18_combout  & (!\scrolling_display|text_pointer [0] $ (!\scrolling_display|text_pointer [1])))) ) ) # ( !\scrolling_display|text_data~25_combout  & ( 
// (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[19][5]~3_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data~18_combout  & 
// \scrolling_display|text_data[19][5]~3_combout )))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[19][5]~3_combout  & ((\scrolling_display|text_data~18_combout ) # (\scrolling_display|text_pointer [1])))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data~18_combout ),
	.datad(!\scrolling_display|text_data[19][5]~3_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~0 .extended_lut = "off";
defparam \scrolling_display|Mux22~0 .lut_mask = 64'h8817881788068806;
defparam \scrolling_display|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N30
cyclonev_lcell_comb \scrolling_display|Mux22~4 (
// Equation(s):
// \scrolling_display|Mux22~4_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|text_pointer [2] & ( !\scrolling_display|Mux22~3_combout  ) ) ) # ( !\scrolling_display|text_pointer [4] & ( \scrolling_display|text_pointer [2] & ( 
// (!\scrolling_display|Mux22~3_combout  & ((!\scrolling_display|Mux22~0_combout ) # (!\scrolling_display|text_pointer [3]))) ) ) ) # ( \scrolling_display|text_pointer [4] & ( !\scrolling_display|text_pointer [2] & ( (\scrolling_display|Mux22~2_combout  & 
// !\scrolling_display|Mux22~3_combout ) ) ) ) # ( !\scrolling_display|text_pointer [4] & ( !\scrolling_display|text_pointer [2] & ( (\scrolling_display|Mux22~2_combout  & !\scrolling_display|Mux22~3_combout ) ) ) )

	.dataa(!\scrolling_display|Mux22~2_combout ),
	.datab(!\scrolling_display|Mux22~3_combout ),
	.datac(!\scrolling_display|Mux22~0_combout ),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux22~4 .extended_lut = "off";
defparam \scrolling_display|Mux22~4 .lut_mask = 64'h44444444CCC0CCCC;
defparam \scrolling_display|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N21
cyclonev_lcell_comb \scrolling_display|Mux21~0 (
// Equation(s):
// \scrolling_display|Mux21~0_combout  = ( \scrolling_display|text_data~16_combout  & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[16][0]~19_combout )) # (\scrolling_display|text_pointer [0] 
// & ((!\Equal0~0_combout ))))) ) ) # ( !\scrolling_display|text_data~16_combout  & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[16][0]~19_combout ) # (\scrolling_display|text_pointer [0]))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[16][0]~19_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux21~0 .extended_lut = "off";
defparam \scrolling_display|Mux21~0 .lut_mask = 64'h3131313131203120;
defparam \scrolling_display|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux21~3 (
// Equation(s):
// \scrolling_display|Mux21~3_combout  = ( \scrolling_display|Mux41~3_combout  & ( \scrolling_display|text_data~16_combout  & ( (!\scrolling_display|text_pointer [1] & (!\Equal0~0_combout  & ((\scrolling_display|text_pointer [4]) # 
// (\scrolling_display|text_pointer [2])))) # (\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [2] & \scrolling_display|text_pointer [4])))) ) ) ) # ( !\scrolling_display|Mux41~3_combout  & ( \scrolling_display|text_data~16_combout  
// & ( (!\Equal0~0_combout  & ((!\scrolling_display|text_pointer [2] & ((\scrolling_display|text_pointer [4]))) # (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|Mux41~3_combout  & ( 
// !\scrolling_display|text_data~16_combout  & ( (!\scrolling_display|text_pointer [2] & (((\scrolling_display|text_pointer [4])))) # (\scrolling_display|text_pointer [2] & (!\Equal0~0_combout  & (!\scrolling_display|text_pointer [1]))) ) ) ) # ( 
// !\scrolling_display|Mux41~3_combout  & ( !\scrolling_display|text_data~16_combout  & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [4] & ((!\Equal0~0_combout ) # (!\scrolling_display|text_pointer [1])))) # 
// (\scrolling_display|text_pointer [2] & (!\Equal0~0_combout  & (!\scrolling_display|text_pointer [1]))) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|Mux41~3_combout ),
	.dataf(!\scrolling_display|text_data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux21~3 .extended_lut = "off";
defparam \scrolling_display|Mux21~3 .lut_mask = 64'h08E808F808A808B8;
defparam \scrolling_display|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N18
cyclonev_lcell_comb \scrolling_display|Mux21~1 (
// Equation(s):
// \scrolling_display|Mux21~1_combout  = (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[19][5]~3_combout ))) # (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data~18_combout 
// ) # (!\scrolling_display|text_data[19][5]~3_combout )))))

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data~18_combout ),
	.datad(!\scrolling_display|text_data[19][5]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux21~1 .extended_lut = "off";
defparam \scrolling_display|Mux21~1 .lut_mask = 64'h44C844C844C844C8;
defparam \scrolling_display|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N36
cyclonev_lcell_comb \scrolling_display|Mux21~2 (
// Equation(s):
// \scrolling_display|Mux21~2_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[15][0]~21_combout  & ( \scrolling_display|text_pointer [0] ) ) ) # ( !\scrolling_display|text_pointer [1] & ( 
// \scrolling_display|text_data[15][0]~21_combout  & ( (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0] & (\scrolling_display|Mux1~0_combout )) # (\scrolling_display|text_pointer [0] & ((\Equal0~0_combout ))))) ) ) ) # ( 
// \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[15][0]~21_combout  & ( (\scrolling_display|text_pointer [3]) # (\scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( 
// !\scrolling_display|text_data[15][0]~21_combout  & ( (\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [0] & (\scrolling_display|Mux1~0_combout )) # (\scrolling_display|text_pointer [0] & ((\Equal0~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux1~0_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[15][0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux21~2 .extended_lut = "off";
defparam \scrolling_display|Mux21~2 .lut_mask = 64'h0213777702135555;
defparam \scrolling_display|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N54
cyclonev_lcell_comb \scrolling_display|Mux21~4 (
// Equation(s):
// \scrolling_display|Mux21~4_combout  = ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [4] & (((!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux21~3_combout ))) # (\scrolling_display|Mux21~2_combout ))) # 
// (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux21~3_combout ))))) ) ) # ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [3]) # 
// (((\scrolling_display|Mux21~1_combout )) # (\scrolling_display|Mux21~0_combout )))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux21~3_combout ))))) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(!\scrolling_display|Mux21~0_combout ),
	.datad(!\scrolling_display|Mux21~3_combout ),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|Mux21~1_combout ),
	.datag(!\scrolling_display|Mux21~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux21~4 .extended_lut = "on";
defparam \scrolling_display|Mux21~4 .lut_mask = 64'h0ACE8ACE0ACEAAEE;
defparam \scrolling_display|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N6
cyclonev_lcell_comb \scrolling_display|WideOr22~0 (
// Equation(s):
// \scrolling_display|WideOr22~0_combout  = ( \scrolling_display|Mux21~4_combout  & ( \scrolling_display|Mux22~4_combout  ) )

	.dataa(gnd),
	.datab(!\scrolling_display|Mux22~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\scrolling_display|Mux21~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr22~0 .extended_lut = "off";
defparam \scrolling_display|WideOr22~0 .lut_mask = 64'h0000333300003333;
defparam \scrolling_display|WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N18
cyclonev_lcell_comb \scrolling_display|Mux37~6 (
// Equation(s):
// \scrolling_display|Mux37~6_combout  = (!\scrolling_display|text_pointer [4] & \scrolling_display|Mux37~2_combout )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(gnd),
	.datad(!\scrolling_display|Mux37~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~6 .extended_lut = "off";
defparam \scrolling_display|Mux37~6 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \scrolling_display|Mux37~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N6
cyclonev_lcell_comb \scrolling_display|Mux37~7 (
// Equation(s):
// \scrolling_display|Mux37~7_combout  = ( \scrolling_display|text_pointer [4] & ( (\scrolling_display|Mux37~3_combout  & !\scrolling_display|text_pointer [3]) ) ) # ( !\scrolling_display|text_pointer [4] & ( (\scrolling_display|Mux41~18_combout  & 
// \scrolling_display|text_pointer [3]) ) )

	.dataa(!\scrolling_display|Mux41~18_combout ),
	.datab(!\scrolling_display|Mux37~3_combout ),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~7 .extended_lut = "off";
defparam \scrolling_display|Mux37~7 .lut_mask = 64'h0055005533003300;
defparam \scrolling_display|Mux37~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N36
cyclonev_lcell_comb \scrolling_display|Mux23~0 (
// Equation(s):
// \scrolling_display|Mux23~0_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|Mux37~10_combout  ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|Mux37~10_combout  & ( (!\scrolling_display|text_pointer [2] & 
// ((\scrolling_display|Mux37~7_combout ))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux37~6_combout )) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|Mux37~10_combout  & ( (!\scrolling_display|text_pointer [2] & 
// ((\scrolling_display|Mux37~7_combout ))) # (\scrolling_display|text_pointer [2] & (\scrolling_display|Mux37~6_combout )) ) ) )

	.dataa(!\scrolling_display|Mux37~6_combout ),
	.datab(!\scrolling_display|Mux37~7_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(gnd),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|Mux37~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux23~0 .extended_lut = "off";
defparam \scrolling_display|Mux23~0 .lut_mask = 64'h353500003535FFFF;
defparam \scrolling_display|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N48
cyclonev_lcell_comb \scrolling_display|Mux41~61 (
// Equation(s):
// \scrolling_display|Mux41~61_combout  = ( \scrolling_display|text_data[19][2]~29_combout  & ( \scrolling_display|text_data[10][3]~30_combout  & ( ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[7][3]~28_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[16][0]~19_combout ))) # (\scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_data[19][2]~29_combout  & ( \scrolling_display|text_data[10][3]~30_combout  & ( 
// (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[7][3]~28_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[16][0]~19_combout )))) # 
// (\scrolling_display|text_pointer [0] & (((\scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|text_data[19][2]~29_combout  & ( !\scrolling_display|text_data[10][3]~30_combout  & ( (!\scrolling_display|text_pointer [0] & 
// ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[7][3]~28_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[16][0]~19_combout )))) # (\scrolling_display|text_pointer [0] & 
// (((!\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|text_data[19][2]~29_combout  & ( !\scrolling_display|text_data[10][3]~30_combout  & ( (!\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|text_data[7][3]~28_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[16][0]~19_combout )))) ) ) )

	.dataa(!\scrolling_display|text_data[16][0]~19_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[7][3]~28_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_data[19][2]~29_combout ),
	.dataf(!\scrolling_display|text_data[10][3]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~61 .extended_lut = "off";
defparam \scrolling_display|Mux41~61 .lut_mask = 64'h0C443F440C773F77;
defparam \scrolling_display|Mux41~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N45
cyclonev_lcell_comb \scrolling_display|Mux24~1 (
// Equation(s):
// \scrolling_display|Mux24~1_combout  = ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [2] & \scrolling_display|Mux41~61_combout )) ) ) # ( !\scrolling_display|text_pointer [1] & ( 
// (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [4] & ((\scrolling_display|Mux41~61_combout ))) # (\scrolling_display|text_pointer [4] & (!\Equal0~0_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\Equal0~0_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|Mux41~61_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux24~1 .extended_lut = "off";
defparam \scrolling_display|Mux24~1 .lut_mask = 64'h040E040E000A000A;
defparam \scrolling_display|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N30
cyclonev_lcell_comb \scrolling_display|Mux24~2 (
// Equation(s):
// \scrolling_display|Mux24~2_combout  = ( \scrolling_display|Mux41~20_combout  & ( (!\scrolling_display|text_pointer [1]) # ((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[17][3]~26_combout )) # (\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data[9][1]~13_combout )))) ) ) # ( !\scrolling_display|Mux41~20_combout  & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[17][3]~26_combout )) # 
// (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[9][1]~13_combout ))))) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[17][3]~26_combout ),
	.datad(!\scrolling_display|text_data[9][1]~13_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux24~2 .extended_lut = "off";
defparam \scrolling_display|Mux24~2 .lut_mask = 64'h40514051EAFBEAFB;
defparam \scrolling_display|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N30
cyclonev_lcell_comb \scrolling_display|Mux41~62 (
// Equation(s):
// \scrolling_display|Mux41~62_combout  = ( \scrolling_display|text_data[7][1]~5_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (\LessThan0~0_combout )) # (\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|Mux1~0_combout ))) ) ) ) # ( !\scrolling_display|text_data[7][1]~5_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (\LessThan0~0_combout )) # (\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|Mux1~0_combout ))) ) ) ) # ( \scrolling_display|text_data[7][1]~5_combout  & ( !\scrolling_display|text_pointer [0] & ( (\scrolling_display|text_data[13][3]~42_combout  & \scrolling_display|text_pointer [1]) ) ) ) # ( 
// !\scrolling_display|text_data[7][1]~5_combout  & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1]) # (\scrolling_display|text_data[13][3]~42_combout ) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\scrolling_display|text_data[13][3]~42_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|Mux1~0_combout ),
	.datae(!\scrolling_display|text_data[7][1]~5_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~62 .extended_lut = "off";
defparam \scrolling_display|Mux41~62 .lut_mask = 64'hF3F30303505F505F;
defparam \scrolling_display|Mux41~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N42
cyclonev_lcell_comb \scrolling_display|Mux41~96 (
// Equation(s):
// \scrolling_display|Mux41~96_combout  = ( !\scrolling_display|text_pointer [0] & ( (!\Equal0~0_combout ) # ((!\scrolling_display|text_pointer [1] & (((\LessThan0~0_combout ) # (\scrolling_display|text_data~0_combout )))) # (\scrolling_display|text_pointer 
// [1] & (\scrolling_display|text_data~6_combout  & ((!\LessThan0~0_combout ))))) ) ) # ( \scrolling_display|text_pointer [0] & ( (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data~9_combout )))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data~6_combout  & ((!\LessThan0~0_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_data~6_combout ),
	.datac(!\scrolling_display|text_data~9_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\LessThan0~0_combout ),
	.datag(!\scrolling_display|text_data~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~96 .extended_lut = "on";
defparam \scrolling_display|Mux41~96 .lut_mask = 64'hAFBB0511FFAA0500;
defparam \scrolling_display|Mux41~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N27
cyclonev_lcell_comb \scrolling_display|Mux24~0 (
// Equation(s):
// \scrolling_display|Mux24~0_combout  = ( \scrolling_display|text_data[15][0]~21_combout  & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1]))) # (\scrolling_display|text_pointer [4] & 
// (((\scrolling_display|Mux41~96_combout )))) ) ) # ( !\scrolling_display|text_data[15][0]~21_combout  & ( (\scrolling_display|text_pointer [4] & \scrolling_display|Mux41~96_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|Mux41~96_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[15][0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux24~0 .extended_lut = "off";
defparam \scrolling_display|Mux24~0 .lut_mask = 64'h0055005502570257;
defparam \scrolling_display|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N6
cyclonev_lcell_comb \scrolling_display|Mux24~3 (
// Equation(s):
// \scrolling_display|Mux24~3_combout  = ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & ((((\scrolling_display|Mux24~0_combout )) # (\scrolling_display|Mux24~1_combout )))) # (\scrolling_display|text_pointer [3] & 
// (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux41~62_combout ))))) ) ) # ( \scrolling_display|text_pointer [2] & ( ((!\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux24~1_combout )))) # (\scrolling_display|text_pointer [3] 
// & (!\scrolling_display|text_pointer [4] & ((\scrolling_display|Mux24~2_combout ))))) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|Mux24~1_combout ),
	.datac(!\scrolling_display|Mux24~2_combout ),
	.datad(!\scrolling_display|Mux41~62_combout ),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(!\scrolling_display|Mux24~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux24~3 .extended_lut = "on";
defparam \scrolling_display|Mux24~3 .lut_mask = 64'h3F3F333300AA0A0A;
defparam \scrolling_display|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux41~76 (
// Equation(s):
// \scrolling_display|Mux41~76_combout  = ( !\scrolling_display|text_pointer [1] & ( ((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data[19][5]~3_combout  & (!\scrolling_display|text_pointer [2]))) # (\scrolling_display|text_pointer [0] & 
// (((\scrolling_display|text_data[11][0]~24_combout ) # (\scrolling_display|text_pointer [2]))))) ) ) # ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[13][2]~31_combout  & 
// (!\scrolling_display|text_pointer [2]))))) # (\scrolling_display|text_pointer [0] & ((((\scrolling_display|text_pointer [2]))) # (\scrolling_display|text_data[10][0]~23_combout ))) ) )

	.dataa(!\scrolling_display|text_data[10][0]~23_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[13][2]~31_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[11][0]~24_combout ),
	.datag(!\scrolling_display|text_data[19][5]~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~76 .extended_lut = "on";
defparam \scrolling_display|Mux41~76 .lut_mask = 64'hC0331D33F3331D33;
defparam \scrolling_display|Mux41~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N30
cyclonev_lcell_comb \scrolling_display|Mux41~92 (
// Equation(s):
// \scrolling_display|Mux41~92_combout  = ( !\scrolling_display|Mux41~76_combout  & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1] & (((\scrolling_display|text_data[10][2]~32_combout )))) # (\scrolling_display|text_pointer 
// [1] & ((!\Equal0~0_combout ) # ((!\scrolling_display|text_data~22_combout )))))) ) ) # ( \scrolling_display|Mux41~76_combout  & ( ((!\scrolling_display|text_pointer [2]) # ((!\Equal0~0_combout  & ((\scrolling_display|text_pointer [1]))) # 
// (\Equal0~0_combout  & (\scrolling_display|text_data~8_combout  & !\scrolling_display|text_pointer [1])))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\scrolling_display|text_data[10][2]~32_combout ),
	.datac(!\scrolling_display|text_data~8_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|Mux41~76_combout ),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(!\scrolling_display|text_data~22_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~92 .extended_lut = "on";
defparam \scrolling_display|Mux41~92 .lut_mask = 64'h0000FFFF33FA05AA;
defparam \scrolling_display|Mux41~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N36
cyclonev_lcell_comb \scrolling_display|Mux25~2 (
// Equation(s):
// \scrolling_display|Mux25~2_combout  = ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[9][2]~41_combout )) # (\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data[10][2]~32_combout ))) ) ) # ( !\scrolling_display|text_pointer [2] & ( \scrolling_display|Mux41~24_combout  ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[9][2]~41_combout ),
	.datac(!\scrolling_display|text_data[10][2]~32_combout ),
	.datad(!\scrolling_display|Mux41~24_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~2 .extended_lut = "off";
defparam \scrolling_display|Mux25~2 .lut_mask = 64'h00FF00FF27272727;
defparam \scrolling_display|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N24
cyclonev_lcell_comb \scrolling_display|Mux25~1 (
// Equation(s):
// \scrolling_display|Mux25~1_combout  = ( \scrolling_display|text_data[12][1]~15_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & !\scrolling_display|text_data[9][1]~13_combout ) ) ) ) # ( 
// !\scrolling_display|text_data[12][1]~15_combout  & ( \scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[9][1]~13_combout ))) # (\scrolling_display|text_pointer [1] & (\Equal0~0_combout )) ) ) ) 
// # ( \scrolling_display|text_data[12][1]~15_combout  & ( !\scrolling_display|text_pointer [0] & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_data~34_combout  & \Equal0~0_combout )) ) ) ) # ( 
// !\scrolling_display|text_data[12][1]~15_combout  & ( !\scrolling_display|text_pointer [0] & ( ((\scrolling_display|text_data~34_combout  & \Equal0~0_combout )) # (\scrolling_display|text_pointer [1]) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_data~34_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_data[9][1]~13_combout ),
	.datae(!\scrolling_display|text_data[12][1]~15_combout ),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~1 .extended_lut = "off";
defparam \scrolling_display|Mux25~1 .lut_mask = 64'h57570202AF05AA00;
defparam \scrolling_display|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N54
cyclonev_lcell_comb \scrolling_display|Mux25~3 (
// Equation(s):
// \scrolling_display|Mux25~3_combout  = ( \scrolling_display|Mux25~1_combout  & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|Mux25~2_combout  & \scrolling_display|text_pointer [1])) ) ) # ( !\scrolling_display|Mux25~1_combout  & ( 
// (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux25~2_combout  & \scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [2])) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux25~2_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~3 .extended_lut = "off";
defparam \scrolling_display|Mux25~3 .lut_mask = 64'h222E222E000C000C;
defparam \scrolling_display|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N57
cyclonev_lcell_comb \scrolling_display|Mux25~0 (
// Equation(s):
// \scrolling_display|Mux25~0_combout  = ( \scrolling_display|Mux41~23_combout  & ( (\scrolling_display|text_pointer [2] & (\scrolling_display|text_pointer [4] & (!\scrolling_display|Mux41~9_combout  & !\scrolling_display|text_pointer [1]))) ) ) # ( 
// !\scrolling_display|Mux41~23_combout  & ( (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [4]) # (!\scrolling_display|Mux41~9_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux41~9_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~0 .extended_lut = "off";
defparam \scrolling_display|Mux25~0 .lut_mask = 64'h5400540010001000;
defparam \scrolling_display|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N27
cyclonev_lcell_comb \scrolling_display|Mux25~4 (
// Equation(s):
// \scrolling_display|Mux25~4_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|Mux25~0_combout  & ( !\scrolling_display|text_pointer [3] ) ) ) # ( !\scrolling_display|text_pointer [4] & ( \scrolling_display|Mux25~0_combout  & ( 
// (!\scrolling_display|text_pointer [3]) # (\scrolling_display|Mux41~92_combout ) ) ) ) # ( \scrolling_display|text_pointer [4] & ( !\scrolling_display|Mux25~0_combout  & ( (!\scrolling_display|text_pointer [3] & \scrolling_display|Mux25~3_combout ) ) ) ) # 
// ( !\scrolling_display|text_pointer [4] & ( !\scrolling_display|Mux25~0_combout  & ( (!\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux25~3_combout ))) # (\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~92_combout )) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux41~92_combout ),
	.datac(!\scrolling_display|Mux25~3_combout ),
	.datad(gnd),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux25~4 .extended_lut = "off";
defparam \scrolling_display|Mux25~4 .lut_mask = 64'h1B1B0A0ABBBBAAAA;
defparam \scrolling_display|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N15
cyclonev_lcell_comb \scrolling_display|Mux27~4 (
// Equation(s):
// \scrolling_display|Mux27~4_combout  = ( \scrolling_display|Mux41~8_combout  & ( (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [2] & ((\scrolling_display|text_pointer [4]) # (\scrolling_display|Mux41~6_combout )))) ) ) # ( 
// !\scrolling_display|Mux41~8_combout  & ( (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~6_combout  & !\scrolling_display|text_pointer [4]))) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|Mux41~6_combout ),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~4 .extended_lut = "off";
defparam \scrolling_display|Mux27~4 .lut_mask = 64'h0400040004440444;
defparam \scrolling_display|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N45
cyclonev_lcell_comb \scrolling_display|Mux41~60 (
// Equation(s):
// \scrolling_display|Mux41~60_combout  = ( \scrolling_display|text_data[11][0]~24_combout  & ( (!\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data[12][0]~1_combout ) ) ) # ( !\scrolling_display|text_data[11][0]~24_combout  & ( 
// (\scrolling_display|text_pointer [0] & \scrolling_display|text_data[12][0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_data[12][0]~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[11][0]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~60 .extended_lut = "off";
defparam \scrolling_display|Mux41~60 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \scrolling_display|Mux41~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N54
cyclonev_lcell_comb \scrolling_display|Mux27~0 (
// Equation(s):
// \scrolling_display|Mux27~0_combout  = ( \scrolling_display|Mux41~60_combout  & ( \scrolling_display|Mux41~12_combout  & ( (!\scrolling_display|text_pointer [2]) # ((!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~11_combout )) # 
// (\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~15_combout )))) ) ) ) # ( !\scrolling_display|Mux41~60_combout  & ( \scrolling_display|Mux41~12_combout  & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~11_combout  & 
// ((\scrolling_display|text_pointer [2])))) # (\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [2]) # (\scrolling_display|Mux41~15_combout )))) ) ) ) # ( \scrolling_display|Mux41~60_combout  & ( !\scrolling_display|Mux41~12_combout 
//  & ( (!\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [2])) # (\scrolling_display|Mux41~11_combout ))) # (\scrolling_display|text_pointer [1] & (((\scrolling_display|Mux41~15_combout  & \scrolling_display|text_pointer [2])))) ) 
// ) ) # ( !\scrolling_display|Mux41~60_combout  & ( !\scrolling_display|Mux41~12_combout  & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~11_combout )) # (\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|Mux41~15_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux41~11_combout ),
	.datab(!\scrolling_display|Mux41~15_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|Mux41~60_combout ),
	.dataf(!\scrolling_display|Mux41~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~0 .extended_lut = "off";
defparam \scrolling_display|Mux27~0 .lut_mask = 64'h0053F0530F53FF53;
defparam \scrolling_display|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N42
cyclonev_lcell_comb \scrolling_display|Mux27~1 (
// Equation(s):
// \scrolling_display|Mux27~1_combout  = ( \main_fsm|invalid_zoom_error~0_combout  & ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & (!\SW[3]~input_o  & (!\SW[0]~input_o  & \scrolling_display|text_pointer [0]))) ) ) ) # ( !\main_fsm|invalid_zoom_error~0_combout  & 
// ( \SW[1]~input_o  & ( (!\SW[2]~input_o  & (!\SW[3]~input_o  & (!\SW[0]~input_o  & \scrolling_display|text_pointer [0]))) ) ) ) # ( \main_fsm|invalid_zoom_error~0_combout  & ( !\SW[1]~input_o  & ( (\scrolling_display|text_pointer [0] & ((!\SW[2]~input_o  & 
// (!\SW[3]~input_o  $ (!\SW[0]~input_o ))) # (\SW[2]~input_o  & (!\SW[3]~input_o  & !\SW[0]~input_o )))) ) ) ) # ( !\main_fsm|invalid_zoom_error~0_combout  & ( !\SW[1]~input_o  & ( (!\SW[2]~input_o  & (!\SW[3]~input_o  & (\SW[0]~input_o  & 
// !\scrolling_display|text_pointer [0]))) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!\SW[3]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\main_fsm|invalid_zoom_error~0_combout ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~1 .extended_lut = "off";
defparam \scrolling_display|Mux27~1 .lut_mask = 64'h0800006800800080;
defparam \scrolling_display|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N12
cyclonev_lcell_comb \scrolling_display|Mux27~2 (
// Equation(s):
// \scrolling_display|Mux27~2_combout  = ( \scrolling_display|Mux41~7_combout  & ( (\scrolling_display|text_pointer [2] & (!\scrolling_display|text_pointer [4] & ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|Mux27~1_combout )))) ) ) # ( 
// !\scrolling_display|Mux41~7_combout  & ( (\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [2] & (!\scrolling_display|Mux27~1_combout  & !\scrolling_display|text_pointer [4]))) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|Mux27~1_combout ),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~2 .extended_lut = "off";
defparam \scrolling_display|Mux27~2 .lut_mask = 64'h1000100032003200;
defparam \scrolling_display|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N27
cyclonev_lcell_comb \scrolling_display|Mux27~3 (
// Equation(s):
// \scrolling_display|Mux27~3_combout  = ( \scrolling_display|text_data[19][5]~3_combout  & ( (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_pointer [2] & (\scrolling_display|text_data~25_combout )) # (\scrolling_display|text_pointer [2] & 
// ((!\Equal0~0_combout ))))) ) ) # ( !\scrolling_display|text_data[19][5]~3_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [0]))) # (\scrolling_display|text_pointer [2] & (!\Equal0~0_combout  & 
// \scrolling_display|text_pointer [0])) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_data~25_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~3 .extended_lut = "off";
defparam \scrolling_display|Mux27~3 .lut_mask = 64'hAA50AA5000720072;
defparam \scrolling_display|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N48
cyclonev_lcell_comb \scrolling_display|Mux27~5 (
// Equation(s):
// \scrolling_display|Mux27~5_combout  = ( !\scrolling_display|text_pointer [3] & ( (((\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [1] & \scrolling_display|Mux27~3_combout ))) # (\scrolling_display|Mux27~2_combout )) # 
// (\scrolling_display|Mux27~4_combout ) ) ) # ( \scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux27~0_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [4]),
	.datab(!\scrolling_display|Mux27~4_combout ),
	.datac(!\scrolling_display|Mux27~0_combout ),
	.datad(!\scrolling_display|Mux27~2_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|Mux27~3_combout ),
	.datag(!\scrolling_display|text_pointer [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux27~5 .extended_lut = "on";
defparam \scrolling_display|Mux27~5 .lut_mask = 64'h33FF0A0A73FF0A0A;
defparam \scrolling_display|Mux27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N0
cyclonev_lcell_comb \scrolling_display|WideOr27~0 (
// Equation(s):
// \scrolling_display|WideOr27~0_combout  = ( \scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & !\scrolling_display|Mux23~0_combout ) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & ( 
// \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux24~3_combout ) # ((\scrolling_display|Mux26~2_combout  & !\scrolling_display|Mux23~0_combout )))) ) ) ) # ( \scrolling_display|Mux25~4_combout  & ( 
// !\scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & (!\scrolling_display|Mux23~0_combout  & ((!\scrolling_display|Mux24~3_combout ) # (\scrolling_display|Mux26~2_combout )))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & 
// ( !\scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & (\scrolling_display|Mux23~0_combout  & ((!\scrolling_display|Mux24~3_combout ) # (\scrolling_display|Mux26~2_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux26~2_combout ),
	.datab(!\scrolling_display|WideOr22~0_combout ),
	.datac(!\scrolling_display|Mux23~0_combout ),
	.datad(!\scrolling_display|Mux24~3_combout ),
	.datae(!\scrolling_display|Mux25~4_combout ),
	.dataf(!\scrolling_display|Mux27~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr27~0 .extended_lut = "off";
defparam \scrolling_display|WideOr27~0 .lut_mask = 64'h0301301033103030;
defparam \scrolling_display|WideOr27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N42
cyclonev_lcell_comb \scrolling_display|WideOr26~0 (
// Equation(s):
// \scrolling_display|WideOr26~0_combout  = ( \scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux26~2_combout  & (\scrolling_display|Mux23~0_combout  & 
// !\scrolling_display|Mux24~3_combout )) # (\scrolling_display|Mux26~2_combout  & (!\scrolling_display|Mux23~0_combout  & \scrolling_display|Mux24~3_combout )))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( 
// (!\scrolling_display|Mux26~2_combout  & (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux24~3_combout ) # (\scrolling_display|Mux23~0_combout )))) ) ) ) # ( \scrolling_display|Mux25~4_combout  & ( !\scrolling_display|Mux27~5_combout  & ( 
// (\scrolling_display|WideOr22~0_combout  & (!\scrolling_display|Mux23~0_combout  & (!\scrolling_display|Mux26~2_combout  $ (\scrolling_display|Mux24~3_combout )))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & ( !\scrolling_display|Mux27~5_combout  & ( 
// (\scrolling_display|WideOr22~0_combout  & (((\scrolling_display|Mux26~2_combout  & \scrolling_display|Mux24~3_combout )) # (\scrolling_display|Mux23~0_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux26~2_combout ),
	.datab(!\scrolling_display|WideOr22~0_combout ),
	.datac(!\scrolling_display|Mux23~0_combout ),
	.datad(!\scrolling_display|Mux24~3_combout ),
	.datae(!\scrolling_display|Mux25~4_combout ),
	.dataf(!\scrolling_display|Mux27~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr26~0 .extended_lut = "off";
defparam \scrolling_display|WideOr26~0 .lut_mask = 64'h0313201022020210;
defparam \scrolling_display|WideOr26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N36
cyclonev_lcell_comb \scrolling_display|WideOr25~0 (
// Equation(s):
// \scrolling_display|WideOr25~0_combout  = ( \scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & (!\scrolling_display|Mux23~0_combout  $ (((!\scrolling_display|Mux26~2_combout  & 
// !\scrolling_display|Mux24~3_combout ))))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux26~2_combout  & ((!\scrolling_display|Mux24~3_combout ) 
// # (\scrolling_display|Mux23~0_combout ))) # (\scrolling_display|Mux26~2_combout  & (!\scrolling_display|Mux23~0_combout  $ (!\scrolling_display|Mux24~3_combout ))))) ) ) ) # ( \scrolling_display|Mux25~4_combout  & ( !\scrolling_display|Mux27~5_combout  & 
// ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux26~2_combout  & (!\scrolling_display|Mux23~0_combout  & !\scrolling_display|Mux24~3_combout )) # (\scrolling_display|Mux26~2_combout  & (!\scrolling_display|Mux23~0_combout  $ 
// (!\scrolling_display|Mux24~3_combout ))))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & ( !\scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux26~2_combout  & ((\scrolling_display|Mux24~3_combout 
// ))) # (\scrolling_display|Mux26~2_combout  & (!\scrolling_display|Mux23~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux26~2_combout ),
	.datab(!\scrolling_display|WideOr22~0_combout ),
	.datac(!\scrolling_display|Mux23~0_combout ),
	.datad(!\scrolling_display|Mux24~3_combout ),
	.datae(!\scrolling_display|Mux25~4_combout ),
	.dataf(!\scrolling_display|Mux27~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr25~0 .extended_lut = "off";
defparam \scrolling_display|WideOr25~0 .lut_mask = 64'h1032211023121230;
defparam \scrolling_display|WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N54
cyclonev_lcell_comb \scrolling_display|WideOr24~0 (
// Equation(s):
// \scrolling_display|WideOr24~0_combout  = ( \scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux26~2_combout  & ((!\scrolling_display|Mux24~3_combout ))) # 
// (\scrolling_display|Mux26~2_combout  & (!\scrolling_display|Mux23~0_combout )))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux26~2_combout  & 
// (\scrolling_display|Mux23~0_combout  & \scrolling_display|Mux24~3_combout )) # (\scrolling_display|Mux26~2_combout  & ((!\scrolling_display|Mux24~3_combout ))))) ) ) ) # ( \scrolling_display|Mux25~4_combout  & ( !\scrolling_display|Mux27~5_combout  & ( 
// (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux23~0_combout  & (!\scrolling_display|Mux26~2_combout )) # (\scrolling_display|Mux23~0_combout  & ((!\scrolling_display|Mux24~3_combout ))))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  
// & ( !\scrolling_display|Mux27~5_combout  & ( (\scrolling_display|Mux26~2_combout  & (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux23~0_combout ) # (\scrolling_display|Mux24~3_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux26~2_combout ),
	.datab(!\scrolling_display|WideOr22~0_combout ),
	.datac(!\scrolling_display|Mux23~0_combout ),
	.datad(!\scrolling_display|Mux24~3_combout ),
	.datae(!\scrolling_display|Mux25~4_combout ),
	.dataf(!\scrolling_display|Mux27~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr24~0 .extended_lut = "off";
defparam \scrolling_display|WideOr24~0 .lut_mask = 64'h1011232011023210;
defparam \scrolling_display|WideOr24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N12
cyclonev_lcell_comb \scrolling_display|WideOr23~0 (
// Equation(s):
// \scrolling_display|WideOr23~0_combout  = ( \scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux23~0_combout ) # ((!\scrolling_display|Mux26~2_combout  & 
// !\scrolling_display|Mux24~3_combout )))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & !\scrolling_display|Mux23~0_combout ) ) ) ) # ( 
// \scrolling_display|Mux25~4_combout  & ( !\scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux23~0_combout ) # (!\scrolling_display|Mux24~3_combout ))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & 
// ( !\scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux26~2_combout  & ((\scrolling_display|Mux24~3_combout ) # (\scrolling_display|Mux23~0_combout ))) # (\scrolling_display|Mux26~2_combout  & 
// ((!\scrolling_display|Mux23~0_combout ) # (!\scrolling_display|Mux24~3_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux26~2_combout ),
	.datab(!\scrolling_display|WideOr22~0_combout ),
	.datac(!\scrolling_display|Mux23~0_combout ),
	.datad(!\scrolling_display|Mux24~3_combout ),
	.datae(!\scrolling_display|Mux25~4_combout ),
	.dataf(!\scrolling_display|Mux27~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr23~0 .extended_lut = "off";
defparam \scrolling_display|WideOr23~0 .lut_mask = 64'h1332333030303230;
defparam \scrolling_display|WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N30
cyclonev_lcell_comb \scrolling_display|WideOr22~1 (
// Equation(s):
// \scrolling_display|WideOr22~1_combout  = ( \scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux26~2_combout  & ((!\scrolling_display|Mux24~3_combout ))) # 
// (\scrolling_display|Mux26~2_combout  & (!\scrolling_display|Mux23~0_combout )))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & ((!\scrolling_display|Mux26~2_combout ) # 
// ((!\scrolling_display|Mux23~0_combout ) # (!\scrolling_display|Mux24~3_combout )))) ) ) ) # ( \scrolling_display|Mux25~4_combout  & ( !\scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & (!\scrolling_display|Mux23~0_combout  
// $ (((!\scrolling_display|Mux26~2_combout  & !\scrolling_display|Mux24~3_combout ))))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & ( !\scrolling_display|Mux27~5_combout  & ( (\scrolling_display|WideOr22~0_combout  & 
// ((!\scrolling_display|Mux26~2_combout  & ((\scrolling_display|Mux24~3_combout ) # (\scrolling_display|Mux23~0_combout ))) # (\scrolling_display|Mux26~2_combout  & ((!\scrolling_display|Mux24~3_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux26~2_combout ),
	.datab(!\scrolling_display|WideOr22~0_combout ),
	.datac(!\scrolling_display|Mux23~0_combout ),
	.datad(!\scrolling_display|Mux24~3_combout ),
	.datae(!\scrolling_display|Mux25~4_combout ),
	.dataf(!\scrolling_display|Mux27~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr22~1 .extended_lut = "off";
defparam \scrolling_display|WideOr22~1 .lut_mask = 64'h1322123033323210;
defparam \scrolling_display|WideOr22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N48
cyclonev_lcell_comb \scrolling_display|WideOr21~0 (
// Equation(s):
// \scrolling_display|WideOr21~0_combout  = ( \scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (!\scrolling_display|Mux23~0_combout  & (!\scrolling_display|Mux24~3_combout  & (!\scrolling_display|Mux26~2_combout  & 
// \scrolling_display|Mux22~4_combout ))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & ( \scrolling_display|Mux27~5_combout  & ( (\scrolling_display|Mux22~4_combout  & ((!\scrolling_display|Mux23~0_combout  & (!\scrolling_display|Mux24~3_combout  $ 
// (\scrolling_display|Mux26~2_combout ))) # (\scrolling_display|Mux23~0_combout  & ((!\scrolling_display|Mux24~3_combout ) # (!\scrolling_display|Mux26~2_combout ))))) ) ) ) # ( \scrolling_display|Mux25~4_combout  & ( !\scrolling_display|Mux27~5_combout  & 
// ( (!\scrolling_display|Mux24~3_combout  & (\scrolling_display|Mux22~4_combout  & (!\scrolling_display|Mux23~0_combout  $ (!\scrolling_display|Mux26~2_combout )))) ) ) ) # ( !\scrolling_display|Mux25~4_combout  & ( !\scrolling_display|Mux27~5_combout  & ( 
// (\scrolling_display|Mux22~4_combout  & ((!\scrolling_display|Mux23~0_combout  & (!\scrolling_display|Mux24~3_combout  $ (!\scrolling_display|Mux26~2_combout ))) # (\scrolling_display|Mux23~0_combout  & ((!\scrolling_display|Mux26~2_combout ) # 
// (\scrolling_display|Mux24~3_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux23~0_combout ),
	.datab(!\scrolling_display|Mux24~3_combout ),
	.datac(!\scrolling_display|Mux26~2_combout ),
	.datad(!\scrolling_display|Mux22~4_combout ),
	.datae(!\scrolling_display|Mux25~4_combout ),
	.dataf(!\scrolling_display|Mux27~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr21~0 .extended_lut = "off";
defparam \scrolling_display|WideOr21~0 .lut_mask = 64'h0079004800D60080;
defparam \scrolling_display|WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N39
cyclonev_lcell_comb \scrolling_display|WideOr21~1 (
// Equation(s):
// \scrolling_display|WideOr21~1_combout  = ( \scrolling_display|WideOr21~0_combout  & ( \scrolling_display|Mux21~4_combout  ) )

	.dataa(!\scrolling_display|Mux21~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\scrolling_display|WideOr21~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr21~1 .extended_lut = "off";
defparam \scrolling_display|WideOr21~1 .lut_mask = 64'h0000555500005555;
defparam \scrolling_display|WideOr21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux41~75 (
// Equation(s):
// \scrolling_display|Mux41~75_combout  = ( \scrolling_display|text_data~16_combout  & ( \scrolling_display|text_pointer [1] & ( (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_data~9_combout ))) ) ) ) # ( 
// !\scrolling_display|text_data~16_combout  & ( \scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data~9_combout  & \Equal0~0_combout )) ) ) ) # ( \scrolling_display|text_data~16_combout  & ( 
// !\scrolling_display|text_pointer [1] & ( (\Equal0~0_combout  & ((!\scrolling_display|text_data~7_combout ) # (\scrolling_display|text_pointer [0]))) ) ) ) # ( !\scrolling_display|text_data~16_combout  & ( !\scrolling_display|text_pointer [1] & ( 
// (\Equal0~0_combout  & ((!\scrolling_display|text_data~7_combout ) # (\scrolling_display|text_pointer [0]))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data~9_combout ),
	.datac(!\scrolling_display|text_data~7_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_data~16_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~75 .extended_lut = "off";
defparam \scrolling_display|Mux41~75 .lut_mask = 64'h00F500F5004400EE;
defparam \scrolling_display|Mux41~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux18~8 (
// Equation(s):
// \scrolling_display|Mux18~8_combout  = ( \scrolling_display|text_data[16][0]~19_combout  & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [2] & (\scrolling_display|text_data~16_combout )) # 
// (\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux41~75_combout ))))) # (\scrolling_display|text_pointer [1] & (((\scrolling_display|text_pointer [2]) # (\scrolling_display|Mux41~75_combout )))) ) ) ) # ( 
// !\scrolling_display|text_data[16][0]~19_combout  & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [2] & (\scrolling_display|text_data~16_combout )) # (\scrolling_display|text_pointer [2] & 
// ((\scrolling_display|Mux41~75_combout ))))) # (\scrolling_display|text_pointer [1] & (((\scrolling_display|Mux41~75_combout  & !\scrolling_display|text_pointer [2])))) ) ) ) # ( \scrolling_display|text_data[16][0]~19_combout  & ( !\Equal0~0_combout  & ( 
// (!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~75_combout  & \scrolling_display|text_pointer [2])) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_pointer [2]) # (\scrolling_display|Mux41~75_combout ))) ) ) ) # ( 
// !\scrolling_display|text_data[16][0]~19_combout  & ( !\Equal0~0_combout  & ( (\scrolling_display|Mux41~75_combout  & (!\scrolling_display|text_pointer [1] $ (!\scrolling_display|text_pointer [2]))) ) ) )

	.dataa(!\scrolling_display|text_data~16_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Mux41~75_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\scrolling_display|text_data[16][0]~19_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~8 .extended_lut = "off";
defparam \scrolling_display|Mux18~8 .lut_mask = 64'h030C033F470C473F;
defparam \scrolling_display|Mux18~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N12
cyclonev_lcell_comb \scrolling_display|Mux18~9 (
// Equation(s):
// \scrolling_display|Mux18~9_combout  = ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0]) # ((!\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_data[19][5]~3_combout )) # 
// (\scrolling_display|text_data~2_combout ))) # (\scrolling_display|text_pointer [2] & (((\scrolling_display|text_data[19][5]~3_combout ))))) ) ) # ( \scrolling_display|text_pointer [1] & ( ((!\scrolling_display|text_pointer [0] & (((\Equal0~0_combout )))) 
// # (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[15][0]~20_combout ) # ((!\scrolling_display|text_data[19][5]~3_combout ))))) # (\scrolling_display|text_pointer [2]) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[15][0]~20_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(!\scrolling_display|text_data~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~9 .extended_lut = "on";
defparam \scrolling_display|Mux18~9 .lut_mask = 64'hEEEE77FFDFDF75FD;
defparam \scrolling_display|Mux18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N57
cyclonev_lcell_comb \scrolling_display|Add2~1 (
// Equation(s):
// \scrolling_display|Add2~1_combout  = ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [3] $ (!\scrolling_display|text_pointer [2]) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [3] ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add2~1 .extended_lut = "off";
defparam \scrolling_display|Add2~1 .lut_mask = 64'h555555555A5A5A5A;
defparam \scrolling_display|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N12
cyclonev_lcell_comb \scrolling_display|Add2~2 (
// Equation(s):
// \scrolling_display|Add2~2_combout  = ( \scrolling_display|text_pointer [4] & ( (!\scrolling_display|text_pointer [1]) # ((!\scrolling_display|text_pointer [3]) # (!\scrolling_display|text_pointer [2])) ) ) # ( !\scrolling_display|text_pointer [4] & ( 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [3] & \scrolling_display|text_pointer [2])) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add2~2 .extended_lut = "off";
defparam \scrolling_display|Add2~2 .lut_mask = 64'h00030003FFFCFFFC;
defparam \scrolling_display|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N54
cyclonev_lcell_comb \scrolling_display|Mux18~1 (
// Equation(s):
// \scrolling_display|Mux18~1_combout  = ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [2] ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~1 .extended_lut = "off";
defparam \scrolling_display|Mux18~1 .lut_mask = 64'h5555555500000000;
defparam \scrolling_display|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N33
cyclonev_lcell_comb \scrolling_display|Mux18~4 (
// Equation(s):
// \scrolling_display|Mux18~4_combout  = ( \Equal0~0_combout  ) # ( !\Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1]) # ((!\scrolling_display|text_pointer [2]) # (\scrolling_display|text_pointer [0])) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~4 .extended_lut = "off";
defparam \scrolling_display|Mux18~4 .lut_mask = 64'hFCFFFCFFFFFFFFFF;
defparam \scrolling_display|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N24
cyclonev_lcell_comb \scrolling_display|Mux14~0 (
// Equation(s):
// \scrolling_display|Mux14~0_combout  = ( \scrolling_display|Mux18~1_combout  & ( \scrolling_display|Mux18~4_combout  & ( (!\scrolling_display|Add2~1_combout  & ((!\scrolling_display|Mux18~8_combout ) # ((!\scrolling_display|Add2~2_combout )))) # 
// (\scrolling_display|Add2~1_combout  & (((\scrolling_display|Mux18~9_combout  & !\scrolling_display|Add2~2_combout )))) ) ) ) # ( !\scrolling_display|Mux18~1_combout  & ( \scrolling_display|Mux18~4_combout  & ( (!\scrolling_display|Add2~1_combout  & 
// (!\scrolling_display|Mux18~8_combout  & ((\scrolling_display|Add2~2_combout )))) # (\scrolling_display|Add2~1_combout  & (((\scrolling_display|Mux18~9_combout  & !\scrolling_display|Add2~2_combout )))) ) ) ) # ( \scrolling_display|Mux18~1_combout  & ( 
// !\scrolling_display|Mux18~4_combout  & ( (!\scrolling_display|Add2~1_combout  & ((!\scrolling_display|Mux18~8_combout ) # ((!\scrolling_display|Add2~2_combout )))) # (\scrolling_display|Add2~1_combout  & (((\scrolling_display|Add2~2_combout ) # 
// (\scrolling_display|Mux18~9_combout )))) ) ) ) # ( !\scrolling_display|Mux18~1_combout  & ( !\scrolling_display|Mux18~4_combout  & ( (!\scrolling_display|Add2~1_combout  & (!\scrolling_display|Mux18~8_combout  & ((\scrolling_display|Add2~2_combout )))) # 
// (\scrolling_display|Add2~1_combout  & (((\scrolling_display|Add2~2_combout ) # (\scrolling_display|Mux18~9_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux18~8_combout ),
	.datab(!\scrolling_display|Mux18~9_combout ),
	.datac(!\scrolling_display|Add2~1_combout ),
	.datad(!\scrolling_display|Add2~2_combout ),
	.datae(!\scrolling_display|Mux18~1_combout ),
	.dataf(!\scrolling_display|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux14~0 .extended_lut = "off";
defparam \scrolling_display|Mux14~0 .lut_mask = 64'h03AFF3AF03A0F3A0;
defparam \scrolling_display|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N57
cyclonev_lcell_comb \scrolling_display|Add2~0 (
// Equation(s):
// \scrolling_display|Add2~0_combout  = ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [2] ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [2] ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Add2~0 .extended_lut = "off";
defparam \scrolling_display|Add2~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \scrolling_display|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N6
cyclonev_lcell_comb \scrolling_display|Mux1~4 (
// Equation(s):
// \scrolling_display|Mux1~4_combout  = ( \scrolling_display|text_data~37_combout  & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[19][5]~35_combout )) # (\scrolling_display|text_pointer [0] & 
// (((!\scrolling_display|text_data~36_combout  & \Equal0~0_combout )))) ) ) ) # ( !\scrolling_display|text_data~37_combout  & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[19][5]~35_combout 
// )) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_data~36_combout  & \Equal0~0_combout )))) ) ) ) # ( \scrolling_display|text_data~37_combout  & ( !\scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [0] & 
// \Equal0~0_combout ) ) ) ) # ( !\scrolling_display|text_data~37_combout  & ( !\scrolling_display|text_pointer [1] & ( \Equal0~0_combout  ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[19][5]~35_combout ),
	.datac(!\scrolling_display|text_data~36_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_data~37_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~4 .extended_lut = "off";
defparam \scrolling_display|Mux1~4 .lut_mask = 64'h00FF005522722272;
defparam \scrolling_display|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N24
cyclonev_lcell_comb \scrolling_display|Mux15~1 (
// Equation(s):
// \scrolling_display|Mux15~1_combout  = ( !\scrolling_display|text_pointer [1] & ( (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[19][5]~3_combout  & !\scrolling_display|Add2~2_combout )) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[19][5]~3_combout ),
	.datad(!\scrolling_display|Add2~2_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~1 .extended_lut = "off";
defparam \scrolling_display|Mux15~1 .lut_mask = 64'h0300030000000000;
defparam \scrolling_display|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N42
cyclonev_lcell_comb \scrolling_display|Mux15~0 (
// Equation(s):
// \scrolling_display|Mux15~0_combout  = ( \scrolling_display|text_data[19][5]~35_combout  & ( (\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[16][0]~19_combout  & \scrolling_display|Add2~2_combout )) ) ) # ( 
// !\scrolling_display|text_data[19][5]~35_combout  & ( (\scrolling_display|Add2~2_combout  & ((!\scrolling_display|text_pointer [1]) # (!\scrolling_display|text_data[16][0]~19_combout ))) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|text_data[16][0]~19_combout ),
	.datad(!\scrolling_display|Add2~2_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[19][5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~0 .extended_lut = "off";
defparam \scrolling_display|Mux15~0 .lut_mask = 64'h00FC00FC00300030;
defparam \scrolling_display|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N27
cyclonev_lcell_comb \scrolling_display|Mux15~2 (
// Equation(s):
// \scrolling_display|Mux15~2_combout  = ( \scrolling_display|Mux15~0_combout  & ( (\scrolling_display|Mux15~1_combout  & !\scrolling_display|text_data~2_combout ) ) ) # ( !\scrolling_display|Mux15~0_combout  & ( (!\scrolling_display|Add2~1_combout ) # 
// ((\scrolling_display|Mux15~1_combout  & !\scrolling_display|text_data~2_combout )) ) )

	.dataa(!\scrolling_display|Mux15~1_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|text_data~2_combout ),
	.datad(!\scrolling_display|Add2~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~2 .extended_lut = "off";
defparam \scrolling_display|Mux15~2 .lut_mask = 64'hFF50FF5050505050;
defparam \scrolling_display|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N54
cyclonev_lcell_comb \scrolling_display|Mux15~4 (
// Equation(s):
// \scrolling_display|Mux15~4_combout  = ( \scrolling_display|text_data[15][0]~21_combout  & ( (\scrolling_display|Add2~0_combout  & \scrolling_display|text_pointer [0]) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|Add2~0_combout ),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[15][0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~4 .extended_lut = "off";
defparam \scrolling_display|Mux15~4 .lut_mask = 64'h0000000000330033;
defparam \scrolling_display|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N6
cyclonev_lcell_comb \scrolling_display|Mux15~3 (
// Equation(s):
// \scrolling_display|Mux15~3_combout  = ( \Equal0~0_combout  & ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|Add2~2_combout  ) ) ) # ( !\Equal0~0_combout  & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_pointer [2]))) # (\scrolling_display|text_pointer [0] & (!\scrolling_display|Add2~2_combout )) ) ) ) # ( \Equal0~0_combout  & ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|Add2~2_combout  & 
// (((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_pointer [2])) # (\scrolling_display|text_data[19][5]~3_combout ))) ) ) ) # ( !\Equal0~0_combout  & ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|Add2~2_combout  & 
// (((!\scrolling_display|text_pointer [0]) # (!\scrolling_display|text_pointer [2])) # (\scrolling_display|text_data[19][5]~3_combout ))) ) ) )

	.dataa(!\scrolling_display|text_data[19][5]~3_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|Add2~2_combout ),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(!\Equal0~0_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~3 .extended_lut = "off";
defparam \scrolling_display|Mux15~3 .lut_mask = 64'hF0D0F0D030FCF0F0;
defparam \scrolling_display|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N15
cyclonev_lcell_comb \scrolling_display|Mux15~5 (
// Equation(s):
// \scrolling_display|Mux15~5_combout  = ( \scrolling_display|Mux15~3_combout  & ( (\scrolling_display|text_pointer [1] & (!\scrolling_display|Add2~2_combout  & ((!\scrolling_display|Add2~1_combout ) # (\scrolling_display|Mux15~4_combout )))) ) ) # ( 
// !\scrolling_display|Mux15~3_combout  & ( ((\scrolling_display|text_pointer [1] & !\scrolling_display|Add2~2_combout )) # (\scrolling_display|Add2~1_combout ) ) )

	.dataa(!\scrolling_display|Mux15~4_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\scrolling_display|Add2~1_combout ),
	.datad(!\scrolling_display|Add2~2_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~5 .extended_lut = "off";
defparam \scrolling_display|Mux15~5 .lut_mask = 64'h3F0F3F0F31003100;
defparam \scrolling_display|Mux15~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N57
cyclonev_lcell_comb \scrolling_display|Mux15~6 (
// Equation(s):
// \scrolling_display|Mux15~6_combout  = ( \scrolling_display|Add2~2_combout  & ( (!\scrolling_display|Mux15~5_combout  & ((!\scrolling_display|Add2~0_combout  & ((!\scrolling_display|Mux15~2_combout ))) # (\scrolling_display|Add2~0_combout  & 
// (!\scrolling_display|Mux1~4_combout )))) ) ) # ( !\scrolling_display|Add2~2_combout  & ( (!\scrolling_display|Mux15~5_combout  & ((!\scrolling_display|Mux15~2_combout ) # (\scrolling_display|Add2~0_combout ))) ) )

	.dataa(!\scrolling_display|Add2~0_combout ),
	.datab(!\scrolling_display|Mux1~4_combout ),
	.datac(!\scrolling_display|Mux15~2_combout ),
	.datad(!\scrolling_display|Mux15~5_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Add2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux15~6 .extended_lut = "off";
defparam \scrolling_display|Mux15~6 .lut_mask = 64'hF500F500E400E400;
defparam \scrolling_display|Mux15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N33
cyclonev_lcell_comb \scrolling_display|Mux16~6 (
// Equation(s):
// \scrolling_display|Mux16~6_combout  = ( \scrolling_display|Mux18~1_combout  & ( (!\scrolling_display|Add2~1_combout  & (\scrolling_display|text_data[9][2]~41_combout  & !\scrolling_display|text_pointer [0])) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|Add2~1_combout ),
	.datac(!\scrolling_display|text_data[9][2]~41_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~6 .extended_lut = "off";
defparam \scrolling_display|Mux16~6 .lut_mask = 64'h000000000C000C00;
defparam \scrolling_display|Mux16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N54
cyclonev_lcell_comb \scrolling_display|Mux16~4 (
// Equation(s):
// \scrolling_display|Mux16~4_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_data[11][1]~12_combout  & \scrolling_display|text_pointer [2]) ) ) ) # ( !\scrolling_display|text_pointer [0] 
// & ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_data[10][0]~23_combout  & \scrolling_display|text_pointer [2]) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_pointer [1] & ( 
// (!\scrolling_display|text_pointer [2] & !\scrolling_display|text_data[10][3]~30_combout ) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_data[10][0]~23_combout  & 
// \scrolling_display|text_pointer [2]) ) ) )

	.dataa(!\scrolling_display|text_data[10][0]~23_combout ),
	.datab(!\scrolling_display|text_data[11][1]~12_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_data[10][3]~30_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~4 .extended_lut = "off";
defparam \scrolling_display|Mux16~4 .lut_mask = 64'h0A0AF0000A0A0C0C;
defparam \scrolling_display|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N48
cyclonev_lcell_comb \scrolling_display|Mux16~3 (
// Equation(s):
// \scrolling_display|Mux16~3_combout  = ( \scrolling_display|Decoder0~0_combout  & ( (\scrolling_display|text_data[19][5]~3_combout  & \scrolling_display|text_pointer [0]) ) ) # ( !\scrolling_display|Decoder0~0_combout  & ( 
// (\scrolling_display|text_data[19][5]~3_combout  & (!\scrolling_display|text_pointer [0] & \scrolling_display|text_pointer [1])) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~3 .extended_lut = "off";
defparam \scrolling_display|Mux16~3 .lut_mask = 64'h0030003003030303;
defparam \scrolling_display|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N51
cyclonev_lcell_comb \scrolling_display|Mux16~5 (
// Equation(s):
// \scrolling_display|Mux16~5_combout  = ( \scrolling_display|Mux16~3_combout  & ( (!\scrolling_display|Mux16~4_combout  & ((!\scrolling_display|Add2~0_combout ) # (\main_fsm|invalid_zoom_error~0_combout ))) ) ) # ( !\scrolling_display|Mux16~3_combout  & ( 
// !\scrolling_display|Mux16~4_combout  ) )

	.dataa(!\scrolling_display|Add2~0_combout ),
	.datab(gnd),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(!\scrolling_display|Mux16~4_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~5 .extended_lut = "off";
defparam \scrolling_display|Mux16~5 .lut_mask = 64'hFF00FF00AF00AF00;
defparam \scrolling_display|Mux16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N51
cyclonev_lcell_comb \scrolling_display|Mux16~1 (
// Equation(s):
// \scrolling_display|Mux16~1_combout  = ( \LessThan0~0_combout  & ( (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0]) # (\scrolling_display|text_data[12][1]~15_combout ))) # (\scrolling_display|text_pointer [1] & 
// (\scrolling_display|text_pointer [0])) ) ) # ( !\LessThan0~0_combout  & ( (!\scrolling_display|text_pointer [1] & (\scrolling_display|text_pointer [0] & \scrolling_display|text_data[12][1]~15_combout )) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[12][1]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~1 .extended_lut = "off";
defparam \scrolling_display|Mux16~1 .lut_mask = 64'h020202029B9B9B9B;
defparam \scrolling_display|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux16~0 (
// Equation(s):
// \scrolling_display|Mux16~0_combout  = ( \scrolling_display|text_data[11][1]~12_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_pointer [1] & !\scrolling_display|text_data[19][5]~3_combout )) ) ) # ( 
// !\scrolling_display|text_data[11][1]~12_combout  & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_data[19][5]~3_combout ) # (\scrolling_display|text_pointer [0]))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[19][5]~3_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_data[11][1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~0 .extended_lut = "off";
defparam \scrolling_display|Mux16~0 .lut_mask = 64'h0F050F050A000A00;
defparam \scrolling_display|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N15
cyclonev_lcell_comb \scrolling_display|Mux16~2 (
// Equation(s):
// \scrolling_display|Mux16~2_combout  = ( \scrolling_display|Mux16~0_combout  & ( (!\scrolling_display|Mux16~1_combout  & !\scrolling_display|Add2~0_combout ) ) ) # ( !\scrolling_display|Mux16~0_combout  & ( (!\scrolling_display|Add2~0_combout  & 
// (!\scrolling_display|Mux16~1_combout )) # (\scrolling_display|Add2~0_combout  & ((\scrolling_display|Mux41~37_combout ))) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|Mux16~1_combout ),
	.datac(!\scrolling_display|Mux41~37_combout ),
	.datad(!\scrolling_display|Add2~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~2 .extended_lut = "off";
defparam \scrolling_display|Mux16~2 .lut_mask = 64'hCC0FCC0FCC00CC00;
defparam \scrolling_display|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N30
cyclonev_lcell_comb \scrolling_display|Mux16~7 (
// Equation(s):
// \scrolling_display|Mux16~7_combout  = ( \scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Add2~2_combout  & (((\scrolling_display|Add2~1_combout  & !\scrolling_display|Mux16~5_combout )) # (\scrolling_display|Mux16~6_combout ))) ) ) # ( 
// !\scrolling_display|Mux16~2_combout  & ( (!\scrolling_display|Add2~2_combout  & (((\scrolling_display|Add2~1_combout  & !\scrolling_display|Mux16~5_combout )) # (\scrolling_display|Mux16~6_combout ))) # (\scrolling_display|Add2~2_combout  & 
// (((!\scrolling_display|Add2~1_combout )))) ) )

	.dataa(!\scrolling_display|Mux16~6_combout ),
	.datab(!\scrolling_display|Add2~1_combout ),
	.datac(!\scrolling_display|Add2~2_combout ),
	.datad(!\scrolling_display|Mux16~5_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux16~7 .extended_lut = "off";
defparam \scrolling_display|Mux16~7 .lut_mask = 64'h7C5C7C5C70507050;
defparam \scrolling_display|Mux16~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N42
cyclonev_lcell_comb \scrolling_display|Mux41~84 (
// Equation(s):
// \scrolling_display|Mux41~84_combout  = ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|Add2~0_combout  & ((!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[10][3]~30_combout )))) # (\scrolling_display|text_pointer [0] 
// & (!\scrolling_display|text_data[7][1]~5_combout )))) # (\scrolling_display|Add2~0_combout  & ((((\scrolling_display|text_pointer [0]))))) ) ) # ( \scrolling_display|text_pointer [1] & ( ((!\scrolling_display|Add2~0_combout  & 
// ((!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[19][2]~29_combout )) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[16][0]~19_combout ))))) # (\scrolling_display|Add2~0_combout  & 
// (((\scrolling_display|text_pointer [0]))))) ) )

	.dataa(!\scrolling_display|text_data[7][1]~5_combout ),
	.datab(!\scrolling_display|Add2~0_combout ),
	.datac(!\scrolling_display|text_data[19][2]~29_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[16][0]~19_combout ),
	.datag(!\scrolling_display|text_data[10][3]~30_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~84 .extended_lut = "on";
defparam \scrolling_display|Mux41~84 .lut_mask = 64'h0CBB0C330CBB0CFF;
defparam \scrolling_display|Mux41~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N36
cyclonev_lcell_comb \scrolling_display|Mux41~68 (
// Equation(s):
// \scrolling_display|Mux41~68_combout  = ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|Add2~0_combout  & ((((\scrolling_display|Mux41~84_combout ))))) # (\scrolling_display|Add2~0_combout  & (((!\scrolling_display|Mux41~84_combout  & 
// (\scrolling_display|Mux1~0_combout )) # (\scrolling_display|Mux41~84_combout  & ((!\scrolling_display|text_data[6][1]~11_combout )))))) ) ) # ( \scrolling_display|text_pointer [1] & ( (!\scrolling_display|Add2~0_combout  & 
// ((((\scrolling_display|Mux41~84_combout ))))) # (\scrolling_display|Add2~0_combout  & ((!\scrolling_display|Mux41~84_combout  & (((\LessThan0~0_combout )))) # (\scrolling_display|Mux41~84_combout  & (\scrolling_display|text_data[13][3]~42_combout )))) ) )

	.dataa(!\scrolling_display|Add2~0_combout ),
	.datab(!\scrolling_display|text_data[13][3]~42_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\scrolling_display|Mux41~84_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[6][1]~11_combout ),
	.datag(!\scrolling_display|Mux1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~68 .extended_lut = "on";
defparam \scrolling_display|Mux41~68 .lut_mask = 64'h05FF05BB05AA05BB;
defparam \scrolling_display|Mux41~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N0
cyclonev_lcell_comb \scrolling_display|Mux41~72 (
// Equation(s):
// \scrolling_display|Mux41~72_combout  = ( \scrolling_display|text_pointer [1] & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data~9_combout )) # (\scrolling_display|text_pointer [0] & (((!\LessThan0~0_combout  & 
// \scrolling_display|text_data~6_combout )))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [0] & (!\LessThan0~0_combout  & \scrolling_display|text_data~6_combout )) ) ) ) # ( 
// \scrolling_display|text_pointer [1] & ( !\Equal0~0_combout  & ( \scrolling_display|text_pointer [0] ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\Equal0~0_combout  & ( \scrolling_display|text_pointer [0] ) ) )

	.dataa(!\scrolling_display|text_data~9_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\LessThan0~0_combout ),
	.datad(!\scrolling_display|text_data~6_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~72 .extended_lut = "off";
defparam \scrolling_display|Mux41~72 .lut_mask = 64'h3333333300C04474;
defparam \scrolling_display|Mux41~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N0
cyclonev_lcell_comb \scrolling_display|Mux18~5 (
// Equation(s):
// \scrolling_display|Mux18~5_combout  = ( \scrolling_display|Mux18~0_combout  & ( (!\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [1])) # (\scrolling_display|Mux41~72_combout ))) # (\scrolling_display|text_pointer [2] & 
// ((!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~72_combout )) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux41~43_combout ))))) ) ) # ( !\scrolling_display|Mux18~0_combout  & ( (!\scrolling_display|text_pointer [2] & 
// (\scrolling_display|Mux41~72_combout  & ((\scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~72_combout )) # (\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|Mux41~43_combout ))))) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux41~72_combout ),
	.datac(!\scrolling_display|Mux41~43_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~5 .extended_lut = "off";
defparam \scrolling_display|Mux18~5 .lut_mask = 64'h11271127BB27BB27;
defparam \scrolling_display|Mux18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N18
cyclonev_lcell_comb \scrolling_display|Mux17~0 (
// Equation(s):
// \scrolling_display|Mux17~0_combout  = ( !\scrolling_display|Add2~2_combout  & ( (!\scrolling_display|Add2~1_combout  & (((\scrolling_display|Mux41~47_combout  & ((\scrolling_display|Mux18~1_combout )))))) # (\scrolling_display|Add2~1_combout  & 
// (\scrolling_display|Mux41~68_combout )) ) ) # ( \scrolling_display|Add2~2_combout  & ( ((!\scrolling_display|Add2~1_combout  & (\scrolling_display|Mux18~5_combout )) # (\scrolling_display|Add2~1_combout  & (((!\scrolling_display|Mux18~4_combout ))))) ) )

	.dataa(!\scrolling_display|Mux41~68_combout ),
	.datab(!\scrolling_display|Add2~1_combout ),
	.datac(!\scrolling_display|Mux18~5_combout ),
	.datad(!\scrolling_display|Mux18~4_combout ),
	.datae(!\scrolling_display|Add2~2_combout ),
	.dataf(!\scrolling_display|Mux18~1_combout ),
	.datag(!\scrolling_display|Mux41~47_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux17~0 .extended_lut = "on";
defparam \scrolling_display|Mux17~0 .lut_mask = 64'h11113F0C1D1D3F0C;
defparam \scrolling_display|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N0
cyclonev_lcell_comb \scrolling_display|Mux19~2 (
// Equation(s):
// \scrolling_display|Mux19~2_combout  = ( !\scrolling_display|Add2~2_combout  & ( ((!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[6][1]~11_combout )) # (\scrolling_display|text_pointer [0] & 
// ((!\scrolling_display|text_data[7][1]~5_combout )))))) ) ) # ( \scrolling_display|Add2~2_combout  & ( (!\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1] & ((\scrolling_display|text_data[12][1]~15_combout ))) # 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[6][1]~11_combout ))))) # (\scrolling_display|text_pointer [0] & ((((\scrolling_display|text_data[21][1]~27_combout  & \scrolling_display|text_pointer [1]))))) ) )

	.dataa(!\scrolling_display|text_data[6][1]~11_combout ),
	.datab(!\scrolling_display|text_pointer [0]),
	.datac(!\scrolling_display|text_data[12][1]~15_combout ),
	.datad(!\scrolling_display|text_data[21][1]~27_combout ),
	.datae(!\scrolling_display|Add2~2_combout ),
	.dataf(!\scrolling_display|text_pointer [1]),
	.datag(!\scrolling_display|text_data[7][1]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux19~2 .extended_lut = "on";
defparam \scrolling_display|Mux19~2 .lut_mask = 64'h74740C0C00004477;
defparam \scrolling_display|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N30
cyclonev_lcell_comb \scrolling_display|Mux5~5 (
// Equation(s):
// \scrolling_display|Mux5~5_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[8][1]~4_combout  & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[11][1]~12_combout )) # (\scrolling_display|text_pointer 
// [1] & ((\scrolling_display|text_data[9][1]~13_combout ))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[8][1]~4_combout  & ( (!\scrolling_display|text_data[10][1]~14_combout ) # (\scrolling_display|text_pointer [1]) ) ) ) 
// # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[8][1]~4_combout  & ( (!\scrolling_display|text_pointer [1] & (!\scrolling_display|text_data[11][1]~12_combout )) # (\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|text_data[9][1]~13_combout ))) ) ) ) # ( !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[8][1]~4_combout  & ( (!\scrolling_display|text_pointer [1] & !\scrolling_display|text_data[10][1]~14_combout ) ) ) )

	.dataa(!\scrolling_display|text_data[11][1]~12_combout ),
	.datab(!\scrolling_display|text_data[9][1]~13_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[10][1]~14_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_data[8][1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~5 .extended_lut = "off";
defparam \scrolling_display|Mux5~5 .lut_mask = 64'hF000A3A3FF0FA3A3;
defparam \scrolling_display|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N42
cyclonev_lcell_comb \scrolling_display|Mux5~6 (
// Equation(s):
// \scrolling_display|Mux5~6_combout  = ( \scrolling_display|text_data[8][1]~4_combout  & ( \scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [1]) # ((!\scrolling_display|text_pointer [0] & 
// ((\scrolling_display|text_data[12][1]~15_combout ))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[12][0]~1_combout ))) ) ) ) # ( !\scrolling_display|text_data[8][1]~4_combout  & ( \scrolling_display|Mux1~0_combout  & ( 
// (!\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1]) # (\scrolling_display|text_data[12][1]~15_combout )))) # (\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[12][0]~1_combout  & 
// (\scrolling_display|text_pointer [1]))) ) ) ) # ( \scrolling_display|text_data[8][1]~4_combout  & ( !\scrolling_display|Mux1~0_combout  & ( (!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_pointer [1] & 
// \scrolling_display|text_data[12][1]~15_combout )))) # (\scrolling_display|text_pointer [0] & (((!\scrolling_display|text_pointer [1])) # (\scrolling_display|text_data[12][0]~1_combout ))) ) ) ) # ( !\scrolling_display|text_data[8][1]~4_combout  & ( 
// !\scrolling_display|Mux1~0_combout  & ( (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[12][1]~15_combout ))) # (\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[12][0]~1_combout )))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[12][0]~1_combout ),
	.datac(!\scrolling_display|text_pointer [1]),
	.datad(!\scrolling_display|text_data[12][1]~15_combout ),
	.datae(!\scrolling_display|text_data[8][1]~4_combout ),
	.dataf(!\scrolling_display|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~6 .extended_lut = "off";
defparam \scrolling_display|Mux5~6 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \scrolling_display|Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N45
cyclonev_lcell_comb \scrolling_display|Mux19~0 (
// Equation(s):
// \scrolling_display|Mux19~0_combout  = ( \scrolling_display|Mux5~6_combout  & ( (\scrolling_display|Add2~0_combout ) # (\scrolling_display|Mux5~5_combout ) ) ) # ( !\scrolling_display|Mux5~6_combout  & ( (\scrolling_display|Mux5~5_combout  & 
// !\scrolling_display|Add2~0_combout ) ) )

	.dataa(!\scrolling_display|Mux5~5_combout ),
	.datab(gnd),
	.datac(!\scrolling_display|Add2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux19~0 .extended_lut = "off";
defparam \scrolling_display|Mux19~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \scrolling_display|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N24
cyclonev_lcell_comb \scrolling_display|Mux5~4 (
// Equation(s):
// \scrolling_display|Mux5~4_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[17][1]~17_combout  & ( ((\scrolling_display|text_data[19][5]~3_combout  & \main_fsm|invalid_zoom_error~0_combout )) # 
// (\scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_data[17][1]~17_combout  & ( (!\scrolling_display|text_data[19][5]~3_combout ) # ((\scrolling_display|text_pointer [0] & 
// (!\main_fsm|invalid_zoom_error~0_combout  & \scrolling_display|text_data~10_combout ))) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[17][1]~17_combout  & ( (!\scrolling_display|text_pointer [0] & 
// (\scrolling_display|text_data[19][5]~3_combout  & \main_fsm|invalid_zoom_error~0_combout )) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data[17][1]~17_combout  & ( (!\scrolling_display|text_data[19][5]~3_combout ) # 
// ((\scrolling_display|text_pointer [0] & (!\main_fsm|invalid_zoom_error~0_combout  & \scrolling_display|text_data~10_combout ))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data[19][5]~3_combout ),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(!\scrolling_display|text_data~10_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[17][1]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~4 .extended_lut = "off";
defparam \scrolling_display|Mux5~4 .lut_mask = 64'hCCDC0202CCDC5757;
defparam \scrolling_display|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N36
cyclonev_lcell_comb \scrolling_display|Mux19~1 (
// Equation(s):
// \scrolling_display|Mux19~1_combout  = ( \scrolling_display|Add2~1_combout  & ( \scrolling_display|Mux5~4_combout  & ( (!\scrolling_display|Add2~2_combout  & \scrolling_display|Mux19~0_combout ) ) ) ) # ( !\scrolling_display|Add2~1_combout  & ( 
// \scrolling_display|Mux5~4_combout  & ( (!\scrolling_display|Add2~0_combout  & (\scrolling_display|Add2~2_combout )) # (\scrolling_display|Add2~0_combout  & ((\scrolling_display|Mux19~2_combout ))) ) ) ) # ( \scrolling_display|Add2~1_combout  & ( 
// !\scrolling_display|Mux5~4_combout  & ( (!\scrolling_display|Add2~2_combout  & \scrolling_display|Mux19~0_combout ) ) ) ) # ( !\scrolling_display|Add2~1_combout  & ( !\scrolling_display|Mux5~4_combout  & ( (\scrolling_display|Add2~0_combout  & 
// \scrolling_display|Mux19~2_combout ) ) ) )

	.dataa(!\scrolling_display|Add2~2_combout ),
	.datab(!\scrolling_display|Add2~0_combout ),
	.datac(!\scrolling_display|Mux19~2_combout ),
	.datad(!\scrolling_display|Mux19~0_combout ),
	.datae(!\scrolling_display|Add2~1_combout ),
	.dataf(!\scrolling_display|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux19~1 .extended_lut = "off";
defparam \scrolling_display|Mux19~1 .lut_mask = 64'h030300AA474700AA;
defparam \scrolling_display|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N54
cyclonev_lcell_comb \scrolling_display|Mux41~73 (
// Equation(s):
// \scrolling_display|Mux41~73_combout  = ( \scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[13][2]~31_combout  & ( (\scrolling_display|text_data[9][2]~41_combout ) # (\scrolling_display|Add2~0_combout ) ) ) ) # ( 
// !\scrolling_display|text_pointer [0] & ( \scrolling_display|text_data[13][2]~31_combout  & ( (!\scrolling_display|Add2~0_combout  & ((!\scrolling_display|text_data[8][2]~43_combout ))) # (\scrolling_display|Add2~0_combout  & 
// (\scrolling_display|text_data[11][0]~24_combout )) ) ) ) # ( \scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[13][2]~31_combout  & ( (!\scrolling_display|Add2~0_combout  & \scrolling_display|text_data[9][2]~41_combout ) ) ) ) # ( 
// !\scrolling_display|text_pointer [0] & ( !\scrolling_display|text_data[13][2]~31_combout  & ( (!\scrolling_display|Add2~0_combout  & ((!\scrolling_display|text_data[8][2]~43_combout ))) # (\scrolling_display|Add2~0_combout  & 
// (\scrolling_display|text_data[11][0]~24_combout )) ) ) )

	.dataa(!\scrolling_display|text_data[11][0]~24_combout ),
	.datab(!\scrolling_display|text_data[8][2]~43_combout ),
	.datac(!\scrolling_display|Add2~0_combout ),
	.datad(!\scrolling_display|text_data[9][2]~41_combout ),
	.datae(!\scrolling_display|text_pointer [0]),
	.dataf(!\scrolling_display|text_data[13][2]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~73 .extended_lut = "off";
defparam \scrolling_display|Mux41~73 .lut_mask = 64'hC5C500F0C5C50FFF;
defparam \scrolling_display|Mux41~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N12
cyclonev_lcell_comb \scrolling_display|Mux41~88 (
// Equation(s):
// \scrolling_display|Mux41~88_combout  = ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data~0_combout  & \scrolling_display|text_data[19][5]~3_combout 
// )) # (\scrolling_display|text_pointer [0] & ((!\scrolling_display|text_data[19][5]~3_combout )))))) # (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[10][0]~23_combout )))) # 
// (\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data~0_combout  & ((\scrolling_display|text_data[19][5]~3_combout )))))) ) ) # ( \scrolling_display|text_pointer [1] & ( (((\scrolling_display|Mux41~73_combout ))) ) )

	.dataa(!\scrolling_display|text_data~0_combout ),
	.datab(!\scrolling_display|text_data[10][0]~23_combout ),
	.datac(!\scrolling_display|Mux41~73_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[19][5]~3_combout ),
	.datag(!\scrolling_display|text_pointer [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~88 .extended_lut = "on";
defparam \scrolling_display|Mux41~88 .lut_mask = 64'h03F00F0FA30A0F0F;
defparam \scrolling_display|Mux41~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N42
cyclonev_lcell_comb \scrolling_display|Mux41~74 (
// Equation(s):
// \scrolling_display|Mux41~74_combout  = ( \scrolling_display|text_data~34_combout  & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1]) # ((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data~8_combout )) # 
// (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data~22_combout )))) ) ) ) # ( !\scrolling_display|text_data~34_combout  & ( \Equal0~0_combout  & ( (!\scrolling_display|text_pointer [1] & (((!\scrolling_display|text_pointer [0])))) # 
// (\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [0] & (!\scrolling_display|text_data~8_combout )) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data~22_combout ))))) ) ) ) # ( 
// \scrolling_display|text_data~34_combout  & ( !\Equal0~0_combout  & ( (\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [0]) ) ) ) # ( !\scrolling_display|text_data~34_combout  & ( !\Equal0~0_combout  & ( 
// (\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [0]) ) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|text_data~8_combout ),
	.datac(!\scrolling_display|text_pointer [0]),
	.datad(!\scrolling_display|text_data~22_combout ),
	.datae(!\scrolling_display|text_data~34_combout ),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~74 .extended_lut = "off";
defparam \scrolling_display|Mux41~74 .lut_mask = 64'h50505050E0E5EAEF;
defparam \scrolling_display|Mux41~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N51
cyclonev_lcell_comb \scrolling_display|Mux18~6 (
// Equation(s):
// \scrolling_display|Mux18~6_combout  = ( \scrolling_display|text_pointer [0] & ( (\scrolling_display|text_pointer [1] & (\Equal0~0_combout  & \scrolling_display|text_data~7_combout )) ) ) # ( !\scrolling_display|text_pointer [0] & ( 
// (!\scrolling_display|text_pointer [1] & (((!\Equal0~0_combout ) # (\scrolling_display|text_data~7_combout )))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|text_data[9][1]~13_combout )) ) )

	.dataa(!\scrolling_display|text_data[9][1]~13_combout ),
	.datab(!\scrolling_display|text_pointer [1]),
	.datac(!\Equal0~0_combout ),
	.datad(!\scrolling_display|text_data~7_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~6 .extended_lut = "off";
defparam \scrolling_display|Mux18~6 .lut_mask = 64'hD1DDD1DD00030003;
defparam \scrolling_display|Mux18~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux18~7 (
// Equation(s):
// \scrolling_display|Mux18~7_combout  = ( \scrolling_display|Mux18~6_combout  & ( (!\scrolling_display|Mux41~74_combout ) # (\scrolling_display|Add2~0_combout ) ) ) # ( !\scrolling_display|Mux18~6_combout  & ( (!\scrolling_display|Add2~0_combout  & 
// !\scrolling_display|Mux41~74_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Add2~0_combout ),
	.datad(!\scrolling_display|Mux41~74_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux18~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~7 .extended_lut = "off";
defparam \scrolling_display|Mux18~7 .lut_mask = 64'hF000F000FF0FFF0F;
defparam \scrolling_display|Mux18~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N48
cyclonev_lcell_comb \scrolling_display|Mux18~13 (
// Equation(s):
// \scrolling_display|Mux18~13_combout  = ( !\scrolling_display|Add2~2_combout  & ( (!\scrolling_display|Add2~1_combout  & (((\scrolling_display|Mux41~52_combout  & ((\scrolling_display|Mux18~1_combout )))))) # (\scrolling_display|Add2~1_combout  & 
// (\scrolling_display|Mux41~88_combout )) ) ) # ( \scrolling_display|Add2~2_combout  & ( ((!\scrolling_display|Add2~1_combout  & (\scrolling_display|Mux18~7_combout )) # (\scrolling_display|Add2~1_combout  & (((!\scrolling_display|Mux18~4_combout ))))) ) )

	.dataa(!\scrolling_display|Mux41~88_combout ),
	.datab(!\scrolling_display|Add2~1_combout ),
	.datac(!\scrolling_display|Mux18~7_combout ),
	.datad(!\scrolling_display|Mux18~4_combout ),
	.datae(!\scrolling_display|Add2~2_combout ),
	.dataf(!\scrolling_display|Mux18~1_combout ),
	.datag(!\scrolling_display|Mux41~52_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~13 .extended_lut = "on";
defparam \scrolling_display|Mux18~13 .lut_mask = 64'h11113F0C1D1D3F0C;
defparam \scrolling_display|Mux18~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux41~80 (
// Equation(s):
// \scrolling_display|Mux41~80_combout  = ( !\scrolling_display|text_pointer [1] & ( (!\scrolling_display|Add2~0_combout  & ((!\scrolling_display|text_pointer [0] & (((\scrolling_display|text_data[10][0]~23_combout )))) # (\scrolling_display|text_pointer [0] 
// & (\scrolling_display|text_data[11][0]~24_combout )))) # (\scrolling_display|Add2~0_combout  & ((((\scrolling_display|text_pointer [0]))))) ) ) # ( \scrolling_display|text_pointer [1] & ( ((!\scrolling_display|Add2~0_combout  & 
// ((!\scrolling_display|text_pointer [0] & (\scrolling_display|text_data[8][0]~40_combout )) # (\scrolling_display|text_pointer [0] & ((\scrolling_display|text_data[11][1]~12_combout ))))) # (\scrolling_display|Add2~0_combout  & 
// (((\scrolling_display|text_pointer [0]))))) ) )

	.dataa(!\scrolling_display|text_data[11][0]~24_combout ),
	.datab(!\scrolling_display|Add2~0_combout ),
	.datac(!\scrolling_display|text_data[8][0]~40_combout ),
	.datad(!\scrolling_display|text_pointer [0]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data[11][1]~12_combout ),
	.datag(!\scrolling_display|text_data[10][0]~23_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~80 .extended_lut = "on";
defparam \scrolling_display|Mux41~80 .lut_mask = 64'h0C770C330C770CFF;
defparam \scrolling_display|Mux41~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux41~63 (
// Equation(s):
// \scrolling_display|Mux41~63_combout  = ( !\scrolling_display|text_pointer [1] & ( ((!\scrolling_display|Add2~0_combout  & (((\scrolling_display|Mux41~80_combout )))) # (\scrolling_display|Add2~0_combout  & ((!\scrolling_display|Mux41~80_combout  & 
// ((\scrolling_display|text_data[14][0]~39_combout ))) # (\scrolling_display|Mux41~80_combout  & (\scrolling_display|text_data[15][0]~21_combout ))))) ) ) # ( \scrolling_display|text_pointer [1] & ( ((!\scrolling_display|Add2~0_combout  & 
// (((\scrolling_display|Mux41~80_combout )))) # (\scrolling_display|Add2~0_combout  & ((!\scrolling_display|Mux41~80_combout  & ((\scrolling_display|text_data[12][0]~1_combout ))) # (\scrolling_display|Mux41~80_combout  & 
// (\scrolling_display|text_data[13][0]~38_combout ))))) ) )

	.dataa(!\scrolling_display|text_data[15][0]~21_combout ),
	.datab(!\scrolling_display|text_data[13][0]~38_combout ),
	.datac(!\scrolling_display|text_data[12][0]~1_combout ),
	.datad(!\scrolling_display|Add2~0_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|Mux41~80_combout ),
	.datag(!\scrolling_display|text_data[14][0]~39_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~63 .extended_lut = "on";
defparam \scrolling_display|Mux41~63 .lut_mask = 64'h000F000FFF55FF33;
defparam \scrolling_display|Mux41~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N15
cyclonev_lcell_comb \scrolling_display|Mux18~2 (
// Equation(s):
// \scrolling_display|Mux18~2_combout  = ( \scrolling_display|Mux18~1_combout  & ( (!\scrolling_display|text_data[19][5]~3_combout ) # ((!\scrolling_display|text_pointer [0] & ((\main_fsm|invalid_zoom_error~0_combout ))) # (\scrolling_display|text_pointer 
// [0] & (!\scrolling_display|Decoder0~0_combout  & !\main_fsm|invalid_zoom_error~0_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|Decoder0~0_combout ),
	.datac(!\main_fsm|invalid_zoom_error~0_combout ),
	.datad(!\scrolling_display|text_data[19][5]~3_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~2 .extended_lut = "off";
defparam \scrolling_display|Mux18~2 .lut_mask = 64'h00000000FF4AFF4A;
defparam \scrolling_display|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N42
cyclonev_lcell_comb \scrolling_display|Mux41~67 (
// Equation(s):
// \scrolling_display|Mux41~67_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|text_data~18_combout  & ( ((!\LessThan0~0_combout  & \Equal0~0_combout )) # (\scrolling_display|text_pointer [0]) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_data~18_combout  & ( (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0] & ((\LessThan0~0_combout ) # (\scrolling_display|text_data~2_combout ))) # (\scrolling_display|text_pointer 
// [0] & ((!\LessThan0~0_combout ))))) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data~18_combout  & ( (\scrolling_display|text_pointer [0] & ((!\Equal0~0_combout ) # (\LessThan0~0_combout ))) ) ) ) # ( 
// !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_data~18_combout  & ( (\Equal0~0_combout  & ((!\scrolling_display|text_pointer [0] & ((\LessThan0~0_combout ) # (\scrolling_display|text_data~2_combout ))) # (\scrolling_display|text_pointer 
// [0] & ((!\LessThan0~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|text_pointer [0]),
	.datab(!\scrolling_display|text_data~2_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_data~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux41~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux41~67 .extended_lut = "off";
defparam \scrolling_display|Mux41~67 .lut_mask = 64'h007A5505007A55F5;
defparam \scrolling_display|Mux41~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N0
cyclonev_lcell_comb \scrolling_display|Mux18~3 (
// Equation(s):
// \scrolling_display|Mux18~3_combout  = ( \scrolling_display|Mux41~67_combout  & ( (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~31_combout  & !\scrolling_display|text_pointer [2])) ) ) # ( !\scrolling_display|Mux41~67_combout  & ( 
// (!\scrolling_display|text_pointer [1] & ((!\scrolling_display|text_pointer [2]))) # (\scrolling_display|text_pointer [1] & ((\scrolling_display|text_pointer [2]) # (\scrolling_display|Mux41~31_combout ))) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|Mux41~31_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux18~3 .extended_lut = "off";
defparam \scrolling_display|Mux18~3 .lut_mask = 64'hB5B5B5B510101010;
defparam \scrolling_display|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N48
cyclonev_lcell_comb \scrolling_display|Mux20~0 (
// Equation(s):
// \scrolling_display|Mux20~0_combout  = ( \scrolling_display|Mux18~3_combout  & ( \scrolling_display|Mux18~4_combout  & ( (!\scrolling_display|Add2~1_combout  & (((\scrolling_display|Add2~2_combout ) # (\scrolling_display|Mux18~2_combout )))) # 
// (\scrolling_display|Add2~1_combout  & (\scrolling_display|Mux41~63_combout  & ((!\scrolling_display|Add2~2_combout )))) ) ) ) # ( !\scrolling_display|Mux18~3_combout  & ( \scrolling_display|Mux18~4_combout  & ( (!\scrolling_display|Add2~2_combout  & 
// ((!\scrolling_display|Add2~1_combout  & ((\scrolling_display|Mux18~2_combout ))) # (\scrolling_display|Add2~1_combout  & (\scrolling_display|Mux41~63_combout )))) ) ) ) # ( \scrolling_display|Mux18~3_combout  & ( !\scrolling_display|Mux18~4_combout  & ( 
// ((!\scrolling_display|Add2~1_combout  & ((\scrolling_display|Mux18~2_combout ))) # (\scrolling_display|Add2~1_combout  & (\scrolling_display|Mux41~63_combout ))) # (\scrolling_display|Add2~2_combout ) ) ) ) # ( !\scrolling_display|Mux18~3_combout  & ( 
// !\scrolling_display|Mux18~4_combout  & ( (!\scrolling_display|Add2~1_combout  & (((\scrolling_display|Mux18~2_combout  & !\scrolling_display|Add2~2_combout )))) # (\scrolling_display|Add2~1_combout  & (((\scrolling_display|Add2~2_combout )) # 
// (\scrolling_display|Mux41~63_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux41~63_combout ),
	.datab(!\scrolling_display|Mux18~2_combout ),
	.datac(!\scrolling_display|Add2~1_combout ),
	.datad(!\scrolling_display|Add2~2_combout ),
	.datae(!\scrolling_display|Mux18~3_combout ),
	.dataf(!\scrolling_display|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux20~0 .extended_lut = "off";
defparam \scrolling_display|Mux20~0 .lut_mask = 64'h350F35FF350035F0;
defparam \scrolling_display|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N45
cyclonev_lcell_comb \scrolling_display|WideOr20~0 (
// Equation(s):
// \scrolling_display|WideOr20~0_combout  = ( \scrolling_display|Mux20~0_combout  & ( (!\scrolling_display|Mux18~13_combout  & ((!\scrolling_display|Mux17~0_combout ) # ((!\scrolling_display|Mux16~7_combout  & \scrolling_display|Mux19~1_combout )))) # 
// (\scrolling_display|Mux18~13_combout  & (!\scrolling_display|Mux16~7_combout )) ) ) # ( !\scrolling_display|Mux20~0_combout  & ( (!\scrolling_display|Mux17~0_combout  & (!\scrolling_display|Mux16~7_combout  $ (((!\scrolling_display|Mux18~13_combout ))))) 
// # (\scrolling_display|Mux17~0_combout  & (\scrolling_display|Mux19~1_combout  & (!\scrolling_display|Mux16~7_combout  $ (!\scrolling_display|Mux18~13_combout )))) ) )

	.dataa(!\scrolling_display|Mux16~7_combout ),
	.datab(!\scrolling_display|Mux17~0_combout ),
	.datac(!\scrolling_display|Mux19~1_combout ),
	.datad(!\scrolling_display|Mux18~13_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr20~0 .extended_lut = "off";
defparam \scrolling_display|WideOr20~0 .lut_mask = 64'h458A458ACEAACEAA;
defparam \scrolling_display|WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N39
cyclonev_lcell_comb \scrolling_display|WideOr20~1 (
// Equation(s):
// \scrolling_display|WideOr20~1_combout  = (\scrolling_display|Mux14~0_combout  & (\scrolling_display|Mux15~6_combout  & \scrolling_display|WideOr20~0_combout ))

	.dataa(!\scrolling_display|Mux14~0_combout ),
	.datab(!\scrolling_display|Mux15~6_combout ),
	.datac(!\scrolling_display|WideOr20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr20~1 .extended_lut = "off";
defparam \scrolling_display|WideOr20~1 .lut_mask = 64'h0101010101010101;
defparam \scrolling_display|WideOr20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N18
cyclonev_lcell_comb \scrolling_display|WideOr19~0 (
// Equation(s):
// \scrolling_display|WideOr19~0_combout  = ( \scrolling_display|Mux16~7_combout  & ( (!\scrolling_display|Mux20~0_combout  & (((!\scrolling_display|Mux18~13_combout )))) # (\scrolling_display|Mux20~0_combout  & (!\scrolling_display|Mux19~1_combout  & 
// ((!\scrolling_display|Mux18~13_combout ) # (!\scrolling_display|Mux17~0_combout )))) ) ) # ( !\scrolling_display|Mux16~7_combout  & ( (!\scrolling_display|Mux19~1_combout  & (!\scrolling_display|Mux17~0_combout  & (!\scrolling_display|Mux20~0_combout  $ 
// (!\scrolling_display|Mux18~13_combout )))) # (\scrolling_display|Mux19~1_combout  & (\scrolling_display|Mux17~0_combout  & ((!\scrolling_display|Mux20~0_combout ) # (\scrolling_display|Mux18~13_combout )))) ) )

	.dataa(!\scrolling_display|Mux20~0_combout ),
	.datab(!\scrolling_display|Mux19~1_combout ),
	.datac(!\scrolling_display|Mux18~13_combout ),
	.datad(!\scrolling_display|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux16~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr19~0 .extended_lut = "off";
defparam \scrolling_display|WideOr19~0 .lut_mask = 64'h48234823E4E0E4E0;
defparam \scrolling_display|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N15
cyclonev_lcell_comb \scrolling_display|WideOr19~1 (
// Equation(s):
// \scrolling_display|WideOr19~1_combout  = ( \scrolling_display|WideOr19~0_combout  & ( (\scrolling_display|Mux14~0_combout  & \scrolling_display|Mux15~6_combout ) ) )

	.dataa(!\scrolling_display|Mux14~0_combout ),
	.datab(!\scrolling_display|Mux15~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr19~1 .extended_lut = "off";
defparam \scrolling_display|WideOr19~1 .lut_mask = 64'h0000000011111111;
defparam \scrolling_display|WideOr19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N21
cyclonev_lcell_comb \scrolling_display|WideOr18~0 (
// Equation(s):
// \scrolling_display|WideOr18~0_combout  = ( \scrolling_display|Mux16~7_combout  & ( (!\scrolling_display|Mux17~0_combout  & (!\scrolling_display|Mux20~0_combout  $ (((!\scrolling_display|Mux19~1_combout ) # (!\scrolling_display|Mux18~13_combout ))))) # 
// (\scrolling_display|Mux17~0_combout  & (((!\scrolling_display|Mux19~1_combout  & !\scrolling_display|Mux18~13_combout )))) ) ) # ( !\scrolling_display|Mux16~7_combout  & ( (!\scrolling_display|Mux19~1_combout  & (!\scrolling_display|Mux20~0_combout  $ 
// (!\scrolling_display|Mux17~0_combout  $ (\scrolling_display|Mux18~13_combout )))) # (\scrolling_display|Mux19~1_combout  & ((!\scrolling_display|Mux20~0_combout  $ (\scrolling_display|Mux18~13_combout )) # (\scrolling_display|Mux17~0_combout ))) ) )

	.dataa(!\scrolling_display|Mux20~0_combout ),
	.datab(!\scrolling_display|Mux19~1_combout ),
	.datac(!\scrolling_display|Mux17~0_combout ),
	.datad(!\scrolling_display|Mux18~13_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux16~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr18~0 .extended_lut = "off";
defparam \scrolling_display|WideOr18~0 .lut_mask = 64'h6B976B975C605C60;
defparam \scrolling_display|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N36
cyclonev_lcell_comb \scrolling_display|WideOr18~1 (
// Equation(s):
// \scrolling_display|WideOr18~1_combout  = (\scrolling_display|Mux14~0_combout  & (\scrolling_display|Mux15~6_combout  & \scrolling_display|WideOr18~0_combout ))

	.dataa(!\scrolling_display|Mux14~0_combout ),
	.datab(!\scrolling_display|Mux15~6_combout ),
	.datac(!\scrolling_display|WideOr18~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr18~1 .extended_lut = "off";
defparam \scrolling_display|WideOr18~1 .lut_mask = 64'h0101010101010101;
defparam \scrolling_display|WideOr18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N6
cyclonev_lcell_comb \scrolling_display|WideOr17~0 (
// Equation(s):
// \scrolling_display|WideOr17~0_combout  = ( \scrolling_display|Mux16~7_combout  & ( (!\scrolling_display|Mux17~0_combout  & (!\scrolling_display|Mux18~13_combout  $ (((!\scrolling_display|Mux19~1_combout ) # (!\scrolling_display|Mux20~0_combout ))))) # 
// (\scrolling_display|Mux17~0_combout  & (!\scrolling_display|Mux18~13_combout  & (!\scrolling_display|Mux19~1_combout  $ (!\scrolling_display|Mux20~0_combout )))) ) ) # ( !\scrolling_display|Mux16~7_combout  & ( (!\scrolling_display|Mux18~13_combout  & 
// (\scrolling_display|Mux19~1_combout  & ((!\scrolling_display|Mux20~0_combout ) # (!\scrolling_display|Mux17~0_combout )))) # (\scrolling_display|Mux18~13_combout  & ((!\scrolling_display|Mux19~1_combout  & ((!\scrolling_display|Mux20~0_combout ) # 
// (!\scrolling_display|Mux17~0_combout ))) # (\scrolling_display|Mux19~1_combout  & (\scrolling_display|Mux20~0_combout )))) ) )

	.dataa(!\scrolling_display|Mux18~13_combout ),
	.datab(!\scrolling_display|Mux19~1_combout ),
	.datac(!\scrolling_display|Mux20~0_combout ),
	.datad(!\scrolling_display|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux16~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr17~0 .extended_lut = "off";
defparam \scrolling_display|WideOr17~0 .lut_mask = 64'h6761676156285628;
defparam \scrolling_display|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N9
cyclonev_lcell_comb \scrolling_display|WideOr17~1 (
// Equation(s):
// \scrolling_display|WideOr17~1_combout  = ( \scrolling_display|Mux14~0_combout  & ( (\scrolling_display|Mux15~6_combout  & \scrolling_display|WideOr17~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux15~6_combout ),
	.datad(!\scrolling_display|WideOr17~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr17~1 .extended_lut = "off";
defparam \scrolling_display|WideOr17~1 .lut_mask = 64'h00000000000F000F;
defparam \scrolling_display|WideOr17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N42
cyclonev_lcell_comb \scrolling_display|WideOr16~0 (
// Equation(s):
// \scrolling_display|WideOr16~0_combout  = ( \scrolling_display|Mux19~1_combout  & ( (\scrolling_display|Mux16~7_combout  & ((\scrolling_display|Mux20~0_combout ) # (\scrolling_display|Mux17~0_combout ))) ) ) # ( !\scrolling_display|Mux19~1_combout  & ( 
// (!\scrolling_display|Mux16~7_combout  & (!\scrolling_display|Mux17~0_combout  & (!\scrolling_display|Mux20~0_combout  & !\scrolling_display|Mux18~13_combout ))) # (\scrolling_display|Mux16~7_combout  & ((!\scrolling_display|Mux18~13_combout  & 
// ((\scrolling_display|Mux20~0_combout ))) # (\scrolling_display|Mux18~13_combout  & (\scrolling_display|Mux17~0_combout )))) ) )

	.dataa(!\scrolling_display|Mux16~7_combout ),
	.datab(!\scrolling_display|Mux17~0_combout ),
	.datac(!\scrolling_display|Mux20~0_combout ),
	.datad(!\scrolling_display|Mux18~13_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr16~0 .extended_lut = "off";
defparam \scrolling_display|WideOr16~0 .lut_mask = 64'h8511851115151515;
defparam \scrolling_display|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N12
cyclonev_lcell_comb \scrolling_display|WideOr16~1 (
// Equation(s):
// \scrolling_display|WideOr16~1_combout  = ( !\scrolling_display|WideOr16~0_combout  & ( (\scrolling_display|Mux14~0_combout  & \scrolling_display|Mux15~6_combout ) ) )

	.dataa(!\scrolling_display|Mux14~0_combout ),
	.datab(!\scrolling_display|Mux15~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr16~1 .extended_lut = "off";
defparam \scrolling_display|WideOr16~1 .lut_mask = 64'h1111111100000000;
defparam \scrolling_display|WideOr16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N3
cyclonev_lcell_comb \scrolling_display|WideOr15~0 (
// Equation(s):
// \scrolling_display|WideOr15~0_combout  = ( \scrolling_display|Mux16~7_combout  & ( (!\scrolling_display|Mux19~1_combout  & (\scrolling_display|Mux17~0_combout  & \scrolling_display|Mux18~13_combout )) # (\scrolling_display|Mux19~1_combout  & 
// ((\scrolling_display|Mux18~13_combout ) # (\scrolling_display|Mux17~0_combout ))) ) ) # ( !\scrolling_display|Mux16~7_combout  & ( (!\scrolling_display|Mux18~13_combout  & (!\scrolling_display|Mux20~0_combout  & (!\scrolling_display|Mux19~1_combout  $ 
// (\scrolling_display|Mux17~0_combout )))) # (\scrolling_display|Mux18~13_combout  & (!\scrolling_display|Mux19~1_combout  & (!\scrolling_display|Mux20~0_combout  $ (\scrolling_display|Mux17~0_combout )))) ) )

	.dataa(!\scrolling_display|Mux20~0_combout ),
	.datab(!\scrolling_display|Mux19~1_combout ),
	.datac(!\scrolling_display|Mux17~0_combout ),
	.datad(!\scrolling_display|Mux18~13_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux16~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr15~0 .extended_lut = "off";
defparam \scrolling_display|WideOr15~0 .lut_mask = 64'h82848284033F033F;
defparam \scrolling_display|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N0
cyclonev_lcell_comb \scrolling_display|WideOr15~1 (
// Equation(s):
// \scrolling_display|WideOr15~1_combout  = ( \scrolling_display|Mux14~0_combout  & ( (!\scrolling_display|WideOr15~0_combout  & \scrolling_display|Mux15~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|WideOr15~0_combout ),
	.datad(!\scrolling_display|Mux15~6_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr15~1 .extended_lut = "off";
defparam \scrolling_display|WideOr15~1 .lut_mask = 64'h0000000000F000F0;
defparam \scrolling_display|WideOr15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N30
cyclonev_lcell_comb \scrolling_display|WideOr14~0 (
// Equation(s):
// \scrolling_display|WideOr14~0_combout  = ( \scrolling_display|Mux15~6_combout  & ( \scrolling_display|Mux16~7_combout  & ( (!\scrolling_display|Mux18~13_combout  & ((!\scrolling_display|Mux19~1_combout ) # (!\scrolling_display|Mux17~0_combout  $ 
// (!\scrolling_display|Mux20~0_combout )))) # (\scrolling_display|Mux18~13_combout  & (!\scrolling_display|Mux17~0_combout  & (!\scrolling_display|Mux20~0_combout  & !\scrolling_display|Mux19~1_combout ))) ) ) ) # ( \scrolling_display|Mux15~6_combout  & ( 
// !\scrolling_display|Mux16~7_combout  & ( (!\scrolling_display|Mux17~0_combout  & ((!\scrolling_display|Mux20~0_combout  $ (!\scrolling_display|Mux19~1_combout )))) # (\scrolling_display|Mux17~0_combout  & (!\scrolling_display|Mux18~13_combout  & 
// (!\scrolling_display|Mux20~0_combout  $ (\scrolling_display|Mux19~1_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux18~13_combout ),
	.datab(!\scrolling_display|Mux17~0_combout ),
	.datac(!\scrolling_display|Mux20~0_combout ),
	.datad(!\scrolling_display|Mux19~1_combout ),
	.datae(!\scrolling_display|Mux15~6_combout ),
	.dataf(!\scrolling_display|Mux16~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr14~0 .extended_lut = "off";
defparam \scrolling_display|WideOr14~0 .lut_mask = 64'h00002CC20000EA28;
defparam \scrolling_display|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N54
cyclonev_lcell_comb \scrolling_display|WideOr14~1 (
// Equation(s):
// \scrolling_display|WideOr14~1_combout  = ( \scrolling_display|WideOr14~0_combout  & ( \scrolling_display|Mux14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr14~1 .extended_lut = "off";
defparam \scrolling_display|WideOr14~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \scrolling_display|WideOr14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N57
cyclonev_lcell_comb \scrolling_display|Mux8~0 (
// Equation(s):
// \scrolling_display|Mux8~0_combout  = ( !\scrolling_display|Mux35~0_combout  & ( !\scrolling_display|text_pointer [2] ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux8~0 .extended_lut = "off";
defparam \scrolling_display|Mux8~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \scrolling_display|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N18
cyclonev_lcell_comb \scrolling_display|Mux7~0 (
// Equation(s):
// \scrolling_display|Mux7~0_combout  = ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3]) # (\scrolling_display|text_pointer [4]) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [3]),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux7~0 .extended_lut = "off";
defparam \scrolling_display|Mux7~0 .lut_mask = 64'hCCFFCCFF00000000;
defparam \scrolling_display|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N3
cyclonev_lcell_comb \scrolling_display|Mux12~0 (
// Equation(s):
// \scrolling_display|Mux12~0_combout  = ( \scrolling_display|Mux41~4_combout  & ( (!\scrolling_display|Mux8~0_combout  & ((!\scrolling_display|Mux7~0_combout  & ((\scrolling_display|Mux40~2_combout ))) # (\scrolling_display|Mux7~0_combout  & 
// (\scrolling_display|Mux41~5_combout )))) # (\scrolling_display|Mux8~0_combout  & (((!\scrolling_display|Mux7~0_combout )))) ) ) # ( !\scrolling_display|Mux41~4_combout  & ( (!\scrolling_display|Mux8~0_combout  & ((!\scrolling_display|Mux7~0_combout  & 
// ((\scrolling_display|Mux40~2_combout ))) # (\scrolling_display|Mux7~0_combout  & (\scrolling_display|Mux41~5_combout )))) ) )

	.dataa(!\scrolling_display|Mux8~0_combout ),
	.datab(!\scrolling_display|Mux41~5_combout ),
	.datac(!\scrolling_display|Mux7~0_combout ),
	.datad(!\scrolling_display|Mux40~2_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux12~0 .extended_lut = "off";
defparam \scrolling_display|Mux12~0 .lut_mask = 64'h02A202A252F252F2;
defparam \scrolling_display|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N57
cyclonev_lcell_comb \scrolling_display|Mux13~0 (
// Equation(s):
// \scrolling_display|Mux13~0_combout  = ( \scrolling_display|Mux41~13_combout  & ( (!\scrolling_display|Mux8~0_combout  & ((!\scrolling_display|Mux7~0_combout ) # ((\scrolling_display|Mux41~16_combout )))) # (\scrolling_display|Mux8~0_combout  & 
// (!\scrolling_display|Mux7~0_combout  & (\scrolling_display|Mux41~14_combout ))) ) ) # ( !\scrolling_display|Mux41~13_combout  & ( (!\scrolling_display|Mux8~0_combout  & (\scrolling_display|Mux7~0_combout  & ((\scrolling_display|Mux41~16_combout )))) # 
// (\scrolling_display|Mux8~0_combout  & (!\scrolling_display|Mux7~0_combout  & (\scrolling_display|Mux41~14_combout ))) ) )

	.dataa(!\scrolling_display|Mux8~0_combout ),
	.datab(!\scrolling_display|Mux7~0_combout ),
	.datac(!\scrolling_display|Mux41~14_combout ),
	.datad(!\scrolling_display|Mux41~16_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux13~0 .extended_lut = "off";
defparam \scrolling_display|Mux13~0 .lut_mask = 64'h042604268CAE8CAE;
defparam \scrolling_display|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux8~1 (
// Equation(s):
// \scrolling_display|Mux8~1_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [2] & ( !\scrolling_display|Mux36~1_combout  ) ) ) # ( !\scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [2] & ( 
// !\scrolling_display|Mux36~1_combout  ) ) ) # ( \scrolling_display|text_pointer [3] & ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [4] & !\scrolling_display|Mux41~28_combout ) ) ) ) # ( !\scrolling_display|text_pointer [3] & 
// ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|Mux1~1_combout  & \scrolling_display|text_pointer [4]) ) ) )

	.dataa(!\scrolling_display|Mux1~1_combout ),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux36~1_combout ),
	.datad(!\scrolling_display|Mux41~28_combout ),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux8~1 .extended_lut = "off";
defparam \scrolling_display|Mux8~1 .lut_mask = 64'h2222CC00F0F0F0F0;
defparam \scrolling_display|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N15
cyclonev_lcell_comb \scrolling_display|Mux7~1 (
// Equation(s):
// \scrolling_display|Mux7~1_combout  = ( \scrolling_display|Mux41~27_combout  & ( (!\scrolling_display|Mux7~0_combout  & ((!\scrolling_display|Mux8~0_combout  & ((!\scrolling_display|Mux35~5_combout ))) # (\scrolling_display|Mux8~0_combout  & 
// (!\scrolling_display|Mux41~28_combout )))) ) ) # ( !\scrolling_display|Mux41~27_combout  & ( (!\scrolling_display|Mux8~0_combout  & (((!\scrolling_display|Mux35~5_combout )) # (\scrolling_display|Mux7~0_combout ))) # (\scrolling_display|Mux8~0_combout  & 
// (!\scrolling_display|Mux7~0_combout  & (!\scrolling_display|Mux41~28_combout ))) ) )

	.dataa(!\scrolling_display|Mux8~0_combout ),
	.datab(!\scrolling_display|Mux7~0_combout ),
	.datac(!\scrolling_display|Mux41~28_combout ),
	.datad(!\scrolling_display|Mux35~5_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux7~1 .extended_lut = "off";
defparam \scrolling_display|Mux7~1 .lut_mask = 64'hEA62EA62C840C840;
defparam \scrolling_display|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N0
cyclonev_lcell_comb \scrolling_display|WideOr13~0 (
// Equation(s):
// \scrolling_display|WideOr13~0_combout  = ( \scrolling_display|Mux7~1_combout  & ( \scrolling_display|Mux8~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux8~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr13~0 .extended_lut = "off";
defparam \scrolling_display|WideOr13~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \scrolling_display|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N12
cyclonev_lcell_comb \scrolling_display|Mux10~0 (
// Equation(s):
// \scrolling_display|Mux10~0_combout  = ( \scrolling_display|Mux38~5_combout  & ( (!\scrolling_display|Mux8~0_combout  & (\scrolling_display|Mux7~0_combout  & ((\scrolling_display|Mux41~19_combout )))) # (\scrolling_display|Mux8~0_combout  & 
// (!\scrolling_display|Mux7~0_combout  & (\scrolling_display|Mux41~21_combout ))) ) ) # ( !\scrolling_display|Mux38~5_combout  & ( (!\scrolling_display|Mux8~0_combout  & ((!\scrolling_display|Mux7~0_combout ) # ((\scrolling_display|Mux41~19_combout )))) # 
// (\scrolling_display|Mux8~0_combout  & (!\scrolling_display|Mux7~0_combout  & (\scrolling_display|Mux41~21_combout ))) ) )

	.dataa(!\scrolling_display|Mux8~0_combout ),
	.datab(!\scrolling_display|Mux7~0_combout ),
	.datac(!\scrolling_display|Mux41~21_combout ),
	.datad(!\scrolling_display|Mux41~19_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux38~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux10~0 .extended_lut = "off";
defparam \scrolling_display|Mux10~0 .lut_mask = 64'h8CAE8CAE04260426;
defparam \scrolling_display|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N54
cyclonev_lcell_comb \scrolling_display|Mux11~0 (
// Equation(s):
// \scrolling_display|Mux11~0_combout  = ( \scrolling_display|Mux41~25_combout  & ( (!\scrolling_display|Mux8~0_combout  & ((!\scrolling_display|Mux7~0_combout  & (\scrolling_display|Mux39~1_combout )) # (\scrolling_display|Mux7~0_combout  & 
// ((!\scrolling_display|Mux41~26_combout ))))) # (\scrolling_display|Mux8~0_combout  & (!\scrolling_display|Mux7~0_combout )) ) ) # ( !\scrolling_display|Mux41~25_combout  & ( (!\scrolling_display|Mux8~0_combout  & ((!\scrolling_display|Mux7~0_combout  & 
// (\scrolling_display|Mux39~1_combout )) # (\scrolling_display|Mux7~0_combout  & ((!\scrolling_display|Mux41~26_combout ))))) ) )

	.dataa(!\scrolling_display|Mux8~0_combout ),
	.datab(!\scrolling_display|Mux7~0_combout ),
	.datac(!\scrolling_display|Mux39~1_combout ),
	.datad(!\scrolling_display|Mux41~26_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux11~0 .extended_lut = "off";
defparam \scrolling_display|Mux11~0 .lut_mask = 64'h2A082A086E4C6E4C;
defparam \scrolling_display|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N21
cyclonev_lcell_comb \scrolling_display|Mux37~8 (
// Equation(s):
// \scrolling_display|Mux37~8_combout  = ( \scrolling_display|Mux37~0_combout  & ( (!\scrolling_display|text_pointer [4] & (\scrolling_display|text_pointer [3])) # (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & 
// \LessThan0~0_combout )) ) ) # ( !\scrolling_display|Mux37~0_combout  & ( (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & \LessThan0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~8 .extended_lut = "off";
defparam \scrolling_display|Mux37~8 .lut_mask = 64'h003000300C3C0C3C;
defparam \scrolling_display|Mux37~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N0
cyclonev_lcell_comb \scrolling_display|Mux37~9 (
// Equation(s):
// \scrolling_display|Mux37~9_combout  = ( \scrolling_display|Mux37~1_combout  & ( (!\scrolling_display|text_pointer [4]) # ((!\scrolling_display|text_pointer [3] & ((!\scrolling_display|Mux41~9_combout ) # (\scrolling_display|Mux37~0_combout )))) ) ) # ( 
// !\scrolling_display|Mux37~1_combout  & ( (\scrolling_display|text_pointer [4] & (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|Mux41~9_combout ) # (\scrolling_display|Mux37~0_combout )))) ) )

	.dataa(!\scrolling_display|Mux41~9_combout ),
	.datab(!\scrolling_display|text_pointer [4]),
	.datac(!\scrolling_display|Mux37~0_combout ),
	.datad(!\scrolling_display|text_pointer [3]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux37~9 .extended_lut = "off";
defparam \scrolling_display|Mux37~9 .lut_mask = 64'h23002300EFCCEFCC;
defparam \scrolling_display|Mux37~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N54
cyclonev_lcell_comb \scrolling_display|Mux9~0 (
// Equation(s):
// \scrolling_display|Mux9~0_combout  = ( \scrolling_display|Mux37~9_combout  & ( \scrolling_display|Mux37~6_combout  & ( ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux37~8_combout ))) # (\scrolling_display|text_pointer [1] & 
// (\scrolling_display|Mux37~7_combout ))) # (\scrolling_display|text_pointer [2]) ) ) ) # ( !\scrolling_display|Mux37~9_combout  & ( \scrolling_display|Mux37~6_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|Mux37~8_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux37~7_combout )))) # (\scrolling_display|text_pointer [2] & (((\scrolling_display|text_pointer [1])))) ) ) ) # ( \scrolling_display|Mux37~9_combout  & 
// ( !\scrolling_display|Mux37~6_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1] & ((\scrolling_display|Mux37~8_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux37~7_combout )))) # 
// (\scrolling_display|text_pointer [2] & (((!\scrolling_display|text_pointer [1])))) ) ) ) # ( !\scrolling_display|Mux37~9_combout  & ( !\scrolling_display|Mux37~6_combout  & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [1] & 
// ((\scrolling_display|Mux37~8_combout ))) # (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux37~7_combout )))) ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux37~7_combout ),
	.datac(!\scrolling_display|Mux37~8_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|Mux37~9_combout ),
	.dataf(!\scrolling_display|Mux37~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux9~0 .extended_lut = "off";
defparam \scrolling_display|Mux9~0 .lut_mask = 64'h0A225F220A775F77;
defparam \scrolling_display|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N18
cyclonev_lcell_comb \scrolling_display|WideOr13~1 (
// Equation(s):
// \scrolling_display|WideOr13~1_combout  = ( !\scrolling_display|Mux11~0_combout  & ( \scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux10~0_combout ) # ((\scrolling_display|Mux12~0_combout  & 
// !\scrolling_display|Mux13~0_combout )))) ) ) ) # ( \scrolling_display|Mux11~0_combout  & ( !\scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & (((!\scrolling_display|Mux10~0_combout ) # (\scrolling_display|Mux13~0_combout )) 
// # (\scrolling_display|Mux12~0_combout ))) ) ) ) # ( !\scrolling_display|Mux11~0_combout  & ( !\scrolling_display|Mux9~0_combout  & ( (\scrolling_display|Mux13~0_combout  & (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux10~0_combout ) # 
// (\scrolling_display|Mux12~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux13~0_combout ),
	.datac(!\scrolling_display|WideOr13~0_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux11~0_combout ),
	.dataf(!\scrolling_display|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr13~1 .extended_lut = "off";
defparam \scrolling_display|WideOr13~1 .lut_mask = 64'h03010F070F040000;
defparam \scrolling_display|WideOr13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N48
cyclonev_lcell_comb \scrolling_display|WideOr12~0 (
// Equation(s):
// \scrolling_display|WideOr12~0_combout  = ( \scrolling_display|Mux11~0_combout  & ( \scrolling_display|Mux9~0_combout  & ( (!\scrolling_display|Mux12~0_combout  & (\scrolling_display|Mux13~0_combout  & (\scrolling_display|WideOr13~0_combout  & 
// !\scrolling_display|Mux10~0_combout ))) ) ) ) # ( !\scrolling_display|Mux11~0_combout  & ( \scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux12~0_combout ) # (!\scrolling_display|Mux13~0_combout ))) 
// ) ) ) # ( \scrolling_display|Mux11~0_combout  & ( !\scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux13~0_combout  & !\scrolling_display|Mux10~0_combout )) # 
// (\scrolling_display|Mux12~0_combout  & ((\scrolling_display|Mux10~0_combout ))))) ) ) ) # ( !\scrolling_display|Mux11~0_combout  & ( !\scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux12~0_combout  & 
// (\scrolling_display|Mux13~0_combout  & !\scrolling_display|Mux10~0_combout )) # (\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux13~0_combout  & \scrolling_display|Mux10~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux13~0_combout ),
	.datac(!\scrolling_display|WideOr13~0_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux11~0_combout ),
	.dataf(!\scrolling_display|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr12~0 .extended_lut = "off";
defparam \scrolling_display|WideOr12~0 .lut_mask = 64'h020408050E0E0200;
defparam \scrolling_display|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N30
cyclonev_lcell_comb \scrolling_display|WideOr11~0 (
// Equation(s):
// \scrolling_display|WideOr11~0_combout  = ( \scrolling_display|Mux11~0_combout  & ( \scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & (!\scrolling_display|Mux10~0_combout  & (!\scrolling_display|Mux12~0_combout  $ 
// (!\scrolling_display|Mux13~0_combout )))) ) ) ) # ( !\scrolling_display|Mux11~0_combout  & ( \scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux10~0_combout  & ((\scrolling_display|Mux13~0_combout ))) 
// # (\scrolling_display|Mux10~0_combout  & (!\scrolling_display|Mux12~0_combout )))) ) ) ) # ( \scrolling_display|Mux11~0_combout  & ( !\scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux12~0_combout  & 
// (!\scrolling_display|Mux13~0_combout  $ (\scrolling_display|Mux10~0_combout ))) # (\scrolling_display|Mux12~0_combout  & ((\scrolling_display|Mux10~0_combout ) # (\scrolling_display|Mux13~0_combout ))))) ) ) ) # ( !\scrolling_display|Mux11~0_combout  & ( 
// !\scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux13~0_combout  $ (!\scrolling_display|Mux10~0_combout ))) # (\scrolling_display|Mux12~0_combout  & 
// ((!\scrolling_display|Mux13~0_combout ) # (\scrolling_display|Mux10~0_combout ))))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux13~0_combout ),
	.datac(!\scrolling_display|WideOr13~0_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux11~0_combout ),
	.dataf(!\scrolling_display|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr11~0 .extended_lut = "off";
defparam \scrolling_display|WideOr11~0 .lut_mask = 64'h060D0907030A0600;
defparam \scrolling_display|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N24
cyclonev_lcell_comb \scrolling_display|WideOr10~0 (
// Equation(s):
// \scrolling_display|WideOr10~0_combout  = ( \scrolling_display|Mux11~0_combout  & ( \scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & (!\scrolling_display|Mux10~0_combout  & ((!\scrolling_display|Mux12~0_combout ) # 
// (!\scrolling_display|Mux13~0_combout )))) ) ) ) # ( !\scrolling_display|Mux11~0_combout  & ( \scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux12~0_combout  & (\scrolling_display|Mux13~0_combout  & 
// \scrolling_display|Mux10~0_combout )) # (\scrolling_display|Mux12~0_combout  & (!\scrolling_display|Mux13~0_combout  $ (!\scrolling_display|Mux10~0_combout ))))) ) ) ) # ( \scrolling_display|Mux11~0_combout  & ( !\scrolling_display|Mux9~0_combout  & ( 
// (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux12~0_combout  & ((!\scrolling_display|Mux13~0_combout ) # (!\scrolling_display|Mux10~0_combout ))) # (\scrolling_display|Mux12~0_combout  & (\scrolling_display|Mux13~0_combout )))) ) ) ) # 
// ( !\scrolling_display|Mux11~0_combout  & ( !\scrolling_display|Mux9~0_combout  & ( (\scrolling_display|Mux12~0_combout  & (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux13~0_combout ) # (!\scrolling_display|Mux10~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux13~0_combout ),
	.datac(!\scrolling_display|WideOr13~0_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux11~0_combout ),
	.dataf(!\scrolling_display|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr10~0 .extended_lut = "off";
defparam \scrolling_display|WideOr10~0 .lut_mask = 64'h05040B0901060E00;
defparam \scrolling_display|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N6
cyclonev_lcell_comb \scrolling_display|WideOr9~0 (
// Equation(s):
// \scrolling_display|WideOr9~0_combout  = ( \scrolling_display|Mux11~0_combout  & ( \scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & (!\scrolling_display|Mux10~0_combout  & ((!\scrolling_display|Mux12~0_combout ) # 
// (!\scrolling_display|Mux13~0_combout )))) ) ) ) # ( !\scrolling_display|Mux11~0_combout  & ( \scrolling_display|Mux9~0_combout  & ( (!\scrolling_display|Mux13~0_combout  & (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux12~0_combout ) # 
// (!\scrolling_display|Mux10~0_combout )))) ) ) ) # ( \scrolling_display|Mux11~0_combout  & ( !\scrolling_display|Mux9~0_combout  & ( \scrolling_display|WideOr13~0_combout  ) ) ) # ( !\scrolling_display|Mux11~0_combout  & ( 
// !\scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & (((\scrolling_display|Mux10~0_combout ) # (\scrolling_display|Mux13~0_combout )) # (\scrolling_display|Mux12~0_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux13~0_combout ),
	.datac(!\scrolling_display|WideOr13~0_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux11~0_combout ),
	.dataf(!\scrolling_display|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr9~0 .extended_lut = "off";
defparam \scrolling_display|WideOr9~0 .lut_mask = 64'h070F0F0F0C080E00;
defparam \scrolling_display|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N36
cyclonev_lcell_comb \scrolling_display|WideOr8~0 (
// Equation(s):
// \scrolling_display|WideOr8~0_combout  = ( \scrolling_display|Mux11~0_combout  & ( \scrolling_display|Mux9~0_combout  & ( (!\scrolling_display|Mux12~0_combout  & (\scrolling_display|WideOr13~0_combout  & !\scrolling_display|Mux10~0_combout )) ) ) ) # ( 
// !\scrolling_display|Mux11~0_combout  & ( \scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux12~0_combout ) # (!\scrolling_display|Mux10~0_combout ))) ) ) ) # ( \scrolling_display|Mux11~0_combout  & ( 
// !\scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux13~0_combout  $ (!\scrolling_display|Mux10~0_combout )) # (\scrolling_display|Mux12~0_combout ))) ) ) ) # ( !\scrolling_display|Mux11~0_combout  & ( 
// !\scrolling_display|Mux9~0_combout  & ( (\scrolling_display|WideOr13~0_combout  & ((!\scrolling_display|Mux12~0_combout  $ (!\scrolling_display|Mux10~0_combout )) # (\scrolling_display|Mux13~0_combout ))) ) ) )

	.dataa(!\scrolling_display|Mux12~0_combout ),
	.datab(!\scrolling_display|Mux13~0_combout ),
	.datac(!\scrolling_display|WideOr13~0_combout ),
	.datad(!\scrolling_display|Mux10~0_combout ),
	.datae(!\scrolling_display|Mux11~0_combout ),
	.dataf(!\scrolling_display|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr8~0 .extended_lut = "off";
defparam \scrolling_display|WideOr8~0 .lut_mask = 64'h070B070D0F0A0A00;
defparam \scrolling_display|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N42
cyclonev_lcell_comb \scrolling_display|WideOr7~0 (
// Equation(s):
// \scrolling_display|WideOr7~0_combout  = ( \scrolling_display|Mux8~1_combout  & ( \scrolling_display|Mux9~0_combout  & ( (!\scrolling_display|Mux11~0_combout  & ((!\scrolling_display|Mux12~0_combout ) # (!\scrolling_display|Mux10~0_combout  $ 
// (!\scrolling_display|Mux13~0_combout )))) # (\scrolling_display|Mux11~0_combout  & (!\scrolling_display|Mux10~0_combout  & (!\scrolling_display|Mux12~0_combout  & !\scrolling_display|Mux13~0_combout ))) ) ) ) # ( \scrolling_display|Mux8~1_combout  & ( 
// !\scrolling_display|Mux9~0_combout  & ( (!\scrolling_display|Mux10~0_combout  & ((!\scrolling_display|Mux12~0_combout  $ (!\scrolling_display|Mux13~0_combout )))) # (\scrolling_display|Mux10~0_combout  & (!\scrolling_display|Mux11~0_combout  & 
// (!\scrolling_display|Mux12~0_combout  $ (\scrolling_display|Mux13~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux11~0_combout ),
	.datab(!\scrolling_display|Mux10~0_combout ),
	.datac(!\scrolling_display|Mux12~0_combout ),
	.datad(!\scrolling_display|Mux13~0_combout ),
	.datae(!\scrolling_display|Mux8~1_combout ),
	.dataf(!\scrolling_display|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr7~0 .extended_lut = "off";
defparam \scrolling_display|WideOr7~0 .lut_mask = 64'h00002CC20000E2A8;
defparam \scrolling_display|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N48
cyclonev_lcell_comb \scrolling_display|WideOr7~1 (
// Equation(s):
// \scrolling_display|WideOr7~1_combout  = ( \scrolling_display|Mux7~1_combout  & ( \scrolling_display|WideOr7~0_combout  ) )

	.dataa(gnd),
	.datab(!\scrolling_display|WideOr7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr7~1 .extended_lut = "off";
defparam \scrolling_display|WideOr7~1 .lut_mask = 64'h0000000033333333;
defparam \scrolling_display|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux1~5 (
// Equation(s):
// \scrolling_display|Mux1~5_combout  = ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & !\scrolling_display|text_pointer [4]) ) ) ) # ( \scrolling_display|text_pointer [1] & ( 
// !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & (((!\scrolling_display|text_pointer [4]) # (\scrolling_display|Mux1~3_combout )))) # (\scrolling_display|text_pointer [3] & (\scrolling_display|Mux29~0_combout  & 
// ((!\scrolling_display|text_pointer [4])))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & (((!\scrolling_display|text_pointer [4]) # (\scrolling_display|Mux1~3_combout 
// )))) # (\scrolling_display|text_pointer [3] & (\scrolling_display|Mux29~0_combout  & ((!\scrolling_display|text_pointer [4])))) ) ) )

	.dataa(!\scrolling_display|Mux29~0_combout ),
	.datab(!\scrolling_display|Mux1~3_combout ),
	.datac(!\scrolling_display|text_pointer [3]),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|text_pointer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~5 .extended_lut = "off";
defparam \scrolling_display|Mux1~5 .lut_mask = 64'hF530F530F0000000;
defparam \scrolling_display|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N36
cyclonev_lcell_comb \scrolling_display|Mux1~6 (
// Equation(s):
// \scrolling_display|Mux1~6_combout  = ( !\scrolling_display|text_pointer [3] & ( (((\scrolling_display|text_pointer [2] & (\scrolling_display|Mux1~2_combout  & \scrolling_display|text_pointer [4]))) # (\scrolling_display|Mux1~5_combout )) ) ) # ( 
// \scrolling_display|text_pointer [3] & ( ((!\scrolling_display|text_pointer [2] & (((\scrolling_display|Mux41~37_combout  & \scrolling_display|text_pointer [4])))) # (\scrolling_display|text_pointer [2] & (((\scrolling_display|text_pointer [4])) # 
// (\scrolling_display|Mux41~55_combout )))) # (\scrolling_display|Mux1~5_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux41~55_combout ),
	.datac(!\scrolling_display|Mux41~37_combout ),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|text_pointer [3]),
	.dataf(!\scrolling_display|Mux1~5_combout ),
	.datag(!\scrolling_display|Mux1~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux1~6 .extended_lut = "on";
defparam \scrolling_display|Mux1~6 .lut_mask = 64'h0005115FFFFFFFFF;
defparam \scrolling_display|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N15
cyclonev_lcell_comb \scrolling_display|Mux4~1 (
// Equation(s):
// \scrolling_display|Mux4~1_combout  = ( !\scrolling_display|Mux41~37_combout  & ( !\scrolling_display|text_pointer [2] ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux41~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~1 .extended_lut = "off";
defparam \scrolling_display|Mux4~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \scrolling_display|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux4~2 (
// Equation(s):
// \scrolling_display|Mux4~2_combout  = ( \scrolling_display|text_pointer [3] & ( \scrolling_display|text_pointer [4] ) ) # ( !\scrolling_display|text_pointer [3] & ( (\scrolling_display|text_pointer [2] & \scrolling_display|text_pointer [4]) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(gnd),
	.datac(!\scrolling_display|text_pointer [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~2 .extended_lut = "off";
defparam \scrolling_display|Mux4~2 .lut_mask = 64'h050505050F0F0F0F;
defparam \scrolling_display|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux0~0 (
// Equation(s):
// \scrolling_display|Mux0~0_combout  = ( \scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2] & ((!\scrolling_display|Mux29~0_combout ))) # (\scrolling_display|text_pointer [2] & (!\scrolling_display|Mux41~55_combout )) ) ) # ( 
// !\scrolling_display|text_pointer [3] & ( (\scrolling_display|text_pointer [2] & \scrolling_display|text_pointer [1]) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux41~55_combout ),
	.datac(!\scrolling_display|Mux29~0_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux0~0 .extended_lut = "off";
defparam \scrolling_display|Mux0~0 .lut_mask = 64'h00550055E4E4E4E4;
defparam \scrolling_display|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N54
cyclonev_lcell_comb \scrolling_display|Mux0~1 (
// Equation(s):
// \scrolling_display|Mux0~1_combout  = ( \scrolling_display|Mux0~0_combout  & ( \scrolling_display|Mux35~0_combout  & ( (!\scrolling_display|Mux4~2_combout  & (!\scrolling_display|Mux41~54_combout )) # (\scrolling_display|Mux4~2_combout  & 
// ((!\scrolling_display|Mux41~53_combout ))) ) ) ) # ( !\scrolling_display|Mux0~0_combout  & ( \scrolling_display|Mux35~0_combout  & ( (!\scrolling_display|Mux4~2_combout  & (!\scrolling_display|Mux41~54_combout )) # (\scrolling_display|Mux4~2_combout  & 
// ((!\scrolling_display|Mux41~53_combout ))) ) ) ) # ( \scrolling_display|Mux0~0_combout  & ( !\scrolling_display|Mux35~0_combout  & ( (!\scrolling_display|Mux4~2_combout ) # (\scrolling_display|Mux4~1_combout ) ) ) ) # ( !\scrolling_display|Mux0~0_combout  
// & ( !\scrolling_display|Mux35~0_combout  & ( (\scrolling_display|Mux4~1_combout  & \scrolling_display|Mux4~2_combout ) ) ) )

	.dataa(!\scrolling_display|Mux41~54_combout ),
	.datab(!\scrolling_display|Mux4~1_combout ),
	.datac(!\scrolling_display|Mux4~2_combout ),
	.datad(!\scrolling_display|Mux41~53_combout ),
	.datae(!\scrolling_display|Mux0~0_combout ),
	.dataf(!\scrolling_display|Mux35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux0~1 .extended_lut = "off";
defparam \scrolling_display|Mux0~1 .lut_mask = 64'h0303F3F3AFA0AFA0;
defparam \scrolling_display|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N0
cyclonev_lcell_comb \scrolling_display|Mux3~0 (
// Equation(s):
// \scrolling_display|Mux3~0_combout  = ( \scrolling_display|Mux41~45_combout  & ( \scrolling_display|Mux41~47_combout  & ( (!\scrolling_display|text_pointer [3] & (((\scrolling_display|text_pointer [2] & \scrolling_display|text_pointer [1])))) # 
// (\scrolling_display|text_pointer [3] & (((\scrolling_display|text_pointer [2])) # (\scrolling_display|Mux41~46_combout ))) ) ) ) # ( !\scrolling_display|Mux41~45_combout  & ( \scrolling_display|Mux41~47_combout  & ( (!\scrolling_display|text_pointer [3] & 
// (((\scrolling_display|text_pointer [2] & \scrolling_display|text_pointer [1])))) # (\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~46_combout  & (!\scrolling_display|text_pointer [2]))) ) ) ) # ( \scrolling_display|Mux41~45_combout  & ( 
// !\scrolling_display|Mux41~47_combout  & ( (\scrolling_display|text_pointer [3] & ((\scrolling_display|text_pointer [2]) # (\scrolling_display|Mux41~46_combout ))) ) ) ) # ( !\scrolling_display|Mux41~45_combout  & ( !\scrolling_display|Mux41~47_combout  & 
// ( (\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~46_combout  & !\scrolling_display|text_pointer [2])) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux41~46_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|Mux41~45_combout ),
	.dataf(!\scrolling_display|Mux41~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux3~0 .extended_lut = "off";
defparam \scrolling_display|Mux3~0 .lut_mask = 64'h10101515101A151F;
defparam \scrolling_display|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N42
cyclonev_lcell_comb \scrolling_display|Mux3~1 (
// Equation(s):
// \scrolling_display|Mux3~1_combout  = ( \scrolling_display|Mux4~2_combout  & ( \scrolling_display|Mux35~0_combout  & ( \scrolling_display|Mux41~42_combout  ) ) ) # ( !\scrolling_display|Mux4~2_combout  & ( \scrolling_display|Mux35~0_combout  & ( 
// \scrolling_display|Mux41~44_combout  ) ) ) # ( \scrolling_display|Mux4~2_combout  & ( !\scrolling_display|Mux35~0_combout  & ( \scrolling_display|Mux4~1_combout  ) ) ) # ( !\scrolling_display|Mux4~2_combout  & ( !\scrolling_display|Mux35~0_combout  & ( 
// \scrolling_display|Mux3~0_combout  ) ) )

	.dataa(!\scrolling_display|Mux3~0_combout ),
	.datab(!\scrolling_display|Mux4~1_combout ),
	.datac(!\scrolling_display|Mux41~44_combout ),
	.datad(!\scrolling_display|Mux41~42_combout ),
	.datae(!\scrolling_display|Mux4~2_combout ),
	.dataf(!\scrolling_display|Mux35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux3~1 .extended_lut = "off";
defparam \scrolling_display|Mux3~1 .lut_mask = 64'h555533330F0F00FF;
defparam \scrolling_display|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N12
cyclonev_lcell_comb \scrolling_display|Mux2~1 (
// Equation(s):
// \scrolling_display|Mux2~1_combout  = ( !\scrolling_display|text_pointer [2] & ( (\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux41~40_combout )))) ) ) # ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [3] & 
// (\scrolling_display|text_data[9][2]~41_combout  & (((\scrolling_display|text_pointer [1] & !\scrolling_display|text_pointer [0]))))) # (\scrolling_display|text_pointer [3] & (((\scrolling_display|Mux41~41_combout )))) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_data[9][2]~41_combout ),
	.datac(!\scrolling_display|Mux41~41_combout ),
	.datad(!\scrolling_display|text_pointer [1]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|text_pointer [0]),
	.datag(!\scrolling_display|Mux41~40_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux2~1 .extended_lut = "on";
defparam \scrolling_display|Mux2~1 .lut_mask = 64'h0505052705050505;
defparam \scrolling_display|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N18
cyclonev_lcell_comb \scrolling_display|Mux2~0 (
// Equation(s):
// \scrolling_display|Mux2~0_combout  = ( \scrolling_display|text_pointer [4] & ( \scrolling_display|Mux41~39_combout  & ( (!\scrolling_display|text_pointer [3] & ((!\scrolling_display|text_pointer [2]) # (\scrolling_display|Mux41~38_combout ))) ) ) ) # ( 
// !\scrolling_display|text_pointer [4] & ( \scrolling_display|Mux41~39_combout  & ( \scrolling_display|Mux2~1_combout  ) ) ) # ( \scrolling_display|text_pointer [4] & ( !\scrolling_display|Mux41~39_combout  & ( (!\scrolling_display|text_pointer [3] & 
// (\scrolling_display|text_pointer [2] & \scrolling_display|Mux41~38_combout )) ) ) ) # ( !\scrolling_display|text_pointer [4] & ( !\scrolling_display|Mux41~39_combout  & ( \scrolling_display|Mux2~1_combout  ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|text_pointer [2]),
	.datac(!\scrolling_display|Mux41~38_combout ),
	.datad(!\scrolling_display|Mux2~1_combout ),
	.datae(!\scrolling_display|text_pointer [4]),
	.dataf(!\scrolling_display|Mux41~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux2~0 .extended_lut = "off";
defparam \scrolling_display|Mux2~0 .lut_mask = 64'h00FF020200FF8A8A;
defparam \scrolling_display|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N0
cyclonev_lcell_comb \scrolling_display|Mux5~7 (
// Equation(s):
// \scrolling_display|Mux5~7_combout  = ( \scrolling_display|Mux5~1_combout  & ( (!\scrolling_display|text_pointer [2]) # ((\scrolling_display|text_pointer [1] & \scrolling_display|Mux41~30_combout )) ) ) # ( !\scrolling_display|Mux5~1_combout  & ( 
// (\scrolling_display|text_pointer [1] & (\scrolling_display|Mux41~30_combout  & \scrolling_display|text_pointer [2])) ) )

	.dataa(!\scrolling_display|text_pointer [1]),
	.datab(!\scrolling_display|Mux41~30_combout ),
	.datac(gnd),
	.datad(!\scrolling_display|text_pointer [2]),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~7 .extended_lut = "off";
defparam \scrolling_display|Mux5~7 .lut_mask = 64'h00110011FF11FF11;
defparam \scrolling_display|Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N24
cyclonev_lcell_comb \scrolling_display|Mux5~8 (
// Equation(s):
// \scrolling_display|Mux5~8_combout  = ( !\scrolling_display|text_pointer [2] & ( ((!\scrolling_display|text_pointer [4] & (\scrolling_display|Mux5~7_combout  & ((\scrolling_display|text_pointer [3])))) # (\scrolling_display|text_pointer [4] & 
// (((\scrolling_display|Mux5~3_combout  & !\scrolling_display|text_pointer [3]))))) ) ) # ( \scrolling_display|text_pointer [2] & ( (!\scrolling_display|text_pointer [4] & (((!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux5~7_combout )) # 
// (\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux5~0_combout )))))) # (\scrolling_display|text_pointer [4] & (((\scrolling_display|Mux5~2_combout  & ((!\scrolling_display|text_pointer [3])))))) ) )

	.dataa(!\scrolling_display|Mux5~7_combout ),
	.datab(!\scrolling_display|Mux5~2_combout ),
	.datac(!\scrolling_display|Mux5~0_combout ),
	.datad(!\scrolling_display|text_pointer [4]),
	.datae(!\scrolling_display|text_pointer [2]),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(!\scrolling_display|Mux5~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux5~8 .extended_lut = "on";
defparam \scrolling_display|Mux5~8 .lut_mask = 64'h000F553355000F00;
defparam \scrolling_display|Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N18
cyclonev_lcell_comb \scrolling_display|Mux4~3 (
// Equation(s):
// \scrolling_display|Mux4~3_combout  = ( \scrolling_display|text_pointer [1] & ( \scrolling_display|Mux41~51_combout  & ( (!\scrolling_display|text_pointer [3] & (\scrolling_display|Mux41~52_combout  & (\scrolling_display|text_pointer [2]))) # 
// (\scrolling_display|text_pointer [3] & (((!\scrolling_display|text_pointer [2]) # (\scrolling_display|Mux41~50_combout )))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( \scrolling_display|Mux41~51_combout  & ( (\scrolling_display|text_pointer [3] & 
// ((!\scrolling_display|text_pointer [2]) # (\scrolling_display|Mux41~50_combout ))) ) ) ) # ( \scrolling_display|text_pointer [1] & ( !\scrolling_display|Mux41~51_combout  & ( (\scrolling_display|text_pointer [2] & ((!\scrolling_display|text_pointer [3] & 
// (\scrolling_display|Mux41~52_combout )) # (\scrolling_display|text_pointer [3] & ((\scrolling_display|Mux41~50_combout ))))) ) ) ) # ( !\scrolling_display|text_pointer [1] & ( !\scrolling_display|Mux41~51_combout  & ( (\scrolling_display|text_pointer [3] 
// & (\scrolling_display|text_pointer [2] & \scrolling_display|Mux41~50_combout )) ) ) )

	.dataa(!\scrolling_display|text_pointer [3]),
	.datab(!\scrolling_display|Mux41~52_combout ),
	.datac(!\scrolling_display|text_pointer [2]),
	.datad(!\scrolling_display|Mux41~50_combout ),
	.datae(!\scrolling_display|text_pointer [1]),
	.dataf(!\scrolling_display|Mux41~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~3 .extended_lut = "off";
defparam \scrolling_display|Mux4~3 .lut_mask = 64'h0005020750555257;
defparam \scrolling_display|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N12
cyclonev_lcell_comb \scrolling_display|Mux4~4 (
// Equation(s):
// \scrolling_display|Mux4~4_combout  = ( \scrolling_display|Mux4~2_combout  & ( \scrolling_display|Mux35~0_combout  & ( \scrolling_display|Mux41~48_combout  ) ) ) # ( !\scrolling_display|Mux4~2_combout  & ( \scrolling_display|Mux35~0_combout  & ( 
// !\scrolling_display|Mux41~49_combout  ) ) ) # ( \scrolling_display|Mux4~2_combout  & ( !\scrolling_display|Mux35~0_combout  & ( \scrolling_display|Mux4~1_combout  ) ) ) # ( !\scrolling_display|Mux4~2_combout  & ( !\scrolling_display|Mux35~0_combout  & ( 
// \scrolling_display|Mux4~3_combout  ) ) )

	.dataa(!\scrolling_display|Mux41~49_combout ),
	.datab(!\scrolling_display|Mux4~1_combout ),
	.datac(!\scrolling_display|Mux4~3_combout ),
	.datad(!\scrolling_display|Mux41~48_combout ),
	.datae(!\scrolling_display|Mux4~2_combout ),
	.dataf(!\scrolling_display|Mux35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux4~4 .extended_lut = "off";
defparam \scrolling_display|Mux4~4 .lut_mask = 64'h0F0F3333AAAA00FF;
defparam \scrolling_display|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N27
cyclonev_lcell_comb \scrolling_display|Mux6~0 (
// Equation(s):
// \scrolling_display|Mux6~0_combout  = ( \scrolling_display|text_pointer [3] & ( (!\scrolling_display|text_pointer [2] & (\scrolling_display|Mux41~36_combout )) # (\scrolling_display|text_pointer [2] & ((\scrolling_display|Mux41~35_combout ))) ) ) # ( 
// !\scrolling_display|text_pointer [3] & ( (\scrolling_display|text_pointer [2] & \scrolling_display|Mux41~34_combout ) ) )

	.dataa(!\scrolling_display|text_pointer [2]),
	.datab(!\scrolling_display|Mux41~34_combout ),
	.datac(!\scrolling_display|Mux41~36_combout ),
	.datad(!\scrolling_display|Mux41~35_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|text_pointer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux6~0 .extended_lut = "off";
defparam \scrolling_display|Mux6~0 .lut_mask = 64'h111111110A5F0A5F;
defparam \scrolling_display|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N48
cyclonev_lcell_comb \scrolling_display|Mux6~1 (
// Equation(s):
// \scrolling_display|Mux6~1_combout  = ( \scrolling_display|Mux41~32_combout  & ( \scrolling_display|Mux41~33_combout  & ( (!\scrolling_display|Mux4~2_combout  & (((\scrolling_display|Mux6~0_combout  & !\scrolling_display|Mux35~0_combout )))) # 
// (\scrolling_display|Mux4~2_combout  & (((\scrolling_display|Mux35~0_combout )) # (\scrolling_display|Mux4~1_combout ))) ) ) ) # ( !\scrolling_display|Mux41~32_combout  & ( \scrolling_display|Mux41~33_combout  & ( (!\scrolling_display|Mux35~0_combout  & 
// ((!\scrolling_display|Mux4~2_combout  & ((\scrolling_display|Mux6~0_combout ))) # (\scrolling_display|Mux4~2_combout  & (\scrolling_display|Mux4~1_combout )))) ) ) ) # ( \scrolling_display|Mux41~32_combout  & ( !\scrolling_display|Mux41~33_combout  & ( 
// ((!\scrolling_display|Mux4~2_combout  & ((\scrolling_display|Mux6~0_combout ))) # (\scrolling_display|Mux4~2_combout  & (\scrolling_display|Mux4~1_combout ))) # (\scrolling_display|Mux35~0_combout ) ) ) ) # ( !\scrolling_display|Mux41~32_combout  & ( 
// !\scrolling_display|Mux41~33_combout  & ( (!\scrolling_display|Mux4~2_combout  & (((\scrolling_display|Mux35~0_combout ) # (\scrolling_display|Mux6~0_combout )))) # (\scrolling_display|Mux4~2_combout  & (\scrolling_display|Mux4~1_combout  & 
// ((!\scrolling_display|Mux35~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux4~2_combout ),
	.datab(!\scrolling_display|Mux4~1_combout ),
	.datac(!\scrolling_display|Mux6~0_combout ),
	.datad(!\scrolling_display|Mux35~0_combout ),
	.datae(!\scrolling_display|Mux41~32_combout ),
	.dataf(!\scrolling_display|Mux41~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|Mux6~1 .extended_lut = "off";
defparam \scrolling_display|Mux6~1 .lut_mask = 64'h1BAA1BFF1B001B55;
defparam \scrolling_display|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N39
cyclonev_lcell_comb \scrolling_display|WideOr6~0 (
// Equation(s):
// \scrolling_display|WideOr6~0_combout  = ( \scrolling_display|Mux6~1_combout  & ( (!\scrolling_display|Mux4~4_combout  & ((!\scrolling_display|Mux3~1_combout ) # ((!\scrolling_display|Mux2~0_combout  & \scrolling_display|Mux5~8_combout )))) # 
// (\scrolling_display|Mux4~4_combout  & (((!\scrolling_display|Mux2~0_combout )))) ) ) # ( !\scrolling_display|Mux6~1_combout  & ( (!\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux2~0_combout  $ (((!\scrolling_display|Mux4~4_combout ))))) # 
// (\scrolling_display|Mux3~1_combout  & (\scrolling_display|Mux5~8_combout  & (!\scrolling_display|Mux2~0_combout  $ (!\scrolling_display|Mux4~4_combout )))) ) )

	.dataa(!\scrolling_display|Mux3~1_combout ),
	.datab(!\scrolling_display|Mux2~0_combout ),
	.datac(!\scrolling_display|Mux5~8_combout ),
	.datad(!\scrolling_display|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr6~0 .extended_lut = "off";
defparam \scrolling_display|WideOr6~0 .lut_mask = 64'h238C238CAECCAECC;
defparam \scrolling_display|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N36
cyclonev_lcell_comb \scrolling_display|WideOr6~1 (
// Equation(s):
// \scrolling_display|WideOr6~1_combout  = ( \scrolling_display|WideOr6~0_combout  & ( (!\scrolling_display|Mux1~6_combout  & \scrolling_display|Mux0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux1~6_combout ),
	.datad(!\scrolling_display|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr6~1 .extended_lut = "off";
defparam \scrolling_display|WideOr6~1 .lut_mask = 64'h0000000000F000F0;
defparam \scrolling_display|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N6
cyclonev_lcell_comb \scrolling_display|WideOr5~0 (
// Equation(s):
// \scrolling_display|WideOr5~0_combout  = ( \scrolling_display|Mux6~1_combout  & ( (!\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux5~8_combout  & ((!\scrolling_display|Mux4~4_combout ) # (\scrolling_display|Mux2~0_combout )))) # 
// (\scrolling_display|Mux3~1_combout  & ((!\scrolling_display|Mux2~0_combout  & (\scrolling_display|Mux4~4_combout  & \scrolling_display|Mux5~8_combout )) # (\scrolling_display|Mux2~0_combout  & (!\scrolling_display|Mux4~4_combout  & 
// !\scrolling_display|Mux5~8_combout )))) ) ) # ( !\scrolling_display|Mux6~1_combout  & ( (!\scrolling_display|Mux2~0_combout  & ((!\scrolling_display|Mux3~1_combout  & (\scrolling_display|Mux4~4_combout  & !\scrolling_display|Mux5~8_combout )) # 
// (\scrolling_display|Mux3~1_combout  & ((\scrolling_display|Mux5~8_combout ))))) # (\scrolling_display|Mux2~0_combout  & (((!\scrolling_display|Mux4~4_combout )))) ) )

	.dataa(!\scrolling_display|Mux3~1_combout ),
	.datab(!\scrolling_display|Mux2~0_combout ),
	.datac(!\scrolling_display|Mux4~4_combout ),
	.datad(!\scrolling_display|Mux5~8_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr5~0 .extended_lut = "off";
defparam \scrolling_display|WideOr5~0 .lut_mask = 64'h38743874B204B204;
defparam \scrolling_display|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N9
cyclonev_lcell_comb \scrolling_display|WideOr5~1 (
// Equation(s):
// \scrolling_display|WideOr5~1_combout  = ( \scrolling_display|WideOr5~0_combout  & ( (\scrolling_display|Mux0~1_combout  & !\scrolling_display|Mux1~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux0~1_combout ),
	.datad(!\scrolling_display|Mux1~6_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr5~1 .extended_lut = "off";
defparam \scrolling_display|WideOr5~1 .lut_mask = 64'h000000000F000F00;
defparam \scrolling_display|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N15
cyclonev_lcell_comb \scrolling_display|WideOr4~0 (
// Equation(s):
// \scrolling_display|WideOr4~0_combout  = ( \scrolling_display|Mux6~1_combout  & ( (!\scrolling_display|Mux3~1_combout  & ((!\scrolling_display|Mux2~0_combout  & (!\scrolling_display|Mux5~8_combout  $ (\scrolling_display|Mux4~4_combout ))) # 
// (\scrolling_display|Mux2~0_combout  & ((!\scrolling_display|Mux5~8_combout ) # (!\scrolling_display|Mux4~4_combout ))))) # (\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux2~0_combout  $ (((!\scrolling_display|Mux5~8_combout  & 
// !\scrolling_display|Mux4~4_combout ))))) ) ) # ( !\scrolling_display|Mux6~1_combout  & ( (!\scrolling_display|Mux5~8_combout  & ((!\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux2~0_combout  & \scrolling_display|Mux4~4_combout )) # 
// (\scrolling_display|Mux3~1_combout  & ((!\scrolling_display|Mux4~4_combout ))))) # (\scrolling_display|Mux5~8_combout  & (!\scrolling_display|Mux2~0_combout  $ (((!\scrolling_display|Mux3~1_combout  & \scrolling_display|Mux4~4_combout ))))) ) )

	.dataa(!\scrolling_display|Mux3~1_combout ),
	.datab(!\scrolling_display|Mux2~0_combout ),
	.datac(!\scrolling_display|Mux5~8_combout ),
	.datad(!\scrolling_display|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr4~0 .extended_lut = "off";
defparam \scrolling_display|WideOr4~0 .lut_mask = 64'h5C865C86B66CB66C;
defparam \scrolling_display|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N12
cyclonev_lcell_comb \scrolling_display|WideOr4~1 (
// Equation(s):
// \scrolling_display|WideOr4~1_combout  = ( \scrolling_display|WideOr4~0_combout  & ( (!\scrolling_display|Mux1~6_combout  & \scrolling_display|Mux0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux1~6_combout ),
	.datad(!\scrolling_display|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr4~1 .extended_lut = "off";
defparam \scrolling_display|WideOr4~1 .lut_mask = 64'h0000000000F000F0;
defparam \scrolling_display|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N45
cyclonev_lcell_comb \scrolling_display|WideOr3~0 (
// Equation(s):
// \scrolling_display|WideOr3~0_combout  = ( \scrolling_display|Mux6~1_combout  & ( (!\scrolling_display|Mux5~8_combout  & ((!\scrolling_display|Mux3~1_combout  & ((\scrolling_display|Mux4~4_combout ))) # (\scrolling_display|Mux3~1_combout  & 
// (\scrolling_display|Mux2~0_combout  & !\scrolling_display|Mux4~4_combout )))) # (\scrolling_display|Mux5~8_combout  & ((!\scrolling_display|Mux4~4_combout  & (!\scrolling_display|Mux3~1_combout )) # (\scrolling_display|Mux4~4_combout  & 
// ((!\scrolling_display|Mux2~0_combout ))))) ) ) # ( !\scrolling_display|Mux6~1_combout  & ( (!\scrolling_display|Mux2~0_combout  & ((!\scrolling_display|Mux5~8_combout  $ (!\scrolling_display|Mux4~4_combout )))) # (\scrolling_display|Mux2~0_combout  & 
// ((!\scrolling_display|Mux3~1_combout  & ((\scrolling_display|Mux4~4_combout ))) # (\scrolling_display|Mux3~1_combout  & (\scrolling_display|Mux5~8_combout  & !\scrolling_display|Mux4~4_combout )))) ) )

	.dataa(!\scrolling_display|Mux3~1_combout ),
	.datab(!\scrolling_display|Mux2~0_combout ),
	.datac(!\scrolling_display|Mux5~8_combout ),
	.datad(!\scrolling_display|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr3~0 .extended_lut = "off";
defparam \scrolling_display|WideOr3~0 .lut_mask = 64'h0DE20DE21AAC1AAC;
defparam \scrolling_display|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N42
cyclonev_lcell_comb \scrolling_display|WideOr3~1 (
// Equation(s):
// \scrolling_display|WideOr3~1_combout  = ( \scrolling_display|Mux0~1_combout  & ( (!\scrolling_display|Mux1~6_combout  & \scrolling_display|WideOr3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux1~6_combout ),
	.datad(!\scrolling_display|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr3~1 .extended_lut = "off";
defparam \scrolling_display|WideOr3~1 .lut_mask = 64'h0000000000F000F0;
defparam \scrolling_display|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N51
cyclonev_lcell_comb \scrolling_display|WideOr2~0 (
// Equation(s):
// \scrolling_display|WideOr2~0_combout  = ( \scrolling_display|Mux6~1_combout  & ( (\scrolling_display|Mux2~0_combout  & (((!\scrolling_display|Mux4~4_combout ) # (\scrolling_display|Mux5~8_combout )) # (\scrolling_display|Mux3~1_combout ))) ) ) # ( 
// !\scrolling_display|Mux6~1_combout  & ( (!\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux2~0_combout  & (!\scrolling_display|Mux5~8_combout  & !\scrolling_display|Mux4~4_combout ))) # (\scrolling_display|Mux3~1_combout  & 
// (\scrolling_display|Mux2~0_combout  & ((\scrolling_display|Mux4~4_combout ) # (\scrolling_display|Mux5~8_combout )))) ) )

	.dataa(!\scrolling_display|Mux3~1_combout ),
	.datab(!\scrolling_display|Mux2~0_combout ),
	.datac(!\scrolling_display|Mux5~8_combout ),
	.datad(!\scrolling_display|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr2~0 .extended_lut = "off";
defparam \scrolling_display|WideOr2~0 .lut_mask = 64'h8111811133133313;
defparam \scrolling_display|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N48
cyclonev_lcell_comb \scrolling_display|WideOr2~1 (
// Equation(s):
// \scrolling_display|WideOr2~1_combout  = ( !\scrolling_display|WideOr2~0_combout  & ( (!\scrolling_display|Mux1~6_combout  & \scrolling_display|Mux0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux1~6_combout ),
	.datad(!\scrolling_display|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr2~1 .extended_lut = "off";
defparam \scrolling_display|WideOr2~1 .lut_mask = 64'h00F000F000000000;
defparam \scrolling_display|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N33
cyclonev_lcell_comb \scrolling_display|WideOr1~0 (
// Equation(s):
// \scrolling_display|WideOr1~0_combout  = ( \scrolling_display|Mux3~1_combout  & ( (!\scrolling_display|Mux6~1_combout  & ((!\scrolling_display|Mux4~4_combout  & (\scrolling_display|Mux5~8_combout )) # (\scrolling_display|Mux4~4_combout  & 
// ((\scrolling_display|Mux2~0_combout ))))) # (\scrolling_display|Mux6~1_combout  & ((!\scrolling_display|Mux5~8_combout  & ((\scrolling_display|Mux4~4_combout ))) # (\scrolling_display|Mux5~8_combout  & (\scrolling_display|Mux2~0_combout )))) ) ) # ( 
// !\scrolling_display|Mux3~1_combout  & ( (!\scrolling_display|Mux5~8_combout  & (!\scrolling_display|Mux6~1_combout  & (!\scrolling_display|Mux2~0_combout ))) # (\scrolling_display|Mux5~8_combout  & (((\scrolling_display|Mux2~0_combout  & 
// \scrolling_display|Mux4~4_combout )))) ) )

	.dataa(!\scrolling_display|Mux6~1_combout ),
	.datab(!\scrolling_display|Mux5~8_combout ),
	.datac(!\scrolling_display|Mux2~0_combout ),
	.datad(!\scrolling_display|Mux4~4_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr1~0 .extended_lut = "off";
defparam \scrolling_display|WideOr1~0 .lut_mask = 64'h80838083234F234F;
defparam \scrolling_display|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N30
cyclonev_lcell_comb \scrolling_display|WideOr1~1 (
// Equation(s):
// \scrolling_display|WideOr1~1_combout  = ( !\scrolling_display|WideOr1~0_combout  & ( (!\scrolling_display|Mux1~6_combout  & \scrolling_display|Mux0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\scrolling_display|Mux1~6_combout ),
	.datad(!\scrolling_display|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr1~1 .extended_lut = "off";
defparam \scrolling_display|WideOr1~1 .lut_mask = 64'h00F000F000000000;
defparam \scrolling_display|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N24
cyclonev_lcell_comb \scrolling_display|WideOr0~0 (
// Equation(s):
// \scrolling_display|WideOr0~0_combout  = ( !\scrolling_display|Mux1~6_combout  & ( \scrolling_display|Mux6~1_combout  & ( (!\scrolling_display|Mux3~1_combout  & ((!\scrolling_display|Mux2~0_combout  & ((!\scrolling_display|Mux5~8_combout ))) # 
// (\scrolling_display|Mux2~0_combout  & (!\scrolling_display|Mux4~4_combout )))) # (\scrolling_display|Mux3~1_combout  & (!\scrolling_display|Mux4~4_combout  & (!\scrolling_display|Mux2~0_combout  $ (!\scrolling_display|Mux5~8_combout )))) ) ) ) # ( 
// !\scrolling_display|Mux1~6_combout  & ( !\scrolling_display|Mux6~1_combout  & ( (!\scrolling_display|Mux3~1_combout  & ((!\scrolling_display|Mux2~0_combout  $ (!\scrolling_display|Mux5~8_combout )))) # (\scrolling_display|Mux3~1_combout  & 
// (!\scrolling_display|Mux4~4_combout  & ((!\scrolling_display|Mux5~8_combout ) # (\scrolling_display|Mux2~0_combout )))) ) ) )

	.dataa(!\scrolling_display|Mux4~4_combout ),
	.datab(!\scrolling_display|Mux2~0_combout ),
	.datac(!\scrolling_display|Mux3~1_combout ),
	.datad(!\scrolling_display|Mux5~8_combout ),
	.datae(!\scrolling_display|Mux1~6_combout ),
	.dataf(!\scrolling_display|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr0~0 .extended_lut = "off";
defparam \scrolling_display|WideOr0~0 .lut_mask = 64'h3AC20000E2280000;
defparam \scrolling_display|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N21
cyclonev_lcell_comb \scrolling_display|WideOr0~1 (
// Equation(s):
// \scrolling_display|WideOr0~1_combout  = ( \scrolling_display|WideOr0~0_combout  & ( \scrolling_display|Mux0~1_combout  ) )

	.dataa(!\scrolling_display|Mux0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\scrolling_display|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\scrolling_display|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \scrolling_display|WideOr0~1 .extended_lut = "off";
defparam \scrolling_display|WideOr0~1 .lut_mask = 64'h0000000055555555;
defparam \scrolling_display|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y63_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
