#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Feb 18 17:53:46 2019
# Process ID: 11432
# Log file: C:/Users/azamk/Desktop/Vivzdo/modulator/vivado.log
# Journal file: C:/Users/azamk/Desktop/Vivzdo/modulator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 690.039 ; gain = 151.125
create_fileset -simset sim_3
set_property SOURCE_SET sources_1 [get_filesets sim_3]
file mkdir C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_3/new
close [ open C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_3/new/sine_top_tb.vhd w ]
add_files -fileset sim_3 C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_3/new/sine_top_tb.vhd
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
remove_files -fileset sim_3 C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_3/new/sine_top_tb.vhd
update_compile_order -fileset sim_3
launch_simulation -simset sim_2
INFO: [USF-XSim-27] Simulation object is 'sim_2'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_2/behav'
"xvhdl -m64 --relax -prj counter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_2/new/counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_2/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e461357db4a84a9ca08978afaaf17763 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package xil_defaultlib.modulator_pkg
Compiling architecture rtl of entity xil_defaultlib.counter [\counter(4,3)\]
Compiling architecture tb of entity xil_defaultlib.counter_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_2/behav/xsim.dir/counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_2/behav/xsim.dir/counter_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 18 18:02:27 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 18 18:02:27 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 704.047 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_2/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_tb_behav -key {Behavioral:sim_2:Functional:counter_tb} -tclbatch {counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 713.047 ; gain = 9.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 717.547 ; gain = 0.000
current_fileset -simset [ get_filesets sim_3 ]
launch_simulation -simset sim_3
INFO: [USF-XSim-27] Simulation object is 'sim_3'
INFO: [USF-XSim-37] Inspecting design source files for 'sine_top' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav'
"xvhdl -m64 --relax -prj sine_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frequency_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_top
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e461357db4a84a9ca08978afaaf17763 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sine_top_behav xil_defaultlib.sine_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package xil_defaultlib.modulator_pkg
Compiling architecture rtl of entity xil_defaultlib.frequency_trigger [frequency_trigger_default]
Compiling architecture rtl of entity xil_defaultlib.counter [\counter(255,8)\]
Compiling architecture rtl of entity xil_defaultlib.sine [\sine(8,12)\]
Compiling architecture rtl of entity xil_defaultlib.sine_top
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sine_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav/xsim.dir/sine_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav/xsim.dir/sine_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 18 18:03:27 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 18 18:03:27 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 717.547 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_behav -key {Behavioral:sim_3:Functional:sine_top} -tclbatch {sine_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sine_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 717.547 ; gain = 0.000
run 4 ms
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd" into library xil_defaultlib [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd" into library xil_defaultlib [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd" into library xil_defaultlib [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine.vhd" into library xil_defaultlib [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine_top.vhd" into library xil_defaultlib [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine_top.vhd:1]
[Mon Feb 18 18:13:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.runs/synth_1/runme.log
delete_fileset sim_3
ERROR: [Common 17-53] User Exception: Sorry, cannot delete an active fileset
current_fileset -simset [ get_filesets sim_2 ]
delete_fileset sim_3
create_fileset -simset sim_3
set_property SOURCE_SET sources_1 [get_filesets sim_3]
file mkdir C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_3/new
close [ open C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_3/new/sine_top_tb.vhd w ]
add_files -fileset sim_3 C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_3/new/sine_top_tb.vhd
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
set_property is_enabled false [get_files  C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_3/new/sine_top_tb.vhd]
update_compile_order -fileset sim_3
set_property is_enabled true [get_files  C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_3/new/sine_top_tb.vhd]
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
update_compile_order -fileset sim_3
current_fileset -simset [ get_filesets sim_3 ]
launch_simulation -simset sim_3
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav/sine_top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_3'
INFO: [USF-XSim-37] Inspecting design source files for 'sine_top_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav'
"xvhdl -m64 --relax -prj sine_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frequency_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_3/new/sine_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_top_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e461357db4a84a9ca08978afaaf17763 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package xil_defaultlib.modulator_pkg
Compiling architecture rtl of entity xil_defaultlib.frequency_trigger [frequency_trigger_default]
Compiling architecture rtl of entity xil_defaultlib.counter [\counter(255,8)\]
Compiling architecture rtl of entity xil_defaultlib.sine [\sine(8,12)\]
Compiling architecture rtl of entity xil_defaultlib.sine_top [\sine_top(255,8,12)\]
Compiling architecture tb of entity xil_defaultlib.sine_top_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sine_top_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav/xsim.dir/sine_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav/xsim.dir/sine_top_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 18 18:27:04 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 18 18:27:04 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 737.867 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_3/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_tb_behav -key {Behavioral:sim_3:Functional:sine_top_tb} -tclbatch {sine_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sine_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 741.527 ; gain = 3.660
run 4 ms
set_property top sine_top [current_fileset]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd" into library xil_defaultlib [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd" into library xil_defaultlib [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd" into library xil_defaultlib [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine.vhd" into library xil_defaultlib [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine_top.vhd" into library xil_defaultlib [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine_top.vhd:1]
[Mon Feb 18 18:37:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1097.719 ; gain = 347.664
close [ open C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/pwm.vhd w ]
add_files C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/pwm.vhd
update_compile_order -fileset sources_1
create_fileset -simset sim_4
set_property SOURCE_SET sources_1 [get_filesets sim_4]
file mkdir C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_4/new
close [ open C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_4/new/pwm_tb.vhd w ]
add_files -fileset sim_4 C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_4/new/pwm_tb.vhd
update_compile_order -fileset sim_4
update_compile_order -fileset sim_4
update_compile_order -fileset sim_4
update_compile_order -fileset sim_4
current_fileset -simset [ get_filesets sim_4 ]
launch_simulation -simset sim_4
INFO: [USF-XSim-27] Simulation object is 'sim_4'
INFO: [USF-XSim-37] Inspecting design source files for 'pwm_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_4/behav'
"xvhdl -m64 --relax -prj pwm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frequency_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_4/new/pwm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.652 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_4/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e461357db4a84a9ca08978afaaf17763 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pwm_tb_behav xil_defaultlib.pwm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package xil_defaultlib.modulator_pkg
Compiling architecture rtl of entity xil_defaultlib.frequency_trigger [frequency_trigger_default]
Compiling architecture rtl of entity xil_defaultlib.counter [\counter(255,8)\]
Compiling architecture rtl of entity xil_defaultlib.sine [\sine(8,12)\]
Compiling architecture rtl of entity xil_defaultlib.sine_top [\sine_top(255,8,12)\]
Compiling architecture rtl of entity xil_defaultlib.pwm [\pwm(12)\]
Compiling architecture tb of entity xil_defaultlib.pwm_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pwm_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_4/behav/xsim.dir/pwm_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_4/behav/xsim.dir/pwm_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 18 18:53:28 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 18 18:53:29 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1529.652 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_4/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pwm_tb_behav -key {Behavioral:sim_4:Functional:pwm_tb} -tclbatch {pwm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source pwm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pwm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 1529.652 ; gain = 0.000
run 25 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 1529.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1529.652 ; gain = 0.000
close [ open C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator.vhd w ]
add_files C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator.vhd
update_compile_order -fileset sources_1
create_fileset -simset sim_5
set_property SOURCE_SET sources_1 [get_filesets sim_5]
file mkdir C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_5/new
close [ open C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_5/new/modulator_tb.vhd w ]
add_files -fileset sim_5 C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_5/new/modulator_tb.vhd
update_compile_order -fileset sim_5
update_compile_order -fileset sim_5
update_compile_order -fileset sim_5
current_fileset -simset [ get_filesets sim_5 ]
launch_simulation -simset sim_5
INFO: [USF-XSim-27] Simulation object is 'sim_5'
INFO: [USF-XSim-37] Inspecting design source files for 'sine_top' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav'
"xvhdl -m64 --relax -prj sine_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frequency_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_top
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e461357db4a84a9ca08978afaaf17763 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sine_top_behav xil_defaultlib.sine_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package xil_defaultlib.modulator_pkg
Compiling architecture rtl of entity xil_defaultlib.frequency_trigger [frequency_trigger_default]
Compiling architecture rtl of entity xil_defaultlib.counter [\counter(255,8)\]
Compiling architecture rtl of entity xil_defaultlib.sine [\sine(8,12)\]
Compiling architecture rtl of entity xil_defaultlib.sine_top
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sine_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav/xsim.dir/sine_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav/xsim.dir/sine_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 18 19:06:51 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 18 19:06:51 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1529.652 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_behav -key {Behavioral:sim_5:Functional:sine_top} -tclbatch {sine_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sine_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1529.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.652 ; gain = 0.000
launch_simulation -simset sim_5
INFO: [USF-XSim-27] Simulation object is 'sim_5'
INFO: [USF-XSim-37] Inspecting design source files for 'sine_top' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav'
"xvhdl -m64 --relax -prj sine_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frequency_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_top
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e461357db4a84a9ca08978afaaf17763 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sine_top_behav xil_defaultlib.sine_top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package xil_defaultlib.modulator_pkg
Compiling architecture rtl of entity xil_defaultlib.frequency_trigger [frequency_trigger_default]
Compiling architecture rtl of entity xil_defaultlib.counter [\counter(255,8)\]
Compiling architecture rtl of entity xil_defaultlib.sine [\sine(8,12)\]
Compiling architecture rtl of entity xil_defaultlib.sine_top
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sine_top_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav/xsim.dir/sine_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav/xsim.dir/sine_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 18 19:11:40 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 18 19:11:40 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.652 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sine_top_behav -key {Behavioral:sim_5:Functional:sine_top} -tclbatch {sine_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source sine_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sine_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1529.652 ; gain = 0.000
set_property top modulator_tb [get_filesets sim_5]
set_property top_lib xil_defaultlib [get_filesets sim_5]
update_compile_order -fileset sim_5
launch_simulation -simset sim_5
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav/sine_top_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_5'
INFO: [USF-XSim-37] Inspecting design source files for 'modulator_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav'
"xvhdl -m64 --relax -prj modulator_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/frequency_trigger_rtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity frequency_trigger
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/sine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity modulator
WARNING: [VRFC 10-280] actual for formal port div_factor_freqhigh is neither a static name nor a globally static expression [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator.vhd:66]
WARNING: [VRFC 10-280] actual for formal port div_factor_freqlow is neither a static name nor a globally static expression [C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator.vhd:67]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sim_5/new/modulator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity modulator_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e461357db4a84a9ca08978afaaf17763 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot modulator_tb_behav xil_defaultlib.modulator_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package xil_defaultlib.modulator_pkg
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling architecture rtl of entity xil_defaultlib.frequency_trigger [frequency_trigger_default]
Compiling architecture rtl of entity xil_defaultlib.counter [\counter(255,8)\]
Compiling architecture rtl of entity xil_defaultlib.sine [\sine(8,12)\]
Compiling architecture rtl of entity xil_defaultlib.pwm [\pwm(12)\]
Compiling architecture rtl of entity xil_defaultlib.modulator [\modulator((255,10.0,35.0,8,12))...]
Compiling architecture tb of entity xil_defaultlib.modulator_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot modulator_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav/xsim.dir/modulator_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav/xsim.dir/modulator_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 18 19:12:18 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 18 19:12:18 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1529.652 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.sim/sim_5/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "modulator_tb_behav -key {Behavioral:sim_5:Functional:modulator_tb} -tclbatch {modulator_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source modulator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'modulator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1529.652 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1529.652 ; gain = 0.000
close [ open C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_wrapper.vhd w ]
add_files C:/Users/azamk/Desktop/Vivzdo/modulator/modulator.srcs/sources_1/new/modulator_wrapper.vhd
update_compile_order -fileset sources_1
set_property top modulator_wrapper [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1529.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1529.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1529.652 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1529.652 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 18 19:24:01 2019...
