// Seed: 3737813165
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5,
    input tri0 id_6,
    input uwire id_7,
    output uwire id_8,
    input wor id_9,
    output wor id_10,
    input supply1 id_11,
    input tri0 id_12,
    input wor id_13,
    input tri id_14
);
  wire id_16;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    input wire id_3,
    output supply0 id_4
);
  assign id_4 = 1;
  assign id_4 = id_0;
  always id_4 = id_2;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_0, id_0, id_4, id_2, id_4, id_1, id_3, id_0, id_3
  );
endmodule
