
SeraAgora.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af10  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c4  0800b148  0800b148  0000c148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b50c  0800b50c  0000c50c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b514  0800b514  0000c514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b518  0800b518  0000c518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000005c  20000000  0800b51c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000a60  2000005c  0800b578  0000d05c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000abc  0800b578  0000dabc  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000d05c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021c15  00000000  00000000  0000d092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003d97  00000000  00000000  0002eca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b48  00000000  00000000  00032a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000152c  00000000  00000000  00034588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a2ca  00000000  00000000  00035ab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000231df  00000000  00000000  0006fd7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001673a2  00000000  00000000  00092f5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001fa2ff  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007b9c  00000000  00000000  001fa344  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000056  00000000  00000000  00201ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000005c 	.word	0x2000005c
 8000254:	00000000 	.word	0x00000000
 8000258:	0800b130 	.word	0x0800b130

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000060 	.word	0x20000060
 8000274:	0800b130 	.word	0x0800b130

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_uldivmod>:
 8000288:	b953      	cbnz	r3, 80002a0 <__aeabi_uldivmod+0x18>
 800028a:	b94a      	cbnz	r2, 80002a0 <__aeabi_uldivmod+0x18>
 800028c:	2900      	cmp	r1, #0
 800028e:	bf08      	it	eq
 8000290:	2800      	cmpeq	r0, #0
 8000292:	bf1c      	itt	ne
 8000294:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000298:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800029c:	f000 b9b0 	b.w	8000600 <__aeabi_idiv0>
 80002a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a8:	f000 f806 	bl	80002b8 <__udivmoddi4>
 80002ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b4:	b004      	add	sp, #16
 80002b6:	4770      	bx	lr

080002b8 <__udivmoddi4>:
 80002b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002bc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002be:	4688      	mov	r8, r1
 80002c0:	4604      	mov	r4, r0
 80002c2:	468e      	mov	lr, r1
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d14a      	bne.n	800035e <__udivmoddi4+0xa6>
 80002c8:	428a      	cmp	r2, r1
 80002ca:	4617      	mov	r7, r2
 80002cc:	d95f      	bls.n	800038e <__udivmoddi4+0xd6>
 80002ce:	fab2 f682 	clz	r6, r2
 80002d2:	b14e      	cbz	r6, 80002e8 <__udivmoddi4+0x30>
 80002d4:	f1c6 0320 	rsb	r3, r6, #32
 80002d8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002dc:	40b7      	lsls	r7, r6
 80002de:	40b4      	lsls	r4, r6
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002e8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002ec:	fa1f fc87 	uxth.w	ip, r7
 80002f0:	0c23      	lsrs	r3, r4, #16
 80002f2:	fbbe f1f8 	udiv	r1, lr, r8
 80002f6:	fb08 ee11 	mls	lr, r8, r1, lr
 80002fa:	fb01 f20c 	mul.w	r2, r1, ip
 80002fe:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x5e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x5c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 8154 	bhi.w	80005bc <__udivmoddi4+0x304>
 8000314:	4601      	mov	r1, r0
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	b2a2      	uxth	r2, r4
 800031a:	fbb3 f0f8 	udiv	r0, r3, r8
 800031e:	fb08 3310 	mls	r3, r8, r0, r3
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800032a:	4594      	cmp	ip, r2
 800032c:	d90b      	bls.n	8000346 <__udivmoddi4+0x8e>
 800032e:	18ba      	adds	r2, r7, r2
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000334:	bf2c      	ite	cs
 8000336:	2401      	movcs	r4, #1
 8000338:	2400      	movcc	r4, #0
 800033a:	4594      	cmp	ip, r2
 800033c:	d902      	bls.n	8000344 <__udivmoddi4+0x8c>
 800033e:	2c00      	cmp	r4, #0
 8000340:	f000 813f 	beq.w	80005c2 <__udivmoddi4+0x30a>
 8000344:	4618      	mov	r0, r3
 8000346:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800034a:	eba2 020c 	sub.w	r2, r2, ip
 800034e:	2100      	movs	r1, #0
 8000350:	b11d      	cbz	r5, 800035a <__udivmoddi4+0xa2>
 8000352:	40f2      	lsrs	r2, r6
 8000354:	2300      	movs	r3, #0
 8000356:	e9c5 2300 	strd	r2, r3, [r5]
 800035a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800035e:	428b      	cmp	r3, r1
 8000360:	d905      	bls.n	800036e <__udivmoddi4+0xb6>
 8000362:	b10d      	cbz	r5, 8000368 <__udivmoddi4+0xb0>
 8000364:	e9c5 0100 	strd	r0, r1, [r5]
 8000368:	2100      	movs	r1, #0
 800036a:	4608      	mov	r0, r1
 800036c:	e7f5      	b.n	800035a <__udivmoddi4+0xa2>
 800036e:	fab3 f183 	clz	r1, r3
 8000372:	2900      	cmp	r1, #0
 8000374:	d14e      	bne.n	8000414 <__udivmoddi4+0x15c>
 8000376:	4543      	cmp	r3, r8
 8000378:	f0c0 8112 	bcc.w	80005a0 <__udivmoddi4+0x2e8>
 800037c:	4282      	cmp	r2, r0
 800037e:	f240 810f 	bls.w	80005a0 <__udivmoddi4+0x2e8>
 8000382:	4608      	mov	r0, r1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e8      	beq.n	800035a <__udivmoddi4+0xa2>
 8000388:	e9c5 4e00 	strd	r4, lr, [r5]
 800038c:	e7e5      	b.n	800035a <__udivmoddi4+0xa2>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f000 80ac 	beq.w	80004ec <__udivmoddi4+0x234>
 8000394:	fab2 f682 	clz	r6, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	f040 80bb 	bne.w	8000514 <__udivmoddi4+0x25c>
 800039e:	1a8b      	subs	r3, r1, r2
 80003a0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003a4:	b2bc      	uxth	r4, r7
 80003a6:	2101      	movs	r1, #1
 80003a8:	0c02      	lsrs	r2, r0, #16
 80003aa:	b280      	uxth	r0, r0
 80003ac:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003b8:	fb04 f20c 	mul.w	r2, r4, ip
 80003bc:	429a      	cmp	r2, r3
 80003be:	d90e      	bls.n	80003de <__udivmoddi4+0x126>
 80003c0:	18fb      	adds	r3, r7, r3
 80003c2:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c6:	bf2c      	ite	cs
 80003c8:	f04f 0901 	movcs.w	r9, #1
 80003cc:	f04f 0900 	movcc.w	r9, #0
 80003d0:	429a      	cmp	r2, r3
 80003d2:	d903      	bls.n	80003dc <__udivmoddi4+0x124>
 80003d4:	f1b9 0f00 	cmp.w	r9, #0
 80003d8:	f000 80ec 	beq.w	80005b4 <__udivmoddi4+0x2fc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003e4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003e8:	fb04 f408 	mul.w	r4, r4, r8
 80003ec:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003f0:	4294      	cmp	r4, r2
 80003f2:	d90b      	bls.n	800040c <__udivmoddi4+0x154>
 80003f4:	18ba      	adds	r2, r7, r2
 80003f6:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80003fa:	bf2c      	ite	cs
 80003fc:	2001      	movcs	r0, #1
 80003fe:	2000      	movcc	r0, #0
 8000400:	4294      	cmp	r4, r2
 8000402:	d902      	bls.n	800040a <__udivmoddi4+0x152>
 8000404:	2800      	cmp	r0, #0
 8000406:	f000 80d1 	beq.w	80005ac <__udivmoddi4+0x2f4>
 800040a:	4698      	mov	r8, r3
 800040c:	1b12      	subs	r2, r2, r4
 800040e:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000412:	e79d      	b.n	8000350 <__udivmoddi4+0x98>
 8000414:	f1c1 0620 	rsb	r6, r1, #32
 8000418:	408b      	lsls	r3, r1
 800041a:	fa08 f401 	lsl.w	r4, r8, r1
 800041e:	fa00 f901 	lsl.w	r9, r0, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	fa28 f806 	lsr.w	r8, r8, r6
 800042a:	408a      	lsls	r2, r1
 800042c:	431f      	orrs	r7, r3
 800042e:	fa20 f306 	lsr.w	r3, r0, r6
 8000432:	0c38      	lsrs	r0, r7, #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fa1f fc87 	uxth.w	ip, r7
 800043a:	0c1c      	lsrs	r4, r3, #16
 800043c:	fbb8 fef0 	udiv	lr, r8, r0
 8000440:	fb00 881e 	mls	r8, r0, lr, r8
 8000444:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000448:	fb0e f80c 	mul.w	r8, lr, ip
 800044c:	45a0      	cmp	r8, r4
 800044e:	d90e      	bls.n	800046e <__udivmoddi4+0x1b6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	bf2c      	ite	cs
 8000458:	f04f 0b01 	movcs.w	fp, #1
 800045c:	f04f 0b00 	movcc.w	fp, #0
 8000460:	45a0      	cmp	r8, r4
 8000462:	d903      	bls.n	800046c <__udivmoddi4+0x1b4>
 8000464:	f1bb 0f00 	cmp.w	fp, #0
 8000468:	f000 80b8 	beq.w	80005dc <__udivmoddi4+0x324>
 800046c:	46d6      	mov	lr, sl
 800046e:	eba4 0408 	sub.w	r4, r4, r8
 8000472:	fa1f f883 	uxth.w	r8, r3
 8000476:	fbb4 f3f0 	udiv	r3, r4, r0
 800047a:	fb00 4413 	mls	r4, r0, r3, r4
 800047e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000482:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000486:	45a4      	cmp	ip, r4
 8000488:	d90e      	bls.n	80004a8 <__udivmoddi4+0x1f0>
 800048a:	193c      	adds	r4, r7, r4
 800048c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000490:	bf2c      	ite	cs
 8000492:	f04f 0801 	movcs.w	r8, #1
 8000496:	f04f 0800 	movcc.w	r8, #0
 800049a:	45a4      	cmp	ip, r4
 800049c:	d903      	bls.n	80004a6 <__udivmoddi4+0x1ee>
 800049e:	f1b8 0f00 	cmp.w	r8, #0
 80004a2:	f000 809f 	beq.w	80005e4 <__udivmoddi4+0x32c>
 80004a6:	4603      	mov	r3, r0
 80004a8:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004ac:	eba4 040c 	sub.w	r4, r4, ip
 80004b0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004b4:	4564      	cmp	r4, ip
 80004b6:	4673      	mov	r3, lr
 80004b8:	46e0      	mov	r8, ip
 80004ba:	d302      	bcc.n	80004c2 <__udivmoddi4+0x20a>
 80004bc:	d107      	bne.n	80004ce <__udivmoddi4+0x216>
 80004be:	45f1      	cmp	r9, lr
 80004c0:	d205      	bcs.n	80004ce <__udivmoddi4+0x216>
 80004c2:	ebbe 0302 	subs.w	r3, lr, r2
 80004c6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ca:	3801      	subs	r0, #1
 80004cc:	46e0      	mov	r8, ip
 80004ce:	b15d      	cbz	r5, 80004e8 <__udivmoddi4+0x230>
 80004d0:	ebb9 0203 	subs.w	r2, r9, r3
 80004d4:	eb64 0408 	sbc.w	r4, r4, r8
 80004d8:	fa04 f606 	lsl.w	r6, r4, r6
 80004dc:	fa22 f301 	lsr.w	r3, r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	431e      	orrs	r6, r3
 80004e4:	e9c5 6400 	strd	r6, r4, [r5]
 80004e8:	2100      	movs	r1, #0
 80004ea:	e736      	b.n	800035a <__udivmoddi4+0xa2>
 80004ec:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f0:	0c01      	lsrs	r1, r0, #16
 80004f2:	4614      	mov	r4, r2
 80004f4:	b280      	uxth	r0, r0
 80004f6:	4696      	mov	lr, r2
 80004f8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004fc:	2620      	movs	r6, #32
 80004fe:	4690      	mov	r8, r2
 8000500:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000504:	4610      	mov	r0, r2
 8000506:	fbb1 f1f2 	udiv	r1, r1, r2
 800050a:	eba3 0308 	sub.w	r3, r3, r8
 800050e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000512:	e74b      	b.n	80003ac <__udivmoddi4+0xf4>
 8000514:	40b7      	lsls	r7, r6
 8000516:	f1c6 0320 	rsb	r3, r6, #32
 800051a:	fa01 f206 	lsl.w	r2, r1, r6
 800051e:	fa21 f803 	lsr.w	r8, r1, r3
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	fa20 f303 	lsr.w	r3, r0, r3
 800052a:	b2bc      	uxth	r4, r7
 800052c:	40b0      	lsls	r0, r6
 800052e:	4313      	orrs	r3, r2
 8000530:	0c02      	lsrs	r2, r0, #16
 8000532:	0c19      	lsrs	r1, r3, #16
 8000534:	b280      	uxth	r0, r0
 8000536:	fbb8 f9fe 	udiv	r9, r8, lr
 800053a:	fb0e 8819 	mls	r8, lr, r9, r8
 800053e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	4588      	cmp	r8, r1
 8000548:	d951      	bls.n	80005ee <__udivmoddi4+0x336>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000550:	bf2c      	ite	cs
 8000552:	f04f 0a01 	movcs.w	sl, #1
 8000556:	f04f 0a00 	movcc.w	sl, #0
 800055a:	4588      	cmp	r8, r1
 800055c:	d902      	bls.n	8000564 <__udivmoddi4+0x2ac>
 800055e:	f1ba 0f00 	cmp.w	sl, #0
 8000562:	d031      	beq.n	80005c8 <__udivmoddi4+0x310>
 8000564:	eba1 0108 	sub.w	r1, r1, r8
 8000568:	fbb1 f9fe 	udiv	r9, r1, lr
 800056c:	fb09 f804 	mul.w	r8, r9, r4
 8000570:	fb0e 1119 	mls	r1, lr, r9, r1
 8000574:	b29b      	uxth	r3, r3
 8000576:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800057a:	4543      	cmp	r3, r8
 800057c:	d235      	bcs.n	80005ea <__udivmoddi4+0x332>
 800057e:	18fb      	adds	r3, r7, r3
 8000580:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000584:	bf2c      	ite	cs
 8000586:	f04f 0a01 	movcs.w	sl, #1
 800058a:	f04f 0a00 	movcc.w	sl, #0
 800058e:	4543      	cmp	r3, r8
 8000590:	d2bb      	bcs.n	800050a <__udivmoddi4+0x252>
 8000592:	f1ba 0f00 	cmp.w	sl, #0
 8000596:	d1b8      	bne.n	800050a <__udivmoddi4+0x252>
 8000598:	f1a9 0102 	sub.w	r1, r9, #2
 800059c:	443b      	add	r3, r7
 800059e:	e7b4      	b.n	800050a <__udivmoddi4+0x252>
 80005a0:	1a84      	subs	r4, r0, r2
 80005a2:	eb68 0203 	sbc.w	r2, r8, r3
 80005a6:	2001      	movs	r0, #1
 80005a8:	4696      	mov	lr, r2
 80005aa:	e6eb      	b.n	8000384 <__udivmoddi4+0xcc>
 80005ac:	443a      	add	r2, r7
 80005ae:	f1a8 0802 	sub.w	r8, r8, #2
 80005b2:	e72b      	b.n	800040c <__udivmoddi4+0x154>
 80005b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b8:	443b      	add	r3, r7
 80005ba:	e710      	b.n	80003de <__udivmoddi4+0x126>
 80005bc:	3902      	subs	r1, #2
 80005be:	443b      	add	r3, r7
 80005c0:	e6a9      	b.n	8000316 <__udivmoddi4+0x5e>
 80005c2:	443a      	add	r2, r7
 80005c4:	3802      	subs	r0, #2
 80005c6:	e6be      	b.n	8000346 <__udivmoddi4+0x8e>
 80005c8:	eba7 0808 	sub.w	r8, r7, r8
 80005cc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005d0:	4441      	add	r1, r8
 80005d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d6:	fb09 f804 	mul.w	r8, r9, r4
 80005da:	e7c9      	b.n	8000570 <__udivmoddi4+0x2b8>
 80005dc:	f1ae 0e02 	sub.w	lr, lr, #2
 80005e0:	443c      	add	r4, r7
 80005e2:	e744      	b.n	800046e <__udivmoddi4+0x1b6>
 80005e4:	3b02      	subs	r3, #2
 80005e6:	443c      	add	r4, r7
 80005e8:	e75e      	b.n	80004a8 <__udivmoddi4+0x1f0>
 80005ea:	4649      	mov	r1, r9
 80005ec:	e78d      	b.n	800050a <__udivmoddi4+0x252>
 80005ee:	eba1 0108 	sub.w	r1, r1, r8
 80005f2:	46cc      	mov	ip, r9
 80005f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f8:	fb09 f804 	mul.w	r8, r9, r4
 80005fc:	e7b8      	b.n	8000570 <__udivmoddi4+0x2b8>
 80005fe:	bf00      	nop

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <LL_AHB2_GRP1_EnableClock>:
  *
  *        (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000604:	b480      	push	{r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR1, Periphs);
 800060c:	4b0a      	ldr	r3, [pc, #40]	@ (8000638 <LL_AHB2_GRP1_EnableClock+0x34>)
 800060e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8000612:	4909      	ldr	r1, [pc, #36]	@ (8000638 <LL_AHB2_GRP1_EnableClock+0x34>)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	4313      	orrs	r3, r2
 8000618:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR1, Periphs);
 800061c:	4b06      	ldr	r3, [pc, #24]	@ (8000638 <LL_AHB2_GRP1_EnableClock+0x34>)
 800061e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	4013      	ands	r3, r2
 8000626:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000628:	68fb      	ldr	r3, [r7, #12]
}
 800062a:	bf00      	nop
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	46020c00 	.word	0x46020c00

0800063c <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN1
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000644:	4b0a      	ldr	r3, [pc, #40]	@ (8000670 <LL_APB1_GRP2_EnableClock+0x34>)
 8000646:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800064a:	4909      	ldr	r1, [pc, #36]	@ (8000670 <LL_APB1_GRP2_EnableClock+0x34>)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	4313      	orrs	r3, r2
 8000650:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8000654:	4b06      	ldr	r3, [pc, #24]	@ (8000670 <LL_APB1_GRP2_EnableClock+0x34>)
 8000656:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	4013      	ands	r3, r2
 800065e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000660:	68fb      	ldr	r3, [r7, #12]
}
 8000662:	bf00      	nop
 8000664:	3714      	adds	r7, #20
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	46020c00 	.word	0x46020c00

08000674 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b0d4      	sub	sp, #336	@ 0x150
 8000678:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800067a:	f001 fe63 	bl	8002344 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 800067e:	f000 fac3 	bl	8000c08 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000682:	f000 fa5d 	bl	8000b40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000686:	f000 fe91 	bl	80013ac <MX_GPIO_Init>
  MX_ADF1_Init();
 800068a:	f000 facb 	bl	8000c24 <MX_ADF1_Init>
  MX_I2C2_Init();
 800068e:	f000 fbd5 	bl	8000e3c <MX_I2C2_Init>
  MX_ICACHE_Init();
 8000692:	f000 fc13 	bl	8000ebc <MX_ICACHE_Init>
  MX_OCTOSPI1_Init();
 8000696:	f000 fc25 	bl	8000ee4 <MX_OCTOSPI1_Init>
  MX_OCTOSPI2_Init();
 800069a:	f000 fc9d 	bl	8000fd8 <MX_OCTOSPI2_Init>
  MX_SPI2_Init();
 800069e:	f000 fd17 	bl	80010d0 <MX_SPI2_Init>
  MX_UART4_Init();
 80006a2:	f000 fd83 	bl	80011ac <MX_UART4_Init>
  MX_USART1_UART_Init();
 80006a6:	f000 fdcd 	bl	8001244 <MX_USART1_UART_Init>
  MX_UCPD1_Init();
 80006aa:	f000 fe17 	bl	80012dc <MX_UCPD1_Init>
  MX_USB_OTG_FS_PCD_Init();
 80006ae:	f000 fe4b 	bl	8001348 <MX_USB_OTG_FS_PCD_Init>
  MX_FDCAN1_Init();
 80006b2:	f000 fb05 	bl	8000cc0 <MX_FDCAN1_Init>
  /* quick debug note to confirm FDCAN init returned */
  HAL_UART_Transmit(&huart1, (uint8_t*)"After MX_FDCAN1_Init\r\n", strlen("After MX_FDCAN1_Init\r\n"), HAL_MAX_DELAY);
 80006b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006ba:	2216      	movs	r2, #22
 80006bc:	49cb      	ldr	r1, [pc, #812]	@ (80009ec <main+0x378>)
 80006be:	48cc      	ldr	r0, [pc, #816]	@ (80009f0 <main+0x37c>)
 80006c0:	f008 fe84 	bl	80093cc <HAL_UART_Transmit>
  /* USER CODE BEGIN 2 */
  const char *msg_tick = "Tick\r\n";
 80006c4:	4bcb      	ldr	r3, [pc, #812]	@ (80009f4 <main+0x380>)
 80006c6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  /* Query and print protocol status (helps detect Bus-Off etc.) */
  {
    FDCAN_ProtocolStatusTypeDef pstat;
    if (HAL_FDCAN_GetProtocolStatus(&hfdcan1, &pstat) == HAL_OK)
 80006ca:	463b      	mov	r3, r7
 80006cc:	4619      	mov	r1, r3
 80006ce:	48ca      	ldr	r0, [pc, #808]	@ (80009f8 <main+0x384>)
 80006d0:	f002 fc26 	bl	8002f20 <HAL_FDCAN_GetProtocolStatus>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d123      	bne.n	8000722 <main+0xae>
    {
      char pbuf[64];
      sprintf(pbuf, "FDCAN PS: BusOff=%u EP=%u LastErr=%u\r\n", (unsigned)pstat.BusOff, (unsigned)pstat.ErrorPassive, (unsigned)pstat.LastErrorCode);
 80006da:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80006de:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80006e2:	695a      	ldr	r2, [r3, #20]
 80006e4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80006e8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80006ec:	68d9      	ldr	r1, [r3, #12]
 80006ee:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80006f2:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	460b      	mov	r3, r1
 8000700:	49be      	ldr	r1, [pc, #760]	@ (80009fc <main+0x388>)
 8000702:	f00a f863 	bl	800a7cc <siprintf>
      HAL_UART_Transmit(&huart1, (uint8_t*)pbuf, strlen(pbuf), HAL_MAX_DELAY);
 8000706:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800070a:	4618      	mov	r0, r3
 800070c:	f7ff fdb4 	bl	8000278 <strlen>
 8000710:	4603      	mov	r3, r0
 8000712:	b29a      	uxth	r2, r3
 8000714:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000718:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800071c:	48b4      	ldr	r0, [pc, #720]	@ (80009f0 <main+0x37c>)
 800071e:	f008 fe55 	bl	80093cc <HAL_UART_Transmit>
    }
  }
  /* Activate notification for RX FIFO0 (idempotent) */
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8000722:	2200      	movs	r2, #0
 8000724:	2101      	movs	r1, #1
 8000726:	48b4      	ldr	r0, [pc, #720]	@ (80009f8 <main+0x384>)
 8000728:	f002 fc7a 	bl	8003020 <HAL_FDCAN_ActivateNotification>
//  uint8_t TxData1[8] = { 'a', 'n', 'h', 'a', ' ', 'd', 'a', 's' };
//  uint8_t TxData2[8] = { '-', 'm', 'e', ' ', 'f', 'o', 'l', 'g' };
//  uint8_t TxData3[8] = { 'a', ' ', '?', '<', '3', ' ', 'S', '2' };
//  uint8_t TxData4[8] = { ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ' };

  uint8_t TxData[8] = { 'O', 'l', 'a', ' ', 'S', 'e', 'a', ' ' };
 800072c:	4ab4      	ldr	r2, [pc, #720]	@ (8000a00 <main+0x38c>)
 800072e:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8000732:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000736:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t TxData1[8] = { 'm', 'e', ' ', 's', 'o', 'm', 'o', 's' };
 800073a:	4ab2      	ldr	r2, [pc, #712]	@ (8000a04 <main+0x390>)
 800073c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8000740:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000744:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t TxData2[8] = { 'a', ' ', 't', 'e', 'a', 'm', ' ', '4' };
 8000748:	4aaf      	ldr	r2, [pc, #700]	@ (8000a08 <main+0x394>)
 800074a:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 800074e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000752:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t TxData3[8] = { 'd', 'r', 'i', 'v', 'a', 'p', 'i', ' ' };
 8000756:	4aad      	ldr	r2, [pc, #692]	@ (8000a0c <main+0x398>)
 8000758:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800075c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000760:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t TxData4[8] = { ' ', ' ', ' ', ' ', ' ', ' ', ' ', ' ' };
 8000764:	4aaa      	ldr	r2, [pc, #680]	@ (8000a10 <main+0x39c>)
 8000766:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800076a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800076e:	e883 0003 	stmia.w	r3, {r0, r1}

  TxHeader.Identifier = 0x123;
 8000772:	f240 1323 	movw	r3, #291	@ 0x123
 8000776:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  TxHeader.IdType = FDCAN_STANDARD_ID;
 800077a:	2300      	movs	r3, #0
 800077c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000780:	2300      	movs	r3, #0
 8000782:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 8000786:	2308      	movs	r3, #8
 8000788:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800078c:	2300      	movs	r3, #0
 800078e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000792:	2300      	movs	r3, #0
 8000794:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000798:	2300      	movs	r3, #0
 800079a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800079e:	2300      	movs	r3, #0
 80007a0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  TxHeader.MessageMarker = 0;
 80007a4:	2300      	movs	r3, #0
 80007a6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* Periodic heartbeat on UART */
  HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 80007aa:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 80007ae:	f7ff fd63 	bl	8000278 <strlen>
 80007b2:	4603      	mov	r3, r0
 80007b4:	b29a      	uxth	r2, r3
 80007b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007ba:	f8d7 1134 	ldr.w	r1, [r7, #308]	@ 0x134
 80007be:	488c      	ldr	r0, [pc, #560]	@ (80009f0 <main+0x37c>)
 80007c0:	f008 fe04 	bl	80093cc <HAL_UART_Transmit>
  /* Queue a CAN frame; keep the controller running (do NOT Stop/Start here) */
  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) == HAL_OK)
 80007c4:	f107 02fc 	add.w	r2, r7, #252	@ 0xfc
 80007c8:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80007cc:	4619      	mov	r1, r3
 80007ce:	488a      	ldr	r0, [pc, #552]	@ (80009f8 <main+0x384>)
 80007d0:	f002 fa5a 	bl	8002c88 <HAL_FDCAN_AddMessageToTxFifoQ>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d10b      	bne.n	80007f2 <main+0x17e>
  {
    HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);  // blink to show sending
 80007da:	2180      	movs	r1, #128	@ 0x80
 80007dc:	488d      	ldr	r0, [pc, #564]	@ (8000a14 <main+0x3a0>)
 80007de:	f002 ffcf 	bl	8003780 <HAL_GPIO_TogglePin>
    HAL_UART_Transmit(&huart1, (uint8_t*)"TX queued\r\n", strlen("TX queued\r\n"), HAL_MAX_DELAY);
 80007e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007e6:	220b      	movs	r2, #11
 80007e8:	498b      	ldr	r1, [pc, #556]	@ (8000a18 <main+0x3a4>)
 80007ea:	4881      	ldr	r0, [pc, #516]	@ (80009f0 <main+0x37c>)
 80007ec:	f008 fdee 	bl	80093cc <HAL_UART_Transmit>
 80007f0:	e036      	b.n	8000860 <main+0x1ec>
  }
  else
  {
    char dbuf[128];
    uint32_t free = HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1);
 80007f2:	4881      	ldr	r0, [pc, #516]	@ (80009f8 <main+0x384>)
 80007f4:	f002 fc02 	bl	8002ffc <HAL_FDCAN_GetTxFifoFreeLevel>
 80007f8:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130
    FDCAN_ProtocolStatusTypeDef pstat;
    if (HAL_FDCAN_GetProtocolStatus(&hfdcan1, &pstat) == HAL_OK)
 80007fc:	463b      	mov	r3, r7
 80007fe:	4619      	mov	r1, r3
 8000800:	487d      	ldr	r0, [pc, #500]	@ (80009f8 <main+0x384>)
 8000802:	f002 fb8d 	bl	8002f20 <HAL_FDCAN_GetProtocolStatus>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d113      	bne.n	8000834 <main+0x1c0>
    {
      sprintf(dbuf, "TX FAIL free=%lu BusOff=%u LastErr=%u\r\n", (unsigned long)free, (unsigned)pstat.BusOff, (unsigned)pstat.LastErrorCode);
 800080c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000810:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8000814:	695a      	ldr	r2, [r3, #20]
 8000816:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800081a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8000824:	9300      	str	r3, [sp, #0]
 8000826:	4613      	mov	r3, r2
 8000828:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800082c:	497b      	ldr	r1, [pc, #492]	@ (8000a1c <main+0x3a8>)
 800082e:	f009 ffcd 	bl	800a7cc <siprintf>
 8000832:	e007      	b.n	8000844 <main+0x1d0>
    }
    else
    {
      sprintf(dbuf, "TX FAIL free=%lu ProtocolStatusErr\r\n", (unsigned long)free);
 8000834:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000838:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800083c:	4978      	ldr	r1, [pc, #480]	@ (8000a20 <main+0x3ac>)
 800083e:	4618      	mov	r0, r3
 8000840:	f009 ffc4 	bl	800a7cc <siprintf>
    }
    HAL_UART_Transmit(&huart1, (uint8_t*)dbuf, strlen(dbuf), HAL_MAX_DELAY);
 8000844:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff fd15 	bl	8000278 <strlen>
 800084e:	4603      	mov	r3, r0
 8000850:	b29a      	uxth	r2, r3
 8000852:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000856:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800085a:	4865      	ldr	r0, [pc, #404]	@ (80009f0 <main+0x37c>)
 800085c:	f008 fdb6 	bl	80093cc <HAL_UART_Transmit>
  }
  HAL_Delay(50);
 8000860:	2032      	movs	r0, #50	@ 0x32
 8000862:	f001 fe35 	bl	80024d0 <HAL_Delay>
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData1);
 8000866:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 800086a:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 800086e:	4619      	mov	r1, r3
 8000870:	4861      	ldr	r0, [pc, #388]	@ (80009f8 <main+0x384>)
 8000872:	f002 fa09 	bl	8002c88 <HAL_FDCAN_AddMessageToTxFifoQ>
  HAL_Delay(50);
 8000876:	2032      	movs	r0, #50	@ 0x32
 8000878:	f001 fe2a 	bl	80024d0 <HAL_Delay>
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData2);
 800087c:	f107 02ec 	add.w	r2, r7, #236	@ 0xec
 8000880:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8000884:	4619      	mov	r1, r3
 8000886:	485c      	ldr	r0, [pc, #368]	@ (80009f8 <main+0x384>)
 8000888:	f002 f9fe 	bl	8002c88 <HAL_FDCAN_AddMessageToTxFifoQ>
  HAL_Delay(50);
 800088c:	2032      	movs	r0, #50	@ 0x32
 800088e:	f001 fe1f 	bl	80024d0 <HAL_Delay>
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData3);
 8000892:	f107 02e4 	add.w	r2, r7, #228	@ 0xe4
 8000896:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 800089a:	4619      	mov	r1, r3
 800089c:	4856      	ldr	r0, [pc, #344]	@ (80009f8 <main+0x384>)
 800089e:	f002 f9f3 	bl	8002c88 <HAL_FDCAN_AddMessageToTxFifoQ>
  HAL_Delay(50);
 80008a2:	2032      	movs	r0, #50	@ 0x32
 80008a4:	f001 fe14 	bl	80024d0 <HAL_Delay>
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData4);
 80008a8:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 80008ac:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80008b0:	4619      	mov	r1, r3
 80008b2:	4851      	ldr	r0, [pc, #324]	@ (80009f8 <main+0x384>)
 80008b4:	f002 f9e8 	bl	8002c88 <HAL_FDCAN_AddMessageToTxFifoQ>
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData4);
 80008b8:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 80008bc:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 80008c0:	4619      	mov	r1, r3
 80008c2:	484d      	ldr	r0, [pc, #308]	@ (80009f8 <main+0x384>)
 80008c4:	f002 f9e0 	bl	8002c88 <HAL_FDCAN_AddMessageToTxFifoQ>
  HAL_Delay(1000);
 80008c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008cc:	f001 fe00 	bl	80024d0 <HAL_Delay>
  /* Simple RX polling: if a message is waiting in FIFO0, read it, toggle LED and print a short debug message */
  if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0)
 80008d0:	2140      	movs	r1, #64	@ 0x40
 80008d2:	4849      	ldr	r0, [pc, #292]	@ (80009f8 <main+0x384>)
 80008d4:	f002 fb74 	bl	8002fc0 <HAL_FDCAN_GetRxFifoFillLevel>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	f000 811f 	beq.w	8000b1e <main+0x4aa>
  {
    if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK)
 80008e0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80008e4:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 80008e8:	2140      	movs	r1, #64	@ 0x40
 80008ea:	4843      	ldr	r0, [pc, #268]	@ (80009f8 <main+0x384>)
 80008ec:	f002 fa10 	bl	8002d10 <HAL_FDCAN_GetRxMessage>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	f040 8113 	bne.w	8000b1e <main+0x4aa>
    {
      HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 80008f8:	2140      	movs	r1, #64	@ 0x40
 80008fa:	4846      	ldr	r0, [pc, #280]	@ (8000a14 <main+0x3a0>)
 80008fc:	f002 ff40 	bl	8003780 <HAL_GPIO_TogglePin>
      /* Print received CAN message: ID, DLC and data bytes in hex */
      char rbuf[128];
      const char *idtype = (rxHeader.IdType == FDCAN_STANDARD_ID) ? "STD" : "EXT";
 8000900:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000904:	2b00      	cmp	r3, #0
 8000906:	d101      	bne.n	800090c <main+0x298>
 8000908:	4b46      	ldr	r3, [pc, #280]	@ (8000a24 <main+0x3b0>)
 800090a:	e000      	b.n	800090e <main+0x29a>
 800090c:	4b46      	ldr	r3, [pc, #280]	@ (8000a28 <main+0x3b4>)
 800090e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
      unsigned int dlc = 0;
 8000912:	2300      	movs	r3, #0
 8000914:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
      /* Map DataLength enum to actual byte count (common values 0..8) */
      switch (rxHeader.DataLength)
 8000918:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800091c:	2b08      	cmp	r3, #8
 800091e:	d839      	bhi.n	8000994 <main+0x320>
 8000920:	a201      	add	r2, pc, #4	@ (adr r2, 8000928 <main+0x2b4>)
 8000922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000926:	bf00      	nop
 8000928:	0800094d 	.word	0x0800094d
 800092c:	08000955 	.word	0x08000955
 8000930:	0800095d 	.word	0x0800095d
 8000934:	08000965 	.word	0x08000965
 8000938:	0800096d 	.word	0x0800096d
 800093c:	08000975 	.word	0x08000975
 8000940:	0800097d 	.word	0x0800097d
 8000944:	08000985 	.word	0x08000985
 8000948:	0800098d 	.word	0x0800098d
      {
        case FDCAN_DLC_BYTES_0: dlc = 0; break;
 800094c:	2300      	movs	r3, #0
 800094e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8000952:	e023      	b.n	800099c <main+0x328>
        case FDCAN_DLC_BYTES_1: dlc = 1; break;
 8000954:	2301      	movs	r3, #1
 8000956:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800095a:	e01f      	b.n	800099c <main+0x328>
        case FDCAN_DLC_BYTES_2: dlc = 2; break;
 800095c:	2302      	movs	r3, #2
 800095e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8000962:	e01b      	b.n	800099c <main+0x328>
        case FDCAN_DLC_BYTES_3: dlc = 3; break;
 8000964:	2303      	movs	r3, #3
 8000966:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800096a:	e017      	b.n	800099c <main+0x328>
        case FDCAN_DLC_BYTES_4: dlc = 4; break;
 800096c:	2304      	movs	r3, #4
 800096e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8000972:	e013      	b.n	800099c <main+0x328>
        case FDCAN_DLC_BYTES_5: dlc = 5; break;
 8000974:	2305      	movs	r3, #5
 8000976:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800097a:	e00f      	b.n	800099c <main+0x328>
        case FDCAN_DLC_BYTES_6: dlc = 6; break;
 800097c:	2306      	movs	r3, #6
 800097e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8000982:	e00b      	b.n	800099c <main+0x328>
        case FDCAN_DLC_BYTES_7: dlc = 7; break;
 8000984:	2307      	movs	r3, #7
 8000986:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800098a:	e007      	b.n	800099c <main+0x328>
        case FDCAN_DLC_BYTES_8: dlc = 8; break;
 800098c:	2308      	movs	r3, #8
 800098e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8000992:	e003      	b.n	800099c <main+0x328>
        default: dlc = 8; break;
 8000994:	2308      	movs	r3, #8
 8000996:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 800099a:	bf00      	nop
      }
      int pos = sprintf(rbuf, "RX %s ID=0x%lX DLC=%u DATA=", idtype, (unsigned long)rxHeader.Identifier, dlc);
 800099c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80009a0:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80009a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80009a8:	9300      	str	r3, [sp, #0]
 80009aa:	4613      	mov	r3, r2
 80009ac:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80009b0:	491e      	ldr	r1, [pc, #120]	@ (8000a2c <main+0x3b8>)
 80009b2:	f009 ff0b 	bl	800a7cc <siprintf>
 80009b6:	f8c7 0140 	str.w	r0, [r7, #320]	@ 0x140
      for (unsigned int i = 0; i < dlc && i < sizeof(rxData); ++i)
 80009ba:	2300      	movs	r3, #0
 80009bc:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80009c0:	e048      	b.n	8000a54 <main+0x3e0>
      {
        pos += sprintf(rbuf + pos, "%02X%s", rxData[i], (i+1<dlc) ? " " : "");
 80009c2:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80009c6:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80009ca:	18d0      	adds	r0, r2, r3
 80009cc:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 80009d0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80009d4:	4413      	add	r3, r2
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	4619      	mov	r1, r3
 80009da:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80009de:	3301      	adds	r3, #1
 80009e0:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80009e4:	429a      	cmp	r2, r3
 80009e6:	d925      	bls.n	8000a34 <main+0x3c0>
 80009e8:	4b11      	ldr	r3, [pc, #68]	@ (8000a30 <main+0x3bc>)
 80009ea:	e024      	b.n	8000a36 <main+0x3c2>
 80009ec:	0800b148 	.word	0x0800b148
 80009f0:	200003cc 	.word	0x200003cc
 80009f4:	0800b160 	.word	0x0800b160
 80009f8:	20000138 	.word	0x20000138
 80009fc:	0800b168 	.word	0x0800b168
 8000a00:	0800b230 	.word	0x0800b230
 8000a04:	0800b238 	.word	0x0800b238
 8000a08:	0800b240 	.word	0x0800b240
 8000a0c:	0800b248 	.word	0x0800b248
 8000a10:	0800b250 	.word	0x0800b250
 8000a14:	42021c00 	.word	0x42021c00
 8000a18:	0800b190 	.word	0x0800b190
 8000a1c:	0800b19c 	.word	0x0800b19c
 8000a20:	0800b1c4 	.word	0x0800b1c4
 8000a24:	0800b1ec 	.word	0x0800b1ec
 8000a28:	0800b1f0 	.word	0x0800b1f0
 8000a2c:	0800b1f4 	.word	0x0800b1f4
 8000a30:	0800b210 	.word	0x0800b210
 8000a34:	4b3c      	ldr	r3, [pc, #240]	@ (8000b28 <main+0x4b4>)
 8000a36:	460a      	mov	r2, r1
 8000a38:	493c      	ldr	r1, [pc, #240]	@ (8000b2c <main+0x4b8>)
 8000a3a:	f009 fec7 	bl	800a7cc <siprintf>
 8000a3e:	4602      	mov	r2, r0
 8000a40:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000a44:	4413      	add	r3, r2
 8000a46:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
      for (unsigned int i = 0; i < dlc && i < sizeof(rxData); ++i)
 8000a4a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000a4e:	3301      	adds	r3, #1
 8000a50:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000a54:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8000a58:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	d203      	bcs.n	8000a68 <main+0x3f4>
 8000a60:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000a64:	2b07      	cmp	r3, #7
 8000a66:	d9ac      	bls.n	80009c2 <main+0x34e>
      }
      /* Append ASCII representation (printable chars or '.' for non-printable) */
      pos += sprintf(rbuf + pos, "  ASCII=\"");
 8000a68:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000a6c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000a70:	4413      	add	r3, r2
 8000a72:	492f      	ldr	r1, [pc, #188]	@ (8000b30 <main+0x4bc>)
 8000a74:	4618      	mov	r0, r3
 8000a76:	f009 fea9 	bl	800a7cc <siprintf>
 8000a7a:	4602      	mov	r2, r0
 8000a7c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000a80:	4413      	add	r3, r2
 8000a82:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
      for (unsigned int i = 0; i < dlc && i < sizeof(rxData); ++i)
 8000a86:	2300      	movs	r3, #0
 8000a88:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8000a8c:	e024      	b.n	8000ad8 <main+0x464>
      {
        unsigned char c = rxData[i];
 8000a8e:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 8000a92:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000a96:	4413      	add	r3, r2
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
        rbuf[pos++] = (isprint(c) ? (char)c : '.');
 8000a9e:	f897 312b 	ldrb.w	r3, [r7, #299]	@ 0x12b
 8000aa2:	3301      	adds	r3, #1
 8000aa4:	4a23      	ldr	r2, [pc, #140]	@ (8000b34 <main+0x4c0>)
 8000aa6:	4413      	add	r3, r2
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	f003 0397 	and.w	r3, r3, #151	@ 0x97
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d002      	beq.n	8000ab8 <main+0x444>
 8000ab2:	f897 112b 	ldrb.w	r1, [r7, #299]	@ 0x12b
 8000ab6:	e000      	b.n	8000aba <main+0x446>
 8000ab8:	212e      	movs	r1, #46	@ 0x2e
 8000aba:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000abe:	1c5a      	adds	r2, r3, #1
 8000ac0:	f8c7 2140 	str.w	r2, [r7, #320]	@ 0x140
 8000ac4:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000ac8:	f5a2 728e 	sub.w	r2, r2, #284	@ 0x11c
 8000acc:	54d1      	strb	r1, [r2, r3]
      for (unsigned int i = 0; i < dlc && i < sizeof(rxData); ++i)
 8000ace:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000ad2:	3301      	adds	r3, #1
 8000ad4:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8000ad8:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8000adc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d203      	bcs.n	8000aec <main+0x478>
 8000ae4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8000ae8:	2b07      	cmp	r3, #7
 8000aea:	d9d0      	bls.n	8000a8e <main+0x41a>
      }
      pos += sprintf(rbuf + pos, "\"\r\n");
 8000aec:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000af0:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000af4:	4413      	add	r3, r2
 8000af6:	4910      	ldr	r1, [pc, #64]	@ (8000b38 <main+0x4c4>)
 8000af8:	4618      	mov	r0, r3
 8000afa:	f009 fe67 	bl	800a7cc <siprintf>
 8000afe:	4602      	mov	r2, r0
 8000b00:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000b04:	4413      	add	r3, r2
 8000b06:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
      HAL_UART_Transmit(&huart1, (uint8_t*)rbuf, pos, HAL_MAX_DELAY);
 8000b0a:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8000b0e:	b29a      	uxth	r2, r3
 8000b10:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000b14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b18:	4808      	ldr	r0, [pc, #32]	@ (8000b3c <main+0x4c8>)
 8000b1a:	f008 fc57 	bl	80093cc <HAL_UART_Transmit>
    }
  }

  HAL_Delay(1000);
 8000b1e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b22:	f001 fcd5 	bl	80024d0 <HAL_Delay>
  HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000b26:	e640      	b.n	80007aa <main+0x136>
 8000b28:	0800b214 	.word	0x0800b214
 8000b2c:	0800b218 	.word	0x0800b218
 8000b30:	0800b220 	.word	0x0800b220
 8000b34:	0800b3d8 	.word	0x0800b3d8
 8000b38:	0800b22c 	.word	0x0800b22c
 8000b3c:	200003cc 	.word	0x200003cc

08000b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b09e      	sub	sp, #120	@ 0x78
 8000b44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b46:	f107 0318 	add.w	r3, r7, #24
 8000b4a:	2260      	movs	r2, #96	@ 0x60
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f009 fe5e 	bl	800a810 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b54:	463b      	mov	r3, r7
 8000b56:	2200      	movs	r2, #0
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	605a      	str	r2, [r3, #4]
 8000b5c:	609a      	str	r2, [r3, #8]
 8000b5e:	60da      	str	r2, [r3, #12]
 8000b60:	611a      	str	r2, [r3, #16]
 8000b62:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8000b64:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000b68:	f004 f9e6 	bl	8004f38 <HAL_PWREx_ControlVoltageScaling>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000b72:	f000 fd83 	bl	800167c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8000b76:	2332      	movs	r3, #50	@ 0x32
 8000b78:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b7e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000b80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b84:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b86:	2310      	movs	r3, #16
 8000b88:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000b8e:	2310      	movs	r3, #16
 8000b90:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8000b92:	2300      	movs	r3, #0
 8000b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b96:	2302      	movs	r3, #2
 8000b98:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8000b9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ba2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000ba4:	2303      	movs	r3, #3
 8000ba6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000ba8:	2309      	movs	r3, #9
 8000baa:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000bac:	2302      	movs	r3, #2
 8000bae:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000bb0:	2304      	movs	r3, #4
 8000bb2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000bb4:	2302      	movs	r3, #2
 8000bb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8000bb8:	230c      	movs	r3, #12
 8000bba:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bc0:	f107 0318 	add.w	r3, r7, #24
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f004 fab3 	bl	8005130 <HAL_RCC_OscConfig>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000bd0:	f000 fd54 	bl	800167c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bd4:	231f      	movs	r3, #31
 8000bd6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bd8:	2303      	movs	r3, #3
 8000bda:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000be0:	2300      	movs	r3, #0
 8000be2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000be4:	2300      	movs	r3, #0
 8000be6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bec:	463b      	mov	r3, r7
 8000bee:	2102      	movs	r1, #2
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f005 f979 	bl	8005ee8 <HAL_RCC_ClockConfig>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000bfc:	f000 fd3e 	bl	800167c <Error_Handler>
  }
}
 8000c00:	bf00      	nop
 8000c02:	3778      	adds	r7, #120	@ 0x78
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}

08000c08 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8000c0c:	f004 fa80 	bl	8005110 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000c10:	2002      	movs	r0, #2
 8000c12:	f004 fa1d 	bl	8005050 <HAL_PWREx_ConfigSupply>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8000c1c:	f000 fd2e 	bl	800167c <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8000c20:	bf00      	nop
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <MX_ADF1_Init>:
  * @brief ADF1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADF1_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE END ADF1_Init 1 */

  /**
    AdfHandle0 structure initialization and HAL_MDF_Init function call
  */
  AdfHandle0.Instance = ADF1_Filter0;
 8000c28:	4b22      	ldr	r3, [pc, #136]	@ (8000cb4 <MX_ADF1_Init+0x90>)
 8000c2a:	4a23      	ldr	r2, [pc, #140]	@ (8000cb8 <MX_ADF1_Init+0x94>)
 8000c2c:	601a      	str	r2, [r3, #0]
  AdfHandle0.Init.CommonParam.ProcClockDivider = 1;
 8000c2e:	4b21      	ldr	r3, [pc, #132]	@ (8000cb4 <MX_ADF1_Init+0x90>)
 8000c30:	2201      	movs	r2, #1
 8000c32:	609a      	str	r2, [r3, #8]
  AdfHandle0.Init.CommonParam.OutputClock.Activation = DISABLE;
 8000c34:	4b1f      	ldr	r3, [pc, #124]	@ (8000cb4 <MX_ADF1_Init+0x90>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	731a      	strb	r2, [r3, #12]
  AdfHandle0.Init.SerialInterface.Activation = ENABLE;
 8000c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000cb4 <MX_ADF1_Init+0x90>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  AdfHandle0.Init.SerialInterface.Mode = MDF_SITF_LF_MASTER_SPI_MODE;
 8000c42:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb4 <MX_ADF1_Init+0x90>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	629a      	str	r2, [r3, #40]	@ 0x28
  AdfHandle0.Init.SerialInterface.ClockSource = MDF_SITF_CCK0_SOURCE;
 8000c48:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb4 <MX_ADF1_Init+0x90>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  AdfHandle0.Init.SerialInterface.Threshold = 4;
 8000c4e:	4b19      	ldr	r3, [pc, #100]	@ (8000cb4 <MX_ADF1_Init+0x90>)
 8000c50:	2204      	movs	r2, #4
 8000c52:	631a      	str	r2, [r3, #48]	@ 0x30
  AdfHandle0.Init.FilterBistream = MDF_BITSTREAM0_FALLING;
 8000c54:	4b17      	ldr	r3, [pc, #92]	@ (8000cb4 <MX_ADF1_Init+0x90>)
 8000c56:	2201      	movs	r2, #1
 8000c58:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_MDF_Init(&AdfHandle0) != HAL_OK)
 8000c5a:	4816      	ldr	r0, [pc, #88]	@ (8000cb4 <MX_ADF1_Init+0x90>)
 8000c5c:	f002 ff0c 	bl	8003a78 <HAL_MDF_Init>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_ADF1_Init+0x46>
  {
    Error_Handler();
 8000c66:	f000 fd09 	bl	800167c <Error_Handler>
  /**
    AdfFilterConfig0 structure initialization

    WARNING : only structure is filled, no specific init function call for filter
  */
  AdfFilterConfig0.DataSource = MDF_DATA_SOURCE_BSMX;
 8000c6a:	4b14      	ldr	r3, [pc, #80]	@ (8000cbc <MX_ADF1_Init+0x98>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
  AdfFilterConfig0.Delay = 0;
 8000c70:	4b12      	ldr	r3, [pc, #72]	@ (8000cbc <MX_ADF1_Init+0x98>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	605a      	str	r2, [r3, #4]
  AdfFilterConfig0.CicMode = MDF_ONE_FILTER_SINC4;
 8000c76:	4b11      	ldr	r3, [pc, #68]	@ (8000cbc <MX_ADF1_Init+0x98>)
 8000c78:	2240      	movs	r2, #64	@ 0x40
 8000c7a:	609a      	str	r2, [r3, #8]
  AdfFilterConfig0.DecimationRatio = 2;
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <MX_ADF1_Init+0x98>)
 8000c7e:	2202      	movs	r2, #2
 8000c80:	60da      	str	r2, [r3, #12]
  AdfFilterConfig0.Gain = 0;
 8000c82:	4b0e      	ldr	r3, [pc, #56]	@ (8000cbc <MX_ADF1_Init+0x98>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	615a      	str	r2, [r3, #20]
  AdfFilterConfig0.ReshapeFilter.Activation = DISABLE;
 8000c88:	4b0c      	ldr	r3, [pc, #48]	@ (8000cbc <MX_ADF1_Init+0x98>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	761a      	strb	r2, [r3, #24]
  AdfFilterConfig0.HighPassFilter.Activation = DISABLE;
 8000c8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000cbc <MX_ADF1_Init+0x98>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	f883 2020 	strb.w	r2, [r3, #32]
  AdfFilterConfig0.SoundActivity.Activation = DISABLE;
 8000c96:	4b09      	ldr	r3, [pc, #36]	@ (8000cbc <MX_ADF1_Init+0x98>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  AdfFilterConfig0.AcquisitionMode = MDF_MODE_ASYNC_CONT;
 8000c9e:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <MX_ADF1_Init+0x98>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	665a      	str	r2, [r3, #100]	@ 0x64
  AdfFilterConfig0.FifoThreshold = MDF_FIFO_THRESHOLD_NOT_EMPTY;
 8000ca4:	4b05      	ldr	r3, [pc, #20]	@ (8000cbc <MX_ADF1_Init+0x98>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	669a      	str	r2, [r3, #104]	@ 0x68
  AdfFilterConfig0.DiscardSamples = 0;
 8000caa:	4b04      	ldr	r3, [pc, #16]	@ (8000cbc <MX_ADF1_Init+0x98>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* USER CODE BEGIN ADF1_Init 2 */

  /* USER CODE END ADF1_Init 2 */

}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	20000078 	.word	0x20000078
 8000cb8:	46024080 	.word	0x46024080
 8000cbc:	200000bc 	.word	0x200000bc

08000cc0 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b088      	sub	sp, #32
 8000cc4:	af00      	add	r7, sp, #0
    char *msg;

    FDCAN_FilterTypeDef sFilterConfig;

    hfdcan1.Instance = FDCAN1;
 8000cc6:	4b55      	ldr	r3, [pc, #340]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000cc8:	4a55      	ldr	r2, [pc, #340]	@ (8000e20 <MX_FDCAN1_Init+0x160>)
 8000cca:	601a      	str	r2, [r3, #0]
    hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000ccc:	4b53      	ldr	r3, [pc, #332]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	605a      	str	r2, [r3, #4]
    hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000cd2:	4b52      	ldr	r3, [pc, #328]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	609a      	str	r2, [r3, #8]
    hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000cd8:	4b50      	ldr	r3, [pc, #320]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	60da      	str	r2, [r3, #12]
    hfdcan1.Init.AutoRetransmission = ENABLE;
 8000cde:	4b4f      	ldr	r3, [pc, #316]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	741a      	strb	r2, [r3, #16]
    hfdcan1.Init.TransmitPause = DISABLE;
 8000ce4:	4b4d      	ldr	r3, [pc, #308]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	745a      	strb	r2, [r3, #17]
    hfdcan1.Init.ProtocolException = ENABLE;
 8000cea:	4b4c      	ldr	r3, [pc, #304]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000cec:	2201      	movs	r2, #1
 8000cee:	749a      	strb	r2, [r3, #18]

    // Timing: 36 MHz CAN clock  ~500 kbps nominal bit rate
    hfdcan1.Init.NominalPrescaler = 4;
 8000cf0:	4b4a      	ldr	r3, [pc, #296]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000cf2:	2204      	movs	r2, #4
 8000cf4:	615a      	str	r2, [r3, #20]
    hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000cf6:	4b49      	ldr	r3, [pc, #292]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	619a      	str	r2, [r3, #24]
    hfdcan1.Init.NominalTimeSeg1 = 15;
 8000cfc:	4b47      	ldr	r3, [pc, #284]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000cfe:	220f      	movs	r2, #15
 8000d00:	61da      	str	r2, [r3, #28]
    hfdcan1.Init.NominalTimeSeg2 = 2;
 8000d02:	4b46      	ldr	r3, [pc, #280]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000d04:	2202      	movs	r2, #2
 8000d06:	621a      	str	r2, [r3, #32]

    // Data phase (not used in classic CAN)
    hfdcan1.Init.DataPrescaler = 1;
 8000d08:	4b44      	ldr	r3, [pc, #272]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hfdcan1.Init.DataSyncJumpWidth = 1;
 8000d0e:	4b43      	ldr	r3, [pc, #268]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	629a      	str	r2, [r3, #40]	@ 0x28
    hfdcan1.Init.DataTimeSeg1 = 1;
 8000d14:	4b41      	ldr	r3, [pc, #260]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000d16:	2201      	movs	r2, #1
 8000d18:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfdcan1.Init.DataTimeSeg2 = 1;
 8000d1a:	4b40      	ldr	r3, [pc, #256]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	631a      	str	r2, [r3, #48]	@ 0x30

    hfdcan1.Init.StdFiltersNbr = 1;
 8000d20:	4b3e      	ldr	r3, [pc, #248]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	635a      	str	r2, [r3, #52]	@ 0x34
    hfdcan1.Init.ExtFiltersNbr = 0;
 8000d26:	4b3d      	ldr	r3, [pc, #244]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	639a      	str	r2, [r3, #56]	@ 0x38
    hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_QUEUE_OPERATION;
 8000d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000d2e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000d32:	63da      	str	r2, [r3, #60]	@ 0x3c

    // Initialize FDCAN
    if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000d34:	4839      	ldr	r0, [pc, #228]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000d36:	f001 fdd3 	bl	80028e0 <HAL_FDCAN_Init>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d00f      	beq.n	8000d60 <MX_FDCAN1_Init+0xa0>
    {
        msg = "FDCAN Init Failed\r\n";
 8000d40:	4b38      	ldr	r3, [pc, #224]	@ (8000e24 <MX_FDCAN1_Init+0x164>)
 8000d42:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000d44:	69f8      	ldr	r0, [r7, #28]
 8000d46:	f7ff fa97 	bl	8000278 <strlen>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	b29a      	uxth	r2, r3
 8000d4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d52:	69f9      	ldr	r1, [r7, #28]
 8000d54:	4834      	ldr	r0, [pc, #208]	@ (8000e28 <MX_FDCAN1_Init+0x168>)
 8000d56:	f008 fb39 	bl	80093cc <HAL_UART_Transmit>
        Error_Handler();
 8000d5a:	f000 fc8f 	bl	800167c <Error_Handler>
 8000d5e:	e00c      	b.n	8000d7a <MX_FDCAN1_Init+0xba>
    }
    else
    {
        msg = "FDCAN Init OK\r\n";
 8000d60:	4b32      	ldr	r3, [pc, #200]	@ (8000e2c <MX_FDCAN1_Init+0x16c>)
 8000d62:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000d64:	69f8      	ldr	r0, [r7, #28]
 8000d66:	f7ff fa87 	bl	8000278 <strlen>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	b29a      	uxth	r2, r3
 8000d6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d72:	69f9      	ldr	r1, [r7, #28]
 8000d74:	482c      	ldr	r0, [pc, #176]	@ (8000e28 <MX_FDCAN1_Init+0x168>)
 8000d76:	f008 fb29 	bl	80093cc <HAL_UART_Transmit>
    }

    // Configure filter to accept all standard IDs into RX FIFO 0
    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterIndex = 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000d86:	2301      	movs	r3, #1
 8000d88:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterID1 = 0x000;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterID2 = 0x7FF;
 8000d8e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d92:	61bb      	str	r3, [r7, #24]
    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000d94:	1d3b      	adds	r3, r7, #4
 8000d96:	4619      	mov	r1, r3
 8000d98:	4820      	ldr	r0, [pc, #128]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000d9a:	f001 fef3 	bl	8002b84 <HAL_FDCAN_ConfigFilter>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d00e      	beq.n	8000dc2 <MX_FDCAN1_Init+0x102>
    {
        msg = "FDCAN Filter Config Failed\r\n";
 8000da4:	4b22      	ldr	r3, [pc, #136]	@ (8000e30 <MX_FDCAN1_Init+0x170>)
 8000da6:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000da8:	69f8      	ldr	r0, [r7, #28]
 8000daa:	f7ff fa65 	bl	8000278 <strlen>
 8000dae:	4603      	mov	r3, r0
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000db6:	69f9      	ldr	r1, [r7, #28]
 8000db8:	481b      	ldr	r0, [pc, #108]	@ (8000e28 <MX_FDCAN1_Init+0x168>)
 8000dba:	f008 fb07 	bl	80093cc <HAL_UART_Transmit>
        Error_Handler();
 8000dbe:	f000 fc5d 	bl	800167c <Error_Handler>
    }

    // Activate notifications
    HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	4815      	ldr	r0, [pc, #84]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000dc8:	f002 f92a 	bl	8003020 <HAL_FDCAN_ActivateNotification>

    // Start the CAN controller
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8000dcc:	4813      	ldr	r0, [pc, #76]	@ (8000e1c <MX_FDCAN1_Init+0x15c>)
 8000dce:	f001 ff33 	bl	8002c38 <HAL_FDCAN_Start>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d00f      	beq.n	8000df8 <MX_FDCAN1_Init+0x138>
    {
        msg = "FDCAN Start Failed\r\n";
 8000dd8:	4b16      	ldr	r3, [pc, #88]	@ (8000e34 <MX_FDCAN1_Init+0x174>)
 8000dda:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000ddc:	69f8      	ldr	r0, [r7, #28]
 8000dde:	f7ff fa4b 	bl	8000278 <strlen>
 8000de2:	4603      	mov	r3, r0
 8000de4:	b29a      	uxth	r2, r3
 8000de6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dea:	69f9      	ldr	r1, [r7, #28]
 8000dec:	480e      	ldr	r0, [pc, #56]	@ (8000e28 <MX_FDCAN1_Init+0x168>)
 8000dee:	f008 faed 	bl	80093cc <HAL_UART_Transmit>
        Error_Handler();
 8000df2:	f000 fc43 	bl	800167c <Error_Handler>
    else
    {
        msg = "FDCAN Started OK\r\n";
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
    }
}
 8000df6:	e00c      	b.n	8000e12 <MX_FDCAN1_Init+0x152>
        msg = "FDCAN Started OK\r\n";
 8000df8:	4b0f      	ldr	r3, [pc, #60]	@ (8000e38 <MX_FDCAN1_Init+0x178>)
 8000dfa:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000dfc:	69f8      	ldr	r0, [r7, #28]
 8000dfe:	f7ff fa3b 	bl	8000278 <strlen>
 8000e02:	4603      	mov	r3, r0
 8000e04:	b29a      	uxth	r2, r3
 8000e06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e0a:	69f9      	ldr	r1, [r7, #28]
 8000e0c:	4806      	ldr	r0, [pc, #24]	@ (8000e28 <MX_FDCAN1_Init+0x168>)
 8000e0e:	f008 fadd 	bl	80093cc <HAL_UART_Transmit>
}
 8000e12:	bf00      	nop
 8000e14:	3720      	adds	r7, #32
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000138 	.word	0x20000138
 8000e20:	4000a400 	.word	0x4000a400
 8000e24:	0800b258 	.word	0x0800b258
 8000e28:	200003cc 	.word	0x200003cc
 8000e2c:	0800b26c 	.word	0x0800b26c
 8000e30:	0800b27c 	.word	0x0800b27c
 8000e34:	0800b29c 	.word	0x0800b29c
 8000e38:	0800b2b4 	.word	0x0800b2b4

08000e3c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000e40:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e42:	4a1c      	ldr	r2, [pc, #112]	@ (8000eb4 <MX_I2C2_Init+0x78>)
 8000e44:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10808DD3;
 8000e46:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e48:	4a1b      	ldr	r2, [pc, #108]	@ (8000eb8 <MX_I2C2_Init+0x7c>)
 8000e4a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000e4c:	4b18      	ldr	r3, [pc, #96]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e52:	4b17      	ldr	r3, [pc, #92]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e54:	2201      	movs	r2, #1
 8000e56:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e58:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000e5e:	4b14      	ldr	r3, [pc, #80]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e64:	4b12      	ldr	r3, [pc, #72]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e6a:	4b11      	ldr	r3, [pc, #68]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e70:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000e76:	480e      	ldr	r0, [pc, #56]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e78:	f002 fc9c 	bl	80037b4 <HAL_I2C_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000e82:	f000 fbfb 	bl	800167c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e86:	2100      	movs	r1, #0
 8000e88:	4809      	ldr	r0, [pc, #36]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e8a:	f002 fd2e 	bl	80038ea <HAL_I2CEx_ConfigAnalogFilter>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d001      	beq.n	8000e98 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000e94:	f000 fbf2 	bl	800167c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000e98:	2100      	movs	r1, #0
 8000e9a:	4805      	ldr	r0, [pc, #20]	@ (8000eb0 <MX_I2C2_Init+0x74>)
 8000e9c:	f002 fd70 	bl	8003980 <HAL_I2CEx_ConfigDigitalFilter>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000ea6:	f000 fbe9 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	2000019c 	.word	0x2000019c
 8000eb4:	40005800 	.word	0x40005800
 8000eb8:	10808dd3 	.word	0x10808dd3

08000ebc <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f002 fda9 	bl	8003a18 <HAL_ICACHE_ConfigAssociativityMode>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000ecc:	f000 fbd6 	bl	800167c <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000ed0:	f002 fdc2 	bl	8003a58 <HAL_ICACHE_Enable>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000eda:	f000 fbcf 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
	...

08000ee4 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b088      	sub	sp, #32
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8000eea:	f107 0308 	add.w	r3, r7, #8
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]
 8000efa:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 8000efc:	463b      	mov	r3, r7
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000f04:	4b31      	ldr	r3, [pc, #196]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f06:	4a32      	ldr	r2, [pc, #200]	@ (8000fd0 <MX_OCTOSPI1_Init+0xec>)
 8000f08:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000f0a:	4b30      	ldr	r3, [pc, #192]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000f10:	4b2e      	ldr	r3, [pc, #184]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_APMEMORY;
 8000f16:	4b2d      	ldr	r3, [pc, #180]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f18:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000f1c:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 23;
 8000f1e:	4b2b      	ldr	r3, [pc, #172]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f20:	2217      	movs	r2, #23
 8000f22:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000f24:	4b29      	ldr	r3, [pc, #164]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f26:	2201      	movs	r2, #1
 8000f28:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000f2a:	4b28      	ldr	r3, [pc, #160]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000f30:	4b26      	ldr	r3, [pc, #152]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8000f36:	4b25      	ldr	r3, [pc, #148]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 2;
 8000f3c:	4b23      	ldr	r3, [pc, #140]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f3e:	2202      	movs	r2, #2
 8000f40:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000f42:	4b22      	ldr	r3, [pc, #136]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8000f48:	4b20      	ldr	r3, [pc, #128]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 10;
 8000f50:	4b1e      	ldr	r3, [pc, #120]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f52:	220a      	movs	r2, #10
 8000f54:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 8000f56:	4b1d      	ldr	r3, [pc, #116]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 8000f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 100;
 8000f62:	4b1a      	ldr	r3, [pc, #104]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f64:	2264      	movs	r2, #100	@ 0x64
 8000f66:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000f68:	4818      	ldr	r0, [pc, #96]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f6a:	f002 ff31 	bl	8003dd0 <HAL_OSPI_Init>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_OCTOSPI1_Init+0x94>
  {
    Error_Handler();
 8000f74:	f000 fb82 	bl	800167c <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 1;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 1;
 8000f80:	2301      	movs	r3, #1
 8000f82:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8000f84:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8000f88:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_1_HIGH;
 8000f8a:	4b12      	ldr	r3, [pc, #72]	@ (8000fd4 <MX_OCTOSPI1_Init+0xf0>)
 8000f8c:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f8e:	f107 0308 	add.w	r3, r7, #8
 8000f92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f96:	4619      	mov	r1, r3
 8000f98:	480c      	ldr	r0, [pc, #48]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000f9a:	f003 f859 	bl	8004050 <HAL_OSPIM_Config>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_OCTOSPI1_Init+0xc4>
  {
    Error_Handler();
 8000fa4:	f000 fb6a 	bl	800167c <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi1, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 8000fb0:	463b      	mov	r3, r7
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4805      	ldr	r0, [pc, #20]	@ (8000fcc <MX_OCTOSPI1_Init+0xe8>)
 8000fb6:	f003 fe3b 	bl	8004c30 <HAL_OSPI_DLYB_SetConfig>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_OCTOSPI1_Init+0xe0>
  {
    Error_Handler();
 8000fc0:	f000 fb5c 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000fc4:	bf00      	nop
 8000fc6:	3720      	adds	r7, #32
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	200001f0 	.word	0x200001f0
 8000fd0:	420d1400 	.word	0x420d1400
 8000fd4:	01000001 	.word	0x01000001

08000fd8 <MX_OCTOSPI2_Init>:
  * @brief OCTOSPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI2_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b088      	sub	sp, #32
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI2_Init 0 */

  /* USER CODE END OCTOSPI2_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8000fde:	f107 0308 	add.w	r3, r7, #8
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
 8000fe8:	609a      	str	r2, [r3, #8]
 8000fea:	60da      	str	r2, [r3, #12]
 8000fec:	611a      	str	r2, [r3, #16]
 8000fee:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 8000ff0:	463b      	mov	r3, r7
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI2_Init 1 */

  /* USER CODE END OCTOSPI2_Init 1 */
  /* OCTOSPI2 parameter configuration*/
  hospi2.Instance = OCTOSPI2;
 8000ff8:	4b31      	ldr	r3, [pc, #196]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 8000ffa:	4a32      	ldr	r2, [pc, #200]	@ (80010c4 <MX_OCTOSPI2_Init+0xec>)
 8000ffc:	601a      	str	r2, [r3, #0]
  hospi2.Init.FifoThreshold = 4;
 8000ffe:	4b30      	ldr	r3, [pc, #192]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 8001000:	2204      	movs	r2, #4
 8001002:	605a      	str	r2, [r3, #4]
  hospi2.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001004:	4b2e      	ldr	r3, [pc, #184]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
  hospi2.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 800100a:	4b2d      	ldr	r3, [pc, #180]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 800100c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001010:	60da      	str	r2, [r3, #12]
  hospi2.Init.DeviceSize = 26;
 8001012:	4b2b      	ldr	r3, [pc, #172]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 8001014:	221a      	movs	r2, #26
 8001016:	611a      	str	r2, [r3, #16]
  hospi2.Init.ChipSelectHighTime = 2;
 8001018:	4b29      	ldr	r3, [pc, #164]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 800101a:	2202      	movs	r2, #2
 800101c:	615a      	str	r2, [r3, #20]
  hospi2.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 800101e:	4b28      	ldr	r3, [pc, #160]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 8001020:	2200      	movs	r2, #0
 8001022:	619a      	str	r2, [r3, #24]
  hospi2.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001024:	4b26      	ldr	r3, [pc, #152]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 8001026:	2200      	movs	r2, #0
 8001028:	61da      	str	r2, [r3, #28]
  hospi2.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 800102a:	4b25      	ldr	r3, [pc, #148]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 800102c:	2200      	movs	r2, #0
 800102e:	621a      	str	r2, [r3, #32]
  hospi2.Init.ClockPrescaler = 4;
 8001030:	4b23      	ldr	r3, [pc, #140]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 8001032:	2204      	movs	r2, #4
 8001034:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi2.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001036:	4b22      	ldr	r3, [pc, #136]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 8001038:	2200      	movs	r2, #0
 800103a:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi2.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 800103c:	4b20      	ldr	r3, [pc, #128]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 800103e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001042:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi2.Init.ChipSelectBoundary = 0;
 8001044:	4b1e      	ldr	r3, [pc, #120]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 8001046:	2200      	movs	r2, #0
 8001048:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi2.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 800104a:	4b1d      	ldr	r3, [pc, #116]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 800104c:	2200      	movs	r2, #0
 800104e:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi2.Init.MaxTran = 0;
 8001050:	4b1b      	ldr	r3, [pc, #108]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 8001052:	2200      	movs	r2, #0
 8001054:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi2.Init.Refresh = 0;
 8001056:	4b1a      	ldr	r3, [pc, #104]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 8001058:	2200      	movs	r2, #0
 800105a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi2) != HAL_OK)
 800105c:	4818      	ldr	r0, [pc, #96]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 800105e:	f002 feb7 	bl	8003dd0 <HAL_OSPI_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_OCTOSPI2_Init+0x94>
  {
    Error_Handler();
 8001068:	f000 fb08 	bl	800167c <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 2;
 800106c:	2302      	movs	r3, #2
 800106e:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 2;
 8001070:	2302      	movs	r3, #2
 8001072:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 2;
 8001074:	2302      	movs	r3, #2
 8001076:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_2_LOW;
 8001078:	4b13      	ldr	r3, [pc, #76]	@ (80010c8 <MX_OCTOSPI2_Init+0xf0>)
 800107a:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_2_HIGH;
 800107c:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <MX_OCTOSPI2_Init+0xf4>)
 800107e:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi2, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001080:	f107 0308 	add.w	r3, r7, #8
 8001084:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001088:	4619      	mov	r1, r3
 800108a:	480d      	ldr	r0, [pc, #52]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 800108c:	f002 ffe0 	bl	8004050 <HAL_OSPIM_Config>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_OCTOSPI2_Init+0xc2>
  {
    Error_Handler();
 8001096:	f000 faf1 	bl	800167c <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi2, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 80010a2:	463b      	mov	r3, r7
 80010a4:	4619      	mov	r1, r3
 80010a6:	4806      	ldr	r0, [pc, #24]	@ (80010c0 <MX_OCTOSPI2_Init+0xe8>)
 80010a8:	f003 fdc2 	bl	8004c30 <HAL_OSPI_DLYB_SetConfig>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_OCTOSPI2_Init+0xde>
  {
    Error_Handler();
 80010b2:	f000 fae3 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI2_Init 2 */

  /* USER CODE END OCTOSPI2_Init 2 */

}
 80010b6:	bf00      	nop
 80010b8:	3720      	adds	r7, #32
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	2000024c 	.word	0x2000024c
 80010c4:	420d2400 	.word	0x420d2400
 80010c8:	00010002 	.word	0x00010002
 80010cc:	01000002 	.word	0x01000002

080010d0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80010e0:	4b30      	ldr	r3, [pc, #192]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 80010e2:	4a31      	ldr	r2, [pc, #196]	@ (80011a8 <MX_SPI2_Init+0xd8>)
 80010e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80010e6:	4b2f      	ldr	r3, [pc, #188]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 80010e8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80010ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80010ee:	4b2d      	ldr	r3, [pc, #180]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80010f4:	4b2b      	ldr	r3, [pc, #172]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 80010f6:	2203      	movs	r2, #3
 80010f8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010fa:	4b2a      	ldr	r3, [pc, #168]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001100:	4b28      	ldr	r3, [pc, #160]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001102:	2200      	movs	r2, #0
 8001104:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001106:	4b27      	ldr	r3, [pc, #156]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001108:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800110c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800110e:	4b25      	ldr	r3, [pc, #148]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001110:	2200      	movs	r2, #0
 8001112:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001114:	4b23      	ldr	r3, [pc, #140]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001116:	2200      	movs	r2, #0
 8001118:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800111a:	4b22      	ldr	r3, [pc, #136]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 800111c:	2200      	movs	r2, #0
 800111e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001120:	4b20      	ldr	r3, [pc, #128]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001122:	2200      	movs	r2, #0
 8001124:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8001126:	4b1f      	ldr	r3, [pc, #124]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001128:	2207      	movs	r2, #7
 800112a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800112c:	4b1d      	ldr	r3, [pc, #116]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 800112e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001132:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001134:	4b1b      	ldr	r3, [pc, #108]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001136:	2200      	movs	r2, #0
 8001138:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800113a:	4b1a      	ldr	r3, [pc, #104]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 800113c:	2200      	movs	r2, #0
 800113e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001140:	4b18      	ldr	r3, [pc, #96]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001142:	2200      	movs	r2, #0
 8001144:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001146:	4b17      	ldr	r3, [pc, #92]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001148:	2200      	movs	r2, #0
 800114a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800114c:	4b15      	ldr	r3, [pc, #84]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 800114e:	2200      	movs	r2, #0
 8001150:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001152:	4b14      	ldr	r3, [pc, #80]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001154:	2200      	movs	r2, #0
 8001156:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001158:	4b12      	ldr	r3, [pc, #72]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 800115a:	2200      	movs	r2, #0
 800115c:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 800115e:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001160:	2200      	movs	r2, #0
 8001162:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 8001164:	4b0f      	ldr	r3, [pc, #60]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 8001166:	2200      	movs	r2, #0
 8001168:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800116a:	480e      	ldr	r0, [pc, #56]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 800116c:	f007 ff6c 	bl	8009048 <HAL_SPI_Init>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_SPI2_Init+0xaa>
  {
    Error_Handler();
 8001176:	f000 fa81 	bl	800167c <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 800117a:	2300      	movs	r3, #0
 800117c:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 800117e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001182:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 8001184:	2300      	movs	r3, #0
 8001186:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	4619      	mov	r1, r3
 800118c:	4805      	ldr	r0, [pc, #20]	@ (80011a4 <MX_SPI2_Init+0xd4>)
 800118e:	f008 f88c 	bl	80092aa <HAL_SPIEx_SetConfigAutonomousMode>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_SPI2_Init+0xcc>
  {
    Error_Handler();
 8001198:	f000 fa70 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800119c:	bf00      	nop
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	200002a8 	.word	0x200002a8
 80011a8:	40003800 	.word	0x40003800

080011ac <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80011b0:	4b22      	ldr	r3, [pc, #136]	@ (800123c <MX_UART4_Init+0x90>)
 80011b2:	4a23      	ldr	r2, [pc, #140]	@ (8001240 <MX_UART4_Init+0x94>)
 80011b4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80011b6:	4b21      	ldr	r3, [pc, #132]	@ (800123c <MX_UART4_Init+0x90>)
 80011b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011bc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80011be:	4b1f      	ldr	r3, [pc, #124]	@ (800123c <MX_UART4_Init+0x90>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80011c4:	4b1d      	ldr	r3, [pc, #116]	@ (800123c <MX_UART4_Init+0x90>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80011ca:	4b1c      	ldr	r3, [pc, #112]	@ (800123c <MX_UART4_Init+0x90>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80011d0:	4b1a      	ldr	r3, [pc, #104]	@ (800123c <MX_UART4_Init+0x90>)
 80011d2:	220c      	movs	r2, #12
 80011d4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d6:	4b19      	ldr	r3, [pc, #100]	@ (800123c <MX_UART4_Init+0x90>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80011dc:	4b17      	ldr	r3, [pc, #92]	@ (800123c <MX_UART4_Init+0x90>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011e2:	4b16      	ldr	r3, [pc, #88]	@ (800123c <MX_UART4_Init+0x90>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011e8:	4b14      	ldr	r3, [pc, #80]	@ (800123c <MX_UART4_Init+0x90>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011ee:	4b13      	ldr	r3, [pc, #76]	@ (800123c <MX_UART4_Init+0x90>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80011f4:	4811      	ldr	r0, [pc, #68]	@ (800123c <MX_UART4_Init+0x90>)
 80011f6:	f008 f899 	bl	800932c <HAL_UART_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001200:	f000 fa3c 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001204:	2100      	movs	r1, #0
 8001206:	480d      	ldr	r0, [pc, #52]	@ (800123c <MX_UART4_Init+0x90>)
 8001208:	f008 fd78 	bl	8009cfc <HAL_UARTEx_SetTxFifoThreshold>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001212:	f000 fa33 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001216:	2100      	movs	r1, #0
 8001218:	4808      	ldr	r0, [pc, #32]	@ (800123c <MX_UART4_Init+0x90>)
 800121a:	f008 fdad 	bl	8009d78 <HAL_UARTEx_SetRxFifoThreshold>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001224:	f000 fa2a 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001228:	4804      	ldr	r0, [pc, #16]	@ (800123c <MX_UART4_Init+0x90>)
 800122a:	f008 fd2e 	bl	8009c8a <HAL_UARTEx_DisableFifoMode>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001234:	f000 fa22 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001238:	bf00      	nop
 800123a:	bd80      	pop	{r7, pc}
 800123c:	20000338 	.word	0x20000338
 8001240:	40004c00 	.word	0x40004c00

08001244 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001248:	4b22      	ldr	r3, [pc, #136]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 800124a:	4a23      	ldr	r2, [pc, #140]	@ (80012d8 <MX_USART1_UART_Init+0x94>)
 800124c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800124e:	4b21      	ldr	r3, [pc, #132]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 8001250:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001254:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001256:	4b1f      	ldr	r3, [pc, #124]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800125c:	4b1d      	ldr	r3, [pc, #116]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001262:	4b1c      	ldr	r3, [pc, #112]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 8001264:	2200      	movs	r2, #0
 8001266:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001268:	4b1a      	ldr	r3, [pc, #104]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 800126a:	220c      	movs	r2, #12
 800126c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800126e:	4b19      	ldr	r3, [pc, #100]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 8001270:	2200      	movs	r2, #0
 8001272:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001274:	4b17      	ldr	r3, [pc, #92]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 8001276:	2200      	movs	r2, #0
 8001278:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800127a:	4b16      	ldr	r3, [pc, #88]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 800127c:	2200      	movs	r2, #0
 800127e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001280:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 8001282:	2200      	movs	r2, #0
 8001284:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001286:	4b13      	ldr	r3, [pc, #76]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 8001288:	2200      	movs	r2, #0
 800128a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800128c:	4811      	ldr	r0, [pc, #68]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 800128e:	f008 f84d 	bl	800932c <HAL_UART_Init>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001298:	f000 f9f0 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800129c:	2100      	movs	r1, #0
 800129e:	480d      	ldr	r0, [pc, #52]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 80012a0:	f008 fd2c 	bl	8009cfc <HAL_UARTEx_SetTxFifoThreshold>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80012aa:	f000 f9e7 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012ae:	2100      	movs	r1, #0
 80012b0:	4808      	ldr	r0, [pc, #32]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 80012b2:	f008 fd61 	bl	8009d78 <HAL_UARTEx_SetRxFifoThreshold>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80012bc:	f000 f9de 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80012c0:	4804      	ldr	r0, [pc, #16]	@ (80012d4 <MX_USART1_UART_Init+0x90>)
 80012c2:	f008 fce2 	bl	8009c8a <HAL_UARTEx_DisableFifoMode>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80012cc:	f000 f9d6 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200003cc 	.word	0x200003cc
 80012d8:	40013800 	.word	0x40013800

080012dc <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e2:	463b      	mov	r3, r7
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
 80012ee:	611a      	str	r2, [r3, #16]
 80012f0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 80012f2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80012f6:	f7ff f9a1 	bl	800063c <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80012fa:	2001      	movs	r0, #1
 80012fc:	f7ff f982 	bl	8000604 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001300:	2002      	movs	r0, #2
 8001302:	f7ff f97f 	bl	8000604 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PA15 (JTDI)   ------> UCPD1_CC1
  PB15   ------> UCPD1_CC2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8001306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800130a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800130c:	2303      	movs	r3, #3
 800130e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001310:	2300      	movs	r3, #0
 8001312:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001314:	463b      	mov	r3, r7
 8001316:	4619      	mov	r1, r3
 8001318:	4809      	ldr	r0, [pc, #36]	@ (8001340 <MX_UCPD1_Init+0x64>)
 800131a:	f008 ff23 	bl	800a164 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800131e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001322:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001324:	2303      	movs	r3, #3
 8001326:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001328:	2300      	movs	r3, #0
 800132a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800132c:	463b      	mov	r3, r7
 800132e:	4619      	mov	r1, r3
 8001330:	4804      	ldr	r0, [pc, #16]	@ (8001344 <MX_UCPD1_Init+0x68>)
 8001332:	f008 ff17 	bl	800a164 <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8001336:	bf00      	nop
 8001338:	3718      	adds	r7, #24
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	42020000 	.word	0x42020000
 8001344:	42020400 	.word	0x42020400

08001348 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800134c:	4b15      	ldr	r3, [pc, #84]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800134e:	4a16      	ldr	r2, [pc, #88]	@ (80013a8 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001350:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001352:	4b14      	ldr	r3, [pc, #80]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001354:	2206      	movs	r2, #6
 8001356:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001358:	4b12      	ldr	r3, [pc, #72]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800135a:	2202      	movs	r2, #2
 800135c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800135e:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001360:	2202      	movs	r2, #2
 8001362:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001364:	4b0f      	ldr	r3, [pc, #60]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001366:	2200      	movs	r2, #0
 8001368:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800136a:	4b0e      	ldr	r3, [pc, #56]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800136c:	2200      	movs	r2, #0
 800136e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001370:	4b0c      	ldr	r3, [pc, #48]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001372:	2200      	movs	r2, #0
 8001374:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001376:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001378:	2200      	movs	r2, #0
 800137a:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800137c:	4b09      	ldr	r3, [pc, #36]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800137e:	2200      	movs	r2, #0
 8001380:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001382:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001384:	2200      	movs	r2, #0
 8001386:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800138a:	2200      	movs	r2, #0
 800138c:	719a      	strb	r2, [r3, #6]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800138e:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001390:	f003 fc96 	bl	8004cc0 <HAL_PCD_Init>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800139a:	f000 f96f 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000460 	.word	0x20000460
 80013a8:	42040000 	.word	0x42040000

080013ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08e      	sub	sp, #56	@ 0x38
 80013b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
 80013c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013c2:	4ba6      	ldr	r3, [pc, #664]	@ (800165c <MX_GPIO_Init+0x2b0>)
 80013c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013c8:	4aa4      	ldr	r2, [pc, #656]	@ (800165c <MX_GPIO_Init+0x2b0>)
 80013ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013ce:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013d2:	4ba2      	ldr	r3, [pc, #648]	@ (800165c <MX_GPIO_Init+0x2b0>)
 80013d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80013dc:	623b      	str	r3, [r7, #32]
 80013de:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e0:	4b9e      	ldr	r3, [pc, #632]	@ (800165c <MX_GPIO_Init+0x2b0>)
 80013e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013e6:	4a9d      	ldr	r2, [pc, #628]	@ (800165c <MX_GPIO_Init+0x2b0>)
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013f0:	4b9a      	ldr	r3, [pc, #616]	@ (800165c <MX_GPIO_Init+0x2b0>)
 80013f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013f6:	f003 0304 	and.w	r3, r3, #4
 80013fa:	61fb      	str	r3, [r7, #28]
 80013fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013fe:	4b97      	ldr	r3, [pc, #604]	@ (800165c <MX_GPIO_Init+0x2b0>)
 8001400:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001404:	4a95      	ldr	r2, [pc, #596]	@ (800165c <MX_GPIO_Init+0x2b0>)
 8001406:	f043 0301 	orr.w	r3, r3, #1
 800140a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800140e:	4b93      	ldr	r3, [pc, #588]	@ (800165c <MX_GPIO_Init+0x2b0>)
 8001410:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001414:	f003 0301 	and.w	r3, r3, #1
 8001418:	61bb      	str	r3, [r7, #24]
 800141a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800141c:	4b8f      	ldr	r3, [pc, #572]	@ (800165c <MX_GPIO_Init+0x2b0>)
 800141e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001422:	4a8e      	ldr	r2, [pc, #568]	@ (800165c <MX_GPIO_Init+0x2b0>)
 8001424:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001428:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800142c:	4b8b      	ldr	r3, [pc, #556]	@ (800165c <MX_GPIO_Init+0x2b0>)
 800142e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001436:	617b      	str	r3, [r7, #20]
 8001438:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800143a:	4b88      	ldr	r3, [pc, #544]	@ (800165c <MX_GPIO_Init+0x2b0>)
 800143c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001440:	4a86      	ldr	r2, [pc, #536]	@ (800165c <MX_GPIO_Init+0x2b0>)
 8001442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001446:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800144a:	4b84      	ldr	r3, [pc, #528]	@ (800165c <MX_GPIO_Init+0x2b0>)
 800144c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001450:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001458:	4b80      	ldr	r3, [pc, #512]	@ (800165c <MX_GPIO_Init+0x2b0>)
 800145a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800145e:	4a7f      	ldr	r2, [pc, #508]	@ (800165c <MX_GPIO_Init+0x2b0>)
 8001460:	f043 0302 	orr.w	r3, r3, #2
 8001464:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001468:	4b7c      	ldr	r3, [pc, #496]	@ (800165c <MX_GPIO_Init+0x2b0>)
 800146a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001476:	4b79      	ldr	r3, [pc, #484]	@ (800165c <MX_GPIO_Init+0x2b0>)
 8001478:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800147c:	4a77      	ldr	r2, [pc, #476]	@ (800165c <MX_GPIO_Init+0x2b0>)
 800147e:	f043 0308 	orr.w	r3, r3, #8
 8001482:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001486:	4b75      	ldr	r3, [pc, #468]	@ (800165c <MX_GPIO_Init+0x2b0>)
 8001488:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800148c:	f003 0308 	and.w	r3, r3, #8
 8001490:	60bb      	str	r3, [r7, #8]
 8001492:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001494:	4b71      	ldr	r3, [pc, #452]	@ (800165c <MX_GPIO_Init+0x2b0>)
 8001496:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800149a:	4a70      	ldr	r2, [pc, #448]	@ (800165c <MX_GPIO_Init+0x2b0>)
 800149c:	f043 0310 	orr.w	r3, r3, #16
 80014a0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014a4:	4b6d      	ldr	r3, [pc, #436]	@ (800165c <MX_GPIO_Init+0x2b0>)
 80014a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014aa:	f003 0310 	and.w	r3, r3, #16
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014b2:	4b6a      	ldr	r3, [pc, #424]	@ (800165c <MX_GPIO_Init+0x2b0>)
 80014b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014b8:	4a68      	ldr	r2, [pc, #416]	@ (800165c <MX_GPIO_Init+0x2b0>)
 80014ba:	f043 0320 	orr.w	r3, r3, #32
 80014be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014c2:	4b66      	ldr	r3, [pc, #408]	@ (800165c <MX_GPIO_Init+0x2b0>)
 80014c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014c8:	f003 0320 	and.w	r3, r3, #32
 80014cc:	603b      	str	r3, [r7, #0]
 80014ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 80014d0:	2200      	movs	r2, #0
 80014d2:	2120      	movs	r1, #32
 80014d4:	4862      	ldr	r0, [pc, #392]	@ (8001660 <MX_GPIO_Init+0x2b4>)
 80014d6:	f002 f93b 	bl	8003750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_SET);
 80014da:	2201      	movs	r2, #1
 80014dc:	21c0      	movs	r1, #192	@ 0xc0
 80014de:	4861      	ldr	r0, [pc, #388]	@ (8001664 <MX_GPIO_Init+0x2b8>)
 80014e0:	f002 f936 	bl	8003750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 80014e4:	2200      	movs	r2, #0
 80014e6:	2140      	movs	r1, #64	@ 0x40
 80014e8:	485f      	ldr	r0, [pc, #380]	@ (8001668 <MX_GPIO_Init+0x2bc>)
 80014ea:	f002 f931 	bl	8003750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Mems_VL53_xshut_GPIO_Port, Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 80014ee:	2200      	movs	r2, #0
 80014f0:	2102      	movs	r1, #2
 80014f2:	485c      	ldr	r0, [pc, #368]	@ (8001664 <MX_GPIO_Init+0x2b8>)
 80014f4:	f002 f92c 	bl	8003750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 80014f8:	2200      	movs	r2, #0
 80014fa:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 80014fe:	485b      	ldr	r0, [pc, #364]	@ (800166c <MX_GPIO_Init+0x2c0>)
 8001500:	f002 f926 	bl	8003750 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 8001504:	f248 0324 	movw	r3, #32804	@ 0x8024
 8001508:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800150a:	2300      	movs	r3, #0
 800150c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001512:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001516:	4619      	mov	r1, r3
 8001518:	4853      	ldr	r0, [pc, #332]	@ (8001668 <MX_GPIO_Init+0x2bc>)
 800151a:	f001 ff39 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 800151e:	2308      	movs	r3, #8
 8001520:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001522:	2300      	movs	r3, #0
 8001524:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 800152a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800152e:	4619      	mov	r1, r3
 8001530:	484c      	ldr	r0, [pc, #304]	@ (8001664 <MX_GPIO_Init+0x2b8>)
 8001532:	f001 ff2d 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 8001536:	2320      	movs	r3, #32
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800153a:	2301      	movs	r3, #1
 800153c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	2300      	movs	r3, #0
 8001540:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001542:	2300      	movs	r3, #0
 8001544:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 8001546:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800154a:	4619      	mov	r1, r3
 800154c:	4844      	ldr	r0, [pc, #272]	@ (8001660 <MX_GPIO_Init+0x2b4>)
 800154e:	f001 ff1f 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8001552:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001556:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001558:	2300      	movs	r3, #0
 800155a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155c:	2300      	movs	r3, #0
 800155e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 8001560:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001564:	4619      	mov	r1, r3
 8001566:	4842      	ldr	r0, [pc, #264]	@ (8001670 <MX_GPIO_Init+0x2c4>)
 8001568:	f001 ff12 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 800156c:	23c2      	movs	r3, #194	@ 0xc2
 800156e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001570:	2301      	movs	r3, #1
 8001572:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001578:	2300      	movs	r3, #0
 800157a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800157c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001580:	4619      	mov	r1, r3
 8001582:	4838      	ldr	r0, [pc, #224]	@ (8001664 <MX_GPIO_Init+0x2b8>)
 8001584:	f001 ff04 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 8001588:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800158c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158e:	2302      	movs	r3, #2
 8001590:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001596:	2300      	movs	r3, #0
 8001598:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 800159a:	2306      	movs	r3, #6
 800159c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 800159e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a2:	4619      	mov	r1, r3
 80015a4:	4831      	ldr	r0, [pc, #196]	@ (800166c <MX_GPIO_Init+0x2c0>)
 80015a6:	f001 fef3 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 80015aa:	2340      	movs	r3, #64	@ 0x40
 80015ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ae:	2301      	movs	r3, #1
 80015b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b6:	2300      	movs	r3, #0
 80015b8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 80015ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015be:	4619      	mov	r1, r3
 80015c0:	4829      	ldr	r0, [pc, #164]	@ (8001668 <MX_GPIO_Init+0x2bc>)
 80015c2:	f001 fee5 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin;
 80015c6:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 80015ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015cc:	2300      	movs	r3, #0
 80015ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015d8:	4619      	mov	r1, r3
 80015da:	4826      	ldr	r0, [pc, #152]	@ (8001674 <MX_GPIO_Init+0x2c8>)
 80015dc:	f001 fed8 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_UCPD_FLT_Pin Mems_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 80015e0:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80015e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e6:	2300      	movs	r3, #0
 80015e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015f2:	4619      	mov	r1, r3
 80015f4:	4820      	ldr	r0, [pc, #128]	@ (8001678 <MX_GPIO_Init+0x2cc>)
 80015f6:	f001 fecb 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 80015fa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001600:	2300      	movs	r3, #0
 8001602:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001604:	2300      	movs	r3, #0
 8001606:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001608:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800160c:	4619      	mov	r1, r3
 800160e:	4817      	ldr	r0, [pc, #92]	@ (800166c <MX_GPIO_Init+0x2c0>)
 8001610:	f001 febe 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin;
 8001614:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 8001618:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800161a:	2301      	movs	r3, #1
 800161c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001622:	2300      	movs	r3, #0
 8001624:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001626:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800162a:	4619      	mov	r1, r3
 800162c:	480f      	ldr	r0, [pc, #60]	@ (800166c <MX_GPIO_Init+0x2c0>)
 800162e:	f001 feaf 	bl	8003390 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 8001632:	2302      	movs	r3, #2
 8001634:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001636:	2302      	movs	r3, #2
 8001638:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163e:	2300      	movs	r3, #0
 8001640:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8001642:	2306      	movs	r3, #6
 8001644:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 8001646:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800164a:	4619      	mov	r1, r3
 800164c:	4804      	ldr	r0, [pc, #16]	@ (8001660 <MX_GPIO_Init+0x2b4>)
 800164e:	f001 fe9f 	bl	8003390 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001652:	bf00      	nop
 8001654:	3738      	adds	r7, #56	@ 0x38
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	46020c00 	.word	0x46020c00
 8001660:	42020400 	.word	0x42020400
 8001664:	42021c00 	.word	0x42021c00
 8001668:	42021800 	.word	0x42021800
 800166c:	42021400 	.word	0x42021400
 8001670:	42020800 	.word	0x42020800
 8001674:	42020c00 	.word	0x42020c00
 8001678:	42021000 	.word	0x42021000

0800167c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001680:	b672      	cpsid	i
}
 8001682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <Error_Handler+0x8>

08001688 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800168e:	4b0b      	ldr	r3, [pc, #44]	@ (80016bc <HAL_MspInit+0x34>)
 8001690:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001694:	4a09      	ldr	r2, [pc, #36]	@ (80016bc <HAL_MspInit+0x34>)
 8001696:	f043 0304 	orr.w	r3, r3, #4
 800169a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800169e:	4b07      	ldr	r3, [pc, #28]	@ (80016bc <HAL_MspInit+0x34>)
 80016a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016a4:	f003 0304 	and.w	r3, r3, #4
 80016a8:	607b      	str	r3, [r7, #4]
 80016aa:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 80016ac:	f003 fd20 	bl	80050f0 <HAL_PWREx_EnableVddUSB>
  HAL_PWREx_EnableVddIO2();
 80016b0:	f003 fd2e 	bl	8005110 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	46020c00 	.word	0x46020c00

080016c0 <HAL_MDF_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hmdf: MDF handle pointer
  * @retval None
  */
void HAL_MDF_MspInit(MDF_HandleTypeDef* hmdf)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b0bc      	sub	sp, #240	@ 0xf0
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
 80016d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	22c8      	movs	r2, #200	@ 0xc8
 80016de:	2100      	movs	r1, #0
 80016e0:	4618      	mov	r0, r3
 80016e2:	f009 f895 	bl	800a810 <memset>
  if(IS_ADF_INSTANCE(hmdf->Instance))
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a27      	ldr	r2, [pc, #156]	@ (8001788 <HAL_MDF_MspInit+0xc8>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d146      	bne.n	800177e <HAL_MDF_MspInit+0xbe>

    /* USER CODE END ADF1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADF1;
 80016f0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80016f4:	f04f 0300 	mov.w	r3, #0
 80016f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Adf1ClockSelection = RCC_ADF1CLKSOURCE_HCLK;
 80016fc:	2300      	movs	r3, #0
 80016fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001702:	f107 0310 	add.w	r3, r7, #16
 8001706:	4618      	mov	r0, r3
 8001708:	f004 ffbe 	bl	8006688 <HAL_RCCEx_PeriphCLKConfig>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <HAL_MDF_MspInit+0x56>
    {
      Error_Handler();
 8001712:	f7ff ffb3 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADF1_CLK_ENABLE();
 8001716:	4b1d      	ldr	r3, [pc, #116]	@ (800178c <HAL_MDF_MspInit+0xcc>)
 8001718:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800171c:	4a1b      	ldr	r2, [pc, #108]	@ (800178c <HAL_MDF_MspInit+0xcc>)
 800171e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001722:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001726:	4b19      	ldr	r3, [pc, #100]	@ (800178c <HAL_MDF_MspInit+0xcc>)
 8001728:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800172c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001734:	4b15      	ldr	r3, [pc, #84]	@ (800178c <HAL_MDF_MspInit+0xcc>)
 8001736:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800173a:	4a14      	ldr	r2, [pc, #80]	@ (800178c <HAL_MDF_MspInit+0xcc>)
 800173c:	f043 0310 	orr.w	r3, r3, #16
 8001740:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001744:	4b11      	ldr	r3, [pc, #68]	@ (800178c <HAL_MDF_MspInit+0xcc>)
 8001746:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800174a:	f003 0310 	and.w	r3, r3, #16
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	68bb      	ldr	r3, [r7, #8]
    /**ADF1 GPIO Configuration
    PE10     ------> ADF1_SDI0
    PE9     ------> ADF1_CCK0
    */
    GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 8001752:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001756:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175a:	2302      	movs	r3, #2
 800175c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	2300      	movs	r3, #0
 8001768:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 800176c:	2303      	movs	r3, #3
 800176e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001772:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001776:	4619      	mov	r1, r3
 8001778:	4805      	ldr	r0, [pc, #20]	@ (8001790 <HAL_MDF_MspInit+0xd0>)
 800177a:	f001 fe09 	bl	8003390 <HAL_GPIO_Init>

    /* USER CODE END ADF1_MspInit 1 */

  }

}
 800177e:	bf00      	nop
 8001780:	37f0      	adds	r7, #240	@ 0xf0
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	46024080 	.word	0x46024080
 800178c:	46020c00 	.word	0x46020c00
 8001790:	42021000 	.word	0x42021000

08001794 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b0bc      	sub	sp, #240	@ 0xf0
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017ac:	f107 0310 	add.w	r3, r7, #16
 80017b0:	22c8      	movs	r2, #200	@ 0xc8
 80017b2:	2100      	movs	r1, #0
 80017b4:	4618      	mov	r0, r3
 80017b6:	f009 f82b 	bl	800a810 <memset>
  if(hfdcan->Instance==FDCAN1)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a27      	ldr	r2, [pc, #156]	@ (800185c <HAL_FDCAN_MspInit+0xc8>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d147      	bne.n	8001854 <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 80017c4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80017c8:	f04f 0300 	mov.w	r3, #0
 80017cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 80017d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80017d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017d8:	f107 0310 	add.w	r3, r7, #16
 80017dc:	4618      	mov	r0, r3
 80017de:	f004 ff53 	bl	8006688 <HAL_RCCEx_PeriphCLKConfig>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80017e8:	f7ff ff48 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 80017ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001860 <HAL_FDCAN_MspInit+0xcc>)
 80017ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80017f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001860 <HAL_FDCAN_MspInit+0xcc>)
 80017f4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017f8:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 80017fc:	4b18      	ldr	r3, [pc, #96]	@ (8001860 <HAL_FDCAN_MspInit+0xcc>)
 80017fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001802:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800180a:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <HAL_FDCAN_MspInit+0xcc>)
 800180c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001810:	4a13      	ldr	r2, [pc, #76]	@ (8001860 <HAL_FDCAN_MspInit+0xcc>)
 8001812:	f043 0302 	orr.w	r3, r3, #2
 8001816:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800181a:	4b11      	ldr	r3, [pc, #68]	@ (8001860 <HAL_FDCAN_MspInit+0xcc>)
 800181c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001820:	f003 0302 	and.w	r3, r3, #2
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB9     ------> FDCAN1_TX
    PB8     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8001828:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800182c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001830:	2302      	movs	r3, #2
 8001832:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183c:	2300      	movs	r3, #0
 800183e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001842:	2309      	movs	r3, #9
 8001844:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001848:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800184c:	4619      	mov	r1, r3
 800184e:	4805      	ldr	r0, [pc, #20]	@ (8001864 <HAL_FDCAN_MspInit+0xd0>)
 8001850:	f001 fd9e 	bl	8003390 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001854:	bf00      	nop
 8001856:	37f0      	adds	r7, #240	@ 0xf0
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	4000a400 	.word	0x4000a400
 8001860:	46020c00 	.word	0x46020c00
 8001864:	42020400 	.word	0x42020400

08001868 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b0bc      	sub	sp, #240	@ 0xf0
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001880:	f107 0310 	add.w	r3, r7, #16
 8001884:	22c8      	movs	r2, #200	@ 0xc8
 8001886:	2100      	movs	r1, #0
 8001888:	4618      	mov	r0, r3
 800188a:	f008 ffc1 	bl	800a810 <memset>
  if(hi2c->Instance==I2C2)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a26      	ldr	r2, [pc, #152]	@ (800192c <HAL_I2C_MspInit+0xc4>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d144      	bne.n	8001922 <HAL_I2C_MspInit+0xba>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001898:	f04f 0280 	mov.w	r2, #128	@ 0x80
 800189c:	f04f 0300 	mov.w	r3, #0
 80018a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80018a4:	2300      	movs	r3, #0
 80018a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	4618      	mov	r0, r3
 80018ae:	f004 feeb 	bl	8006688 <HAL_RCCEx_PeriphCLKConfig>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 80018b8:	f7ff fee0 	bl	800167c <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 80018bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001930 <HAL_I2C_MspInit+0xc8>)
 80018be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018c2:	4a1b      	ldr	r2, [pc, #108]	@ (8001930 <HAL_I2C_MspInit+0xc8>)
 80018c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018cc:	4b18      	ldr	r3, [pc, #96]	@ (8001930 <HAL_I2C_MspInit+0xc8>)
 80018ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80018da:	2330      	movs	r3, #48	@ 0x30
 80018dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018e0:	2312      	movs	r3, #18
 80018e2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ec:	2300      	movs	r3, #0
 80018ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018f2:	2304      	movs	r3, #4
 80018f4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80018f8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80018fc:	4619      	mov	r1, r3
 80018fe:	480d      	ldr	r0, [pc, #52]	@ (8001934 <HAL_I2C_MspInit+0xcc>)
 8001900:	f001 fd46 	bl	8003390 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001904:	4b0a      	ldr	r3, [pc, #40]	@ (8001930 <HAL_I2C_MspInit+0xc8>)
 8001906:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800190a:	4a09      	ldr	r2, [pc, #36]	@ (8001930 <HAL_I2C_MspInit+0xc8>)
 800190c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001910:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001914:	4b06      	ldr	r3, [pc, #24]	@ (8001930 <HAL_I2C_MspInit+0xc8>)
 8001916:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800191a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001922:	bf00      	nop
 8001924:	37f0      	adds	r7, #240	@ 0xf0
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40005800 	.word	0x40005800
 8001930:	46020c00 	.word	0x46020c00
 8001934:	42021c00 	.word	0x42021c00

08001938 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b0c8      	sub	sp, #288	@ 0x120
 800193c:	af00      	add	r7, sp, #0
 800193e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001942:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001946:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001948:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001958:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800195c:	22c8      	movs	r2, #200	@ 0xc8
 800195e:	2100      	movs	r1, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f008 ff55 	bl	800a810 <memset>
  if(hospi->Instance==OCTOSPI1)
 8001966:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800196a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4aa6      	ldr	r2, [pc, #664]	@ (8001c0c <HAL_OSPI_MspInit+0x2d4>)
 8001974:	4293      	cmp	r3, r2
 8001976:	f040 815d 	bne.w	8001c34 <HAL_OSPI_MspInit+0x2fc>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 800197a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800197e:	f04f 0300 	mov.w	r3, #0
 8001982:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001986:	2300      	movs	r3, #0
 8001988:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800198c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001990:	4618      	mov	r0, r3
 8001992:	f004 fe79 	bl	8006688 <HAL_RCCEx_PeriphCLKConfig>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <HAL_OSPI_MspInit+0x68>
    {
      Error_Handler();
 800199c:	f7ff fe6e 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_OSPIM_CLK_ENABLED++;
 80019a0:	4b9b      	ldr	r3, [pc, #620]	@ (8001c10 <HAL_OSPI_MspInit+0x2d8>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	3301      	adds	r3, #1
 80019a6:	4a9a      	ldr	r2, [pc, #616]	@ (8001c10 <HAL_OSPI_MspInit+0x2d8>)
 80019a8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 80019aa:	4b99      	ldr	r3, [pc, #612]	@ (8001c10 <HAL_OSPI_MspInit+0x2d8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d10e      	bne.n	80019d0 <HAL_OSPI_MspInit+0x98>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 80019b2:	4b98      	ldr	r3, [pc, #608]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 80019b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019b8:	4a96      	ldr	r2, [pc, #600]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 80019ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019be:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80019c2:	4b94      	ldr	r3, [pc, #592]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 80019c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80019ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80019d0:	4b90      	ldr	r3, [pc, #576]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 80019d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019d6:	4a8f      	ldr	r2, [pc, #572]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 80019d8:	f043 0310 	orr.w	r3, r3, #16
 80019dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019e0:	4b8c      	ldr	r3, [pc, #560]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 80019e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019e6:	f003 0310 	and.w	r3, r3, #16
 80019ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80019ee:	4b89      	ldr	r3, [pc, #548]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 80019f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019f4:	4a87      	ldr	r2, [pc, #540]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 80019f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019fa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80019fe:	4b85      	ldr	r3, [pc, #532]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a08:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a0c:	4b81      	ldr	r3, [pc, #516]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a12:	4a80      	ldr	r2, [pc, #512]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a14:	f043 0310 	orr.w	r3, r3, #16
 8001a18:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a1c:	4b7d      	ldr	r3, [pc, #500]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a22:	f003 0310 	and.w	r3, r3, #16
 8001a26:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a2a:	4b7a      	ldr	r3, [pc, #488]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a30:	4a78      	ldr	r2, [pc, #480]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a32:	f043 0308 	orr.w	r3, r3, #8
 8001a36:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a3a:	4b76      	ldr	r3, [pc, #472]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a40:	f003 0308 	and.w	r3, r3, #8
 8001a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a48:	4b72      	ldr	r3, [pc, #456]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a4e:	4a71      	ldr	r2, [pc, #452]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a50:	f043 0320 	orr.w	r3, r3, #32
 8001a54:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a58:	4b6e      	ldr	r3, [pc, #440]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a5e:	f003 0320 	and.w	r3, r3, #32
 8001a62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a66:	4b6b      	ldr	r3, [pc, #428]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a6c:	4a69      	ldr	r2, [pc, #420]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a72:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a76:	4b67      	ldr	r3, [pc, #412]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a80:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a84:	4b63      	ldr	r3, [pc, #396]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a8a:	4a62      	ldr	r2, [pc, #392]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a8c:	f043 0304 	orr.w	r3, r3, #4
 8001a90:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001a94:	4b5f      	ldr	r3, [pc, #380]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001a96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001a9a:	f003 0204 	and.w	r2, r3, #4
 8001a9e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001aa2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001aac:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001ab0:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab2:	4b58      	ldr	r3, [pc, #352]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001ab4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ab8:	4a56      	ldr	r2, [pc, #344]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001aba:	f043 0302 	orr.w	r3, r3, #2
 8001abe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ac2:	4b54      	ldr	r3, [pc, #336]	@ (8001c14 <HAL_OSPI_MspInit+0x2dc>)
 8001ac4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ac8:	f003 0202 	and.w	r2, r3, #2
 8001acc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ad0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ada:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001ade:	681b      	ldr	r3, [r3, #0]
    PF6     ------> OCTOSPIM_P1_IO3
    PC3     ------> OCTOSPIM_P1_IO6
    PB10     ------> OCTOSPIM_P1_CLK
    PB11     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	2300      	movs	r3, #0
 8001aee:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af2:	2303      	movs	r3, #3
 8001af4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001af8:	2303      	movs	r3, #3
 8001afa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 8001afe:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001b02:	4619      	mov	r1, r3
 8001b04:	4844      	ldr	r0, [pc, #272]	@ (8001c18 <HAL_OSPI_MspInit+0x2e0>)
 8001b06:	f001 fc43 	bl	8003390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 8001b0a:	2308      	movs	r3, #8
 8001b0c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b10:	2302      	movs	r3, #2
 8001b12:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001b22:	2303      	movs	r3, #3
 8001b24:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 8001b28:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	483b      	ldr	r0, [pc, #236]	@ (8001c1c <HAL_OSPI_MspInit+0x2e4>)
 8001b30:	f001 fc2e 	bl	8003390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 8001b34:	2380      	movs	r3, #128	@ 0x80
 8001b36:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b46:	2303      	movs	r3, #3
 8001b48:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001b4c:	230a      	movs	r3, #10
 8001b4e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 8001b52:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001b56:	4619      	mov	r1, r3
 8001b58:	4831      	ldr	r0, [pc, #196]	@ (8001c20 <HAL_OSPI_MspInit+0x2e8>)
 8001b5a:	f001 fc19 	bl	8003390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 8001b5e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001b62:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b72:	2303      	movs	r3, #3
 8001b74:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001b78:	230a      	movs	r3, #10
 8001b7a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b7e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001b82:	4619      	mov	r1, r3
 8001b84:	4827      	ldr	r0, [pc, #156]	@ (8001c24 <HAL_OSPI_MspInit+0x2ec>)
 8001b86:	f001 fc03 	bl	8003390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 8001b8a:	2304      	movs	r3, #4
 8001b8c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b90:	2302      	movs	r3, #2
 8001b92:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b96:	2300      	movs	r3, #0
 8001b98:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 8001ba8:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001bac:	4619      	mov	r1, r3
 8001bae:	481e      	ldr	r0, [pc, #120]	@ (8001c28 <HAL_OSPI_MspInit+0x2f0>)
 8001bb0:	f001 fbee 	bl	8003390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 8001bb4:	2308      	movs	r3, #8
 8001bb6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001bcc:	230a      	movs	r3, #10
 8001bce:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 8001bd2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4814      	ldr	r0, [pc, #80]	@ (8001c2c <HAL_OSPI_MspInit+0x2f4>)
 8001bda:	f001 fbd9 	bl	8003390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 8001bde:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001be2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be6:	2302      	movs	r3, #2
 8001be8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001bf8:	230a      	movs	r3, #10
 8001bfa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfe:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001c02:	4619      	mov	r1, r3
 8001c04:	480a      	ldr	r0, [pc, #40]	@ (8001c30 <HAL_OSPI_MspInit+0x2f8>)
 8001c06:	f001 fbc3 	bl	8003390 <HAL_GPIO_Init>
    /* USER CODE BEGIN OCTOSPI2_MspInit 1 */

    /* USER CODE END OCTOSPI2_MspInit 1 */
  }

}
 8001c0a:	e0ed      	b.n	8001de8 <HAL_OSPI_MspInit+0x4b0>
 8001c0c:	420d1400 	.word	0x420d1400
 8001c10:	20000944 	.word	0x20000944
 8001c14:	46020c00 	.word	0x46020c00
 8001c18:	42022000 	.word	0x42022000
 8001c1c:	42021000 	.word	0x42021000
 8001c20:	42020c00 	.word	0x42020c00
 8001c24:	42021400 	.word	0x42021400
 8001c28:	42021c00 	.word	0x42021c00
 8001c2c:	42020800 	.word	0x42020800
 8001c30:	42020400 	.word	0x42020400
  else if(hospi->Instance==OCTOSPI2)
 8001c34:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c38:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a6c      	ldr	r2, [pc, #432]	@ (8001df4 <HAL_OSPI_MspInit+0x4bc>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	f040 80d0 	bne.w	8001de8 <HAL_OSPI_MspInit+0x4b0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001c48:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c4c:	f04f 0300 	mov.w	r3, #0
 8001c50:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001c54:	2300      	movs	r3, #0
 8001c56:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c5a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f004 fd12 	bl	8006688 <HAL_RCCEx_PeriphCLKConfig>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <HAL_OSPI_MspInit+0x336>
      Error_Handler();
 8001c6a:	f7ff fd07 	bl	800167c <Error_Handler>
    HAL_RCC_OSPIM_CLK_ENABLED++;
 8001c6e:	4b62      	ldr	r3, [pc, #392]	@ (8001df8 <HAL_OSPI_MspInit+0x4c0>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	3301      	adds	r3, #1
 8001c74:	4a60      	ldr	r2, [pc, #384]	@ (8001df8 <HAL_OSPI_MspInit+0x4c0>)
 8001c76:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 8001c78:	4b5f      	ldr	r3, [pc, #380]	@ (8001df8 <HAL_OSPI_MspInit+0x4c0>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d116      	bne.n	8001cae <HAL_OSPI_MspInit+0x376>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 8001c80:	4b5e      	ldr	r3, [pc, #376]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001c82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c86:	4a5d      	ldr	r2, [pc, #372]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001c88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c8c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c90:	4b5a      	ldr	r3, [pc, #360]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001c92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c96:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001c9a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ca8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001cac:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_OSPI2_CLK_ENABLE();
 8001cae:	4b53      	ldr	r3, [pc, #332]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cb4:	4a51      	ldr	r2, [pc, #324]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001cb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001cbe:	4b4f      	ldr	r3, [pc, #316]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cc4:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8001cc8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ccc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cd6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001cda:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001cdc:	4b47      	ldr	r3, [pc, #284]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001cde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ce2:	4a46      	ldr	r2, [pc, #280]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001ce4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ce8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001cec:	4b43      	ldr	r3, [pc, #268]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001cee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001cf2:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8001cf6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001cfa:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d04:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001d08:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d0a:	4b3c      	ldr	r3, [pc, #240]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001d0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d10:	4a3a      	ldr	r2, [pc, #232]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d16:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d1a:	4b38      	ldr	r3, [pc, #224]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001d1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d20:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 8001d24:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d28:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d32:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d36:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d38:	4b30      	ldr	r3, [pc, #192]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001d3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d3e:	4a2f      	ldr	r2, [pc, #188]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001d40:	f043 0320 	orr.w	r3, r3, #32
 8001d44:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001d48:	4b2c      	ldr	r3, [pc, #176]	@ (8001dfc <HAL_OSPI_MspInit+0x4c4>)
 8001d4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001d4e:	f003 0220 	and.w	r2, r3, #32
 8001d52:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d56:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d60:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001d64:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 8001d66:	2320      	movs	r3, #32
 8001d68:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001d7e:	2305      	movs	r3, #5
 8001d80:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 8001d84:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001d88:	4619      	mov	r1, r3
 8001d8a:	481d      	ldr	r0, [pc, #116]	@ (8001e00 <HAL_OSPI_MspInit+0x4c8>)
 8001d8c:	f001 fb00 	bl	8003390 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 8001d90:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8001d94:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da4:	2303      	movs	r3, #3
 8001da6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001daa:	2305      	movs	r3, #5
 8001dac:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001db0:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001db4:	4619      	mov	r1, r3
 8001db6:	4813      	ldr	r0, [pc, #76]	@ (8001e04 <HAL_OSPI_MspInit+0x4cc>)
 8001db8:	f001 faea 	bl	8003390 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 8001dbc:	f241 031f 	movw	r3, #4127	@ 0x101f
 8001dc0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001dd6:	2305      	movs	r3, #5
 8001dd8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ddc:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001de0:	4619      	mov	r1, r3
 8001de2:	4809      	ldr	r0, [pc, #36]	@ (8001e08 <HAL_OSPI_MspInit+0x4d0>)
 8001de4:	f001 fad4 	bl	8003390 <HAL_GPIO_Init>
}
 8001de8:	bf00      	nop
 8001dea:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	420d2400 	.word	0x420d2400
 8001df8:	20000944 	.word	0x20000944
 8001dfc:	46020c00 	.word	0x46020c00
 8001e00:	42022000 	.word	0x42022000
 8001e04:	42021c00 	.word	0x42021c00
 8001e08:	42021400 	.word	0x42021400

08001e0c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b0be      	sub	sp, #248	@ 0xf8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e14:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e24:	f107 0318 	add.w	r3, r7, #24
 8001e28:	22c8      	movs	r2, #200	@ 0xc8
 8001e2a:	2100      	movs	r1, #0
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f008 fcef 	bl	800a810 <memset>
  if(hspi->Instance==SPI2)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a39      	ldr	r2, [pc, #228]	@ (8001f1c <HAL_SPI_MspInit+0x110>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d16b      	bne.n	8001f14 <HAL_SPI_MspInit+0x108>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001e3c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001e40:	f04f 0300 	mov.w	r3, #0
 8001e44:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 8001e48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e50:	f107 0318 	add.w	r3, r7, #24
 8001e54:	4618      	mov	r0, r3
 8001e56:	f004 fc17 	bl	8006688 <HAL_RCCEx_PeriphCLKConfig>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8001e60:	f7ff fc0c 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e64:	4b2e      	ldr	r3, [pc, #184]	@ (8001f20 <HAL_SPI_MspInit+0x114>)
 8001e66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e6a:	4a2d      	ldr	r2, [pc, #180]	@ (8001f20 <HAL_SPI_MspInit+0x114>)
 8001e6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e70:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001e74:	4b2a      	ldr	r3, [pc, #168]	@ (8001f20 <HAL_SPI_MspInit+0x114>)
 8001e76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001e7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e7e:	617b      	str	r3, [r7, #20]
 8001e80:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e82:	4b27      	ldr	r3, [pc, #156]	@ (8001f20 <HAL_SPI_MspInit+0x114>)
 8001e84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e88:	4a25      	ldr	r2, [pc, #148]	@ (8001f20 <HAL_SPI_MspInit+0x114>)
 8001e8a:	f043 0308 	orr.w	r3, r3, #8
 8001e8e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e92:	4b23      	ldr	r3, [pc, #140]	@ (8001f20 <HAL_SPI_MspInit+0x114>)
 8001e94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e98:	f003 0308 	and.w	r3, r3, #8
 8001e9c:	613b      	str	r3, [r7, #16]
 8001e9e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ea0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f20 <HAL_SPI_MspInit+0x114>)
 8001ea2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ea6:	4a1e      	ldr	r2, [pc, #120]	@ (8001f20 <HAL_SPI_MspInit+0x114>)
 8001ea8:	f043 0302 	orr.w	r3, r3, #2
 8001eac:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f20 <HAL_SPI_MspInit+0x114>)
 8001eb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
    PD4     ------> SPI2_MOSI
    PD3     ------> SPI2_MISO
    PD1     ------> SPI2_SCK
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 8001ebe:	231a      	movs	r3, #26
 8001ec0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ed6:	2305      	movs	r3, #5
 8001ed8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001edc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4810      	ldr	r0, [pc, #64]	@ (8001f24 <HAL_SPI_MspInit+0x118>)
 8001ee4:	f001 fa54 	bl	8003390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 8001ee8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efc:	2300      	movs	r3, #0
 8001efe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f02:	2305      	movs	r3, #5
 8001f04:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 8001f08:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4806      	ldr	r0, [pc, #24]	@ (8001f28 <HAL_SPI_MspInit+0x11c>)
 8001f10:	f001 fa3e 	bl	8003390 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001f14:	bf00      	nop
 8001f16:	37f8      	adds	r7, #248	@ 0xf8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40003800 	.word	0x40003800
 8001f20:	46020c00 	.word	0x46020c00
 8001f24:	42020c00 	.word	0x42020c00
 8001f28:	42020400 	.word	0x42020400

08001f2c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b0be      	sub	sp, #248	@ 0xf8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f34:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]
 8001f42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f44:	f107 0318 	add.w	r3, r7, #24
 8001f48:	22c8      	movs	r2, #200	@ 0xc8
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f008 fc5f 	bl	800a810 <memset>
  if(huart->Instance==UART4)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a4c      	ldr	r2, [pc, #304]	@ (8002088 <HAL_UART_MspInit+0x15c>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d146      	bne.n	8001fea <HAL_UART_MspInit+0xbe>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001f5c:	f04f 0208 	mov.w	r2, #8
 8001f60:	f04f 0300 	mov.w	r3, #0
 8001f64:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f6c:	f107 0318 	add.w	r3, r7, #24
 8001f70:	4618      	mov	r0, r3
 8001f72:	f004 fb89 	bl	8006688 <HAL_RCCEx_PeriphCLKConfig>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001f7c:	f7ff fb7e 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001f80:	4b42      	ldr	r3, [pc, #264]	@ (800208c <HAL_UART_MspInit+0x160>)
 8001f82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f86:	4a41      	ldr	r2, [pc, #260]	@ (800208c <HAL_UART_MspInit+0x160>)
 8001f88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001f8c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001f90:	4b3e      	ldr	r3, [pc, #248]	@ (800208c <HAL_UART_MspInit+0x160>)
 8001f92:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f96:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f9e:	4b3b      	ldr	r3, [pc, #236]	@ (800208c <HAL_UART_MspInit+0x160>)
 8001fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fa4:	4a39      	ldr	r2, [pc, #228]	@ (800208c <HAL_UART_MspInit+0x160>)
 8001fa6:	f043 0304 	orr.w	r3, r3, #4
 8001faa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fae:	4b37      	ldr	r3, [pc, #220]	@ (800208c <HAL_UART_MspInit+0x160>)
 8001fb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	613b      	str	r3, [r7, #16]
 8001fba:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC11     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 8001fbc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001fc0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001fd6:	2308      	movs	r3, #8
 8001fd8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fdc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	482b      	ldr	r0, [pc, #172]	@ (8002090 <HAL_UART_MspInit+0x164>)
 8001fe4:	f001 f9d4 	bl	8003390 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8001fe8:	e04a      	b.n	8002080 <HAL_UART_MspInit+0x154>
  else if(huart->Instance==USART1)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a29      	ldr	r2, [pc, #164]	@ (8002094 <HAL_UART_MspInit+0x168>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d145      	bne.n	8002080 <HAL_UART_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ff4:	f04f 0201 	mov.w	r2, #1
 8001ff8:	f04f 0300 	mov.w	r3, #0
 8001ffc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002000:	2300      	movs	r3, #0
 8002002:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002004:	f107 0318 	add.w	r3, r7, #24
 8002008:	4618      	mov	r0, r3
 800200a:	f004 fb3d 	bl	8006688 <HAL_RCCEx_PeriphCLKConfig>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <HAL_UART_MspInit+0xec>
      Error_Handler();
 8002014:	f7ff fb32 	bl	800167c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002018:	4b1c      	ldr	r3, [pc, #112]	@ (800208c <HAL_UART_MspInit+0x160>)
 800201a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800201e:	4a1b      	ldr	r2, [pc, #108]	@ (800208c <HAL_UART_MspInit+0x160>)
 8002020:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002024:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002028:	4b18      	ldr	r3, [pc, #96]	@ (800208c <HAL_UART_MspInit+0x160>)
 800202a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800202e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002032:	60fb      	str	r3, [r7, #12]
 8002034:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002036:	4b15      	ldr	r3, [pc, #84]	@ (800208c <HAL_UART_MspInit+0x160>)
 8002038:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800203c:	4a13      	ldr	r2, [pc, #76]	@ (800208c <HAL_UART_MspInit+0x160>)
 800203e:	f043 0301 	orr.w	r3, r3, #1
 8002042:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002046:	4b11      	ldr	r3, [pc, #68]	@ (800208c <HAL_UART_MspInit+0x160>)
 8002048:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800204c:	f003 0301 	and.w	r3, r3, #1
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8002054:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002058:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205c:	2302      	movs	r3, #2
 800205e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002068:	2300      	movs	r3, #0
 800206a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800206e:	2307      	movs	r3, #7
 8002070:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002074:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002078:	4619      	mov	r1, r3
 800207a:	4807      	ldr	r0, [pc, #28]	@ (8002098 <HAL_UART_MspInit+0x16c>)
 800207c:	f001 f988 	bl	8003390 <HAL_GPIO_Init>
}
 8002080:	bf00      	nop
 8002082:	37f8      	adds	r7, #248	@ 0xf8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40004c00 	.word	0x40004c00
 800208c:	46020c00 	.word	0x46020c00
 8002090:	42020800 	.word	0x42020800
 8002094:	40013800 	.word	0x40013800
 8002098:	42020000 	.word	0x42020000

0800209c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b0be      	sub	sp, #248	@ 0xf8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020b4:	f107 0318 	add.w	r3, r7, #24
 80020b8:	22c8      	movs	r2, #200	@ 0xc8
 80020ba:	2100      	movs	r1, #0
 80020bc:	4618      	mov	r0, r3
 80020be:	f008 fba7 	bl	800a810 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a38      	ldr	r2, [pc, #224]	@ (80021a8 <HAL_PCD_MspInit+0x10c>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d169      	bne.n	80021a0 <HAL_PCD_MspInit+0x104>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80020cc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80020d0:	f04f 0300 	mov.w	r3, #0
 80020d4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 80020d8:	2300      	movs	r3, #0
 80020da:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020de:	f107 0318 	add.w	r3, r7, #24
 80020e2:	4618      	mov	r0, r3
 80020e4:	f004 fad0 	bl	8006688 <HAL_RCCEx_PeriphCLKConfig>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_PCD_MspInit+0x56>
    {
      Error_Handler();
 80020ee:	f7ff fac5 	bl	800167c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020f2:	4b2e      	ldr	r3, [pc, #184]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 80020f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020f8:	4a2c      	ldr	r2, [pc, #176]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 80020fa:	f043 0301 	orr.w	r3, r3, #1
 80020fe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002102:	4b2a      	ldr	r3, [pc, #168]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 8002104:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	617b      	str	r3, [r7, #20]
 800210e:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 8002110:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002114:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002118:	2302      	movs	r3, #2
 800211a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002124:	2300      	movs	r3, #0
 8002126:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800212a:	230a      	movs	r3, #10
 800212c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002130:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002134:	4619      	mov	r1, r3
 8002136:	481e      	ldr	r0, [pc, #120]	@ (80021b0 <HAL_PCD_MspInit+0x114>)
 8002138:	f001 f92a 	bl	8003390 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800213c:	4b1b      	ldr	r3, [pc, #108]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 800213e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002142:	4a1a      	ldr	r2, [pc, #104]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 8002144:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002148:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800214c:	4b17      	ldr	r3, [pc, #92]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 800214e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002152:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002156:	613b      	str	r3, [r7, #16]
 8002158:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800215a:	4b14      	ldr	r3, [pc, #80]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 800215c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002160:	f003 0304 	and.w	r3, r3, #4
 8002164:	2b00      	cmp	r3, #0
 8002166:	d119      	bne.n	800219c <HAL_PCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002168:	4b10      	ldr	r3, [pc, #64]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 800216a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800216e:	4a0f      	ldr	r2, [pc, #60]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 8002170:	f043 0304 	orr.w	r3, r3, #4
 8002174:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002178:	4b0c      	ldr	r3, [pc, #48]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 800217a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800217e:	f003 0304 	and.w	r3, r3, #4
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8002186:	f002 ffb3 	bl	80050f0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800218a:	4b08      	ldr	r3, [pc, #32]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 800218c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002190:	4a06      	ldr	r2, [pc, #24]	@ (80021ac <HAL_PCD_MspInit+0x110>)
 8002192:	f023 0304 	bic.w	r3, r3, #4
 8002196:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800219a:	e001      	b.n	80021a0 <HAL_PCD_MspInit+0x104>
      HAL_PWREx_EnableVddUSB();
 800219c:	f002 ffa8 	bl	80050f0 <HAL_PWREx_EnableVddUSB>
}
 80021a0:	bf00      	nop
 80021a2:	37f8      	adds	r7, #248	@ 0xf8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	42040000 	.word	0x42040000
 80021ac:	46020c00 	.word	0x46020c00
 80021b0:	42020000 	.word	0x42020000

080021b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021b8:	bf00      	nop
 80021ba:	e7fd      	b.n	80021b8 <NMI_Handler+0x4>

080021bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021c0:	bf00      	nop
 80021c2:	e7fd      	b.n	80021c0 <HardFault_Handler+0x4>

080021c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021c8:	bf00      	nop
 80021ca:	e7fd      	b.n	80021c8 <MemManage_Handler+0x4>

080021cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021d0:	bf00      	nop
 80021d2:	e7fd      	b.n	80021d0 <BusFault_Handler+0x4>

080021d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021d8:	bf00      	nop
 80021da:	e7fd      	b.n	80021d8 <UsageFault_Handler+0x4>

080021dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr

080021ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021ea:	b480      	push	{r7}
 80021ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ee:	bf00      	nop
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800220a:	f000 f941 	bl	8002490 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800221c:	4a14      	ldr	r2, [pc, #80]	@ (8002270 <_sbrk+0x5c>)
 800221e:	4b15      	ldr	r3, [pc, #84]	@ (8002274 <_sbrk+0x60>)
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002228:	4b13      	ldr	r3, [pc, #76]	@ (8002278 <_sbrk+0x64>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d102      	bne.n	8002236 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002230:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <_sbrk+0x64>)
 8002232:	4a12      	ldr	r2, [pc, #72]	@ (800227c <_sbrk+0x68>)
 8002234:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002236:	4b10      	ldr	r3, [pc, #64]	@ (8002278 <_sbrk+0x64>)
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4413      	add	r3, r2
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	429a      	cmp	r2, r3
 8002242:	d207      	bcs.n	8002254 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002244:	f008 faec 	bl	800a820 <__errno>
 8002248:	4603      	mov	r3, r0
 800224a:	220c      	movs	r2, #12
 800224c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800224e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002252:	e009      	b.n	8002268 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002254:	4b08      	ldr	r3, [pc, #32]	@ (8002278 <_sbrk+0x64>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800225a:	4b07      	ldr	r3, [pc, #28]	@ (8002278 <_sbrk+0x64>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4413      	add	r3, r2
 8002262:	4a05      	ldr	r2, [pc, #20]	@ (8002278 <_sbrk+0x64>)
 8002264:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002266:	68fb      	ldr	r3, [r7, #12]
}
 8002268:	4618      	mov	r0, r3
 800226a:	3718      	adds	r7, #24
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	200c0000 	.word	0x200c0000
 8002274:	00000400 	.word	0x00000400
 8002278:	20000948 	.word	0x20000948
 800227c:	20000ac0 	.word	0x20000ac0

08002280 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002284:	4b18      	ldr	r3, [pc, #96]	@ (80022e8 <SystemInit+0x68>)
 8002286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800228a:	4a17      	ldr	r2, [pc, #92]	@ (80022e8 <SystemInit+0x68>)
 800228c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002290:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8002294:	4b15      	ldr	r3, [pc, #84]	@ (80022ec <SystemInit+0x6c>)
 8002296:	2201      	movs	r2, #1
 8002298:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800229a:	4b14      	ldr	r3, [pc, #80]	@ (80022ec <SystemInit+0x6c>)
 800229c:	2200      	movs	r2, #0
 800229e:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80022a0:	4b12      	ldr	r3, [pc, #72]	@ (80022ec <SystemInit+0x6c>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80022a6:	4b11      	ldr	r3, [pc, #68]	@ (80022ec <SystemInit+0x6c>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80022ac:	4b0f      	ldr	r3, [pc, #60]	@ (80022ec <SystemInit+0x6c>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a0e      	ldr	r2, [pc, #56]	@ (80022ec <SystemInit+0x6c>)
 80022b2:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80022b6:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80022ba:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80022bc:	4b0b      	ldr	r3, [pc, #44]	@ (80022ec <SystemInit+0x6c>)
 80022be:	2200      	movs	r2, #0
 80022c0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80022c2:	4b0a      	ldr	r3, [pc, #40]	@ (80022ec <SystemInit+0x6c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a09      	ldr	r2, [pc, #36]	@ (80022ec <SystemInit+0x6c>)
 80022c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022cc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80022ce:	4b07      	ldr	r3, [pc, #28]	@ (80022ec <SystemInit+0x6c>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022d4:	4b04      	ldr	r3, [pc, #16]	@ (80022e8 <SystemInit+0x68>)
 80022d6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80022da:	609a      	str	r2, [r3, #8]
  #endif
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	e000ed00 	.word	0xe000ed00
 80022ec:	46020c00 	.word	0x46020c00

080022f0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80022f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002328 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80022f4:	f7ff ffc4 	bl	8002280 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80022f8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80022fa:	e003      	b.n	8002304 <LoopCopyDataInit>

080022fc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80022fc:	4b0b      	ldr	r3, [pc, #44]	@ (800232c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80022fe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002300:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002302:	3104      	adds	r1, #4

08002304 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002304:	480a      	ldr	r0, [pc, #40]	@ (8002330 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002306:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002308:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800230a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800230c:	d3f6      	bcc.n	80022fc <CopyDataInit>
	ldr	r2, =_sbss
 800230e:	4a0a      	ldr	r2, [pc, #40]	@ (8002338 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002310:	e002      	b.n	8002318 <LoopFillZerobss>

08002312 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002312:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002314:	f842 3b04 	str.w	r3, [r2], #4

08002318 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002318:	4b08      	ldr	r3, [pc, #32]	@ (800233c <LoopForever+0x16>)
	cmp	r2, r3
 800231a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800231c:	d3f9      	bcc.n	8002312 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800231e:	f008 fa85 	bl	800a82c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002322:	f7fe f9a7 	bl	8000674 <main>

08002326 <LoopForever>:

LoopForever:
    b LoopForever
 8002326:	e7fe      	b.n	8002326 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002328:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 800232c:	0800b51c 	.word	0x0800b51c
	ldr	r0, =_sdata
 8002330:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002334:	2000005c 	.word	0x2000005c
	ldr	r2, =_sbss
 8002338:	2000005c 	.word	0x2000005c
	ldr	r3, = _ebss
 800233c:	20000abc 	.word	0x20000abc

08002340 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002340:	e7fe      	b.n	8002340 <ADC1_IRQHandler>
	...

08002344 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002348:	4b12      	ldr	r3, [pc, #72]	@ (8002394 <HAL_Init+0x50>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a11      	ldr	r2, [pc, #68]	@ (8002394 <HAL_Init+0x50>)
 800234e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002352:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002354:	2003      	movs	r0, #3
 8002356:	f000 f96e 	bl	8002636 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800235a:	f003 ffb7 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 800235e:	4602      	mov	r2, r0
 8002360:	4b0d      	ldr	r3, [pc, #52]	@ (8002398 <HAL_Init+0x54>)
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	f003 030f 	and.w	r3, r3, #15
 8002368:	490c      	ldr	r1, [pc, #48]	@ (800239c <HAL_Init+0x58>)
 800236a:	5ccb      	ldrb	r3, [r1, r3]
 800236c:	fa22 f303 	lsr.w	r3, r2, r3
 8002370:	4a0b      	ldr	r2, [pc, #44]	@ (80023a0 <HAL_Init+0x5c>)
 8002372:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002374:	2004      	movs	r0, #4
 8002376:	f000 f9a5 	bl	80026c4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800237a:	200f      	movs	r0, #15
 800237c:	f000 f812 	bl	80023a4 <HAL_InitTick>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e002      	b.n	8002390 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800238a:	f7ff f97d 	bl	8001688 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40022000 	.word	0x40022000
 8002398:	46020c00 	.word	0x46020c00
 800239c:	0800b2c8 	.word	0x0800b2c8
 80023a0:	20000000 	.word	0x20000000

080023a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80023ac:	2300      	movs	r3, #0
 80023ae:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80023b0:	4b33      	ldr	r3, [pc, #204]	@ (8002480 <HAL_InitTick+0xdc>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d101      	bne.n	80023bc <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e05c      	b.n	8002476 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80023bc:	4b31      	ldr	r3, [pc, #196]	@ (8002484 <HAL_InitTick+0xe0>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b04      	cmp	r3, #4
 80023c6:	d10c      	bne.n	80023e2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80023c8:	4b2f      	ldr	r3, [pc, #188]	@ (8002488 <HAL_InitTick+0xe4>)
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002480 <HAL_InitTick+0xdc>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	4619      	mov	r1, r3
 80023d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023da:	fbb2 f3f3 	udiv	r3, r2, r3
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	e037      	b.n	8002452 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80023e2:	f000 f9c7 	bl	8002774 <HAL_SYSTICK_GetCLKSourceConfig>
 80023e6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d023      	beq.n	8002436 <HAL_InitTick+0x92>
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d82d      	bhi.n	8002450 <HAL_InitTick+0xac>
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <HAL_InitTick+0x5e>
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d00d      	beq.n	800241c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002400:	e026      	b.n	8002450 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8002402:	4b21      	ldr	r3, [pc, #132]	@ (8002488 <HAL_InitTick+0xe4>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	4b1e      	ldr	r3, [pc, #120]	@ (8002480 <HAL_InitTick+0xdc>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	4619      	mov	r1, r3
 800240c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002410:	fbb3 f3f1 	udiv	r3, r3, r1
 8002414:	fbb2 f3f3 	udiv	r3, r2, r3
 8002418:	60fb      	str	r3, [r7, #12]
        break;
 800241a:	e01a      	b.n	8002452 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800241c:	4b18      	ldr	r3, [pc, #96]	@ (8002480 <HAL_InitTick+0xdc>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002426:	fbb3 f3f2 	udiv	r3, r3, r2
 800242a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800242e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002432:	60fb      	str	r3, [r7, #12]
        break;
 8002434:	e00d      	b.n	8002452 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002436:	4b12      	ldr	r3, [pc, #72]	@ (8002480 <HAL_InitTick+0xdc>)
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	461a      	mov	r2, r3
 800243c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002440:	fbb3 f3f2 	udiv	r3, r3, r2
 8002444:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002448:	fbb2 f3f3 	udiv	r3, r2, r3
 800244c:	60fb      	str	r3, [r7, #12]
        break;
 800244e:	e000      	b.n	8002452 <HAL_InitTick+0xae>
        break;
 8002450:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002452:	68f8      	ldr	r0, [r7, #12]
 8002454:	f000 f914 	bl	8002680 <HAL_SYSTICK_Config>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e009      	b.n	8002476 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002462:	2200      	movs	r2, #0
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800246a:	f000 f8ef 	bl	800264c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800246e:	4a07      	ldr	r2, [pc, #28]	@ (800248c <HAL_InitTick+0xe8>)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	20000008 	.word	0x20000008
 8002484:	e000e010 	.word	0xe000e010
 8002488:	20000000 	.word	0x20000000
 800248c:	20000004 	.word	0x20000004

08002490 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002494:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <HAL_IncTick+0x20>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	461a      	mov	r2, r3
 800249a:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <HAL_IncTick+0x24>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4413      	add	r3, r2
 80024a0:	4a04      	ldr	r2, [pc, #16]	@ (80024b4 <HAL_IncTick+0x24>)
 80024a2:	6013      	str	r3, [r2, #0]
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	20000008 	.word	0x20000008
 80024b4:	2000094c 	.word	0x2000094c

080024b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  return uwTick;
 80024bc:	4b03      	ldr	r3, [pc, #12]	@ (80024cc <HAL_GetTick+0x14>)
 80024be:	681b      	ldr	r3, [r3, #0]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	2000094c 	.word	0x2000094c

080024d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024d8:	f7ff ffee 	bl	80024b8 <HAL_GetTick>
 80024dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024e8:	d005      	beq.n	80024f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002514 <HAL_Delay+0x44>)
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	461a      	mov	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	4413      	add	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024f6:	bf00      	nop
 80024f8:	f7ff ffde 	bl	80024b8 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	429a      	cmp	r2, r3
 8002506:	d8f7      	bhi.n	80024f8 <HAL_Delay+0x28>
  {
  }
}
 8002508:	bf00      	nop
 800250a:	bf00      	nop
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000008 	.word	0x20000008

08002518 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002518:	b480      	push	{r7}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f003 0307 	and.w	r3, r3, #7
 8002526:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002528:	4b0c      	ldr	r3, [pc, #48]	@ (800255c <__NVIC_SetPriorityGrouping+0x44>)
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002534:	4013      	ands	r3, r2
 8002536:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002540:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002544:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002548:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800254a:	4a04      	ldr	r2, [pc, #16]	@ (800255c <__NVIC_SetPriorityGrouping+0x44>)
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	60d3      	str	r3, [r2, #12]
}
 8002550:	bf00      	nop
 8002552:	3714      	adds	r7, #20
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	e000ed00 	.word	0xe000ed00

08002560 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002564:	4b04      	ldr	r3, [pc, #16]	@ (8002578 <__NVIC_GetPriorityGrouping+0x18>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	0a1b      	lsrs	r3, r3, #8
 800256a:	f003 0307 	and.w	r3, r3, #7
}
 800256e:	4618      	mov	r0, r3
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	e000ed00 	.word	0xe000ed00

0800257c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	6039      	str	r1, [r7, #0]
 8002586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258c:	2b00      	cmp	r3, #0
 800258e:	db0a      	blt.n	80025a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	b2da      	uxtb	r2, r3
 8002594:	490c      	ldr	r1, [pc, #48]	@ (80025c8 <__NVIC_SetPriority+0x4c>)
 8002596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259a:	0112      	lsls	r2, r2, #4
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	440b      	add	r3, r1
 80025a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025a4:	e00a      	b.n	80025bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	4908      	ldr	r1, [pc, #32]	@ (80025cc <__NVIC_SetPriority+0x50>)
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	3b04      	subs	r3, #4
 80025b4:	0112      	lsls	r2, r2, #4
 80025b6:	b2d2      	uxtb	r2, r2
 80025b8:	440b      	add	r3, r1
 80025ba:	761a      	strb	r2, [r3, #24]
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	e000e100 	.word	0xe000e100
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b089      	sub	sp, #36	@ 0x24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f003 0307 	and.w	r3, r3, #7
 80025e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	f1c3 0307 	rsb	r3, r3, #7
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	bf28      	it	cs
 80025ee:	2304      	movcs	r3, #4
 80025f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3304      	adds	r3, #4
 80025f6:	2b06      	cmp	r3, #6
 80025f8:	d902      	bls.n	8002600 <NVIC_EncodePriority+0x30>
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3b03      	subs	r3, #3
 80025fe:	e000      	b.n	8002602 <NVIC_EncodePriority+0x32>
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002604:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43da      	mvns	r2, r3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	401a      	ands	r2, r3
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002618:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	fa01 f303 	lsl.w	r3, r1, r3
 8002622:	43d9      	mvns	r1, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	4313      	orrs	r3, r2
         );
}
 800262a:	4618      	mov	r0, r3
 800262c:	3724      	adds	r7, #36	@ 0x24
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b082      	sub	sp, #8
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f7ff ff6a 	bl	8002518 <__NVIC_SetPriorityGrouping>
}
 8002644:	bf00      	nop
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
 8002658:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800265a:	f7ff ff81 	bl	8002560 <__NVIC_GetPriorityGrouping>
 800265e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	68b9      	ldr	r1, [r7, #8]
 8002664:	6978      	ldr	r0, [r7, #20]
 8002666:	f7ff ffb3 	bl	80025d0 <NVIC_EncodePriority>
 800266a:	4602      	mov	r2, r0
 800266c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002670:	4611      	mov	r1, r2
 8002672:	4618      	mov	r0, r3
 8002674:	f7ff ff82 	bl	800257c <__NVIC_SetPriority>
}
 8002678:	bf00      	nop
 800267a:	3718      	adds	r7, #24
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	3b01      	subs	r3, #1
 800268c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002690:	d301      	bcc.n	8002696 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002692:	2301      	movs	r3, #1
 8002694:	e00d      	b.n	80026b2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8002696:	4a0a      	ldr	r2, [pc, #40]	@ (80026c0 <HAL_SYSTICK_Config+0x40>)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	3b01      	subs	r3, #1
 800269c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800269e:	4b08      	ldr	r3, [pc, #32]	@ (80026c0 <HAL_SYSTICK_Config+0x40>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80026a4:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <HAL_SYSTICK_Config+0x40>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a05      	ldr	r2, [pc, #20]	@ (80026c0 <HAL_SYSTICK_Config+0x40>)
 80026aa:	f043 0303 	orr.w	r3, r3, #3
 80026ae:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	e000e010 	.word	0xe000e010

080026c4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b04      	cmp	r3, #4
 80026d0:	d844      	bhi.n	800275c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80026d2:	a201      	add	r2, pc, #4	@ (adr r2, 80026d8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80026d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026d8:	080026fb 	.word	0x080026fb
 80026dc:	08002719 	.word	0x08002719
 80026e0:	0800273b 	.word	0x0800273b
 80026e4:	0800275d 	.word	0x0800275d
 80026e8:	080026ed 	.word	0x080026ed
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80026ec:	4b1f      	ldr	r3, [pc, #124]	@ (800276c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a1e      	ldr	r2, [pc, #120]	@ (800276c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80026f2:	f043 0304 	orr.w	r3, r3, #4
 80026f6:	6013      	str	r3, [r2, #0]
      break;
 80026f8:	e031      	b.n	800275e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80026fa:	4b1c      	ldr	r3, [pc, #112]	@ (800276c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a1b      	ldr	r2, [pc, #108]	@ (800276c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002700:	f023 0304 	bic.w	r3, r3, #4
 8002704:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8002706:	4b1a      	ldr	r3, [pc, #104]	@ (8002770 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002708:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800270c:	4a18      	ldr	r2, [pc, #96]	@ (8002770 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800270e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002712:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002716:	e022      	b.n	800275e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002718:	4b14      	ldr	r3, [pc, #80]	@ (800276c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a13      	ldr	r2, [pc, #76]	@ (800276c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800271e:	f023 0304 	bic.w	r3, r3, #4
 8002722:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8002724:	4b12      	ldr	r3, [pc, #72]	@ (8002770 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800272a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800272e:	4a10      	ldr	r2, [pc, #64]	@ (8002770 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002730:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002734:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002738:	e011      	b.n	800275e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800273a:	4b0c      	ldr	r3, [pc, #48]	@ (800276c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a0b      	ldr	r2, [pc, #44]	@ (800276c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002740:	f023 0304 	bic.w	r3, r3, #4
 8002744:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8002746:	4b0a      	ldr	r3, [pc, #40]	@ (8002770 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800274c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002750:	4a07      	ldr	r2, [pc, #28]	@ (8002770 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002752:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002756:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800275a:	e000      	b.n	800275e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800275c:	bf00      	nop
  }
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	e000e010 	.word	0xe000e010
 8002770:	46020c00 	.word	0x46020c00

08002774 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800277a:	4b19      	ldr	r3, [pc, #100]	@ (80027e0 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	2b00      	cmp	r3, #0
 8002784:	d002      	beq.n	800278c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002786:	2304      	movs	r3, #4
 8002788:	607b      	str	r3, [r7, #4]
 800278a:	e021      	b.n	80027d0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 800278c:	4b15      	ldr	r3, [pc, #84]	@ (80027e4 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 800278e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002792:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8002796:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800279e:	d011      	beq.n	80027c4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80027a6:	d810      	bhi.n	80027ca <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d004      	beq.n	80027b8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027b4:	d003      	beq.n	80027be <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80027b6:	e008      	b.n	80027ca <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80027b8:	2300      	movs	r3, #0
 80027ba:	607b      	str	r3, [r7, #4]
        break;
 80027bc:	e008      	b.n	80027d0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80027be:	2301      	movs	r3, #1
 80027c0:	607b      	str	r3, [r7, #4]
        break;
 80027c2:	e005      	b.n	80027d0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80027c4:	2302      	movs	r3, #2
 80027c6:	607b      	str	r3, [r7, #4]
        break;
 80027c8:	e002      	b.n	80027d0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80027ca:	2300      	movs	r3, #0
 80027cc:	607b      	str	r3, [r7, #4]
        break;
 80027ce:	bf00      	nop
    }
  }
  return systick_source;
 80027d0:	687b      	ldr	r3, [r7, #4]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	e000e010 	.word	0xe000e010
 80027e4:	46020c00 	.word	0x46020c00

080027e8 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80027f0:	f7ff fe62 	bl	80024b8 <HAL_GetTick>
 80027f4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d101      	bne.n	8002800 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e06b      	b.n	80028d8 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b02      	cmp	r3, #2
 800280a:	d008      	beq.n	800281e <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2220      	movs	r2, #32
 8002810:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e05c      	b.n	80028d8 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	695a      	ldr	r2, [r3, #20]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f042 0204 	orr.w	r2, r2, #4
 800282c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2205      	movs	r2, #5
 8002832:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002836:	e020      	b.n	800287a <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8002838:	f7ff fe3e 	bl	80024b8 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b05      	cmp	r3, #5
 8002844:	d919      	bls.n	800287a <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800284a:	f043 0210 	orr.w	r2, r3, #16
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2203      	movs	r2, #3
 8002856:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800285e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002862:	2b00      	cmp	r3, #0
 8002864:	d003      	beq.n	800286e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800286a:	2201      	movs	r2, #1
 800286c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e02e      	b.n	80028d8 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d0d7      	beq.n	8002838 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	695a      	ldr	r2, [r3, #20]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f042 0202 	orr.w	r2, r2, #2
 8002896:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2204      	movs	r2, #4
 800289c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80028a8:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d007      	beq.n	80028ce <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028c2:	2201      	movs	r2, #1
 80028c4:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2200      	movs	r2, #0
 80028cc:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e142      	b.n	8002b78 <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d106      	bne.n	800290c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7fe ff44 	bl	8001794 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	699a      	ldr	r2, [r3, #24]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f022 0210 	bic.w	r2, r2, #16
 800291a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800291c:	f7ff fdcc 	bl	80024b8 <HAL_GetTick>
 8002920:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002922:	e012      	b.n	800294a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002924:	f7ff fdc8 	bl	80024b8 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b0a      	cmp	r3, #10
 8002930:	d90b      	bls.n	800294a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002936:	f043 0201 	orr.w	r2, r3, #1
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2203      	movs	r2, #3
 8002942:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e116      	b.n	8002b78 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	f003 0308 	and.w	r3, r3, #8
 8002954:	2b08      	cmp	r3, #8
 8002956:	d0e5      	beq.n	8002924 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	699a      	ldr	r2, [r3, #24]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f042 0201 	orr.w	r2, r2, #1
 8002966:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002968:	f7ff fda6 	bl	80024b8 <HAL_GetTick>
 800296c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800296e:	e012      	b.n	8002996 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002970:	f7ff fda2 	bl	80024b8 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	2b0a      	cmp	r3, #10
 800297c:	d90b      	bls.n	8002996 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002982:	f043 0201 	orr.w	r2, r3, #1
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2203      	movs	r2, #3
 800298e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e0f0      	b.n	8002b78 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	f003 0301 	and.w	r3, r3, #1
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0e5      	beq.n	8002970 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	699a      	ldr	r2, [r3, #24]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f042 0202 	orr.w	r2, r2, #2
 80029b2:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80029b4:	4a72      	ldr	r2, [pc, #456]	@ (8002b80 <HAL_FDCAN_Init+0x2a0>)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	7c1b      	ldrb	r3, [r3, #16]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d108      	bne.n	80029d6 <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	699a      	ldr	r2, [r3, #24]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029d2:	619a      	str	r2, [r3, #24]
 80029d4:	e007      	b.n	80029e6 <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	699a      	ldr	r2, [r3, #24]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029e4:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	7c5b      	ldrb	r3, [r3, #17]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d108      	bne.n	8002a00 <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	699a      	ldr	r2, [r3, #24]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80029fc:	619a      	str	r2, [r3, #24]
 80029fe:	e007      	b.n	8002a10 <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	699a      	ldr	r2, [r3, #24]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002a0e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	7c9b      	ldrb	r3, [r3, #18]
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d108      	bne.n	8002a2a <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	699a      	ldr	r2, [r3, #24]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002a26:	619a      	str	r2, [r3, #24]
 8002a28:	e007      	b.n	8002a3a <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	699a      	ldr	r2, [r3, #24]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002a38:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	699a      	ldr	r2, [r3, #24]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002a5e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	691a      	ldr	r2, [r3, #16]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f022 0210 	bic.w	r2, r2, #16
 8002a6e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d108      	bne.n	8002a8a <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	699a      	ldr	r2, [r3, #24]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f042 0204 	orr.w	r2, r2, #4
 8002a86:	619a      	str	r2, [r3, #24]
 8002a88:	e02c      	b.n	8002ae4 <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d028      	beq.n	8002ae4 <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d01c      	beq.n	8002ad4 <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	699a      	ldr	r2, [r3, #24]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002aa8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	691a      	ldr	r2, [r3, #16]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f042 0210 	orr.w	r2, r2, #16
 8002ab8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	d110      	bne.n	8002ae4 <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	699a      	ldr	r2, [r3, #24]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f042 0220 	orr.w	r2, r2, #32
 8002ad0:	619a      	str	r2, [r3, #24]
 8002ad2:	e007      	b.n	8002ae4 <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	699a      	ldr	r2, [r3, #24]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f042 0220 	orr.w	r2, r2, #32
 8002ae2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	3b01      	subs	r3, #1
 8002af2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002af4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002afc:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	695b      	ldr	r3, [r3, #20]
 8002b04:	3b01      	subs	r3, #1
 8002b06:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002b0c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002b0e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b18:	d115      	bne.n	8002b46 <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b1e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b24:	3b01      	subs	r3, #1
 8002b26:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002b28:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002b32:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002b42:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002b44:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 fb45 	bl	80031ec <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2201      	movs	r2, #1
 8002b72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	4000a500 	.word	0x4000a500

08002b84 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b087      	sub	sp, #28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002b94:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002b96:	7dfb      	ldrb	r3, [r7, #23]
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d002      	beq.n	8002ba2 <HAL_FDCAN_ConfigFilter+0x1e>
 8002b9c:	7dfb      	ldrb	r3, [r7, #23]
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d13d      	bne.n	8002c1e <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d119      	bne.n	8002bde <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002bb6:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8002bbe:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	4413      	add	r3, r2
 8002bd4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	601a      	str	r2, [r3, #0]
 8002bdc:	e01d      	b.n	8002c1a <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	075a      	lsls	r2, r3, #29
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	079a      	lsls	r2, r3, #30
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	4413      	add	r3, r2
 8002c06:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	693a      	ldr	r2, [r7, #16]
 8002c0c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	3304      	adds	r3, #4
 8002c12:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	e006      	b.n	8002c2c <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c22:	f043 0202 	orr.w	r2, r3, #2
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
  }
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	371c      	adds	r7, #28
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d110      	bne.n	8002c6e <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2202      	movs	r2, #2
 8002c50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	699a      	ldr	r2, [r3, #24]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 0201 	bic.w	r2, r2, #1
 8002c62:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	e006      	b.n	8002c7c <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c72:	f043 0204 	orr.w	r2, r3, #4
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
  }
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d12c      	bne.n	8002cfa <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002ca8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d007      	beq.n	8002cc0 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cb4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e023      	b.n	8002d08 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002cc8:	0c1b      	lsrs	r3, r3, #16
 8002cca:	f003 0303 	and.w	r3, r3, #3
 8002cce:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	68b9      	ldr	r1, [r7, #8]
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f000 fade 	bl	8003298 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2101      	movs	r1, #1
 8002ce2:	697a      	ldr	r2, [r7, #20]
 8002ce4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ce8:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8002cec:	2201      	movs	r2, #1
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	409a      	lsls	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	e006      	b.n	8002d08 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cfe:	f043 0208 	orr.w	r2, r3, #8
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
  }
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3718      	adds	r7, #24
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}

08002d10 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b08b      	sub	sp, #44	@ 0x2c
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
 8002d1c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002d28:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8002d2a:	7efb      	ldrb	r3, [r7, #27]
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	f040 80e8 	bne.w	8002f02 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	2b40      	cmp	r3, #64	@ 0x40
 8002d36:	d137      	bne.n	8002da8 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d40:	f003 030f 	and.w	r3, r3, #15
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d107      	bne.n	8002d58 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d4c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e0db      	b.n	8002f10 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d68:	d10a      	bne.n	8002d80 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d72:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d7a:	d101      	bne.n	8002d80 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d88:	0a1b      	lsrs	r3, r3, #8
 8002d8a:	f003 0303 	and.w	r3, r3, #3
 8002d8e:	69fa      	ldr	r2, [r7, #28]
 8002d90:	4413      	add	r3, r2
 8002d92:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8002d98:	69fa      	ldr	r2, [r7, #28]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	4413      	add	r3, r2
 8002da0:	00db      	lsls	r3, r3, #3
 8002da2:	440b      	add	r3, r1
 8002da4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002da6:	e036      	b.n	8002e16 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002db0:	f003 030f 	and.w	r3, r3, #15
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d107      	bne.n	8002dc8 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dbc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e0a3      	b.n	8002f10 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dd8:	d10a      	bne.n	8002df0 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002de6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dea:	d101      	bne.n	8002df0 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002dec:	2301      	movs	r3, #1
 8002dee:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002df8:	0a1b      	lsrs	r3, r3, #8
 8002dfa:	f003 0303 	and.w	r3, r3, #3
 8002dfe:	69fa      	ldr	r2, [r7, #28]
 8002e00:	4413      	add	r3, r2
 8002e02:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002e08:	69fa      	ldr	r2, [r7, #28]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	00db      	lsls	r3, r3, #3
 8002e0e:	4413      	add	r3, r2
 8002e10:	00db      	lsls	r3, r3, #3
 8002e12:	440b      	add	r3, r1
 8002e14:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8002e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d107      	bne.n	8002e3a <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	0c9b      	lsrs	r3, r3, #18
 8002e30:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	e005      	b.n	8002e46 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8002e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e60:	3304      	adds	r3, #4
 8002e62:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	0c1b      	lsrs	r3, r3, #16
 8002e74:	f003 020f 	and.w	r2, r3, #15
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8002e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8002e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	0e1b      	lsrs	r3, r3, #24
 8002e9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	0fda      	lsrs	r2, r3, #31
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eae:	3304      	adds	r3, #4
 8002eb0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8002eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb4:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	623b      	str	r3, [r7, #32]
 8002eba:	e00a      	b.n	8002ed2 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8002ebc:	697a      	ldr	r2, [r7, #20]
 8002ebe:	6a3b      	ldr	r3, [r7, #32]
 8002ec0:	441a      	add	r2, r3
 8002ec2:	6839      	ldr	r1, [r7, #0]
 8002ec4:	6a3b      	ldr	r3, [r7, #32]
 8002ec6:	440b      	add	r3, r1
 8002ec8:	7812      	ldrb	r2, [r2, #0]
 8002eca:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002ecc:	6a3b      	ldr	r3, [r7, #32]
 8002ece:	3301      	adds	r3, #1
 8002ed0:	623b      	str	r3, [r7, #32]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	4a11      	ldr	r2, [pc, #68]	@ (8002f1c <HAL_FDCAN_GetRxMessage+0x20c>)
 8002ed8:	5cd3      	ldrb	r3, [r2, r3]
 8002eda:	461a      	mov	r2, r3
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d3ec      	bcc.n	8002ebc <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	2b40      	cmp	r3, #64	@ 0x40
 8002ee6:	d105      	bne.n	8002ef4 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	69fa      	ldr	r2, [r7, #28]
 8002eee:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8002ef2:	e004      	b.n	8002efe <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	69fa      	ldr	r2, [r7, #28]
 8002efa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8002efe:	2300      	movs	r3, #0
 8002f00:	e006      	b.n	8002f10 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f06:	f043 0208 	orr.w	r2, r3, #8
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
  }
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	372c      	adds	r7, #44	@ 0x2c
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr
 8002f1c:	0800b320 	.word	0x0800b320

08002f20 <HAL_FDCAN_GetProtocolStatus>:
  * @param  ProtocolStatus pointer to an FDCAN_ProtocolStatusTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetProtocolStatus(const FDCAN_HandleTypeDef *hfdcan,
                                              FDCAN_ProtocolStatusTypeDef *ProtocolStatus)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  uint32_t StatusReg;

  /* Read the protocol status register */
  StatusReg = READ_REG(hfdcan->Instance->PSR);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f30:	60fb      	str	r3, [r7, #12]

  /* Fill the protocol status structure */
  ProtocolStatus->LastErrorCode = (StatusReg & FDCAN_PSR_LEC);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f003 0207 	and.w	r2, r3, #7
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	601a      	str	r2, [r3, #0]
  ProtocolStatus->DataLastErrorCode = ((StatusReg & FDCAN_PSR_DLEC) >> FDCAN_PSR_DLEC_Pos);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	0a1b      	lsrs	r3, r3, #8
 8002f40:	f003 0207 	and.w	r2, r3, #7
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	605a      	str	r2, [r3, #4]
  ProtocolStatus->Activity = (StatusReg & FDCAN_PSR_ACT);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f003 0218 	and.w	r2, r3, #24
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	609a      	str	r2, [r3, #8]
  ProtocolStatus->ErrorPassive = ((StatusReg & FDCAN_PSR_EP) >> FDCAN_PSR_EP_Pos);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	095b      	lsrs	r3, r3, #5
 8002f56:	f003 0201 	and.w	r2, r3, #1
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	60da      	str	r2, [r3, #12]
  ProtocolStatus->Warning = ((StatusReg & FDCAN_PSR_EW) >> FDCAN_PSR_EW_Pos);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	099b      	lsrs	r3, r3, #6
 8002f62:	f003 0201 	and.w	r2, r3, #1
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	611a      	str	r2, [r3, #16]
  ProtocolStatus->BusOff = ((StatusReg & FDCAN_PSR_BO) >> FDCAN_PSR_BO_Pos);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	09db      	lsrs	r3, r3, #7
 8002f6e:	f003 0201 	and.w	r2, r3, #1
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	615a      	str	r2, [r3, #20]
  ProtocolStatus->RxESIflag = ((StatusReg & FDCAN_PSR_RESI) >> FDCAN_PSR_RESI_Pos);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	0adb      	lsrs	r3, r3, #11
 8002f7a:	f003 0201 	and.w	r2, r3, #1
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	619a      	str	r2, [r3, #24]
  ProtocolStatus->RxBRSflag = ((StatusReg & FDCAN_PSR_RBRS) >> FDCAN_PSR_RBRS_Pos);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	0b1b      	lsrs	r3, r3, #12
 8002f86:	f003 0201 	and.w	r2, r3, #1
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	61da      	str	r2, [r3, #28]
  ProtocolStatus->RxFDFflag = ((StatusReg & FDCAN_PSR_REDL) >> FDCAN_PSR_REDL_Pos);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	0b5b      	lsrs	r3, r3, #13
 8002f92:	f003 0201 	and.w	r2, r3, #1
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	621a      	str	r2, [r3, #32]
  ProtocolStatus->ProtocolException = ((StatusReg & FDCAN_PSR_PXE) >> FDCAN_PSR_PXE_Pos);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	0b9b      	lsrs	r3, r3, #14
 8002f9e:	f003 0201 	and.w	r2, r3, #1
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	625a      	str	r2, [r3, #36]	@ 0x24
  ProtocolStatus->TDCvalue = ((StatusReg & FDCAN_PSR_TDCV) >> FDCAN_PSR_TDCV_Pos);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	0c1b      	lsrs	r3, r3, #16
 8002faa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Return function status */
  return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3714      	adds	r7, #20
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b085      	sub	sp, #20
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	2b40      	cmp	r3, #64	@ 0x40
 8002fce:	d107      	bne.n	8002fe0 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fd8:	f003 030f 	and.w	r3, r3, #15
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	e006      	b.n	8002fee <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002fe8:	f003 030f 	and.w	r3, r3, #15
 8002fec:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8002fee:	68fb      	ldr	r3, [r7, #12]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3714      	adds	r7, #20
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(const FDCAN_HandleTypeDef *hfdcan)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800300c:	f003 0307 	and.w	r3, r3, #7
 8003010:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 8003012:	68fb      	ldr	r3, [r7, #12]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3714      	adds	r7, #20
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003020:	b480      	push	{r7}
 8003022:	b087      	sub	sp, #28
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003032:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003034:	7dfb      	ldrb	r3, [r7, #23]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d003      	beq.n	8003042 <HAL_FDCAN_ActivateNotification+0x22>
 800303a:	7dfb      	ldrb	r3, [r7, #23]
 800303c:	2b02      	cmp	r3, #2
 800303e:	f040 80c8 	bne.w	80031d2 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003048:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	f003 0307 	and.w	r3, r3, #7
 8003050:	2b00      	cmp	r3, #0
 8003052:	d004      	beq.n	800305e <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d03b      	beq.n	80030d6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003064:	2b00      	cmp	r3, #0
 8003066:	d004      	beq.n	8003072 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	f003 0302 	and.w	r3, r3, #2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d031      	beq.n	80030d6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003078:	2b00      	cmp	r3, #0
 800307a:	d004      	beq.n	8003086 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	f003 0304 	and.w	r3, r3, #4
 8003082:	2b00      	cmp	r3, #0
 8003084:	d027      	beq.n	80030d6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800308c:	2b00      	cmp	r3, #0
 800308e:	d004      	beq.n	800309a <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	2b00      	cmp	r3, #0
 8003098:	d01d      	beq.n	80030d6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d004      	beq.n	80030ae <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	f003 0310 	and.w	r3, r3, #16
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d013      	beq.n	80030d6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d004      	beq.n	80030c2 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	f003 0320 	and.w	r3, r3, #32
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d009      	beq.n	80030d6 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00c      	beq.n	80030e6 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d107      	bne.n	80030e6 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f042 0201 	orr.w	r2, r2, #1
 80030e4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d004      	beq.n	80030fa <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d13b      	bne.n	8003172 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003100:	2b00      	cmp	r3, #0
 8003102:	d004      	beq.n	800310e <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	f003 0302 	and.w	r3, r3, #2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d131      	bne.n	8003172 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003114:	2b00      	cmp	r3, #0
 8003116:	d004      	beq.n	8003122 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	f003 0304 	and.w	r3, r3, #4
 800311e:	2b00      	cmp	r3, #0
 8003120:	d127      	bne.n	8003172 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003128:	2b00      	cmp	r3, #0
 800312a:	d004      	beq.n	8003136 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	f003 0308 	and.w	r3, r3, #8
 8003132:	2b00      	cmp	r3, #0
 8003134:	d11d      	bne.n	8003172 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800313c:	2b00      	cmp	r3, #0
 800313e:	d004      	beq.n	800314a <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	f003 0310 	and.w	r3, r3, #16
 8003146:	2b00      	cmp	r3, #0
 8003148:	d113      	bne.n	8003172 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003150:	2b00      	cmp	r3, #0
 8003152:	d004      	beq.n	800315e <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	f003 0320 	and.w	r3, r3, #32
 800315a:	2b00      	cmp	r3, #0
 800315c:	d109      	bne.n	8003172 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00c      	beq.n	8003182 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d007      	beq.n	8003182 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f042 0202 	orr.w	r2, r2, #2
 8003180:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003188:	2b00      	cmp	r3, #0
 800318a:	d009      	beq.n	80031a0 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	687a      	ldr	r2, [r7, #4]
 800319a:	430a      	orrs	r2, r1
 800319c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d009      	beq.n	80031be <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	430a      	orrs	r2, r1
 80031ba:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68ba      	ldr	r2, [r7, #8]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 80031ce:	2300      	movs	r3, #0
 80031d0:	e006      	b.n	80031e0 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031d6:	f043 0202 	orr.w	r2, r3, #2
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
  }
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	371c      	adds	r7, #28
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80031f4:	4b27      	ldr	r3, [pc, #156]	@ (8003294 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80031f6:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68ba      	ldr	r2, [r7, #8]
 80031fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003206:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800320e:	041a      	lsls	r2, r3, #16
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	430a      	orrs	r2, r1
 8003216:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800322c:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003234:	061a      	lsls	r2, r3, #24
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	430a      	orrs	r2, r1
 800323c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	60fb      	str	r3, [r7, #12]
 800326c:	e005      	b.n	800327a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	3304      	adds	r3, #4
 8003278:	60fb      	str	r3, [r7, #12]
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	429a      	cmp	r2, r3
 8003284:	d3f3      	bcc.n	800326e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8003286:	bf00      	nop
 8003288:	bf00      	nop
 800328a:	3714      	adds	r7, #20
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	4000ac00 	.word	0x4000ac00

08003298 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8003298:	b480      	push	{r7}
 800329a:	b089      	sub	sp, #36	@ 0x24
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
 80032a4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10a      	bne.n	80032c4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80032b6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80032be:	4313      	orrs	r3, r2
 80032c0:	61fb      	str	r3, [r7, #28]
 80032c2:	e00a      	b.n	80032da <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80032cc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80032d2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80032d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80032d8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80032e4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80032ea:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80032f0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80032f8:	4313      	orrs	r3, r2
 80032fa:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	4613      	mov	r3, r2
 8003304:	00db      	lsls	r3, r3, #3
 8003306:	4413      	add	r3, r2
 8003308:	00db      	lsls	r3, r3, #3
 800330a:	440b      	add	r3, r1
 800330c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	69fa      	ldr	r2, [r7, #28]
 8003312:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	3304      	adds	r3, #4
 8003318:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	3304      	adds	r3, #4
 8003324:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	e020      	b.n	800336e <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	3303      	adds	r3, #3
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	4413      	add	r3, r2
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	3302      	adds	r3, #2
 800333c:	6879      	ldr	r1, [r7, #4]
 800333e:	440b      	add	r3, r1
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003344:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	3301      	adds	r3, #1
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	440b      	add	r3, r1
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003352:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8003354:	6879      	ldr	r1, [r7, #4]
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	440a      	add	r2, r1
 800335a:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800335c:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	3304      	adds	r3, #4
 8003366:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	3304      	adds	r3, #4
 800336c:	617b      	str	r3, [r7, #20]
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	4a06      	ldr	r2, [pc, #24]	@ (800338c <FDCAN_CopyMessageToRAM+0xf4>)
 8003374:	5cd3      	ldrb	r3, [r2, r3]
 8003376:	461a      	mov	r2, r3
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	4293      	cmp	r3, r2
 800337c:	d3d6      	bcc.n	800332c <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800337e:	bf00      	nop
 8003380:	bf00      	nop
 8003382:	3724      	adds	r7, #36	@ 0x24
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	0800b320 	.word	0x0800b320

08003390 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003390:	b480      	push	{r7}
 8003392:	b089      	sub	sp, #36	@ 0x24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800339a:	2300      	movs	r3, #0
 800339c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80033a2:	e1c2      	b.n	800372a <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	2101      	movs	r1, #1
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	fa01 f303 	lsl.w	r3, r1, r3
 80033b0:	4013      	ands	r3, r2
 80033b2:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	f000 81b2 	beq.w	8003724 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a55      	ldr	r2, [pc, #340]	@ (8003518 <HAL_GPIO_Init+0x188>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d15d      	bne.n	8003484 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 80033ce:	2201      	movs	r2, #1
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43db      	mvns	r3, r3
 80033d8:	69fa      	ldr	r2, [r7, #28]
 80033da:	4013      	ands	r3, r2
 80033dc:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f003 0201 	and.w	r2, r3, #1
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	69fa      	ldr	r2, [r7, #28]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	69fa      	ldr	r2, [r7, #28]
 80033f6:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 80033f8:	4a48      	ldr	r2, [pc, #288]	@ (800351c <HAL_GPIO_Init+0x18c>)
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003400:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8003402:	4a46      	ldr	r2, [pc, #280]	@ (800351c <HAL_GPIO_Init+0x18c>)
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	00db      	lsls	r3, r3, #3
 8003408:	4413      	add	r3, r2
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	08da      	lsrs	r2, r3, #3
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	3208      	adds	r2, #8
 8003416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800341a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	220f      	movs	r2, #15
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	43db      	mvns	r3, r3
 800342c:	69fa      	ldr	r2, [r7, #28]
 800342e:	4013      	ands	r3, r2
 8003430:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	f003 0307 	and.w	r3, r3, #7
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	220b      	movs	r2, #11
 800343c:	fa02 f303 	lsl.w	r3, r2, r3
 8003440:	69fa      	ldr	r2, [r7, #28]
 8003442:	4313      	orrs	r3, r2
 8003444:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	08da      	lsrs	r2, r3, #3
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	3208      	adds	r2, #8
 800344e:	69f9      	ldr	r1, [r7, #28]
 8003450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	2203      	movs	r2, #3
 8003460:	fa02 f303 	lsl.w	r3, r2, r3
 8003464:	43db      	mvns	r3, r3
 8003466:	69fa      	ldr	r2, [r7, #28]
 8003468:	4013      	ands	r3, r2
 800346a:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	2202      	movs	r2, #2
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	69fa      	ldr	r2, [r7, #28]
 8003478:	4313      	orrs	r3, r2
 800347a:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	69fa      	ldr	r2, [r7, #28]
 8003480:	601a      	str	r2, [r3, #0]
 8003482:	e067      	b.n	8003554 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	2b02      	cmp	r3, #2
 800348a:	d003      	beq.n	8003494 <HAL_GPIO_Init+0x104>
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	2b12      	cmp	r3, #18
 8003492:	d145      	bne.n	8003520 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	08da      	lsrs	r2, r3, #3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	3208      	adds	r2, #8
 800349c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034a0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	f003 0307 	and.w	r3, r3, #7
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	220f      	movs	r2, #15
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	43db      	mvns	r3, r3
 80034b2:	69fa      	ldr	r2, [r7, #28]
 80034b4:	4013      	ands	r3, r2
 80034b6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	f003 020f 	and.w	r2, r3, #15
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	69fa      	ldr	r2, [r7, #28]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	08da      	lsrs	r2, r3, #3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	3208      	adds	r2, #8
 80034da:	69f9      	ldr	r1, [r7, #28]
 80034dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	2203      	movs	r2, #3
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	69fa      	ldr	r2, [r7, #28]
 80034f4:	4013      	ands	r3, r2
 80034f6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f003 0203 	and.w	r2, r3, #3
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	69fa      	ldr	r2, [r7, #28]
 800350a:	4313      	orrs	r3, r2
 800350c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	69fa      	ldr	r2, [r7, #28]
 8003512:	601a      	str	r2, [r3, #0]
 8003514:	e01e      	b.n	8003554 <HAL_GPIO_Init+0x1c4>
 8003516:	bf00      	nop
 8003518:	46020000 	.word	0x46020000
 800351c:	0800b330 	.word	0x0800b330
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8003520:	693b      	ldr	r3, [r7, #16]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	005b      	lsls	r3, r3, #1
 800352a:	2203      	movs	r2, #3
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	43db      	mvns	r3, r3
 8003532:	69fa      	ldr	r2, [r7, #28]
 8003534:	4013      	ands	r3, r2
 8003536:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f003 0203 	and.w	r2, r3, #3
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	005b      	lsls	r3, r3, #1
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	69fa      	ldr	r2, [r7, #28]
 800354a:	4313      	orrs	r3, r2
 800354c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	69fa      	ldr	r2, [r7, #28]
 8003552:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d00b      	beq.n	8003574 <HAL_GPIO_Init+0x1e4>
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	2b02      	cmp	r3, #2
 8003562:	d007      	beq.n	8003574 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003568:	2b11      	cmp	r3, #17
 800356a:	d003      	beq.n	8003574 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	2b12      	cmp	r3, #18
 8003572:	d130      	bne.n	80035d6 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	2203      	movs	r2, #3
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	43db      	mvns	r3, r3
 8003586:	69fa      	ldr	r2, [r7, #28]
 8003588:	4013      	ands	r3, r2
 800358a:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	68da      	ldr	r2, [r3, #12]
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	fa02 f303 	lsl.w	r3, r2, r3
 8003598:	69fa      	ldr	r2, [r7, #28]
 800359a:	4313      	orrs	r3, r2
 800359c:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	69fa      	ldr	r2, [r7, #28]
 80035a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80035aa:	2201      	movs	r2, #1
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	fa02 f303 	lsl.w	r3, r2, r3
 80035b2:	43db      	mvns	r3, r3
 80035b4:	69fa      	ldr	r2, [r7, #28]
 80035b6:	4013      	ands	r3, r2
 80035b8:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	091b      	lsrs	r3, r3, #4
 80035c0:	f003 0201 	and.w	r2, r3, #1
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	69fa      	ldr	r2, [r7, #28]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	69fa      	ldr	r2, [r7, #28]
 80035d4:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	2b03      	cmp	r3, #3
 80035dc:	d107      	bne.n	80035ee <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 80035e2:	2b03      	cmp	r3, #3
 80035e4:	d11b      	bne.n	800361e <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d017      	beq.n	800361e <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	2203      	movs	r2, #3
 80035fa:	fa02 f303 	lsl.w	r3, r2, r3
 80035fe:	43db      	mvns	r3, r3
 8003600:	69fa      	ldr	r2, [r7, #28]
 8003602:	4013      	ands	r3, r2
 8003604:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	689a      	ldr	r2, [r3, #8]
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	005b      	lsls	r3, r3, #1
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	69fa      	ldr	r2, [r7, #28]
 8003614:	4313      	orrs	r3, r2
 8003616:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	69fa      	ldr	r2, [r7, #28]
 800361c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d07c      	beq.n	8003724 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800362a:	4a47      	ldr	r2, [pc, #284]	@ (8003748 <HAL_GPIO_Init+0x3b8>)
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	089b      	lsrs	r3, r3, #2
 8003630:	3318      	adds	r3, #24
 8003632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003636:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	f003 0303 	and.w	r3, r3, #3
 800363e:	00db      	lsls	r3, r3, #3
 8003640:	220f      	movs	r2, #15
 8003642:	fa02 f303 	lsl.w	r3, r2, r3
 8003646:	43db      	mvns	r3, r3
 8003648:	69fa      	ldr	r2, [r7, #28]
 800364a:	4013      	ands	r3, r2
 800364c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	0a9a      	lsrs	r2, r3, #10
 8003652:	4b3e      	ldr	r3, [pc, #248]	@ (800374c <HAL_GPIO_Init+0x3bc>)
 8003654:	4013      	ands	r3, r2
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	f002 0203 	and.w	r2, r2, #3
 800365c:	00d2      	lsls	r2, r2, #3
 800365e:	4093      	lsls	r3, r2
 8003660:	69fa      	ldr	r2, [r7, #28]
 8003662:	4313      	orrs	r3, r2
 8003664:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003666:	4938      	ldr	r1, [pc, #224]	@ (8003748 <HAL_GPIO_Init+0x3b8>)
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	089b      	lsrs	r3, r3, #2
 800366c:	3318      	adds	r3, #24
 800366e:	69fa      	ldr	r2, [r7, #28]
 8003670:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003674:	4b34      	ldr	r3, [pc, #208]	@ (8003748 <HAL_GPIO_Init+0x3b8>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	43db      	mvns	r3, r3
 800367e:	69fa      	ldr	r2, [r7, #28]
 8003680:	4013      	ands	r3, r2
 8003682:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d003      	beq.n	8003698 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8003690:	69fa      	ldr	r2, [r7, #28]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	4313      	orrs	r3, r2
 8003696:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8003698:	4a2b      	ldr	r2, [pc, #172]	@ (8003748 <HAL_GPIO_Init+0x3b8>)
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800369e:	4b2a      	ldr	r3, [pc, #168]	@ (8003748 <HAL_GPIO_Init+0x3b8>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	43db      	mvns	r3, r3
 80036a8:	69fa      	ldr	r2, [r7, #28]
 80036aa:	4013      	ands	r3, r2
 80036ac:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d003      	beq.n	80036c2 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 80036ba:	69fa      	ldr	r2, [r7, #28]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	4313      	orrs	r3, r2
 80036c0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80036c2:	4a21      	ldr	r2, [pc, #132]	@ (8003748 <HAL_GPIO_Init+0x3b8>)
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80036c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003748 <HAL_GPIO_Init+0x3b8>)
 80036ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036ce:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	43db      	mvns	r3, r3
 80036d4:	69fa      	ldr	r2, [r7, #28]
 80036d6:	4013      	ands	r3, r2
 80036d8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 80036e6:	69fa      	ldr	r2, [r7, #28]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 80036ee:	4a16      	ldr	r2, [pc, #88]	@ (8003748 <HAL_GPIO_Init+0x3b8>)
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80036f6:	4b14      	ldr	r3, [pc, #80]	@ (8003748 <HAL_GPIO_Init+0x3b8>)
 80036f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036fc:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	43db      	mvns	r3, r3
 8003702:	69fa      	ldr	r2, [r7, #28]
 8003704:	4013      	ands	r3, r2
 8003706:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d003      	beq.n	800371c <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8003714:	69fa      	ldr	r2, [r7, #28]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	4313      	orrs	r3, r2
 800371a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 800371c:	4a0a      	ldr	r2, [pc, #40]	@ (8003748 <HAL_GPIO_Init+0x3b8>)
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8003724:	697b      	ldr	r3, [r7, #20]
 8003726:	3301      	adds	r3, #1
 8003728:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	fa22 f303 	lsr.w	r3, r2, r3
 8003734:	2b00      	cmp	r3, #0
 8003736:	f47f ae35 	bne.w	80033a4 <HAL_GPIO_Init+0x14>
  }
}
 800373a:	bf00      	nop
 800373c:	bf00      	nop
 800373e:	3724      	adds	r7, #36	@ 0x24
 8003740:	46bd      	mov	sp, r7
 8003742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003746:	4770      	bx	lr
 8003748:	46022000 	.word	0x46022000
 800374c:	002f7f7f 	.word	0x002f7f7f

08003750 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	460b      	mov	r3, r1
 800375a:	807b      	strh	r3, [r7, #2]
 800375c:	4613      	mov	r3, r2
 800375e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003760:	787b      	ldrb	r3, [r7, #1]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d003      	beq.n	800376e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003766:	887a      	ldrh	r2, [r7, #2]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 800376c:	e002      	b.n	8003774 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800376e:	887a      	ldrh	r2, [r7, #2]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003774:	bf00      	nop
 8003776:	370c      	adds	r7, #12
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003780:	b480      	push	{r7}
 8003782:	b085      	sub	sp, #20
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	460b      	mov	r3, r1
 800378a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	695b      	ldr	r3, [r3, #20]
 8003790:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003792:	887a      	ldrh	r2, [r7, #2]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	4013      	ands	r3, r2
 8003798:	041a      	lsls	r2, r3, #16
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	43d9      	mvns	r1, r3
 800379e:	887b      	ldrh	r3, [r7, #2]
 80037a0:	400b      	ands	r3, r1
 80037a2:	431a      	orrs	r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	619a      	str	r2, [r3, #24]
}
 80037a8:	bf00      	nop
 80037aa:	3714      	adds	r7, #20
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e08d      	b.n	80038e2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d106      	bne.n	80037e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7fe f844 	bl	8001868 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2224      	movs	r2, #36	@ 0x24
 80037e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f022 0201 	bic.w	r2, r2, #1
 80037f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	685a      	ldr	r2, [r3, #4]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003804:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003814:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d107      	bne.n	800382e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689a      	ldr	r2, [r3, #8]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800382a:	609a      	str	r2, [r3, #8]
 800382c:	e006      	b.n	800383c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	689a      	ldr	r2, [r3, #8]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800383a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	2b02      	cmp	r3, #2
 8003842:	d108      	bne.n	8003856 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003852:	605a      	str	r2, [r3, #4]
 8003854:	e007      	b.n	8003866 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	685a      	ldr	r2, [r3, #4]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003864:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	6812      	ldr	r2, [r2, #0]
 8003870:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003874:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003878:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68da      	ldr	r2, [r3, #12]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003888:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	691a      	ldr	r2, [r3, #16]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	430a      	orrs	r2, r1
 80038a2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	69d9      	ldr	r1, [r3, #28]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a1a      	ldr	r2, [r3, #32]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	430a      	orrs	r2, r1
 80038b2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f042 0201 	orr.w	r2, r2, #1
 80038c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2220      	movs	r2, #32
 80038ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}

080038ea <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80038ea:	b480      	push	{r7}
 80038ec:	b083      	sub	sp, #12
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
 80038f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b20      	cmp	r3, #32
 80038fe:	d138      	bne.n	8003972 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800390a:	2302      	movs	r3, #2
 800390c:	e032      	b.n	8003974 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2224      	movs	r2, #36	@ 0x24
 800391a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0201 	bic.w	r2, r2, #1
 800392c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800393c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	6819      	ldr	r1, [r3, #0]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	683a      	ldr	r2, [r7, #0]
 800394a:	430a      	orrs	r2, r1
 800394c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 0201 	orr.w	r2, r2, #1
 800395c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2220      	movs	r2, #32
 8003962:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800396e:	2300      	movs	r3, #0
 8003970:	e000      	b.n	8003974 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003972:	2302      	movs	r3, #2
  }
}
 8003974:	4618      	mov	r0, r3
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003980:	b480      	push	{r7}
 8003982:	b085      	sub	sp, #20
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003990:	b2db      	uxtb	r3, r3
 8003992:	2b20      	cmp	r3, #32
 8003994:	d139      	bne.n	8003a0a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800399c:	2b01      	cmp	r3, #1
 800399e:	d101      	bne.n	80039a4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80039a0:	2302      	movs	r3, #2
 80039a2:	e033      	b.n	8003a0c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2224      	movs	r2, #36	@ 0x24
 80039b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0201 	bic.w	r2, r2, #1
 80039c2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80039d2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	021b      	lsls	r3, r3, #8
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	4313      	orrs	r3, r2
 80039dc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f042 0201 	orr.w	r2, r2, #1
 80039f4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2220      	movs	r2, #32
 80039fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2200      	movs	r2, #0
 8003a02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a06:	2300      	movs	r3, #0
 8003a08:	e000      	b.n	8003a0c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a0a:	2302      	movs	r3, #2
  }
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3714      	adds	r7, #20
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b085      	sub	sp, #20
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a20:	2300      	movs	r3, #0
 8003a22:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8003a24:	4b0b      	ldr	r3, [pc, #44]	@ (8003a54 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d002      	beq.n	8003a36 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	73fb      	strb	r3, [r7, #15]
 8003a34:	e007      	b.n	8003a46 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8003a36:	4b07      	ldr	r3, [pc, #28]	@ (8003a54 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f023 0204 	bic.w	r2, r3, #4
 8003a3e:	4905      	ldr	r1, [pc, #20]	@ (8003a54 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	600b      	str	r3, [r1, #0]
  }

  return status;
 8003a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3714      	adds	r7, #20
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr
 8003a54:	40030400 	.word	0x40030400

08003a58 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003a5c:	4b05      	ldr	r3, [pc, #20]	@ (8003a74 <HAL_ICACHE_Enable+0x1c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a04      	ldr	r2, [pc, #16]	@ (8003a74 <HAL_ICACHE_Enable+0x1c>)
 8003a62:	f043 0301 	orr.w	r3, r3, #1
 8003a66:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003a68:	2300      	movs	r3, #0
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	40030400 	.word	0x40030400

08003a78 <HAL_MDF_Init>:
  *         in the MDF_InitTypeDef structure and initialize the associated handle.
  * @param  hmdf MDF handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_MDF_Init(MDF_HandleTypeDef *hmdf)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a80:	2300      	movs	r3, #0
 8003a82:	73fb      	strb	r3, [r7, #15]

  /* Check MDF handle */
  if (hmdf == NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d102      	bne.n	8003a90 <HAL_MDF_Init+0x18>
  {
    status = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	73fb      	strb	r3, [r7, #15]
 8003a8e:	e141      	b.n	8003d14 <HAL_MDF_Init+0x29c>
    assert_param(IS_MDF_ALL_INSTANCE(hmdf->Instance));
    assert_param(IS_MDF_FILTER_BITSTREAM(hmdf->Init.FilterBistream));
    assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.SerialInterface.Activation));

    /* Check that instance has not been already initialized */
    if (a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] != NULL)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f000 f947 	bl	8003d28 <MDF_GetHandleNumberFromInstance>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	4a86      	ldr	r2, [pc, #536]	@ (8003cb8 <HAL_MDF_Init+0x240>)
 8003a9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d002      	beq.n	8003aac <HAL_MDF_Init+0x34>
    {
      status = HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	73fb      	strb	r3, [r7, #15]
 8003aaa:	e133      	b.n	8003d14 <HAL_MDF_Init+0x29c>
        hmdf->MspInitCallback = HAL_MDF_MspInit;
      }
      hmdf->MspInitCallback(hmdf);
#else /* USE_HAL_MDF_REGISTER_CALLBACKS */
      /* Call MDF MSP init function */
      HAL_MDF_MspInit(hmdf);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f7fd fe07 	bl	80016c0 <HAL_MDF_MspInit>
#endif /* USE_HAL_MDF_REGISTER_CALLBACKS */

      /* Configure common parameters only for first MDF or ADF instance */
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 8003ab2:	4b82      	ldr	r3, [pc, #520]	@ (8003cbc <HAL_MDF_Init+0x244>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d11d      	bne.n	8003af6 <HAL_MDF_Init+0x7e>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a80      	ldr	r2, [pc, #512]	@ (8003cc0 <HAL_MDF_Init+0x248>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d023      	beq.n	8003b0c <HAL_MDF_Init+0x94>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a7e      	ldr	r2, [pc, #504]	@ (8003cc4 <HAL_MDF_Init+0x24c>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d01e      	beq.n	8003b0c <HAL_MDF_Init+0x94>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a7d      	ldr	r2, [pc, #500]	@ (8003cc8 <HAL_MDF_Init+0x250>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d019      	beq.n	8003b0c <HAL_MDF_Init+0x94>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a7b      	ldr	r2, [pc, #492]	@ (8003ccc <HAL_MDF_Init+0x254>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d014      	beq.n	8003b0c <HAL_MDF_Init+0x94>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a7a      	ldr	r2, [pc, #488]	@ (8003cd0 <HAL_MDF_Init+0x258>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d00f      	beq.n	8003b0c <HAL_MDF_Init+0x94>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a78      	ldr	r2, [pc, #480]	@ (8003cd4 <HAL_MDF_Init+0x25c>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d00a      	beq.n	8003b0c <HAL_MDF_Init+0x94>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 8003af6:	4b78      	ldr	r3, [pc, #480]	@ (8003cd8 <HAL_MDF_Init+0x260>)
 8003af8:	681b      	ldr	r3, [r3, #0]
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	f040 8090 	bne.w	8003c20 <HAL_MDF_Init+0x1a8>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a75      	ldr	r2, [pc, #468]	@ (8003cdc <HAL_MDF_Init+0x264>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	f040 808a 	bne.w	8003c20 <HAL_MDF_Init+0x1a8>
      {
        MDF_TypeDef *mdfBase;
        /* Get MDF base according instance */
        mdfBase = (IS_ADF_INSTANCE(hmdf->Instance)) ? ADF1 : MDF1;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a72      	ldr	r2, [pc, #456]	@ (8003cdc <HAL_MDF_Init+0x264>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d101      	bne.n	8003b1a <HAL_MDF_Init+0xa2>
 8003b16:	4b72      	ldr	r3, [pc, #456]	@ (8003ce0 <HAL_MDF_Init+0x268>)
 8003b18:	e000      	b.n	8003b1c <HAL_MDF_Init+0xa4>
 8003b1a:	4b72      	ldr	r3, [pc, #456]	@ (8003ce4 <HAL_MDF_Init+0x26c>)
 8003b1c:	60bb      	str	r3, [r7, #8]

        /* Check clock generator status */
        if ((mdfBase->CKGCR & MDF_CKGCR_CCKACTIVE) != 0U)
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	da02      	bge.n	8003b2c <HAL_MDF_Init+0xb4>
        {
          status = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	73fb      	strb	r3, [r7, #15]
 8003b2a:	e079      	b.n	8003c20 <HAL_MDF_Init+0x1a8>
        }
        else
        {
          /* Configure number of interleaved filters for MDF instance */
          if (IS_MDF_INSTANCE(hmdf->Instance))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a63      	ldr	r2, [pc, #396]	@ (8003cc0 <HAL_MDF_Init+0x248>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d018      	beq.n	8003b68 <HAL_MDF_Init+0xf0>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a62      	ldr	r2, [pc, #392]	@ (8003cc4 <HAL_MDF_Init+0x24c>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d013      	beq.n	8003b68 <HAL_MDF_Init+0xf0>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a60      	ldr	r2, [pc, #384]	@ (8003cc8 <HAL_MDF_Init+0x250>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d00e      	beq.n	8003b68 <HAL_MDF_Init+0xf0>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a5f      	ldr	r2, [pc, #380]	@ (8003ccc <HAL_MDF_Init+0x254>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d009      	beq.n	8003b68 <HAL_MDF_Init+0xf0>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a5d      	ldr	r2, [pc, #372]	@ (8003cd0 <HAL_MDF_Init+0x258>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d004      	beq.n	8003b68 <HAL_MDF_Init+0xf0>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a5c      	ldr	r2, [pc, #368]	@ (8003cd4 <HAL_MDF_Init+0x25c>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d10d      	bne.n	8003b84 <HAL_MDF_Init+0x10c>
          {
            assert_param(IS_MDF_INTERLEAVED_FILTERS(hmdf->Init.CommonParam.InterleavedFilters));
            mdfBase->GCR &= ~(MDF_GCR_ILVNB);
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	601a      	str	r2, [r3, #0]
            mdfBase->GCR |= (hmdf->Init.CommonParam.InterleavedFilters << MDF_GCR_ILVNB_Pos);
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	011b      	lsls	r3, r3, #4
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	601a      	str	r2, [r3, #0]

          /* Configure processing clock divider, output clock divider,
             output clock pins and output clock generation trigger */
          assert_param(IS_MDF_PROC_CLOCK_DIVIDER(hmdf->Init.CommonParam.ProcClockDivider));
          assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Activation));
          mdfBase->CKGCR = 0U;
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	2200      	movs	r2, #0
 8003b88:	605a      	str	r2, [r3, #4]
          mdfBase->CKGCR |= ((hmdf->Init.CommonParam.ProcClockDivider - 1U) << MDF_CKGCR_PROCDIV_Pos);
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	3b01      	subs	r3, #1
 8003b94:	061b      	lsls	r3, r3, #24
 8003b96:	431a      	orrs	r2, r3
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	605a      	str	r2, [r3, #4]
          if (hmdf->Init.CommonParam.OutputClock.Activation == ENABLE)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	7b1b      	ldrb	r3, [r3, #12]
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d137      	bne.n	8003c14 <HAL_MDF_Init+0x19c>
          {
            assert_param(IS_MDF_OUTPUT_CLOCK_PINS(hmdf->Init.CommonParam.OutputClock.Pins));
            assert_param(IS_MDF_OUTPUT_CLOCK_DIVIDER(hmdf->Init.CommonParam.OutputClock.Divider));
            assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Trigger.Activation));
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	3b01      	subs	r3, #1
 8003bae:	0419      	lsls	r1, r3, #16
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691b      	ldr	r3, [r3, #16]
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8003bb4:	4319      	orrs	r1, r3
                               (hmdf->Init.CommonParam.OutputClock.Pins >> 4U));
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	091b      	lsrs	r3, r3, #4
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8003bbc:	430b      	orrs	r3, r1
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8003bbe:	431a      	orrs	r2, r3
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	605a      	str	r2, [r3, #4]
            if (hmdf->Init.CommonParam.OutputClock.Trigger.Activation == ENABLE)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	7e1b      	ldrb	r3, [r3, #24]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d123      	bne.n	8003c14 <HAL_MDF_Init+0x19c>
            {
              if (IS_MDF_INSTANCE(hmdf->Instance))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a3b      	ldr	r2, [pc, #236]	@ (8003cc0 <HAL_MDF_Init+0x248>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d012      	beq.n	8003bfc <HAL_MDF_Init+0x184>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a3a      	ldr	r2, [pc, #232]	@ (8003cc4 <HAL_MDF_Init+0x24c>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d00d      	beq.n	8003bfc <HAL_MDF_Init+0x184>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a38      	ldr	r2, [pc, #224]	@ (8003cc8 <HAL_MDF_Init+0x250>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d008      	beq.n	8003bfc <HAL_MDF_Init+0x184>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a37      	ldr	r2, [pc, #220]	@ (8003ccc <HAL_MDF_Init+0x254>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d003      	beq.n	8003bfc <HAL_MDF_Init+0x184>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a35      	ldr	r2, [pc, #212]	@ (8003cd0 <HAL_MDF_Init+0x258>)
 8003bfa:	4293      	cmp	r3, r2
              else /* ADF instance */
              {
                assert_param(IS_ADF_OUTPUT_CLOCK_TRIGGER_SOURCE(hmdf->Init.CommonParam.OutputClock.Trigger.Source));
              }
              assert_param(IS_MDF_OUTPUT_CLOCK_TRIGGER_EDGE(hmdf->Init.CommonParam.OutputClock.Trigger.Edge));
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	685a      	ldr	r2, [r3, #4]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	69d9      	ldr	r1, [r3, #28]
                                 hmdf->Init.CommonParam.OutputClock.Trigger.Edge |
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a1b      	ldr	r3, [r3, #32]
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8003c08:	430b      	orrs	r3, r1
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	f043 0210 	orr.w	r2, r3, #16
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	605a      	str	r2, [r3, #4]
                                 MDF_CKGCR_CKGMOD);
            }
          }

          /* Activate clock generator */
          mdfBase->CKGCR |= MDF_CKGCR_CKDEN;
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f043 0201 	orr.w	r2, r3, #1
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Configure serial interface */
      if ((status == HAL_OK) && (hmdf->Init.SerialInterface.Activation == ENABLE))
 8003c20:	7bfb      	ldrb	r3, [r7, #15]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d128      	bne.n	8003c78 <HAL_MDF_Init+0x200>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d123      	bne.n	8003c78 <HAL_MDF_Init+0x200>
      {
        /* Check serial interface status */
        if ((hmdf->Instance->SITFCR & MDF_SITFCR_SITFACTIVE) != 0U)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	da02      	bge.n	8003c40 <HAL_MDF_Init+0x1c8>
        {
          status = HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	73fb      	strb	r3, [r7, #15]
 8003c3e:	e01b      	b.n	8003c78 <HAL_MDF_Init+0x200>
        {
          /* Configure mode, clock source and threshold */
          assert_param(IS_MDF_SITF_MODE(hmdf->Init.SerialInterface.Mode));
          assert_param(IS_MDF_SITF_CLOCK_SOURCE(hmdf->Init.SerialInterface.ClockSource));
          assert_param(IS_MDF_SITF_THRESHOLD(hmdf->Init.SerialInterface.Threshold));
          hmdf->Instance->SITFCR = 0U;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2200      	movs	r2, #0
 8003c46:	601a      	str	r2, [r3, #0]
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	6819      	ldr	r1, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c52:	021a      	lsls	r2, r3, #8
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8003c58:	431a      	orrs	r2, r3
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5e:	431a      	orrs	r2, r3
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	430a      	orrs	r2, r1
 8003c66:	601a      	str	r2, [r3, #0]

          /* Activate serial interface */
          hmdf->Instance->SITFCR |= MDF_SITFCR_SITFEN;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f042 0201 	orr.w	r2, r2, #1
 8003c76:	601a      	str	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8003c78:	7bfb      	ldrb	r3, [r7, #15]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d14a      	bne.n	8003d14 <HAL_MDF_Init+0x29c>
      {
        /* Configure filter bitstream */
        hmdf->Instance->BSMXCR &= ~(MDF_BSMXCR_BSSEL);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 021f 	bic.w	r2, r2, #31
 8003c8c:	605a      	str	r2, [r3, #4]
        hmdf->Instance->BSMXCR |= hmdf->Init.FilterBistream;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	6859      	ldr	r1, [r3, #4]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	605a      	str	r2, [r3, #4]

        /* Update instance counter and table */
        if (IS_ADF_INSTANCE(hmdf->Instance))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a0d      	ldr	r2, [pc, #52]	@ (8003cdc <HAL_MDF_Init+0x264>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d11e      	bne.n	8003ce8 <HAL_MDF_Init+0x270>
        {
          v_adf1InstanceCounter++;
 8003caa:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd8 <HAL_MDF_Init+0x260>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	3301      	adds	r3, #1
 8003cb0:	4a09      	ldr	r2, [pc, #36]	@ (8003cd8 <HAL_MDF_Init+0x260>)
 8003cb2:	6013      	str	r3, [r2, #0]
 8003cb4:	e01d      	b.n	8003cf2 <HAL_MDF_Init+0x27a>
 8003cb6:	bf00      	nop
 8003cb8:	20000958 	.word	0x20000958
 8003cbc:	20000950 	.word	0x20000950
 8003cc0:	40025080 	.word	0x40025080
 8003cc4:	40025100 	.word	0x40025100
 8003cc8:	40025180 	.word	0x40025180
 8003ccc:	40025200 	.word	0x40025200
 8003cd0:	40025280 	.word	0x40025280
 8003cd4:	40025300 	.word	0x40025300
 8003cd8:	20000954 	.word	0x20000954
 8003cdc:	46024080 	.word	0x46024080
 8003ce0:	46024000 	.word	0x46024000
 8003ce4:	40025000 	.word	0x40025000
        }
        else /* MDF instance */
        {
          v_mdf1InstanceCounter++;
 8003ce8:	4b0d      	ldr	r3, [pc, #52]	@ (8003d20 <HAL_MDF_Init+0x2a8>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	3301      	adds	r3, #1
 8003cee:	4a0c      	ldr	r2, [pc, #48]	@ (8003d20 <HAL_MDF_Init+0x2a8>)
 8003cf0:	6013      	str	r3, [r2, #0]
        }
        a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] = hmdf;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f000 f816 	bl	8003d28 <MDF_GetHandleNumberFromInstance>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	4909      	ldr	r1, [pc, #36]	@ (8003d24 <HAL_MDF_Init+0x2ac>)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

        /* Update error code and state */
        hmdf->ErrorCode = MDF_ERROR_NONE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	641a      	str	r2, [r3, #64]	@ 0x40
        hmdf->State     = HAL_MDF_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      }
    }
  }

  /* Return function status */
  return status;
 8003d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	20000950 	.word	0x20000950
 8003d24:	20000958 	.word	0x20000958

08003d28 <MDF_GetHandleNumberFromInstance>:
  * @brief  This function allows to get the handle number from instance.
  * @param  pInstance MDF instance.
  * @retval Instance number.
  */
static uint32_t MDF_GetHandleNumberFromInstance(const MDF_Filter_TypeDef *const pInstance)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  uint32_t handle_number;

  /* Get handle number from instance */
  if (pInstance == MDF1_Filter0)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a19      	ldr	r2, [pc, #100]	@ (8003d98 <MDF_GetHandleNumberFromInstance+0x70>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d102      	bne.n	8003d3e <MDF_GetHandleNumberFromInstance+0x16>
  {
    handle_number = 0U;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	60fb      	str	r3, [r7, #12]
 8003d3c:	e024      	b.n	8003d88 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter1)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a16      	ldr	r2, [pc, #88]	@ (8003d9c <MDF_GetHandleNumberFromInstance+0x74>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d102      	bne.n	8003d4c <MDF_GetHandleNumberFromInstance+0x24>
  {
    handle_number = 1U;
 8003d46:	2301      	movs	r3, #1
 8003d48:	60fb      	str	r3, [r7, #12]
 8003d4a:	e01d      	b.n	8003d88 <MDF_GetHandleNumberFromInstance+0x60>
  }
#if !defined(STM32U535xx) && !defined(STM32U545xx)
  else if (pInstance == MDF1_Filter2)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a14      	ldr	r2, [pc, #80]	@ (8003da0 <MDF_GetHandleNumberFromInstance+0x78>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d102      	bne.n	8003d5a <MDF_GetHandleNumberFromInstance+0x32>
  {
    handle_number = 2U;
 8003d54:	2302      	movs	r3, #2
 8003d56:	60fb      	str	r3, [r7, #12]
 8003d58:	e016      	b.n	8003d88 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter3)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a11      	ldr	r2, [pc, #68]	@ (8003da4 <MDF_GetHandleNumberFromInstance+0x7c>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d102      	bne.n	8003d68 <MDF_GetHandleNumberFromInstance+0x40>
  {
    handle_number = 3U;
 8003d62:	2303      	movs	r3, #3
 8003d64:	60fb      	str	r3, [r7, #12]
 8003d66:	e00f      	b.n	8003d88 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter4)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a0f      	ldr	r2, [pc, #60]	@ (8003da8 <MDF_GetHandleNumberFromInstance+0x80>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d102      	bne.n	8003d76 <MDF_GetHandleNumberFromInstance+0x4e>
  {
    handle_number = 4U;
 8003d70:	2304      	movs	r3, #4
 8003d72:	60fb      	str	r3, [r7, #12]
 8003d74:	e008      	b.n	8003d88 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter5)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a0c      	ldr	r2, [pc, #48]	@ (8003dac <MDF_GetHandleNumberFromInstance+0x84>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d102      	bne.n	8003d84 <MDF_GetHandleNumberFromInstance+0x5c>
  {
    handle_number = 5U;
 8003d7e:	2305      	movs	r3, #5
 8003d80:	60fb      	str	r3, [r7, #12]
 8003d82:	e001      	b.n	8003d88 <MDF_GetHandleNumberFromInstance+0x60>
  }
  else /* ADF1_Filter0 */
  {
    handle_number = 6U;
 8003d84:	2306      	movs	r3, #6
 8003d86:	60fb      	str	r3, [r7, #12]
  {
    handle_number = 2U;
  }
#endif /* !defined(STM32U535xx) && !defined(STM32U545xx) */

  return handle_number;
 8003d88:	68fb      	ldr	r3, [r7, #12]
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3714      	adds	r7, #20
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	40025080 	.word	0x40025080
 8003d9c:	40025100 	.word	0x40025100
 8003da0:	40025180 	.word	0x40025180
 8003da4:	40025200 	.word	0x40025200
 8003da8:	40025280 	.word	0x40025280
 8003dac:	40025300 	.word	0x40025300

08003db0 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f043 0201 	orr.w	r2, r3, #1
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	601a      	str	r2, [r3, #0]
}
 8003dc4:	bf00      	nop
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b086      	sub	sp, #24
 8003dd4:	af02      	add	r7, sp, #8
 8003dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003ddc:	f7fe fb6c 	bl	80024b8 <HAL_GetTick>
 8003de0:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d102      	bne.n	8003dee <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	73fb      	strb	r3, [r7, #15]
 8003dec:	e0a5      	b.n	8003f3a <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2200      	movs	r2, #0
 8003df2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f040 809e 	bne.w	8003f3a <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	f7fd fd9a 	bl	8001938 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003e04:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f000 f912 	bl	8004032 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	689a      	ldr	r2, [r3, #8]
 8003e14:	4b4b      	ldr	r3, [pc, #300]	@ (8003f44 <HAL_OSPI_Init+0x174>)
 8003e16:	4013      	ands	r3, r2
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	68d1      	ldr	r1, [r2, #12]
 8003e1c:	687a      	ldr	r2, [r7, #4]
 8003e1e:	6912      	ldr	r2, [r2, #16]
 8003e20:	3a01      	subs	r2, #1
 8003e22:	0412      	lsls	r2, r2, #16
 8003e24:	4311      	orrs	r1, r2
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	6952      	ldr	r2, [r2, #20]
 8003e2a:	3a01      	subs	r2, #1
 8003e2c:	0212      	lsls	r2, r2, #8
 8003e2e:	4311      	orrs	r1, r2
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e34:	4311      	orrs	r1, r2
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	69d2      	ldr	r2, [r2, #28]
 8003e3a:	4311      	orrs	r1, r2
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	6812      	ldr	r2, [r2, #0]
 8003e40:	430b      	orrs	r3, r1
 8003e42:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a1a      	ldr	r2, [r3, #32]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	430a      	orrs	r2, r1
 8003e58:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e5e:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003e74:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	3b01      	subs	r3, #1
 8003e86:	021a      	lsls	r2, r3, #8
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e94:	9300      	str	r3, [sp, #0]
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	2120      	movs	r1, #32
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f000 fdcd 	bl	8004a3c <OSPI_WaitFlagStateUntilTimeout>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d146      	bne.n	8003f3a <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eba:	1e5a      	subs	r2, r3, #1
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689a      	ldr	r2, [r3, #8]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003ee2:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eee:	431a      	orrs	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f042 0201 	orr.w	r2, r2, #1
 8003f08:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d107      	bne.n	8003f22 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	689a      	ldr	r2, [r3, #8]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 0202 	orr.w	r2, r2, #2
 8003f20:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f2a:	d103      	bne.n	8003f34 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	651a      	str	r2, [r3, #80]	@ 0x50
 8003f32:	e002      	b.n	8003f3a <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2202      	movs	r2, #2
 8003f38:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8003f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	f8e0c0f4 	.word	0xf8e0c0f4

08003f48 <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b088      	sub	sp, #32
 8003f4c:	af02      	add	r7, sp, #8
 8003f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f50:	2300      	movs	r3, #0
 8003f52:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8003f54:	f7fe fab0 	bl	80024b8 <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f5e:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d104      	bne.n	8003f74 <HAL_OSPI_Abort+0x2c>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f003 0304 	and.w	r3, r3, #4
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d052      	beq.n	800401a <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0304 	and.w	r3, r3, #4
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d014      	beq.n	8003fac <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 0204 	bic.w	r2, r2, #4
 8003f90:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7fe fc26 	bl	80027e8 <HAL_DMA_Abort>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
 8003fa0:	7dfb      	ldrb	r3, [r7, #23]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d002      	beq.n	8003fac <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2204      	movs	r2, #4
 8003faa:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	f003 0320 	and.w	r3, r3, #32
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d02b      	beq.n	8004012 <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f042 0202 	orr.w	r2, r2, #2
 8003fc8:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fce:	9300      	str	r3, [sp, #0]
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	2102      	movs	r1, #2
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 fd30 	bl	8004a3c <OSPI_WaitFlagStateUntilTimeout>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8003fe0:	7dfb      	ldrb	r3, [r7, #23]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d11f      	bne.n	8004026 <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2202      	movs	r2, #2
 8003fec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff2:	9300      	str	r3, [sp, #0]
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	2120      	movs	r1, #32
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f000 fd1e 	bl	8004a3c <OSPI_WaitFlagStateUntilTimeout>
 8004000:	4603      	mov	r3, r0
 8004002:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8004004:	7dfb      	ldrb	r3, [r7, #23]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d10d      	bne.n	8004026 <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2202      	movs	r2, #2
 800400e:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8004010:	e009      	b.n	8004026 <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2202      	movs	r2, #2
 8004016:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8004018:	e005      	b.n	8004026 <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2210      	movs	r2, #16
 8004022:	655a      	str	r2, [r3, #84]	@ 0x54
 8004024:	e000      	b.n	8004028 <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8004026:	bf00      	nop
  }

  /* Return function status */
  return status;
 8004028:	7dfb      	ldrb	r3, [r7, #23]
}
 800402a:	4618      	mov	r0, r3
 800402c:	3718      	adds	r7, #24
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}

08004032 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004032:	b480      	push	{r7}
 8004034:	b083      	sub	sp, #12
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
 800403a:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	683a      	ldr	r2, [r7, #0]
 8004040:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b094      	sub	sp, #80	@ 0x50
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800405c:	2300      	movs	r3, #0
 800405e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8004062:	2300      	movs	r3, #0
 8004064:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a9d      	ldr	r2, [pc, #628]	@ (80042e4 <HAL_OSPIM_Config+0x294>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d105      	bne.n	800407e <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8004072:	2300      	movs	r3, #0
 8004074:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 8004076:	2301      	movs	r3, #1
 8004078:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 800407c:	e004      	b.n	8004088 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800407e:	2301      	movs	r3, #1
 8004080:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 8004082:	2300      	movs	r3, #0
 8004084:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004088:	2300      	movs	r3, #0
 800408a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800408e:	e01d      	b.n	80040cc <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8004090:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004094:	3301      	adds	r3, #1
 8004096:	b2d8      	uxtb	r0, r3
 8004098:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800409c:	f107 0114 	add.w	r1, r7, #20
 80040a0:	4613      	mov	r3, r2
 80040a2:	005b      	lsls	r3, r3, #1
 80040a4:	4413      	add	r3, r2
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	440b      	add	r3, r1
 80040aa:	4619      	mov	r1, r3
 80040ac:	f000 fd06 	bl	8004abc <OSPIM_GetConfig>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d005      	beq.n	80040c2 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2208      	movs	r2, #8
 80040c0:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80040c2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80040c6:	3301      	adds	r3, #1
 80040c8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80040cc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d9dd      	bls.n	8004090 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 80040d4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f040 84a2 	bne.w	8004a22 <HAL_OSPIM_Config+0x9d2>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80040de:	4b81      	ldr	r3, [pc, #516]	@ (80042e4 <HAL_OSPIM_Config+0x294>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00b      	beq.n	8004102 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80040ea:	4b7e      	ldr	r3, [pc, #504]	@ (80042e4 <HAL_OSPIM_Config+0x294>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a7d      	ldr	r2, [pc, #500]	@ (80042e4 <HAL_OSPIM_Config+0x294>)
 80040f0:	f023 0301 	bic.w	r3, r3, #1
 80040f4:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 80040f6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80040fa:	f043 0301 	orr.w	r3, r3, #1
 80040fe:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004102:	4b79      	ldr	r3, [pc, #484]	@ (80042e8 <HAL_OSPIM_Config+0x298>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00b      	beq.n	8004126 <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800410e:	4b76      	ldr	r3, [pc, #472]	@ (80042e8 <HAL_OSPIM_Config+0x298>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a75      	ldr	r2, [pc, #468]	@ (80042e8 <HAL_OSPIM_Config+0x298>)
 8004114:	f023 0301 	bic.w	r3, r3, #1
 8004118:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800411a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800411e:	f043 0302 	orr.w	r3, r3, #2
 8004122:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004126:	4971      	ldr	r1, [pc, #452]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 8004128:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800412a:	4613      	mov	r3, r2
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	4413      	add	r3, r2
 8004130:	00db      	lsls	r3, r3, #3
 8004132:	3350      	adds	r3, #80	@ 0x50
 8004134:	443b      	add	r3, r7
 8004136:	3b34      	subs	r3, #52	@ 0x34
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	3b01      	subs	r3, #1
 800413c:	009b      	lsls	r3, r3, #2
 800413e:	440b      	add	r3, r1
 8004140:	6859      	ldr	r1, [r3, #4]
 8004142:	486a      	ldr	r0, [pc, #424]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 8004144:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004146:	4613      	mov	r3, r2
 8004148:	005b      	lsls	r3, r3, #1
 800414a:	4413      	add	r3, r2
 800414c:	00db      	lsls	r3, r3, #3
 800414e:	3350      	adds	r3, #80	@ 0x50
 8004150:	443b      	add	r3, r7
 8004152:	3b34      	subs	r3, #52	@ 0x34
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	3b01      	subs	r3, #1
 8004158:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800415c:	009b      	lsls	r3, r3, #2
 800415e:	4403      	add	r3, r0
 8004160:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8004162:	4b62      	ldr	r3, [pc, #392]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	f000 80c0 	beq.w	80042f0 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8004170:	4b5e      	ldr	r3, [pc, #376]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a5d      	ldr	r2, [pc, #372]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 8004176:	f023 0301 	bic.w	r3, r3, #1
 800417a:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 800417c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004180:	2b01      	cmp	r3, #1
 8004182:	f040 8162 	bne.w	800444a <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 8004186:	4959      	ldr	r1, [pc, #356]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 8004188:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800418c:	4613      	mov	r3, r2
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	4413      	add	r3, r2
 8004192:	00db      	lsls	r3, r3, #3
 8004194:	3350      	adds	r3, #80	@ 0x50
 8004196:	443b      	add	r3, r7
 8004198:	3b3c      	subs	r3, #60	@ 0x3c
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	3b01      	subs	r3, #1
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	6859      	ldr	r1, [r3, #4]
 80041a4:	4851      	ldr	r0, [pc, #324]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 80041a6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80041aa:	4613      	mov	r3, r2
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	4413      	add	r3, r2
 80041b0:	00db      	lsls	r3, r3, #3
 80041b2:	3350      	adds	r3, #80	@ 0x50
 80041b4:	443b      	add	r3, r7
 80041b6:	3b3c      	subs	r3, #60	@ 0x3c
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	3b01      	subs	r3, #1
 80041bc:	f041 0202 	orr.w	r2, r1, #2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	4403      	add	r3, r0
 80041c4:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80041c6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80041ca:	4613      	mov	r3, r2
 80041cc:	005b      	lsls	r3, r3, #1
 80041ce:	4413      	add	r3, r2
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	3350      	adds	r3, #80	@ 0x50
 80041d4:	443b      	add	r3, r7
 80041d6:	3b38      	subs	r3, #56	@ 0x38
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d01f      	beq.n	800421e <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 80041de:	4943      	ldr	r1, [pc, #268]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 80041e0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80041e4:	4613      	mov	r3, r2
 80041e6:	005b      	lsls	r3, r3, #1
 80041e8:	4413      	add	r3, r2
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	3350      	adds	r3, #80	@ 0x50
 80041ee:	443b      	add	r3, r7
 80041f0:	3b38      	subs	r3, #56	@ 0x38
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	3b01      	subs	r3, #1
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	440b      	add	r3, r1
 80041fa:	6859      	ldr	r1, [r3, #4]
 80041fc:	483b      	ldr	r0, [pc, #236]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 80041fe:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004202:	4613      	mov	r3, r2
 8004204:	005b      	lsls	r3, r3, #1
 8004206:	4413      	add	r3, r2
 8004208:	00db      	lsls	r3, r3, #3
 800420a:	3350      	adds	r3, #80	@ 0x50
 800420c:	443b      	add	r3, r7
 800420e:	3b38      	subs	r3, #56	@ 0x38
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	3b01      	subs	r3, #1
 8004214:	f041 0220 	orr.w	r2, r1, #32
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	4403      	add	r3, r0
 800421c:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800421e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004222:	4613      	mov	r3, r2
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	4413      	add	r3, r2
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	3350      	adds	r3, #80	@ 0x50
 800422c:	443b      	add	r3, r7
 800422e:	3b30      	subs	r3, #48	@ 0x30
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d023      	beq.n	800427e <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8004236:	492d      	ldr	r1, [pc, #180]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 8004238:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800423c:	4613      	mov	r3, r2
 800423e:	005b      	lsls	r3, r3, #1
 8004240:	4413      	add	r3, r2
 8004242:	00db      	lsls	r3, r3, #3
 8004244:	3350      	adds	r3, #80	@ 0x50
 8004246:	443b      	add	r3, r7
 8004248:	3b30      	subs	r3, #48	@ 0x30
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	3b01      	subs	r3, #1
 800424e:	f003 0301 	and.w	r3, r3, #1
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	440b      	add	r3, r1
 8004256:	6859      	ldr	r1, [r3, #4]
 8004258:	4824      	ldr	r0, [pc, #144]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 800425a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800425e:	4613      	mov	r3, r2
 8004260:	005b      	lsls	r3, r3, #1
 8004262:	4413      	add	r3, r2
 8004264:	00db      	lsls	r3, r3, #3
 8004266:	3350      	adds	r3, #80	@ 0x50
 8004268:	443b      	add	r3, r7
 800426a:	3b30      	subs	r3, #48	@ 0x30
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	3b01      	subs	r3, #1
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4403      	add	r3, r0
 800427c:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800427e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004282:	4613      	mov	r3, r2
 8004284:	005b      	lsls	r3, r3, #1
 8004286:	4413      	add	r3, r2
 8004288:	00db      	lsls	r3, r3, #3
 800428a:	3350      	adds	r3, #80	@ 0x50
 800428c:	443b      	add	r3, r7
 800428e:	3b2c      	subs	r3, #44	@ 0x2c
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2b00      	cmp	r3, #0
 8004294:	f000 80d9 	beq.w	800444a <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8004298:	4914      	ldr	r1, [pc, #80]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 800429a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800429e:	4613      	mov	r3, r2
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	4413      	add	r3, r2
 80042a4:	00db      	lsls	r3, r3, #3
 80042a6:	3350      	adds	r3, #80	@ 0x50
 80042a8:	443b      	add	r3, r7
 80042aa:	3b2c      	subs	r3, #44	@ 0x2c
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	3b01      	subs	r3, #1
 80042b0:	f003 0301 	and.w	r3, r3, #1
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	440b      	add	r3, r1
 80042b8:	6859      	ldr	r1, [r3, #4]
 80042ba:	480c      	ldr	r0, [pc, #48]	@ (80042ec <HAL_OSPIM_Config+0x29c>)
 80042bc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80042c0:	4613      	mov	r3, r2
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	4413      	add	r3, r2
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	3350      	adds	r3, #80	@ 0x50
 80042ca:	443b      	add	r3, r7
 80042cc:	3b2c      	subs	r3, #44	@ 0x2c
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	3b01      	subs	r3, #1
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	4403      	add	r3, r0
 80042de:	605a      	str	r2, [r3, #4]
 80042e0:	e0b3      	b.n	800444a <HAL_OSPIM_Config+0x3fa>
 80042e2:	bf00      	nop
 80042e4:	420d1400 	.word	0x420d1400
 80042e8:	420d2400 	.word	0x420d2400
 80042ec:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 80042f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042f2:	4613      	mov	r3, r2
 80042f4:	005b      	lsls	r3, r3, #1
 80042f6:	4413      	add	r3, r2
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	3350      	adds	r3, #80	@ 0x50
 80042fc:	443b      	add	r3, r7
 80042fe:	3b3c      	subs	r3, #60	@ 0x3c
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2b00      	cmp	r3, #0
 8004304:	f000 80a1 	beq.w	800444a <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004308:	4995      	ldr	r1, [pc, #596]	@ (8004560 <HAL_OSPIM_Config+0x510>)
 800430a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800430c:	4613      	mov	r3, r2
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	4413      	add	r3, r2
 8004312:	00db      	lsls	r3, r3, #3
 8004314:	3350      	adds	r3, #80	@ 0x50
 8004316:	443b      	add	r3, r7
 8004318:	3b3c      	subs	r3, #60	@ 0x3c
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	3b01      	subs	r3, #1
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	440b      	add	r3, r1
 8004322:	6859      	ldr	r1, [r3, #4]
 8004324:	488e      	ldr	r0, [pc, #568]	@ (8004560 <HAL_OSPIM_Config+0x510>)
 8004326:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004328:	4613      	mov	r3, r2
 800432a:	005b      	lsls	r3, r3, #1
 800432c:	4413      	add	r3, r2
 800432e:	00db      	lsls	r3, r3, #3
 8004330:	3350      	adds	r3, #80	@ 0x50
 8004332:	443b      	add	r3, r7
 8004334:	3b3c      	subs	r3, #60	@ 0x3c
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	3b01      	subs	r3, #1
 800433a:	f021 0201 	bic.w	r2, r1, #1
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	4403      	add	r3, r0
 8004342:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8004344:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004346:	4613      	mov	r3, r2
 8004348:	005b      	lsls	r3, r3, #1
 800434a:	4413      	add	r3, r2
 800434c:	00db      	lsls	r3, r3, #3
 800434e:	3350      	adds	r3, #80	@ 0x50
 8004350:	443b      	add	r3, r7
 8004352:	3b38      	subs	r3, #56	@ 0x38
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d01d      	beq.n	8004396 <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800435a:	4981      	ldr	r1, [pc, #516]	@ (8004560 <HAL_OSPIM_Config+0x510>)
 800435c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800435e:	4613      	mov	r3, r2
 8004360:	005b      	lsls	r3, r3, #1
 8004362:	4413      	add	r3, r2
 8004364:	00db      	lsls	r3, r3, #3
 8004366:	3350      	adds	r3, #80	@ 0x50
 8004368:	443b      	add	r3, r7
 800436a:	3b38      	subs	r3, #56	@ 0x38
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	3b01      	subs	r3, #1
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	440b      	add	r3, r1
 8004374:	6859      	ldr	r1, [r3, #4]
 8004376:	487a      	ldr	r0, [pc, #488]	@ (8004560 <HAL_OSPIM_Config+0x510>)
 8004378:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800437a:	4613      	mov	r3, r2
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	4413      	add	r3, r2
 8004380:	00db      	lsls	r3, r3, #3
 8004382:	3350      	adds	r3, #80	@ 0x50
 8004384:	443b      	add	r3, r7
 8004386:	3b38      	subs	r3, #56	@ 0x38
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	3b01      	subs	r3, #1
 800438c:	f021 0210 	bic.w	r2, r1, #16
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	4403      	add	r3, r0
 8004394:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004396:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004398:	4613      	mov	r3, r2
 800439a:	005b      	lsls	r3, r3, #1
 800439c:	4413      	add	r3, r2
 800439e:	00db      	lsls	r3, r3, #3
 80043a0:	3350      	adds	r3, #80	@ 0x50
 80043a2:	443b      	add	r3, r7
 80043a4:	3b30      	subs	r3, #48	@ 0x30
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d021      	beq.n	80043f0 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 80043ac:	496c      	ldr	r1, [pc, #432]	@ (8004560 <HAL_OSPIM_Config+0x510>)
 80043ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043b0:	4613      	mov	r3, r2
 80043b2:	005b      	lsls	r3, r3, #1
 80043b4:	4413      	add	r3, r2
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	3350      	adds	r3, #80	@ 0x50
 80043ba:	443b      	add	r3, r7
 80043bc:	3b30      	subs	r3, #48	@ 0x30
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	3b01      	subs	r3, #1
 80043c2:	f003 0301 	and.w	r3, r3, #1
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	440b      	add	r3, r1
 80043ca:	6859      	ldr	r1, [r3, #4]
 80043cc:	4864      	ldr	r0, [pc, #400]	@ (8004560 <HAL_OSPIM_Config+0x510>)
 80043ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043d0:	4613      	mov	r3, r2
 80043d2:	005b      	lsls	r3, r3, #1
 80043d4:	4413      	add	r3, r2
 80043d6:	00db      	lsls	r3, r3, #3
 80043d8:	3350      	adds	r3, #80	@ 0x50
 80043da:	443b      	add	r3, r7
 80043dc:	3b30      	subs	r3, #48	@ 0x30
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	3b01      	subs	r3, #1
 80043e2:	f003 0301 	and.w	r3, r3, #1
 80043e6:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	4403      	add	r3, r0
 80043ee:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80043f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043f2:	4613      	mov	r3, r2
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	4413      	add	r3, r2
 80043f8:	00db      	lsls	r3, r3, #3
 80043fa:	3350      	adds	r3, #80	@ 0x50
 80043fc:	443b      	add	r3, r7
 80043fe:	3b2c      	subs	r3, #44	@ 0x2c
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d021      	beq.n	800444a <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004406:	4956      	ldr	r1, [pc, #344]	@ (8004560 <HAL_OSPIM_Config+0x510>)
 8004408:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800440a:	4613      	mov	r3, r2
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	4413      	add	r3, r2
 8004410:	00db      	lsls	r3, r3, #3
 8004412:	3350      	adds	r3, #80	@ 0x50
 8004414:	443b      	add	r3, r7
 8004416:	3b2c      	subs	r3, #44	@ 0x2c
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	3b01      	subs	r3, #1
 800441c:	f003 0301 	and.w	r3, r3, #1
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	440b      	add	r3, r1
 8004424:	6859      	ldr	r1, [r3, #4]
 8004426:	484e      	ldr	r0, [pc, #312]	@ (8004560 <HAL_OSPIM_Config+0x510>)
 8004428:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800442a:	4613      	mov	r3, r2
 800442c:	005b      	lsls	r3, r3, #1
 800442e:	4413      	add	r3, r2
 8004430:	00db      	lsls	r3, r3, #3
 8004432:	3350      	adds	r3, #80	@ 0x50
 8004434:	443b      	add	r3, r7
 8004436:	3b2c      	subs	r3, #44	@ 0x2c
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	3b01      	subs	r3, #1
 800443c:	f003 0301 	and.w	r3, r3, #1
 8004440:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	4403      	add	r3, r0
 8004448:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	6819      	ldr	r1, [r3, #0]
 800444e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004452:	4613      	mov	r3, r2
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	4413      	add	r3, r2
 8004458:	00db      	lsls	r3, r3, #3
 800445a:	3350      	adds	r3, #80	@ 0x50
 800445c:	443b      	add	r3, r7
 800445e:	3b3c      	subs	r3, #60	@ 0x3c
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4299      	cmp	r1, r3
 8004464:	d03c      	beq.n	80044e0 <HAL_OSPIM_Config+0x490>
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	6899      	ldr	r1, [r3, #8]
 800446a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800446e:	4613      	mov	r3, r2
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	4413      	add	r3, r2
 8004474:	00db      	lsls	r3, r3, #3
 8004476:	3350      	adds	r3, #80	@ 0x50
 8004478:	443b      	add	r3, r7
 800447a:	3b34      	subs	r3, #52	@ 0x34
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4299      	cmp	r1, r3
 8004480:	d02e      	beq.n	80044e0 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	6859      	ldr	r1, [r3, #4]
 8004486:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800448a:	4613      	mov	r3, r2
 800448c:	005b      	lsls	r3, r3, #1
 800448e:	4413      	add	r3, r2
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	3350      	adds	r3, #80	@ 0x50
 8004494:	443b      	add	r3, r7
 8004496:	3b38      	subs	r3, #56	@ 0x38
 8004498:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800449a:	4299      	cmp	r1, r3
 800449c:	d103      	bne.n	80044a6 <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d11c      	bne.n	80044e0 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	68d9      	ldr	r1, [r3, #12]
 80044aa:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80044ae:	4613      	mov	r3, r2
 80044b0:	005b      	lsls	r3, r3, #1
 80044b2:	4413      	add	r3, r2
 80044b4:	00db      	lsls	r3, r3, #3
 80044b6:	3350      	adds	r3, #80	@ 0x50
 80044b8:	443b      	add	r3, r7
 80044ba:	3b30      	subs	r3, #48	@ 0x30
 80044bc:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 80044be:	4299      	cmp	r1, r3
 80044c0:	d00e      	beq.n	80044e0 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	6919      	ldr	r1, [r3, #16]
 80044c6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80044ca:	4613      	mov	r3, r2
 80044cc:	005b      	lsls	r3, r3, #1
 80044ce:	4413      	add	r3, r2
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	3350      	adds	r3, #80	@ 0x50
 80044d4:	443b      	add	r3, r7
 80044d6:	3b2c      	subs	r3, #44	@ 0x2c
 80044d8:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80044da:	4299      	cmp	r1, r3
 80044dc:	f040 810e 	bne.w	80046fc <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	6819      	ldr	r1, [r3, #0]
 80044e4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80044e8:	4613      	mov	r3, r2
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	4413      	add	r3, r2
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	3350      	adds	r3, #80	@ 0x50
 80044f2:	443b      	add	r3, r7
 80044f4:	3b3c      	subs	r3, #60	@ 0x3c
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4299      	cmp	r1, r3
 80044fa:	d133      	bne.n	8004564 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	6859      	ldr	r1, [r3, #4]
 8004500:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004504:	4613      	mov	r3, r2
 8004506:	005b      	lsls	r3, r3, #1
 8004508:	4413      	add	r3, r2
 800450a:	00db      	lsls	r3, r3, #3
 800450c:	3350      	adds	r3, #80	@ 0x50
 800450e:	443b      	add	r3, r7
 8004510:	3b38      	subs	r3, #56	@ 0x38
 8004512:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8004514:	4299      	cmp	r1, r3
 8004516:	d125      	bne.n	8004564 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	68d9      	ldr	r1, [r3, #12]
 800451c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004520:	4613      	mov	r3, r2
 8004522:	005b      	lsls	r3, r3, #1
 8004524:	4413      	add	r3, r2
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	3350      	adds	r3, #80	@ 0x50
 800452a:	443b      	add	r3, r7
 800452c:	3b30      	subs	r3, #48	@ 0x30
 800452e:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8004530:	4299      	cmp	r1, r3
 8004532:	d117      	bne.n	8004564 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	6919      	ldr	r1, [r3, #16]
 8004538:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800453c:	4613      	mov	r3, r2
 800453e:	005b      	lsls	r3, r3, #1
 8004540:	4413      	add	r3, r2
 8004542:	00db      	lsls	r3, r3, #3
 8004544:	3350      	adds	r3, #80	@ 0x50
 8004546:	443b      	add	r3, r7
 8004548:	3b2c      	subs	r3, #44	@ 0x2c
 800454a:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800454c:	4299      	cmp	r1, r3
 800454e:	d109      	bne.n	8004564 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8004550:	4b03      	ldr	r3, [pc, #12]	@ (8004560 <HAL_OSPIM_Config+0x510>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a02      	ldr	r2, [pc, #8]	@ (8004560 <HAL_OSPIM_Config+0x510>)
 8004556:	f043 0301 	orr.w	r3, r3, #1
 800455a:	6013      	str	r3, [r2, #0]
 800455c:	e0ce      	b.n	80046fc <HAL_OSPIM_Config+0x6ac>
 800455e:	bf00      	nop
 8004560:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004564:	49a4      	ldr	r1, [pc, #656]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 8004566:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800456a:	4613      	mov	r3, r2
 800456c:	005b      	lsls	r3, r3, #1
 800456e:	4413      	add	r3, r2
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	3350      	adds	r3, #80	@ 0x50
 8004574:	443b      	add	r3, r7
 8004576:	3b3c      	subs	r3, #60	@ 0x3c
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	3b01      	subs	r3, #1
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	440b      	add	r3, r1
 8004580:	6859      	ldr	r1, [r3, #4]
 8004582:	489d      	ldr	r0, [pc, #628]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 8004584:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004588:	4613      	mov	r3, r2
 800458a:	005b      	lsls	r3, r3, #1
 800458c:	4413      	add	r3, r2
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	3350      	adds	r3, #80	@ 0x50
 8004592:	443b      	add	r3, r7
 8004594:	3b3c      	subs	r3, #60	@ 0x3c
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	3b01      	subs	r3, #1
 800459a:	f021 0201 	bic.w	r2, r1, #1
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	4403      	add	r3, r0
 80045a2:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80045a4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80045a8:	4613      	mov	r3, r2
 80045aa:	005b      	lsls	r3, r3, #1
 80045ac:	4413      	add	r3, r2
 80045ae:	00db      	lsls	r3, r3, #3
 80045b0:	3350      	adds	r3, #80	@ 0x50
 80045b2:	443b      	add	r3, r7
 80045b4:	3b38      	subs	r3, #56	@ 0x38
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d01f      	beq.n	80045fc <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80045bc:	498e      	ldr	r1, [pc, #568]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 80045be:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80045c2:	4613      	mov	r3, r2
 80045c4:	005b      	lsls	r3, r3, #1
 80045c6:	4413      	add	r3, r2
 80045c8:	00db      	lsls	r3, r3, #3
 80045ca:	3350      	adds	r3, #80	@ 0x50
 80045cc:	443b      	add	r3, r7
 80045ce:	3b38      	subs	r3, #56	@ 0x38
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	3b01      	subs	r3, #1
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	440b      	add	r3, r1
 80045d8:	6859      	ldr	r1, [r3, #4]
 80045da:	4887      	ldr	r0, [pc, #540]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 80045dc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80045e0:	4613      	mov	r3, r2
 80045e2:	005b      	lsls	r3, r3, #1
 80045e4:	4413      	add	r3, r2
 80045e6:	00db      	lsls	r3, r3, #3
 80045e8:	3350      	adds	r3, #80	@ 0x50
 80045ea:	443b      	add	r3, r7
 80045ec:	3b38      	subs	r3, #56	@ 0x38
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	3b01      	subs	r3, #1
 80045f2:	f021 0210 	bic.w	r2, r1, #16
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	4403      	add	r3, r0
 80045fa:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80045fc:	497e      	ldr	r1, [pc, #504]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 80045fe:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004602:	4613      	mov	r3, r2
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	4413      	add	r3, r2
 8004608:	00db      	lsls	r3, r3, #3
 800460a:	3350      	adds	r3, #80	@ 0x50
 800460c:	443b      	add	r3, r7
 800460e:	3b34      	subs	r3, #52	@ 0x34
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	3b01      	subs	r3, #1
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	440b      	add	r3, r1
 8004618:	6859      	ldr	r1, [r3, #4]
 800461a:	4877      	ldr	r0, [pc, #476]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 800461c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004620:	4613      	mov	r3, r2
 8004622:	005b      	lsls	r3, r3, #1
 8004624:	4413      	add	r3, r2
 8004626:	00db      	lsls	r3, r3, #3
 8004628:	3350      	adds	r3, #80	@ 0x50
 800462a:	443b      	add	r3, r7
 800462c:	3b34      	subs	r3, #52	@ 0x34
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	3b01      	subs	r3, #1
 8004632:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	4403      	add	r3, r0
 800463a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800463c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004640:	4613      	mov	r3, r2
 8004642:	005b      	lsls	r3, r3, #1
 8004644:	4413      	add	r3, r2
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	3350      	adds	r3, #80	@ 0x50
 800464a:	443b      	add	r3, r7
 800464c:	3b30      	subs	r3, #48	@ 0x30
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d023      	beq.n	800469c <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004654:	4968      	ldr	r1, [pc, #416]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 8004656:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800465a:	4613      	mov	r3, r2
 800465c:	005b      	lsls	r3, r3, #1
 800465e:	4413      	add	r3, r2
 8004660:	00db      	lsls	r3, r3, #3
 8004662:	3350      	adds	r3, #80	@ 0x50
 8004664:	443b      	add	r3, r7
 8004666:	3b30      	subs	r3, #48	@ 0x30
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	3b01      	subs	r3, #1
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	440b      	add	r3, r1
 8004674:	6859      	ldr	r1, [r3, #4]
 8004676:	4860      	ldr	r0, [pc, #384]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 8004678:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800467c:	4613      	mov	r3, r2
 800467e:	005b      	lsls	r3, r3, #1
 8004680:	4413      	add	r3, r2
 8004682:	00db      	lsls	r3, r3, #3
 8004684:	3350      	adds	r3, #80	@ 0x50
 8004686:	443b      	add	r3, r7
 8004688:	3b30      	subs	r3, #48	@ 0x30
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	3b01      	subs	r3, #1
 800468e:	f003 0301 	and.w	r3, r3, #1
 8004692:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	4403      	add	r3, r0
 800469a:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800469c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80046a0:	4613      	mov	r3, r2
 80046a2:	005b      	lsls	r3, r3, #1
 80046a4:	4413      	add	r3, r2
 80046a6:	00db      	lsls	r3, r3, #3
 80046a8:	3350      	adds	r3, #80	@ 0x50
 80046aa:	443b      	add	r3, r7
 80046ac:	3b2c      	subs	r3, #44	@ 0x2c
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d023      	beq.n	80046fc <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80046b4:	4950      	ldr	r1, [pc, #320]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 80046b6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80046ba:	4613      	mov	r3, r2
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	4413      	add	r3, r2
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	3350      	adds	r3, #80	@ 0x50
 80046c4:	443b      	add	r3, r7
 80046c6:	3b2c      	subs	r3, #44	@ 0x2c
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	3b01      	subs	r3, #1
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	440b      	add	r3, r1
 80046d4:	6859      	ldr	r1, [r3, #4]
 80046d6:	4848      	ldr	r0, [pc, #288]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 80046d8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80046dc:	4613      	mov	r3, r2
 80046de:	005b      	lsls	r3, r3, #1
 80046e0:	4413      	add	r3, r2
 80046e2:	00db      	lsls	r3, r3, #3
 80046e4:	3350      	adds	r3, #80	@ 0x50
 80046e6:	443b      	add	r3, r7
 80046e8:	3b2c      	subs	r3, #44	@ 0x2c
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	3b01      	subs	r3, #1
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	4403      	add	r3, r0
 80046fa:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80046fc:	4a3e      	ldr	r2, [pc, #248]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	3b01      	subs	r3, #1
 8004704:	009b      	lsls	r3, r3, #2
 8004706:	4413      	add	r3, r2
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800470e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004710:	025b      	lsls	r3, r3, #9
 8004712:	431a      	orrs	r2, r3
 8004714:	4938      	ldr	r1, [pc, #224]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	3b01      	subs	r3, #1
 800471c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	440b      	add	r3, r1
 8004724:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d018      	beq.n	8004760 <HAL_OSPIM_Config+0x710>
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004736:	d813      	bhi.n	8004760 <HAL_OSPIM_Config+0x710>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	695b      	ldr	r3, [r3, #20]
 800473c:	1e5a      	subs	r2, r3, #1
 800473e:	4b2e      	ldr	r3, [pc, #184]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	0c1b      	lsrs	r3, r3, #16
 8004744:	b2db      	uxtb	r3, r3
 8004746:	429a      	cmp	r2, r3
 8004748:	d90a      	bls.n	8004760 <HAL_OSPIM_Config+0x710>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 800474a:	4b2b      	ldr	r3, [pc, #172]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	695b      	ldr	r3, [r3, #20]
 8004756:	3b01      	subs	r3, #1
 8004758:	041b      	lsls	r3, r3, #16
 800475a:	4927      	ldr	r1, [pc, #156]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 800475c:	4313      	orrs	r3, r2
 800475e:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8004760:	4b25      	ldr	r3, [pc, #148]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0301 	and.w	r3, r3, #1
 8004768:	2b00      	cmp	r3, #0
 800476a:	f000 809a 	beq.w	80048a2 <HAL_OSPIM_Config+0x852>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 800476e:	4a22      	ldr	r2, [pc, #136]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	3b01      	subs	r3, #1
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	4413      	add	r3, r2
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f023 0203 	bic.w	r2, r3, #3
 8004780:	491d      	ldr	r1, [pc, #116]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	3b01      	subs	r3, #1
 8004788:	f042 0201 	orr.w	r2, r2, #1
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	440b      	add	r3, r1
 8004790:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d011      	beq.n	80047be <HAL_OSPIM_Config+0x76e>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 800479a:	4a17      	ldr	r2, [pc, #92]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	3b01      	subs	r3, #1
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	4413      	add	r3, r2
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80047ac:	4912      	ldr	r1, [pc, #72]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	3b01      	subs	r3, #1
 80047b4:	f042 0210 	orr.w	r2, r2, #16
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	440b      	add	r3, r1
 80047bc:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d018      	beq.n	80047fc <HAL_OSPIM_Config+0x7ac>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80047ca:	4a0b      	ldr	r2, [pc, #44]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	3b01      	subs	r3, #1
 80047d2:	f003 0301 	and.w	r3, r3, #1
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	4413      	add	r3, r2
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80047e0:	4905      	ldr	r1, [pc, #20]	@ (80047f8 <HAL_OSPIM_Config+0x7a8>)
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	3b01      	subs	r3, #1
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	440b      	add	r3, r1
 80047f4:	605a      	str	r2, [r3, #4]
 80047f6:	e01b      	b.n	8004830 <HAL_OSPIM_Config+0x7e0>
 80047f8:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d015      	beq.n	8004830 <HAL_OSPIM_Config+0x7e0>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004804:	4a8a      	ldr	r2, [pc, #552]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	3b01      	subs	r3, #1
 800480c:	f003 0301 	and.w	r3, r3, #1
 8004810:	009b      	lsls	r3, r3, #2
 8004812:	4413      	add	r3, r2
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800481a:	4985      	ldr	r1, [pc, #532]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	3b01      	subs	r3, #1
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	440b      	add	r3, r1
 800482e:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d016      	beq.n	800486a <HAL_OSPIM_Config+0x81a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800483c:	4a7c      	ldr	r2, [pc, #496]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	3b01      	subs	r3, #1
 8004844:	f003 0301 	and.w	r3, r3, #1
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	4413      	add	r3, r2
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004852:	4977      	ldr	r1, [pc, #476]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	3b01      	subs	r3, #1
 800485a:	f003 0301 	and.w	r3, r3, #1
 800485e:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	440b      	add	r3, r1
 8004866:	605a      	str	r2, [r3, #4]
 8004868:	e0c3      	b.n	80049f2 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	691b      	ldr	r3, [r3, #16]
 800486e:	2b00      	cmp	r3, #0
 8004870:	f000 80bf 	beq.w	80049f2 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004874:	4a6e      	ldr	r2, [pc, #440]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	3b01      	subs	r3, #1
 800487c:	f003 0301 	and.w	r3, r3, #1
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4413      	add	r3, r2
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800488a:	4969      	ldr	r1, [pc, #420]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	3b01      	subs	r3, #1
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	440b      	add	r3, r1
 800489e:	605a      	str	r2, [r3, #4]
 80048a0:	e0a7      	b.n	80049f2 <HAL_OSPIM_Config+0x9a2>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 80048a2:	4a63      	ldr	r2, [pc, #396]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	3b01      	subs	r3, #1
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	4413      	add	r3, r2
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f023 0203 	bic.w	r2, r3, #3
 80048b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048b6:	005b      	lsls	r3, r3, #1
 80048b8:	431a      	orrs	r2, r3
 80048ba:	495d      	ldr	r1, [pc, #372]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	3b01      	subs	r3, #1
 80048c2:	f042 0201 	orr.w	r2, r2, #1
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	440b      	add	r3, r1
 80048ca:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d014      	beq.n	80048fe <HAL_OSPIM_Config+0x8ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 80048d4:	4a56      	ldr	r2, [pc, #344]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	3b01      	subs	r3, #1
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	4413      	add	r3, r2
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80048e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048e8:	015b      	lsls	r3, r3, #5
 80048ea:	431a      	orrs	r2, r3
 80048ec:	4950      	ldr	r1, [pc, #320]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	3b01      	subs	r3, #1
 80048f4:	f042 0210 	orr.w	r2, r2, #16
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	440b      	add	r3, r1
 80048fc:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d019      	beq.n	800493e <HAL_OSPIM_Config+0x8ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800490a:	4a49      	ldr	r2, [pc, #292]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	3b01      	subs	r3, #1
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	4413      	add	r3, r2
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004920:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004922:	049b      	lsls	r3, r3, #18
 8004924:	431a      	orrs	r2, r3
 8004926:	4942      	ldr	r1, [pc, #264]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	3b01      	subs	r3, #1
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	440b      	add	r3, r1
 800493a:	605a      	str	r2, [r3, #4]
 800493c:	e01c      	b.n	8004978 <HAL_OSPIM_Config+0x928>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d018      	beq.n	8004978 <HAL_OSPIM_Config+0x928>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004946:	4a3a      	ldr	r2, [pc, #232]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	3b01      	subs	r3, #1
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	4413      	add	r3, r2
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800495c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800495e:	069b      	lsls	r3, r3, #26
 8004960:	431a      	orrs	r2, r3
 8004962:	4933      	ldr	r1, [pc, #204]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	3b01      	subs	r3, #1
 800496a:	f003 0301 	and.w	r3, r3, #1
 800496e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	440b      	add	r3, r1
 8004976:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	691b      	ldr	r3, [r3, #16]
 800497c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d019      	beq.n	80049b8 <HAL_OSPIM_Config+0x968>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004984:	4a2a      	ldr	r2, [pc, #168]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	3b01      	subs	r3, #1
 800498c:	f003 0301 	and.w	r3, r3, #1
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	4413      	add	r3, r2
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800499a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800499c:	049b      	lsls	r3, r3, #18
 800499e:	431a      	orrs	r2, r3
 80049a0:	4923      	ldr	r1, [pc, #140]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	3b01      	subs	r3, #1
 80049a8:	f003 0301 	and.w	r3, r3, #1
 80049ac:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	440b      	add	r3, r1
 80049b4:	605a      	str	r2, [r3, #4]
 80049b6:	e01c      	b.n	80049f2 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d018      	beq.n	80049f2 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80049c0:	4a1b      	ldr	r2, [pc, #108]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	3b01      	subs	r3, #1
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	4413      	add	r3, r2
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80049d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049d8:	069b      	lsls	r3, r3, #26
 80049da:	431a      	orrs	r2, r3
 80049dc:	4914      	ldr	r1, [pc, #80]	@ (8004a30 <HAL_OSPIM_Config+0x9e0>)
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	3b01      	subs	r3, #1
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	440b      	add	r3, r1
 80049f0:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 80049f2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80049f6:	f003 0301 	and.w	r3, r3, #1
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d005      	beq.n	8004a0a <HAL_OSPIM_Config+0x9ba>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80049fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004a34 <HAL_OSPIM_Config+0x9e4>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a0c      	ldr	r2, [pc, #48]	@ (8004a34 <HAL_OSPIM_Config+0x9e4>)
 8004a04:	f043 0301 	orr.w	r3, r3, #1
 8004a08:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8004a0a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d005      	beq.n	8004a22 <HAL_OSPIM_Config+0x9d2>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004a16:	4b08      	ldr	r3, [pc, #32]	@ (8004a38 <HAL_OSPIM_Config+0x9e8>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a07      	ldr	r2, [pc, #28]	@ (8004a38 <HAL_OSPIM_Config+0x9e8>)
 8004a1c:	f043 0301 	orr.w	r3, r3, #1
 8004a20:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8004a22:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3750      	adds	r7, #80	@ 0x50
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	420c4000 	.word	0x420c4000
 8004a34:	420d1400 	.word	0x420d1400
 8004a38:	420d2400 	.word	0x420d2400

08004a3c <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	603b      	str	r3, [r7, #0]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004a4c:	e022      	b.n	8004a94 <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a54:	d01e      	beq.n	8004a94 <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a56:	f7fd fd2f 	bl	80024b8 <HAL_GetTick>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d302      	bcc.n	8004a6c <OSPI_WaitFlagStateUntilTimeout+0x30>
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d113      	bne.n	8004a94 <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	6a1a      	ldr	r2, [r3, #32]
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	401a      	ands	r2, r3
 8004a76:	79fb      	ldrb	r3, [r7, #7]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d00b      	beq.n	8004a94 <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a82:	651a      	str	r2, [r3, #80]	@ 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a88:	f043 0201 	orr.w	r2, r3, #1
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	655a      	str	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e00e      	b.n	8004ab2 <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6a1a      	ldr	r2, [r3, #32]
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	bf14      	ite	ne
 8004aa2:	2301      	movne	r3, #1
 8004aa4:	2300      	moveq	r3, #0
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	79fb      	ldrb	r3, [r7, #7]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d1ce      	bne.n	8004a4e <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
	...

08004abc <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b087      	sub	sp, #28
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	6039      	str	r1, [r7, #0]
 8004ac6:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8004acc:	2300      	movs	r3, #0
 8004ace:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8004ad0:	79fb      	ldrb	r3, [r7, #7]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d005      	beq.n	8004ae2 <OSPIM_GetConfig+0x26>
 8004ad6:	79fb      	ldrb	r3, [r7, #7]
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d802      	bhi.n	8004ae2 <OSPIM_GetConfig+0x26>
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d102      	bne.n	8004ae8 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	75fb      	strb	r3, [r7, #23]
 8004ae6:	e098      	b.n	8004c1a <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	2200      	movs	r2, #0
 8004aec:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2200      	movs	r2, #0
 8004af2:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	2200      	movs	r2, #0
 8004af8:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	2200      	movs	r2, #0
 8004afe:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	2200      	movs	r2, #0
 8004b04:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8004b06:	79fb      	ldrb	r3, [r7, #7]
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d10b      	bne.n	8004b24 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 8004b0c:	4b46      	ldr	r3, [pc, #280]	@ (8004c28 <OSPIM_GetConfig+0x16c>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0301 	and.w	r3, r3, #1
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d102      	bne.n	8004b1e <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8004b18:	4b44      	ldr	r3, [pc, #272]	@ (8004c2c <OSPIM_GetConfig+0x170>)
 8004b1a:	613b      	str	r3, [r7, #16]
 8004b1c:	e002      	b.n	8004b24 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 8004b1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b22:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004b24:	2300      	movs	r3, #0
 8004b26:	60fb      	str	r3, [r7, #12]
 8004b28:	e074      	b.n	8004c14 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 8004b2a:	4a3f      	ldr	r2, [pc, #252]	@ (8004c28 <OSPIM_GetConfig+0x16c>)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	4413      	add	r3, r2
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00a      	beq.n	8004b56 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8004b40:	68ba      	ldr	r2, [r7, #8]
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	4053      	eors	r3, r2
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d103      	bne.n	8004b56 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	1c5a      	adds	r2, r3, #1
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	f003 0310 	and.w	r3, r3, #16
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00a      	beq.n	8004b76 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	4053      	eors	r3, r2
 8004b66:	f003 0320 	and.w	r3, r3, #32
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d103      	bne.n	8004b76 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	1c5a      	adds	r2, r3, #1
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8004b76:	68bb      	ldr	r3, [r7, #8]
 8004b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00a      	beq.n	8004b96 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	4053      	eors	r3, r2
 8004b86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d103      	bne.n	8004b96 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	1c5a      	adds	r2, r3, #1
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d018      	beq.n	8004bd2 <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	4053      	eors	r3, r2
 8004ba6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d111      	bne.n	8004bd2 <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d106      	bne.n	8004bc6 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	3301      	adds	r3, #1
 8004bbc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	60da      	str	r2, [r3, #12]
 8004bc4:	e005      	b.n	8004bd2 <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d018      	beq.n	8004c0e <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8004bdc:	68ba      	ldr	r2, [r7, #8]
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	4053      	eors	r3, r2
 8004be2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d111      	bne.n	8004c0e <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d106      	bne.n	8004c02 <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	611a      	str	r2, [r3, #16]
 8004c00:	e005      	b.n	8004c0e <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	3301      	adds	r3, #1
 8004c06:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	3301      	adds	r3, #1
 8004c12:	60fb      	str	r3, [r7, #12]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d987      	bls.n	8004b2a <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 8004c1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	371c      	adds	r7, #28
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr
 8004c28:	420c4000 	.word	0x420c4000
 8004c2c:	04040222 	.word	0x04040222

08004c30 <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	689a      	ldr	r2, [r3, #8]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f042 0202 	orr.w	r2, r2, #2
 8004c4c:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2208      	movs	r2, #8
 8004c52:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hospi->Instance == OCTOSPI1)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a15      	ldr	r2, [pc, #84]	@ (8004cb0 <HAL_OSPI_DLYB_SetConfig+0x80>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d109      	bne.n	8004c72 <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 8004c5e:	4815      	ldr	r0, [pc, #84]	@ (8004cb4 <HAL_OSPI_DLYB_SetConfig+0x84>)
 8004c60:	f7ff f8a6 	bl	8003db0 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 8004c64:	6839      	ldr	r1, [r7, #0]
 8004c66:	4813      	ldr	r0, [pc, #76]	@ (8004cb4 <HAL_OSPI_DLYB_SetConfig+0x84>)
 8004c68:	f005 f912 	bl	8009e90 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	73fb      	strb	r3, [r7, #15]
 8004c70:	e00d      	b.n	8004c8e <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a10      	ldr	r2, [pc, #64]	@ (8004cb8 <HAL_OSPI_DLYB_SetConfig+0x88>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d108      	bne.n	8004c8e <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
 8004c7c:	480f      	ldr	r0, [pc, #60]	@ (8004cbc <HAL_OSPI_DLYB_SetConfig+0x8c>)
 8004c7e:	f7ff f897 	bl	8003db0 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
 8004c82:	6839      	ldr	r1, [r7, #0]
 8004c84:	480d      	ldr	r0, [pc, #52]	@ (8004cbc <HAL_OSPI_DLYB_SetConfig+0x8c>)
 8004c86:	f005 f903 	bl	8009e90 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f7ff f95a 	bl	8003f48 <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	689a      	ldr	r2, [r3, #8]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f022 0202 	bic.w	r2, r2, #2
 8004ca2:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3710      	adds	r7, #16
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	420d1400 	.word	0x420d1400
 8004cb4:	420cf000 	.word	0x420cf000
 8004cb8:	420d2400 	.word	0x420d2400
 8004cbc:	420cf400 	.word	0x420cf400

08004cc0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b086      	sub	sp, #24
 8004cc4:	af02      	add	r7, sp, #8
 8004cc6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d101      	bne.n	8004cd2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e108      	b.n	8004ee4 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d106      	bne.n	8004cf2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f7fd f9d5 	bl	800209c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2203      	movs	r2, #3
 8004cf6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	4a7b      	ldr	r2, [pc, #492]	@ (8004eec <HAL_PCD_Init+0x22c>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d102      	bne.n	8004d08 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f005 fad4 	bl	800a2ba <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6818      	ldr	r0, [r3, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	7c1a      	ldrb	r2, [r3, #16]
 8004d1a:	f88d 2000 	strb.w	r2, [sp]
 8004d1e:	3304      	adds	r3, #4
 8004d20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d22:	f005 fa9d 	bl	800a260 <USB_CoreInit>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d005      	beq.n	8004d38 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2202      	movs	r2, #2
 8004d30:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e0d5      	b.n	8004ee4 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2100      	movs	r1, #0
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f005 facc 	bl	800a2dc <USB_SetCurrentMode>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d005      	beq.n	8004d56 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e0c6      	b.n	8004ee4 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d56:	2300      	movs	r3, #0
 8004d58:	73fb      	strb	r3, [r7, #15]
 8004d5a:	e04a      	b.n	8004df2 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004d5c:	7bfa      	ldrb	r2, [r7, #15]
 8004d5e:	6879      	ldr	r1, [r7, #4]
 8004d60:	4613      	mov	r3, r2
 8004d62:	00db      	lsls	r3, r3, #3
 8004d64:	4413      	add	r3, r2
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	440b      	add	r3, r1
 8004d6a:	3315      	adds	r3, #21
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004d70:	7bfa      	ldrb	r2, [r7, #15]
 8004d72:	6879      	ldr	r1, [r7, #4]
 8004d74:	4613      	mov	r3, r2
 8004d76:	00db      	lsls	r3, r3, #3
 8004d78:	4413      	add	r3, r2
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	440b      	add	r3, r1
 8004d7e:	3314      	adds	r3, #20
 8004d80:	7bfa      	ldrb	r2, [r7, #15]
 8004d82:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004d84:	7bfa      	ldrb	r2, [r7, #15]
 8004d86:	7bfb      	ldrb	r3, [r7, #15]
 8004d88:	b298      	uxth	r0, r3
 8004d8a:	6879      	ldr	r1, [r7, #4]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	00db      	lsls	r3, r3, #3
 8004d90:	4413      	add	r3, r2
 8004d92:	009b      	lsls	r3, r3, #2
 8004d94:	440b      	add	r3, r1
 8004d96:	332e      	adds	r3, #46	@ 0x2e
 8004d98:	4602      	mov	r2, r0
 8004d9a:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d9c:	7bfa      	ldrb	r2, [r7, #15]
 8004d9e:	6879      	ldr	r1, [r7, #4]
 8004da0:	4613      	mov	r3, r2
 8004da2:	00db      	lsls	r3, r3, #3
 8004da4:	4413      	add	r3, r2
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	440b      	add	r3, r1
 8004daa:	3318      	adds	r3, #24
 8004dac:	2200      	movs	r2, #0
 8004dae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004db0:	7bfa      	ldrb	r2, [r7, #15]
 8004db2:	6879      	ldr	r1, [r7, #4]
 8004db4:	4613      	mov	r3, r2
 8004db6:	00db      	lsls	r3, r3, #3
 8004db8:	4413      	add	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	440b      	add	r3, r1
 8004dbe:	331c      	adds	r3, #28
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004dc4:	7bfa      	ldrb	r2, [r7, #15]
 8004dc6:	6879      	ldr	r1, [r7, #4]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	00db      	lsls	r3, r3, #3
 8004dcc:	4413      	add	r3, r2
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	440b      	add	r3, r1
 8004dd2:	3320      	adds	r3, #32
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004dd8:	7bfa      	ldrb	r2, [r7, #15]
 8004dda:	6879      	ldr	r1, [r7, #4]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	00db      	lsls	r3, r3, #3
 8004de0:	4413      	add	r3, r2
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	440b      	add	r3, r1
 8004de6:	3324      	adds	r3, #36	@ 0x24
 8004de8:	2200      	movs	r2, #0
 8004dea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dec:	7bfb      	ldrb	r3, [r7, #15]
 8004dee:	3301      	adds	r3, #1
 8004df0:	73fb      	strb	r3, [r7, #15]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	791b      	ldrb	r3, [r3, #4]
 8004df6:	7bfa      	ldrb	r2, [r7, #15]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d3af      	bcc.n	8004d5c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	73fb      	strb	r3, [r7, #15]
 8004e00:	e044      	b.n	8004e8c <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004e02:	7bfa      	ldrb	r2, [r7, #15]
 8004e04:	6879      	ldr	r1, [r7, #4]
 8004e06:	4613      	mov	r3, r2
 8004e08:	00db      	lsls	r3, r3, #3
 8004e0a:	4413      	add	r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	440b      	add	r3, r1
 8004e10:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004e14:	2200      	movs	r2, #0
 8004e16:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004e18:	7bfa      	ldrb	r2, [r7, #15]
 8004e1a:	6879      	ldr	r1, [r7, #4]
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	00db      	lsls	r3, r3, #3
 8004e20:	4413      	add	r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	440b      	add	r3, r1
 8004e26:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004e2a:	7bfa      	ldrb	r2, [r7, #15]
 8004e2c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e2e:	7bfa      	ldrb	r2, [r7, #15]
 8004e30:	6879      	ldr	r1, [r7, #4]
 8004e32:	4613      	mov	r3, r2
 8004e34:	00db      	lsls	r3, r3, #3
 8004e36:	4413      	add	r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	440b      	add	r3, r1
 8004e3c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004e40:	2200      	movs	r2, #0
 8004e42:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004e44:	7bfa      	ldrb	r2, [r7, #15]
 8004e46:	6879      	ldr	r1, [r7, #4]
 8004e48:	4613      	mov	r3, r2
 8004e4a:	00db      	lsls	r3, r3, #3
 8004e4c:	4413      	add	r3, r2
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	440b      	add	r3, r1
 8004e52:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004e56:	2200      	movs	r2, #0
 8004e58:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004e5a:	7bfa      	ldrb	r2, [r7, #15]
 8004e5c:	6879      	ldr	r1, [r7, #4]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	00db      	lsls	r3, r3, #3
 8004e62:	4413      	add	r3, r2
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	440b      	add	r3, r1
 8004e68:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004e70:	7bfa      	ldrb	r2, [r7, #15]
 8004e72:	6879      	ldr	r1, [r7, #4]
 8004e74:	4613      	mov	r3, r2
 8004e76:	00db      	lsls	r3, r3, #3
 8004e78:	4413      	add	r3, r2
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	440b      	add	r3, r1
 8004e7e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004e82:	2200      	movs	r2, #0
 8004e84:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e86:	7bfb      	ldrb	r3, [r7, #15]
 8004e88:	3301      	adds	r3, #1
 8004e8a:	73fb      	strb	r3, [r7, #15]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	791b      	ldrb	r3, [r3, #4]
 8004e90:	7bfa      	ldrb	r2, [r7, #15]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d3b5      	bcc.n	8004e02 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6818      	ldr	r0, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	7c1a      	ldrb	r2, [r3, #16]
 8004e9e:	f88d 2000 	strb.w	r2, [sp]
 8004ea2:	3304      	adds	r3, #4
 8004ea4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ea6:	f005 fa65 	bl	800a374 <USB_DevInit>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d005      	beq.n	8004ebc <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e013      	b.n	8004ee4 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	7b1b      	ldrb	r3, [r3, #12]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d102      	bne.n	8004ed8 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f000 f80c 	bl	8004ef0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4618      	mov	r0, r3
 8004ede:	f005 fc0e 	bl	800a6fe <USB_DevDisconnect>

  return HAL_OK;
 8004ee2:	2300      	movs	r3, #0
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	42040000 	.word	0x42040000

08004ef0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b085      	sub	sp, #20
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f22:	f043 0303 	orr.w	r3, r3, #3
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3714      	adds	r7, #20
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr

08004f38 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8004f40:	4b39      	ldr	r3, [pc, #228]	@ (8005028 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f48:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d10b      	bne.n	8004f6a <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f58:	d905      	bls.n	8004f66 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004f5a:	4b33      	ldr	r3, [pc, #204]	@ (8005028 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	4a32      	ldr	r2, [pc, #200]	@ (8005028 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f64:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8004f66:	2300      	movs	r3, #0
 8004f68:	e057      	b.n	800501a <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f70:	d90a      	bls.n	8004f88 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8004f72:	4b2d      	ldr	r3, [pc, #180]	@ (8005028 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	4a2a      	ldr	r2, [pc, #168]	@ (8005028 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f84:	60d3      	str	r3, [r2, #12]
 8004f86:	e007      	b.n	8004f98 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8004f88:	4b27      	ldr	r3, [pc, #156]	@ (8005028 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004f90:	4925      	ldr	r1, [pc, #148]	@ (8005028 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004f98:	4b24      	ldr	r3, [pc, #144]	@ (800502c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a24      	ldr	r2, [pc, #144]	@ (8005030 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa2:	099b      	lsrs	r3, r3, #6
 8004fa4:	2232      	movs	r2, #50	@ 0x32
 8004fa6:	fb02 f303 	mul.w	r3, r2, r3
 8004faa:	4a21      	ldr	r2, [pc, #132]	@ (8005030 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004fac:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb0:	099b      	lsrs	r3, r3, #6
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004fb6:	e002      	b.n	8004fbe <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8005028 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004fc0:	68db      	ldr	r3, [r3, #12]
 8004fc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d102      	bne.n	8004fd0 <HAL_PWREx_ControlVoltageScaling+0x98>
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d1f3      	bne.n	8004fb8 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d01b      	beq.n	800500e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004fd6:	4b15      	ldr	r3, [pc, #84]	@ (800502c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a15      	ldr	r2, [pc, #84]	@ (8005030 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe0:	099b      	lsrs	r3, r3, #6
 8004fe2:	2232      	movs	r2, #50	@ 0x32
 8004fe4:	fb02 f303 	mul.w	r3, r2, r3
 8004fe8:	4a11      	ldr	r2, [pc, #68]	@ (8005030 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004fea:	fba2 2303 	umull	r2, r3, r2, r3
 8004fee:	099b      	lsrs	r3, r3, #6
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004ff4:	e002      	b.n	8004ffc <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8005028 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005000:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005004:	2b00      	cmp	r3, #0
 8005006:	d102      	bne.n	800500e <HAL_PWREx_ControlVoltageScaling+0xd6>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1f3      	bne.n	8004ff6 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d101      	bne.n	8005018 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8005014:	2303      	movs	r3, #3
 8005016:	e000      	b.n	800501a <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8005018:	2300      	movs	r3, #0
}
 800501a:	4618      	mov	r0, r3
 800501c:	3714      	adds	r7, #20
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	46020800 	.word	0x46020800
 800502c:	20000000 	.word	0x20000000
 8005030:	10624dd3 	.word	0x10624dd3

08005034 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005034:	b480      	push	{r7}
 8005036:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8005038:	4b04      	ldr	r3, [pc, #16]	@ (800504c <HAL_PWREx_GetVoltageRange+0x18>)
 800503a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800503c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8005040:	4618      	mov	r0, r3
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	46020800 	.word	0x46020800

08005050 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8005050:	b480      	push	{r7}
 8005052:	b085      	sub	sp, #20
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005058:	4b22      	ldr	r3, [pc, #136]	@ (80050e4 <HAL_PWREx_ConfigSupply+0x94>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a22      	ldr	r2, [pc, #136]	@ (80050e8 <HAL_PWREx_ConfigSupply+0x98>)
 800505e:	fba2 2303 	umull	r2, r3, r2, r3
 8005062:	099b      	lsrs	r3, r3, #6
 8005064:	2232      	movs	r2, #50	@ 0x32
 8005066:	fb02 f303 	mul.w	r3, r2, r3
 800506a:	4a1f      	ldr	r2, [pc, #124]	@ (80050e8 <HAL_PWREx_ConfigSupply+0x98>)
 800506c:	fba2 2303 	umull	r2, r3, r2, r3
 8005070:	099b      	lsrs	r3, r3, #6
 8005072:	3301      	adds	r3, #1
 8005074:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d113      	bne.n	80050a4 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 800507c:	4b1b      	ldr	r3, [pc, #108]	@ (80050ec <HAL_PWREx_ConfigSupply+0x9c>)
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	4a1a      	ldr	r2, [pc, #104]	@ (80050ec <HAL_PWREx_ConfigSupply+0x9c>)
 8005082:	f023 0302 	bic.w	r3, r3, #2
 8005086:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005088:	e002      	b.n	8005090 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	3b01      	subs	r3, #1
 800508e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005090:	4b16      	ldr	r3, [pc, #88]	@ (80050ec <HAL_PWREx_ConfigSupply+0x9c>)
 8005092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005094:	f003 0302 	and.w	r3, r3, #2
 8005098:	2b02      	cmp	r3, #2
 800509a:	d116      	bne.n	80050ca <HAL_PWREx_ConfigSupply+0x7a>
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1f3      	bne.n	800508a <HAL_PWREx_ConfigSupply+0x3a>
 80050a2:	e012      	b.n	80050ca <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80050a4:	4b11      	ldr	r3, [pc, #68]	@ (80050ec <HAL_PWREx_ConfigSupply+0x9c>)
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	4a10      	ldr	r2, [pc, #64]	@ (80050ec <HAL_PWREx_ConfigSupply+0x9c>)
 80050aa:	f043 0302 	orr.w	r3, r3, #2
 80050ae:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80050b0:	e002      	b.n	80050b8 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	3b01      	subs	r3, #1
 80050b6:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80050b8:	4b0c      	ldr	r3, [pc, #48]	@ (80050ec <HAL_PWREx_ConfigSupply+0x9c>)
 80050ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050bc:	f003 0302 	and.w	r3, r3, #2
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d102      	bne.n	80050ca <HAL_PWREx_ConfigSupply+0x7a>
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d1f3      	bne.n	80050b2 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d101      	bne.n	80050d4 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e000      	b.n	80050d6 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 80050d4:	2300      	movs	r3, #0
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop
 80050e4:	20000000 	.word	0x20000000
 80050e8:	10624dd3 	.word	0x10624dd3
 80050ec:	46020800 	.word	0x46020800

080050f0 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80050f0:	b480      	push	{r7}
 80050f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 80050f4:	4b05      	ldr	r3, [pc, #20]	@ (800510c <HAL_PWREx_EnableVddUSB+0x1c>)
 80050f6:	691b      	ldr	r3, [r3, #16]
 80050f8:	4a04      	ldr	r2, [pc, #16]	@ (800510c <HAL_PWREx_EnableVddUSB+0x1c>)
 80050fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050fe:	6113      	str	r3, [r2, #16]
}
 8005100:	bf00      	nop
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	46020800 	.word	0x46020800

08005110 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005110:	b480      	push	{r7}
 8005112:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8005114:	4b05      	ldr	r3, [pc, #20]	@ (800512c <HAL_PWREx_EnableVddIO2+0x1c>)
 8005116:	691b      	ldr	r3, [r3, #16]
 8005118:	4a04      	ldr	r2, [pc, #16]	@ (800512c <HAL_PWREx_EnableVddIO2+0x1c>)
 800511a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800511e:	6113      	str	r3, [r2, #16]
}
 8005120:	bf00      	nop
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	46020800 	.word	0x46020800

08005130 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b08e      	sub	sp, #56	@ 0x38
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8005138:	2300      	movs	r3, #0
 800513a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d102      	bne.n	800514a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	f000 bec8 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800514a:	4b99      	ldr	r3, [pc, #612]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 800514c:	69db      	ldr	r3, [r3, #28]
 800514e:	f003 030c 	and.w	r3, r3, #12
 8005152:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005154:	4b96      	ldr	r3, [pc, #600]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005158:	f003 0303 	and.w	r3, r3, #3
 800515c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0310 	and.w	r3, r3, #16
 8005166:	2b00      	cmp	r3, #0
 8005168:	f000 816c 	beq.w	8005444 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800516c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800516e:	2b00      	cmp	r3, #0
 8005170:	d007      	beq.n	8005182 <HAL_RCC_OscConfig+0x52>
 8005172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005174:	2b0c      	cmp	r3, #12
 8005176:	f040 80de 	bne.w	8005336 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800517a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800517c:	2b01      	cmp	r3, #1
 800517e:	f040 80da 	bne.w	8005336 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d102      	bne.n	8005190 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	f000 bea5 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005194:	4b86      	ldr	r3, [pc, #536]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d004      	beq.n	80051aa <HAL_RCC_OscConfig+0x7a>
 80051a0:	4b83      	ldr	r3, [pc, #524]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80051a8:	e005      	b.n	80051b6 <HAL_RCC_OscConfig+0x86>
 80051aa:	4b81      	ldr	r3, [pc, #516]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80051ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80051b0:	041b      	lsls	r3, r3, #16
 80051b2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d255      	bcs.n	8005266 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80051ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d10a      	bne.n	80051d6 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c4:	4618      	mov	r0, r3
 80051c6:	f001 f9d9 	bl	800657c <RCC_SetFlashLatencyFromMSIRange>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d002      	beq.n	80051d6 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	f000 be82 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80051d6:	4b76      	ldr	r3, [pc, #472]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	4a75      	ldr	r2, [pc, #468]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80051dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051e0:	6093      	str	r3, [r2, #8]
 80051e2:	4b73      	ldr	r3, [pc, #460]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ee:	4970      	ldr	r1, [pc, #448]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80051f0:	4313      	orrs	r3, r2
 80051f2:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80051fc:	d309      	bcc.n	8005212 <HAL_RCC_OscConfig+0xe2>
 80051fe:	4b6c      	ldr	r3, [pc, #432]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	f023 021f 	bic.w	r2, r3, #31
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	4969      	ldr	r1, [pc, #420]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 800520c:	4313      	orrs	r3, r2
 800520e:	60cb      	str	r3, [r1, #12]
 8005210:	e07e      	b.n	8005310 <HAL_RCC_OscConfig+0x1e0>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005216:	2b00      	cmp	r3, #0
 8005218:	da0a      	bge.n	8005230 <HAL_RCC_OscConfig+0x100>
 800521a:	4b65      	ldr	r3, [pc, #404]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a1b      	ldr	r3, [r3, #32]
 8005226:	015b      	lsls	r3, r3, #5
 8005228:	4961      	ldr	r1, [pc, #388]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 800522a:	4313      	orrs	r3, r2
 800522c:	60cb      	str	r3, [r1, #12]
 800522e:	e06f      	b.n	8005310 <HAL_RCC_OscConfig+0x1e0>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005238:	d30a      	bcc.n	8005250 <HAL_RCC_OscConfig+0x120>
 800523a:	4b5d      	ldr	r3, [pc, #372]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	029b      	lsls	r3, r3, #10
 8005248:	4959      	ldr	r1, [pc, #356]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 800524a:	4313      	orrs	r3, r2
 800524c:	60cb      	str	r3, [r1, #12]
 800524e:	e05f      	b.n	8005310 <HAL_RCC_OscConfig+0x1e0>
 8005250:	4b57      	ldr	r3, [pc, #348]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6a1b      	ldr	r3, [r3, #32]
 800525c:	03db      	lsls	r3, r3, #15
 800525e:	4954      	ldr	r1, [pc, #336]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005260:	4313      	orrs	r3, r2
 8005262:	60cb      	str	r3, [r1, #12]
 8005264:	e054      	b.n	8005310 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005266:	4b52      	ldr	r3, [pc, #328]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	4a51      	ldr	r2, [pc, #324]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 800526c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005270:	6093      	str	r3, [r2, #8]
 8005272:	4b4f      	ldr	r3, [pc, #316]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527e:	494c      	ldr	r1, [pc, #304]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005280:	4313      	orrs	r3, r2
 8005282:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005288:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800528c:	d309      	bcc.n	80052a2 <HAL_RCC_OscConfig+0x172>
 800528e:	4b48      	ldr	r3, [pc, #288]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	f023 021f 	bic.w	r2, r3, #31
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a1b      	ldr	r3, [r3, #32]
 800529a:	4945      	ldr	r1, [pc, #276]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 800529c:	4313      	orrs	r3, r2
 800529e:	60cb      	str	r3, [r1, #12]
 80052a0:	e028      	b.n	80052f4 <HAL_RCC_OscConfig+0x1c4>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	da0a      	bge.n	80052c0 <HAL_RCC_OscConfig+0x190>
 80052aa:	4b41      	ldr	r3, [pc, #260]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	015b      	lsls	r3, r3, #5
 80052b8:	493d      	ldr	r1, [pc, #244]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80052ba:	4313      	orrs	r3, r2
 80052bc:	60cb      	str	r3, [r1, #12]
 80052be:	e019      	b.n	80052f4 <HAL_RCC_OscConfig+0x1c4>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052c8:	d30a      	bcc.n	80052e0 <HAL_RCC_OscConfig+0x1b0>
 80052ca:	4b39      	ldr	r3, [pc, #228]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a1b      	ldr	r3, [r3, #32]
 80052d6:	029b      	lsls	r3, r3, #10
 80052d8:	4935      	ldr	r1, [pc, #212]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80052da:	4313      	orrs	r3, r2
 80052dc:	60cb      	str	r3, [r1, #12]
 80052de:	e009      	b.n	80052f4 <HAL_RCC_OscConfig+0x1c4>
 80052e0:	4b33      	ldr	r3, [pc, #204]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	03db      	lsls	r3, r3, #15
 80052ee:	4930      	ldr	r1, [pc, #192]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80052f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10a      	bne.n	8005310 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fe:	4618      	mov	r0, r3
 8005300:	f001 f93c 	bl	800657c <RCC_SetFlashLatencyFromMSIRange>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d002      	beq.n	8005310 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	f000 bde5 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8005310:	f001 f8de 	bl	80064d0 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005314:	4b27      	ldr	r3, [pc, #156]	@ (80053b4 <HAL_RCC_OscConfig+0x284>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4618      	mov	r0, r3
 800531a:	f7fd f843 	bl	80023a4 <HAL_InitTick>
 800531e:	4603      	mov	r3, r0
 8005320:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8005324:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005328:	2b00      	cmp	r3, #0
 800532a:	f000 808a 	beq.w	8005442 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 800532e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005332:	f000 bdd2 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	69db      	ldr	r3, [r3, #28]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d066      	beq.n	800540c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 800533e:	4b1c      	ldr	r3, [pc, #112]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a1b      	ldr	r2, [pc, #108]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005344:	f043 0301 	orr.w	r3, r3, #1
 8005348:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800534a:	f7fd f8b5 	bl	80024b8 <HAL_GetTick>
 800534e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005350:	e009      	b.n	8005366 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005352:	f7fd f8b1 	bl	80024b8 <HAL_GetTick>
 8005356:	4602      	mov	r2, r0
 8005358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	2b02      	cmp	r3, #2
 800535e:	d902      	bls.n	8005366 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8005360:	2303      	movs	r3, #3
 8005362:	f000 bdba 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005366:	4b12      	ldr	r3, [pc, #72]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0304 	and.w	r3, r3, #4
 800536e:	2b00      	cmp	r3, #0
 8005370:	d0ef      	beq.n	8005352 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005372:	4b0f      	ldr	r3, [pc, #60]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	4a0e      	ldr	r2, [pc, #56]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005378:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800537c:	6093      	str	r3, [r2, #8]
 800537e:	4b0c      	ldr	r3, [pc, #48]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538a:	4909      	ldr	r1, [pc, #36]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 800538c:	4313      	orrs	r3, r2
 800538e:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005394:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005398:	d30e      	bcc.n	80053b8 <HAL_RCC_OscConfig+0x288>
 800539a:	4b05      	ldr	r3, [pc, #20]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	f023 021f 	bic.w	r2, r3, #31
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	4902      	ldr	r1, [pc, #8]	@ (80053b0 <HAL_RCC_OscConfig+0x280>)
 80053a8:	4313      	orrs	r3, r2
 80053aa:	60cb      	str	r3, [r1, #12]
 80053ac:	e04a      	b.n	8005444 <HAL_RCC_OscConfig+0x314>
 80053ae:	bf00      	nop
 80053b0:	46020c00 	.word	0x46020c00
 80053b4:	20000004 	.word	0x20000004
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053bc:	2b00      	cmp	r3, #0
 80053be:	da0a      	bge.n	80053d6 <HAL_RCC_OscConfig+0x2a6>
 80053c0:	4b98      	ldr	r3, [pc, #608]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6a1b      	ldr	r3, [r3, #32]
 80053cc:	015b      	lsls	r3, r3, #5
 80053ce:	4995      	ldr	r1, [pc, #596]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80053d0:	4313      	orrs	r3, r2
 80053d2:	60cb      	str	r3, [r1, #12]
 80053d4:	e036      	b.n	8005444 <HAL_RCC_OscConfig+0x314>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053de:	d30a      	bcc.n	80053f6 <HAL_RCC_OscConfig+0x2c6>
 80053e0:	4b90      	ldr	r3, [pc, #576]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6a1b      	ldr	r3, [r3, #32]
 80053ec:	029b      	lsls	r3, r3, #10
 80053ee:	498d      	ldr	r1, [pc, #564]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60cb      	str	r3, [r1, #12]
 80053f4:	e026      	b.n	8005444 <HAL_RCC_OscConfig+0x314>
 80053f6:	4b8b      	ldr	r3, [pc, #556]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	03db      	lsls	r3, r3, #15
 8005404:	4987      	ldr	r1, [pc, #540]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 8005406:	4313      	orrs	r3, r2
 8005408:	60cb      	str	r3, [r1, #12]
 800540a:	e01b      	b.n	8005444 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 800540c:	4b85      	ldr	r3, [pc, #532]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a84      	ldr	r2, [pc, #528]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 8005412:	f023 0301 	bic.w	r3, r3, #1
 8005416:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005418:	f7fd f84e 	bl	80024b8 <HAL_GetTick>
 800541c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800541e:	e009      	b.n	8005434 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005420:	f7fd f84a 	bl	80024b8 <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	2b02      	cmp	r3, #2
 800542c:	d902      	bls.n	8005434 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	f000 bd53 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005434:	4b7b      	ldr	r3, [pc, #492]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0304 	and.w	r3, r3, #4
 800543c:	2b00      	cmp	r3, #0
 800543e:	d1ef      	bne.n	8005420 <HAL_RCC_OscConfig+0x2f0>
 8005440:	e000      	b.n	8005444 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005442:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b00      	cmp	r3, #0
 800544e:	f000 808b 	beq.w	8005568 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005454:	2b08      	cmp	r3, #8
 8005456:	d005      	beq.n	8005464 <HAL_RCC_OscConfig+0x334>
 8005458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800545a:	2b0c      	cmp	r3, #12
 800545c:	d109      	bne.n	8005472 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800545e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005460:	2b03      	cmp	r3, #3
 8005462:	d106      	bne.n	8005472 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d17d      	bne.n	8005568 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	f000 bd34 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800547a:	d106      	bne.n	800548a <HAL_RCC_OscConfig+0x35a>
 800547c:	4b69      	ldr	r3, [pc, #420]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a68      	ldr	r2, [pc, #416]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 8005482:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005486:	6013      	str	r3, [r2, #0]
 8005488:	e041      	b.n	800550e <HAL_RCC_OscConfig+0x3de>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	685b      	ldr	r3, [r3, #4]
 800548e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005492:	d112      	bne.n	80054ba <HAL_RCC_OscConfig+0x38a>
 8005494:	4b63      	ldr	r3, [pc, #396]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a62      	ldr	r2, [pc, #392]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 800549a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800549e:	6013      	str	r3, [r2, #0]
 80054a0:	4b60      	ldr	r3, [pc, #384]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a5f      	ldr	r2, [pc, #380]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054a6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80054aa:	6013      	str	r3, [r2, #0]
 80054ac:	4b5d      	ldr	r3, [pc, #372]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a5c      	ldr	r2, [pc, #368]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054b6:	6013      	str	r3, [r2, #0]
 80054b8:	e029      	b.n	800550e <HAL_RCC_OscConfig+0x3de>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80054c2:	d112      	bne.n	80054ea <HAL_RCC_OscConfig+0x3ba>
 80054c4:	4b57      	ldr	r3, [pc, #348]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a56      	ldr	r2, [pc, #344]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80054ce:	6013      	str	r3, [r2, #0]
 80054d0:	4b54      	ldr	r3, [pc, #336]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a53      	ldr	r2, [pc, #332]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80054da:	6013      	str	r3, [r2, #0]
 80054dc:	4b51      	ldr	r3, [pc, #324]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a50      	ldr	r2, [pc, #320]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80054e6:	6013      	str	r3, [r2, #0]
 80054e8:	e011      	b.n	800550e <HAL_RCC_OscConfig+0x3de>
 80054ea:	4b4e      	ldr	r3, [pc, #312]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a4d      	ldr	r2, [pc, #308]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054f4:	6013      	str	r3, [r2, #0]
 80054f6:	4b4b      	ldr	r3, [pc, #300]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a4a      	ldr	r2, [pc, #296]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80054fc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005500:	6013      	str	r3, [r2, #0]
 8005502:	4b48      	ldr	r3, [pc, #288]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a47      	ldr	r2, [pc, #284]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 8005508:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800550c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d014      	beq.n	8005540 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8005516:	f7fc ffcf 	bl	80024b8 <HAL_GetTick>
 800551a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800551c:	e009      	b.n	8005532 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800551e:	f7fc ffcb 	bl	80024b8 <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	2b64      	cmp	r3, #100	@ 0x64
 800552a:	d902      	bls.n	8005532 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	f000 bcd4 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005532:	4b3c      	ldr	r3, [pc, #240]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d0ef      	beq.n	800551e <HAL_RCC_OscConfig+0x3ee>
 800553e:	e013      	b.n	8005568 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8005540:	f7fc ffba 	bl	80024b8 <HAL_GetTick>
 8005544:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005546:	e009      	b.n	800555c <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005548:	f7fc ffb6 	bl	80024b8 <HAL_GetTick>
 800554c:	4602      	mov	r2, r0
 800554e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	2b64      	cmp	r3, #100	@ 0x64
 8005554:	d902      	bls.n	800555c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	f000 bcbf 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800555c:	4b31      	ldr	r3, [pc, #196]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005564:	2b00      	cmp	r3, #0
 8005566:	d1ef      	bne.n	8005548 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0302 	and.w	r3, r3, #2
 8005570:	2b00      	cmp	r3, #0
 8005572:	d05f      	beq.n	8005634 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005576:	2b04      	cmp	r3, #4
 8005578:	d005      	beq.n	8005586 <HAL_RCC_OscConfig+0x456>
 800557a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557c:	2b0c      	cmp	r3, #12
 800557e:	d114      	bne.n	80055aa <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005582:	2b02      	cmp	r3, #2
 8005584:	d111      	bne.n	80055aa <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	68db      	ldr	r3, [r3, #12]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d102      	bne.n	8005594 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	f000 bca3 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005594:	4b23      	ldr	r3, [pc, #140]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 8005596:	691b      	ldr	r3, [r3, #16]
 8005598:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	041b      	lsls	r3, r3, #16
 80055a2:	4920      	ldr	r1, [pc, #128]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80055a8:	e044      	b.n	8005634 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d024      	beq.n	80055fc <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80055b2:	4b1c      	ldr	r3, [pc, #112]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a1b      	ldr	r2, [pc, #108]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80055b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055bc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80055be:	f7fc ff7b 	bl	80024b8 <HAL_GetTick>
 80055c2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055c4:	e009      	b.n	80055da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055c6:	f7fc ff77 	bl	80024b8 <HAL_GetTick>
 80055ca:	4602      	mov	r2, r0
 80055cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	2b02      	cmp	r3, #2
 80055d2:	d902      	bls.n	80055da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80055d4:	2303      	movs	r3, #3
 80055d6:	f000 bc80 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055da:	4b12      	ldr	r3, [pc, #72]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d0ef      	beq.n	80055c6 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80055e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80055e8:	691b      	ldr	r3, [r3, #16]
 80055ea:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	041b      	lsls	r3, r3, #16
 80055f4:	490b      	ldr	r1, [pc, #44]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	610b      	str	r3, [r1, #16]
 80055fa:	e01b      	b.n	8005634 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80055fc:	4b09      	ldr	r3, [pc, #36]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a08      	ldr	r2, [pc, #32]	@ (8005624 <HAL_RCC_OscConfig+0x4f4>)
 8005602:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005606:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005608:	f7fc ff56 	bl	80024b8 <HAL_GetTick>
 800560c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800560e:	e00b      	b.n	8005628 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005610:	f7fc ff52 	bl	80024b8 <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b02      	cmp	r3, #2
 800561c:	d904      	bls.n	8005628 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	f000 bc5b 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
 8005624:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005628:	4baf      	ldr	r3, [pc, #700]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005630:	2b00      	cmp	r3, #0
 8005632:	d1ed      	bne.n	8005610 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0308 	and.w	r3, r3, #8
 800563c:	2b00      	cmp	r3, #0
 800563e:	f000 80c8 	beq.w	80057d2 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8005642:	2300      	movs	r3, #0
 8005644:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005648:	4ba7      	ldr	r3, [pc, #668]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 800564a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800564e:	f003 0304 	and.w	r3, r3, #4
 8005652:	2b00      	cmp	r3, #0
 8005654:	d111      	bne.n	800567a <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005656:	4ba4      	ldr	r3, [pc, #656]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005658:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800565c:	4aa2      	ldr	r2, [pc, #648]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 800565e:	f043 0304 	orr.w	r3, r3, #4
 8005662:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005666:	4ba0      	ldr	r3, [pc, #640]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005668:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	617b      	str	r3, [r7, #20]
 8005672:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8005674:	2301      	movs	r3, #1
 8005676:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800567a:	4b9c      	ldr	r3, [pc, #624]	@ (80058ec <HAL_RCC_OscConfig+0x7bc>)
 800567c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b00      	cmp	r3, #0
 8005684:	d119      	bne.n	80056ba <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005686:	4b99      	ldr	r3, [pc, #612]	@ (80058ec <HAL_RCC_OscConfig+0x7bc>)
 8005688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568a:	4a98      	ldr	r2, [pc, #608]	@ (80058ec <HAL_RCC_OscConfig+0x7bc>)
 800568c:	f043 0301 	orr.w	r3, r3, #1
 8005690:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005692:	f7fc ff11 	bl	80024b8 <HAL_GetTick>
 8005696:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005698:	e009      	b.n	80056ae <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800569a:	f7fc ff0d 	bl	80024b8 <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d902      	bls.n	80056ae <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	f000 bc16 	b.w	8005eda <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80056ae:	4b8f      	ldr	r3, [pc, #572]	@ (80058ec <HAL_RCC_OscConfig+0x7bc>)
 80056b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d0ef      	beq.n	800569a <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	695b      	ldr	r3, [r3, #20]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d05f      	beq.n	8005782 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80056c2:	4b89      	ldr	r3, [pc, #548]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80056c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056c8:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	699a      	ldr	r2, [r3, #24]
 80056ce:	6a3b      	ldr	r3, [r7, #32]
 80056d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d037      	beq.n	8005748 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d006      	beq.n	80056f0 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80056e2:	6a3b      	ldr	r3, [r7, #32]
 80056e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d101      	bne.n	80056f0 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e3f4      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80056f0:	6a3b      	ldr	r3, [r7, #32]
 80056f2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d01b      	beq.n	8005732 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80056fa:	4b7b      	ldr	r3, [pc, #492]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80056fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005700:	4a79      	ldr	r2, [pc, #484]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005702:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8005706:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800570a:	f7fc fed5 	bl	80024b8 <HAL_GetTick>
 800570e:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005710:	e008      	b.n	8005724 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005712:	f7fc fed1 	bl	80024b8 <HAL_GetTick>
 8005716:	4602      	mov	r2, r0
 8005718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571a:	1ad3      	subs	r3, r2, r3
 800571c:	2b05      	cmp	r3, #5
 800571e:	d901      	bls.n	8005724 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e3da      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005724:	4b70      	ldr	r3, [pc, #448]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005726:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800572a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1ef      	bne.n	8005712 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8005732:	4b6d      	ldr	r3, [pc, #436]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005734:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005738:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	699b      	ldr	r3, [r3, #24]
 8005740:	4969      	ldr	r1, [pc, #420]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005742:	4313      	orrs	r3, r2
 8005744:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8005748:	4b67      	ldr	r3, [pc, #412]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 800574a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800574e:	4a66      	ldr	r2, [pc, #408]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005750:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005754:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005758:	f7fc feae 	bl	80024b8 <HAL_GetTick>
 800575c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800575e:	e008      	b.n	8005772 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005760:	f7fc feaa 	bl	80024b8 <HAL_GetTick>
 8005764:	4602      	mov	r2, r0
 8005766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005768:	1ad3      	subs	r3, r2, r3
 800576a:	2b05      	cmp	r3, #5
 800576c:	d901      	bls.n	8005772 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 800576e:	2303      	movs	r3, #3
 8005770:	e3b3      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005772:	4b5d      	ldr	r3, [pc, #372]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005774:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005778:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d0ef      	beq.n	8005760 <HAL_RCC_OscConfig+0x630>
 8005780:	e01b      	b.n	80057ba <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8005782:	4b59      	ldr	r3, [pc, #356]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005784:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005788:	4a57      	ldr	r2, [pc, #348]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 800578a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800578e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005792:	f7fc fe91 	bl	80024b8 <HAL_GetTick>
 8005796:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005798:	e008      	b.n	80057ac <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800579a:	f7fc fe8d 	bl	80024b8 <HAL_GetTick>
 800579e:	4602      	mov	r2, r0
 80057a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	2b05      	cmp	r3, #5
 80057a6:	d901      	bls.n	80057ac <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80057a8:	2303      	movs	r3, #3
 80057aa:	e396      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80057ac:	4b4e      	ldr	r3, [pc, #312]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80057ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1ef      	bne.n	800579a <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80057ba:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d107      	bne.n	80057d2 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057c2:	4b49      	ldr	r3, [pc, #292]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80057c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057c8:	4a47      	ldr	r2, [pc, #284]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80057ca:	f023 0304 	bic.w	r3, r3, #4
 80057ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0304 	and.w	r3, r3, #4
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f000 8111 	beq.w	8005a02 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80057e0:	2300      	movs	r3, #0
 80057e2:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057e6:	4b40      	ldr	r3, [pc, #256]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80057e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057ec:	f003 0304 	and.w	r3, r3, #4
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d111      	bne.n	8005818 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057f4:	4b3c      	ldr	r3, [pc, #240]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80057f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057fa:	4a3b      	ldr	r2, [pc, #236]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80057fc:	f043 0304 	orr.w	r3, r3, #4
 8005800:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005804:	4b38      	ldr	r3, [pc, #224]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005806:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800580a:	f003 0304 	and.w	r3, r3, #4
 800580e:	613b      	str	r3, [r7, #16]
 8005810:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8005812:	2301      	movs	r3, #1
 8005814:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005818:	4b34      	ldr	r3, [pc, #208]	@ (80058ec <HAL_RCC_OscConfig+0x7bc>)
 800581a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800581c:	f003 0301 	and.w	r3, r3, #1
 8005820:	2b00      	cmp	r3, #0
 8005822:	d118      	bne.n	8005856 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005824:	4b31      	ldr	r3, [pc, #196]	@ (80058ec <HAL_RCC_OscConfig+0x7bc>)
 8005826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005828:	4a30      	ldr	r2, [pc, #192]	@ (80058ec <HAL_RCC_OscConfig+0x7bc>)
 800582a:	f043 0301 	orr.w	r3, r3, #1
 800582e:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005830:	f7fc fe42 	bl	80024b8 <HAL_GetTick>
 8005834:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005836:	e008      	b.n	800584a <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005838:	f7fc fe3e 	bl	80024b8 <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	2b02      	cmp	r3, #2
 8005844:	d901      	bls.n	800584a <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e347      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800584a:	4b28      	ldr	r3, [pc, #160]	@ (80058ec <HAL_RCC_OscConfig+0x7bc>)
 800584c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800584e:	f003 0301 	and.w	r3, r3, #1
 8005852:	2b00      	cmp	r3, #0
 8005854:	d0f0      	beq.n	8005838 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	f003 0301 	and.w	r3, r3, #1
 800585e:	2b00      	cmp	r3, #0
 8005860:	d01f      	beq.n	80058a2 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	f003 0304 	and.w	r3, r3, #4
 800586a:	2b00      	cmp	r3, #0
 800586c:	d010      	beq.n	8005890 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800586e:	4b1e      	ldr	r3, [pc, #120]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005870:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005874:	4a1c      	ldr	r2, [pc, #112]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005876:	f043 0304 	orr.w	r3, r3, #4
 800587a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800587e:	4b1a      	ldr	r3, [pc, #104]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005880:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005884:	4a18      	ldr	r2, [pc, #96]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005886:	f043 0301 	orr.w	r3, r3, #1
 800588a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800588e:	e018      	b.n	80058c2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005890:	4b15      	ldr	r3, [pc, #84]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005892:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005896:	4a14      	ldr	r2, [pc, #80]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 8005898:	f043 0301 	orr.w	r3, r3, #1
 800589c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80058a0:	e00f      	b.n	80058c2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80058a2:	4b11      	ldr	r3, [pc, #68]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80058a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058a8:	4a0f      	ldr	r2, [pc, #60]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80058aa:	f023 0301 	bic.w	r3, r3, #1
 80058ae:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80058b2:	4b0d      	ldr	r3, [pc, #52]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80058b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058b8:	4a0b      	ldr	r2, [pc, #44]	@ (80058e8 <HAL_RCC_OscConfig+0x7b8>)
 80058ba:	f023 0304 	bic.w	r3, r3, #4
 80058be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d057      	beq.n	800597a <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80058ca:	f7fc fdf5 	bl	80024b8 <HAL_GetTick>
 80058ce:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058d0:	e00e      	b.n	80058f0 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058d2:	f7fc fdf1 	bl	80024b8 <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d905      	bls.n	80058f0 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e2f8      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
 80058e8:	46020c00 	.word	0x46020c00
 80058ec:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058f0:	4b9c      	ldr	r3, [pc, #624]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 80058f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058f6:	f003 0302 	and.w	r3, r3, #2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d0e9      	beq.n	80058d2 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005906:	2b00      	cmp	r3, #0
 8005908:	d01b      	beq.n	8005942 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800590a:	4b96      	ldr	r3, [pc, #600]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 800590c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005910:	4a94      	ldr	r2, [pc, #592]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005912:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005916:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800591a:	e00a      	b.n	8005932 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800591c:	f7fc fdcc 	bl	80024b8 <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800592a:	4293      	cmp	r3, r2
 800592c:	d901      	bls.n	8005932 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e2d3      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005932:	4b8c      	ldr	r3, [pc, #560]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005934:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005938:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800593c:	2b00      	cmp	r3, #0
 800593e:	d0ed      	beq.n	800591c <HAL_RCC_OscConfig+0x7ec>
 8005940:	e053      	b.n	80059ea <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005942:	4b88      	ldr	r3, [pc, #544]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005944:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005948:	4a86      	ldr	r2, [pc, #536]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 800594a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800594e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005952:	e00a      	b.n	800596a <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005954:	f7fc fdb0 	bl	80024b8 <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005962:	4293      	cmp	r3, r2
 8005964:	d901      	bls.n	800596a <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e2b7      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800596a:	4b7e      	ldr	r3, [pc, #504]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 800596c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005970:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1ed      	bne.n	8005954 <HAL_RCC_OscConfig+0x824>
 8005978:	e037      	b.n	80059ea <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800597a:	f7fc fd9d 	bl	80024b8 <HAL_GetTick>
 800597e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005980:	e00a      	b.n	8005998 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005982:	f7fc fd99 	bl	80024b8 <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005990:	4293      	cmp	r3, r2
 8005992:	d901      	bls.n	8005998 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e2a0      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005998:	4b72      	ldr	r3, [pc, #456]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 800599a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800599e:	f003 0302 	and.w	r3, r3, #2
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d1ed      	bne.n	8005982 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80059a6:	4b6f      	ldr	r3, [pc, #444]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 80059a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d01a      	beq.n	80059ea <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80059b4:	4b6b      	ldr	r3, [pc, #428]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 80059b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059ba:	4a6a      	ldr	r2, [pc, #424]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 80059bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059c0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80059c4:	e00a      	b.n	80059dc <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059c6:	f7fc fd77 	bl	80024b8 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d901      	bls.n	80059dc <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80059d8:	2303      	movs	r3, #3
 80059da:	e27e      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80059dc:	4b61      	ldr	r3, [pc, #388]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 80059de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80059e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1ed      	bne.n	80059c6 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059ea:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d107      	bne.n	8005a02 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059f2:	4b5c      	ldr	r3, [pc, #368]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 80059f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059f8:	4a5a      	ldr	r2, [pc, #360]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 80059fa:	f023 0304 	bic.w	r3, r3, #4
 80059fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0320 	and.w	r3, r3, #32
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d036      	beq.n	8005a7c <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d019      	beq.n	8005a4a <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8005a16:	4b53      	ldr	r3, [pc, #332]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a52      	ldr	r2, [pc, #328]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005a1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005a20:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005a22:	f7fc fd49 	bl	80024b8 <HAL_GetTick>
 8005a26:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005a28:	e008      	b.n	8005a3c <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a2a:	f7fc fd45 	bl	80024b8 <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	2b02      	cmp	r3, #2
 8005a36:	d901      	bls.n	8005a3c <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	e24e      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005a3c:	4b49      	ldr	r3, [pc, #292]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d0f0      	beq.n	8005a2a <HAL_RCC_OscConfig+0x8fa>
 8005a48:	e018      	b.n	8005a7c <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8005a4a:	4b46      	ldr	r3, [pc, #280]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a45      	ldr	r2, [pc, #276]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005a50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a54:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005a56:	f7fc fd2f 	bl	80024b8 <HAL_GetTick>
 8005a5a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005a5c:	e008      	b.n	8005a70 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a5e:	f7fc fd2b 	bl	80024b8 <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	2b02      	cmp	r3, #2
 8005a6a:	d901      	bls.n	8005a70 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e234      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8005a70:	4b3c      	ldr	r3, [pc, #240]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1f0      	bne.n	8005a5e <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d036      	beq.n	8005af6 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d019      	beq.n	8005ac4 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8005a90:	4b34      	ldr	r3, [pc, #208]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a33      	ldr	r2, [pc, #204]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005a96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a9a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005a9c:	f7fc fd0c 	bl	80024b8 <HAL_GetTick>
 8005aa0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005aa2:	e008      	b.n	8005ab6 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005aa4:	f7fc fd08 	bl	80024b8 <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	d901      	bls.n	8005ab6 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e211      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005ab6:	4b2b      	ldr	r3, [pc, #172]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d0f0      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x974>
 8005ac2:	e018      	b.n	8005af6 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8005ac4:	4b27      	ldr	r3, [pc, #156]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a26      	ldr	r2, [pc, #152]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005aca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ace:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005ad0:	f7fc fcf2 	bl	80024b8 <HAL_GetTick>
 8005ad4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005ad6:	e008      	b.n	8005aea <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005ad8:	f7fc fcee 	bl	80024b8 <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d901      	bls.n	8005aea <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e1f7      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005aea:	4b1e      	ldr	r3, [pc, #120]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1f0      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d07f      	beq.n	8005c02 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d062      	beq.n	8005bd0 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8005b0a:	4b16      	ldr	r3, [pc, #88]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	4a15      	ldr	r2, [pc, #84]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005b10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005b14:	6093      	str	r3, [r2, #8]
 8005b16:	4b13      	ldr	r3, [pc, #76]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b22:	4910      	ldr	r1, [pc, #64]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005b24:	4313      	orrs	r3, r2
 8005b26:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005b30:	d309      	bcc.n	8005b46 <HAL_RCC_OscConfig+0xa16>
 8005b32:	4b0c      	ldr	r3, [pc, #48]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	f023 021f 	bic.w	r2, r3, #31
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a1b      	ldr	r3, [r3, #32]
 8005b3e:	4909      	ldr	r1, [pc, #36]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005b40:	4313      	orrs	r3, r2
 8005b42:	60cb      	str	r3, [r1, #12]
 8005b44:	e02a      	b.n	8005b9c <HAL_RCC_OscConfig+0xa6c>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	da0c      	bge.n	8005b68 <HAL_RCC_OscConfig+0xa38>
 8005b4e:	4b05      	ldr	r3, [pc, #20]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	015b      	lsls	r3, r3, #5
 8005b5c:	4901      	ldr	r1, [pc, #4]	@ (8005b64 <HAL_RCC_OscConfig+0xa34>)
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	60cb      	str	r3, [r1, #12]
 8005b62:	e01b      	b.n	8005b9c <HAL_RCC_OscConfig+0xa6c>
 8005b64:	46020c00 	.word	0x46020c00
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b70:	d30a      	bcc.n	8005b88 <HAL_RCC_OscConfig+0xa58>
 8005b72:	4ba1      	ldr	r3, [pc, #644]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6a1b      	ldr	r3, [r3, #32]
 8005b7e:	029b      	lsls	r3, r3, #10
 8005b80:	499d      	ldr	r1, [pc, #628]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	60cb      	str	r3, [r1, #12]
 8005b86:	e009      	b.n	8005b9c <HAL_RCC_OscConfig+0xa6c>
 8005b88:	4b9b      	ldr	r3, [pc, #620]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6a1b      	ldr	r3, [r3, #32]
 8005b94:	03db      	lsls	r3, r3, #15
 8005b96:	4998      	ldr	r1, [pc, #608]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8005b9c:	4b96      	ldr	r3, [pc, #600]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a95      	ldr	r2, [pc, #596]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005ba2:	f043 0310 	orr.w	r3, r3, #16
 8005ba6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005ba8:	f7fc fc86 	bl	80024b8 <HAL_GetTick>
 8005bac:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005bae:	e008      	b.n	8005bc2 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005bb0:	f7fc fc82 	bl	80024b8 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	2b02      	cmp	r3, #2
 8005bbc:	d901      	bls.n	8005bc2 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e18b      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005bc2:	4b8d      	ldr	r3, [pc, #564]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 0320 	and.w	r3, r3, #32
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d0f0      	beq.n	8005bb0 <HAL_RCC_OscConfig+0xa80>
 8005bce:	e018      	b.n	8005c02 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8005bd0:	4b89      	ldr	r3, [pc, #548]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a88      	ldr	r2, [pc, #544]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005bd6:	f023 0310 	bic.w	r3, r3, #16
 8005bda:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005bdc:	f7fc fc6c 	bl	80024b8 <HAL_GetTick>
 8005be0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005be2:	e008      	b.n	8005bf6 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005be4:	f7fc fc68 	bl	80024b8 <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d901      	bls.n	8005bf6 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	e171      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005bf6:	4b80      	ldr	r3, [pc, #512]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0320 	and.w	r3, r3, #32
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1f0      	bne.n	8005be4 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	f000 8166 	beq.w	8005ed8 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c12:	4b79      	ldr	r3, [pc, #484]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	f003 030c 	and.w	r3, r3, #12
 8005c1a:	2b0c      	cmp	r3, #12
 8005c1c:	f000 80f2 	beq.w	8005e04 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	f040 80c5 	bne.w	8005db4 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005c2a:	4b73      	ldr	r3, [pc, #460]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a72      	ldr	r2, [pc, #456]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005c30:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005c34:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005c36:	f7fc fc3f 	bl	80024b8 <HAL_GetTick>
 8005c3a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005c3c:	e008      	b.n	8005c50 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c3e:	f7fc fc3b 	bl	80024b8 <HAL_GetTick>
 8005c42:	4602      	mov	r2, r0
 8005c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c46:	1ad3      	subs	r3, r2, r3
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d901      	bls.n	8005c50 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e144      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005c50:	4b69      	ldr	r3, [pc, #420]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1f0      	bne.n	8005c3e <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c5c:	4b66      	ldr	r3, [pc, #408]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c62:	f003 0304 	and.w	r3, r3, #4
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d111      	bne.n	8005c8e <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8005c6a:	4b63      	ldr	r3, [pc, #396]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005c6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c70:	4a61      	ldr	r2, [pc, #388]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005c72:	f043 0304 	orr.w	r3, r3, #4
 8005c76:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005c7a:	4b5f      	ldr	r3, [pc, #380]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005c7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c80:	f003 0304 	and.w	r3, r3, #4
 8005c84:	60fb      	str	r3, [r7, #12]
 8005c86:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005c8e:	4b5b      	ldr	r3, [pc, #364]	@ (8005dfc <HAL_RCC_OscConfig+0xccc>)
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c9a:	d102      	bne.n	8005ca2 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005ca2:	4b56      	ldr	r3, [pc, #344]	@ (8005dfc <HAL_RCC_OscConfig+0xccc>)
 8005ca4:	68db      	ldr	r3, [r3, #12]
 8005ca6:	4a55      	ldr	r2, [pc, #340]	@ (8005dfc <HAL_RCC_OscConfig+0xccc>)
 8005ca8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cac:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8005cae:	4b52      	ldr	r3, [pc, #328]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005cb6:	f023 0303 	bic.w	r3, r3, #3
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005cc2:	3a01      	subs	r2, #1
 8005cc4:	0212      	lsls	r2, r2, #8
 8005cc6:	4311      	orrs	r1, r2
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	494a      	ldr	r1, [pc, #296]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	628b      	str	r3, [r1, #40]	@ 0x28
 8005cd4:	4b48      	ldr	r3, [pc, #288]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005cd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005cd8:	4b49      	ldr	r3, [pc, #292]	@ (8005e00 <HAL_RCC_OscConfig+0xcd0>)
 8005cda:	4013      	ands	r3, r2
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005ce0:	3a01      	subs	r2, #1
 8005ce2:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005cea:	3a01      	subs	r2, #1
 8005cec:	0252      	lsls	r2, r2, #9
 8005cee:	b292      	uxth	r2, r2
 8005cf0:	4311      	orrs	r1, r2
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005cf6:	3a01      	subs	r2, #1
 8005cf8:	0412      	lsls	r2, r2, #16
 8005cfa:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005cfe:	4311      	orrs	r1, r2
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005d04:	3a01      	subs	r2, #1
 8005d06:	0612      	lsls	r2, r2, #24
 8005d08:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	493a      	ldr	r1, [pc, #232]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d10:	4313      	orrs	r3, r2
 8005d12:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005d14:	4b38      	ldr	r3, [pc, #224]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d18:	4a37      	ldr	r2, [pc, #220]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d1a:	f023 0310 	bic.w	r3, r3, #16
 8005d1e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d24:	4a34      	ldr	r2, [pc, #208]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d26:	00db      	lsls	r3, r3, #3
 8005d28:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005d2a:	4b33      	ldr	r3, [pc, #204]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d2e:	4a32      	ldr	r2, [pc, #200]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d30:	f043 0310 	orr.w	r3, r3, #16
 8005d34:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8005d36:	4b30      	ldr	r3, [pc, #192]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d3a:	f023 020c 	bic.w	r2, r3, #12
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d42:	492d      	ldr	r1, [pc, #180]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d44:	4313      	orrs	r3, r2
 8005d46:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8005d48:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d105      	bne.n	8005d5c <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005d50:	4b2a      	ldr	r3, [pc, #168]	@ (8005dfc <HAL_RCC_OscConfig+0xccc>)
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	4a29      	ldr	r2, [pc, #164]	@ (8005dfc <HAL_RCC_OscConfig+0xccc>)
 8005d56:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d5a:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005d5c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d107      	bne.n	8005d74 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8005d64:	4b24      	ldr	r3, [pc, #144]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d6a:	4a23      	ldr	r2, [pc, #140]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d6c:	f023 0304 	bic.w	r3, r3, #4
 8005d70:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005d74:	4b20      	ldr	r3, [pc, #128]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a1f      	ldr	r2, [pc, #124]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d7e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005d80:	f7fc fb9a 	bl	80024b8 <HAL_GetTick>
 8005d84:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005d86:	e008      	b.n	8005d9a <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d88:	f7fc fb96 	bl	80024b8 <HAL_GetTick>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d901      	bls.n	8005d9a <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e09f      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005d9a:	4b17      	ldr	r3, [pc, #92]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d0f0      	beq.n	8005d88 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005da6:	4b14      	ldr	r3, [pc, #80]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005daa:	4a13      	ldr	r2, [pc, #76]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005dac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005db0:	6293      	str	r3, [r2, #40]	@ 0x28
 8005db2:	e091      	b.n	8005ed8 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005db4:	4b10      	ldr	r3, [pc, #64]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a0f      	ldr	r2, [pc, #60]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005dba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005dbe:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005dc0:	f7fc fb7a 	bl	80024b8 <HAL_GetTick>
 8005dc4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005dc6:	e008      	b.n	8005dda <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dc8:	f7fc fb76 	bl	80024b8 <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d901      	bls.n	8005dda <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e07f      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005dda:	4b07      	ldr	r3, [pc, #28]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1f0      	bne.n	8005dc8 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005de6:	4b04      	ldr	r3, [pc, #16]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dea:	4a03      	ldr	r2, [pc, #12]	@ (8005df8 <HAL_RCC_OscConfig+0xcc8>)
 8005dec:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005df0:	f023 0303 	bic.w	r3, r3, #3
 8005df4:	6293      	str	r3, [r2, #40]	@ 0x28
 8005df6:	e06f      	b.n	8005ed8 <HAL_RCC_OscConfig+0xda8>
 8005df8:	46020c00 	.word	0x46020c00
 8005dfc:	46020800 	.word	0x46020800
 8005e00:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005e04:	4b37      	ldr	r3, [pc, #220]	@ (8005ee4 <HAL_RCC_OscConfig+0xdb4>)
 8005e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e08:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005e0a:	4b36      	ldr	r3, [pc, #216]	@ (8005ee4 <HAL_RCC_OscConfig+0xdb4>)
 8005e0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e0e:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d039      	beq.n	8005e8c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	f003 0203 	and.w	r2, r3, #3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d132      	bne.n	8005e8c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	0a1b      	lsrs	r3, r3, #8
 8005e2a:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e32:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005e34:	429a      	cmp	r2, r3
 8005e36:	d129      	bne.n	8005e8c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d122      	bne.n	8005e8c <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005e46:	69bb      	ldr	r3, [r7, #24]
 8005e48:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e50:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d11a      	bne.n	8005e8c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005e56:	69bb      	ldr	r3, [r7, #24]
 8005e58:	0a5b      	lsrs	r3, r3, #9
 8005e5a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e62:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d111      	bne.n	8005e8c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	0c1b      	lsrs	r3, r3, #16
 8005e6c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e74:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d108      	bne.n	8005e8c <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005e7a:	69bb      	ldr	r3, [r7, #24]
 8005e7c:	0e1b      	lsrs	r3, r3, #24
 8005e7e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e86:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d001      	beq.n	8005e90 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e024      	b.n	8005eda <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005e90:	4b14      	ldr	r3, [pc, #80]	@ (8005ee4 <HAL_RCC_OscConfig+0xdb4>)
 8005e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e94:	08db      	lsrs	r3, r3, #3
 8005e96:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d01a      	beq.n	8005ed8 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005ea2:	4b10      	ldr	r3, [pc, #64]	@ (8005ee4 <HAL_RCC_OscConfig+0xdb4>)
 8005ea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea6:	4a0f      	ldr	r2, [pc, #60]	@ (8005ee4 <HAL_RCC_OscConfig+0xdb4>)
 8005ea8:	f023 0310 	bic.w	r3, r3, #16
 8005eac:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eae:	f7fc fb03 	bl	80024b8 <HAL_GetTick>
 8005eb2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8005eb4:	bf00      	nop
 8005eb6:	f7fc faff 	bl	80024b8 <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d0f9      	beq.n	8005eb6 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ec6:	4a07      	ldr	r2, [pc, #28]	@ (8005ee4 <HAL_RCC_OscConfig+0xdb4>)
 8005ec8:	00db      	lsls	r3, r3, #3
 8005eca:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005ecc:	4b05      	ldr	r3, [pc, #20]	@ (8005ee4 <HAL_RCC_OscConfig+0xdb4>)
 8005ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed0:	4a04      	ldr	r2, [pc, #16]	@ (8005ee4 <HAL_RCC_OscConfig+0xdb4>)
 8005ed2:	f043 0310 	orr.w	r3, r3, #16
 8005ed6:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3738      	adds	r7, #56	@ 0x38
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	46020c00 	.word	0x46020c00

08005ee8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b086      	sub	sp, #24
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e1d9      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005efc:	4b9b      	ldr	r3, [pc, #620]	@ (800616c <HAL_RCC_ClockConfig+0x284>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 030f 	and.w	r3, r3, #15
 8005f04:	683a      	ldr	r2, [r7, #0]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d910      	bls.n	8005f2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f0a:	4b98      	ldr	r3, [pc, #608]	@ (800616c <HAL_RCC_ClockConfig+0x284>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f023 020f 	bic.w	r2, r3, #15
 8005f12:	4996      	ldr	r1, [pc, #600]	@ (800616c <HAL_RCC_ClockConfig+0x284>)
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f1a:	4b94      	ldr	r3, [pc, #592]	@ (800616c <HAL_RCC_ClockConfig+0x284>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 030f 	and.w	r3, r3, #15
 8005f22:	683a      	ldr	r2, [r7, #0]
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d001      	beq.n	8005f2c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e1c1      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0310 	and.w	r3, r3, #16
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d010      	beq.n	8005f5a <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	695a      	ldr	r2, [r3, #20]
 8005f3c:	4b8c      	ldr	r3, [pc, #560]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d908      	bls.n	8005f5a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8005f48:	4b89      	ldr	r3, [pc, #548]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	695b      	ldr	r3, [r3, #20]
 8005f54:	4986      	ldr	r1, [pc, #536]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005f56:	4313      	orrs	r3, r2
 8005f58:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0308 	and.w	r3, r3, #8
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d012      	beq.n	8005f8c <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	691a      	ldr	r2, [r3, #16]
 8005f6a:	4b81      	ldr	r3, [pc, #516]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005f6c:	6a1b      	ldr	r3, [r3, #32]
 8005f6e:	091b      	lsrs	r3, r3, #4
 8005f70:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d909      	bls.n	8005f8c <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005f78:	4b7d      	ldr	r3, [pc, #500]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005f7a:	6a1b      	ldr	r3, [r3, #32]
 8005f7c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	011b      	lsls	r3, r3, #4
 8005f86:	497a      	ldr	r1, [pc, #488]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 0304 	and.w	r3, r3, #4
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d010      	beq.n	8005fba <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	68da      	ldr	r2, [r3, #12]
 8005f9c:	4b74      	ldr	r3, [pc, #464]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005f9e:	6a1b      	ldr	r3, [r3, #32]
 8005fa0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d908      	bls.n	8005fba <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005fa8:	4b71      	ldr	r3, [pc, #452]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005faa:	6a1b      	ldr	r3, [r3, #32]
 8005fac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	496e      	ldr	r1, [pc, #440]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d010      	beq.n	8005fe8 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	689a      	ldr	r2, [r3, #8]
 8005fca:	4b69      	ldr	r3, [pc, #420]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005fcc:	6a1b      	ldr	r3, [r3, #32]
 8005fce:	f003 030f 	and.w	r3, r3, #15
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d908      	bls.n	8005fe8 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005fd6:	4b66      	ldr	r3, [pc, #408]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	f023 020f 	bic.w	r2, r3, #15
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	4963      	ldr	r1, [pc, #396]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 0301 	and.w	r3, r3, #1
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	f000 80d2 	beq.w	800619a <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	2b03      	cmp	r3, #3
 8006000:	d143      	bne.n	800608a <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006002:	4b5b      	ldr	r3, [pc, #364]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8006004:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006008:	f003 0304 	and.w	r3, r3, #4
 800600c:	2b00      	cmp	r3, #0
 800600e:	d110      	bne.n	8006032 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006010:	4b57      	ldr	r3, [pc, #348]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8006012:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006016:	4a56      	ldr	r2, [pc, #344]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8006018:	f043 0304 	orr.w	r3, r3, #4
 800601c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006020:	4b53      	ldr	r3, [pc, #332]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8006022:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006026:	f003 0304 	and.w	r3, r3, #4
 800602a:	60bb      	str	r3, [r7, #8]
 800602c:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800602e:	2301      	movs	r3, #1
 8006030:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8006032:	f7fc fa41 	bl	80024b8 <HAL_GetTick>
 8006036:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8006038:	4b4e      	ldr	r3, [pc, #312]	@ (8006174 <HAL_RCC_ClockConfig+0x28c>)
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006040:	2b00      	cmp	r3, #0
 8006042:	d00f      	beq.n	8006064 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006044:	e008      	b.n	8006058 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8006046:	f7fc fa37 	bl	80024b8 <HAL_GetTick>
 800604a:	4602      	mov	r2, r0
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	1ad3      	subs	r3, r2, r3
 8006050:	2b02      	cmp	r3, #2
 8006052:	d901      	bls.n	8006058 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8006054:	2303      	movs	r3, #3
 8006056:	e12b      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006058:	4b46      	ldr	r3, [pc, #280]	@ (8006174 <HAL_RCC_ClockConfig+0x28c>)
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006060:	2b00      	cmp	r3, #0
 8006062:	d0f0      	beq.n	8006046 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006064:	7dfb      	ldrb	r3, [r7, #23]
 8006066:	2b01      	cmp	r3, #1
 8006068:	d107      	bne.n	800607a <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800606a:	4b41      	ldr	r3, [pc, #260]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 800606c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006070:	4a3f      	ldr	r2, [pc, #252]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8006072:	f023 0304 	bic.w	r3, r3, #4
 8006076:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800607a:	4b3d      	ldr	r3, [pc, #244]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d121      	bne.n	80060ca <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e112      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	2b02      	cmp	r3, #2
 8006090:	d107      	bne.n	80060a2 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006092:	4b37      	ldr	r3, [pc, #220]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800609a:	2b00      	cmp	r3, #0
 800609c:	d115      	bne.n	80060ca <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e106      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d107      	bne.n	80060ba <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80060aa:	4b31      	ldr	r3, [pc, #196]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f003 0304 	and.w	r3, r3, #4
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d109      	bne.n	80060ca <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e0fa      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060ba:	4b2d      	ldr	r3, [pc, #180]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e0f2      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80060ca:	4b29      	ldr	r3, [pc, #164]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 80060cc:	69db      	ldr	r3, [r3, #28]
 80060ce:	f023 0203 	bic.w	r2, r3, #3
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	4926      	ldr	r1, [pc, #152]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 80060d8:	4313      	orrs	r3, r2
 80060da:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 80060dc:	f7fc f9ec 	bl	80024b8 <HAL_GetTick>
 80060e0:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	2b03      	cmp	r3, #3
 80060e8:	d112      	bne.n	8006110 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80060ea:	e00a      	b.n	8006102 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060ec:	f7fc f9e4 	bl	80024b8 <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d901      	bls.n	8006102 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 80060fe:	2303      	movs	r3, #3
 8006100:	e0d6      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006102:	4b1b      	ldr	r3, [pc, #108]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8006104:	69db      	ldr	r3, [r3, #28]
 8006106:	f003 030c 	and.w	r3, r3, #12
 800610a:	2b0c      	cmp	r3, #12
 800610c:	d1ee      	bne.n	80060ec <HAL_RCC_ClockConfig+0x204>
 800610e:	e044      	b.n	800619a <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	2b02      	cmp	r3, #2
 8006116:	d112      	bne.n	800613e <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006118:	e00a      	b.n	8006130 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800611a:	f7fc f9cd 	bl	80024b8 <HAL_GetTick>
 800611e:	4602      	mov	r2, r0
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006128:	4293      	cmp	r3, r2
 800612a:	d901      	bls.n	8006130 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 800612c:	2303      	movs	r3, #3
 800612e:	e0bf      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006130:	4b0f      	ldr	r3, [pc, #60]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8006132:	69db      	ldr	r3, [r3, #28]
 8006134:	f003 030c 	and.w	r3, r3, #12
 8006138:	2b08      	cmp	r3, #8
 800613a:	d1ee      	bne.n	800611a <HAL_RCC_ClockConfig+0x232>
 800613c:	e02d      	b.n	800619a <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d123      	bne.n	800618e <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006146:	e00a      	b.n	800615e <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006148:	f7fc f9b6 	bl	80024b8 <HAL_GetTick>
 800614c:	4602      	mov	r2, r0
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	1ad3      	subs	r3, r2, r3
 8006152:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006156:	4293      	cmp	r3, r2
 8006158:	d901      	bls.n	800615e <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	e0a8      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800615e:	4b04      	ldr	r3, [pc, #16]	@ (8006170 <HAL_RCC_ClockConfig+0x288>)
 8006160:	69db      	ldr	r3, [r3, #28]
 8006162:	f003 030c 	and.w	r3, r3, #12
 8006166:	2b00      	cmp	r3, #0
 8006168:	d1ee      	bne.n	8006148 <HAL_RCC_ClockConfig+0x260>
 800616a:	e016      	b.n	800619a <HAL_RCC_ClockConfig+0x2b2>
 800616c:	40022000 	.word	0x40022000
 8006170:	46020c00 	.word	0x46020c00
 8006174:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006178:	f7fc f99e 	bl	80024b8 <HAL_GetTick>
 800617c:	4602      	mov	r2, r0
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006186:	4293      	cmp	r3, r2
 8006188:	d901      	bls.n	800618e <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800618a:	2303      	movs	r3, #3
 800618c:	e090      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800618e:	4b4a      	ldr	r3, [pc, #296]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 8006190:	69db      	ldr	r3, [r3, #28]
 8006192:	f003 030c 	and.w	r3, r3, #12
 8006196:	2b04      	cmp	r3, #4
 8006198:	d1ee      	bne.n	8006178 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0302 	and.w	r3, r3, #2
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d010      	beq.n	80061c8 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	689a      	ldr	r2, [r3, #8]
 80061aa:	4b43      	ldr	r3, [pc, #268]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	f003 030f 	and.w	r3, r3, #15
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d208      	bcs.n	80061c8 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80061b6:	4b40      	ldr	r3, [pc, #256]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	f023 020f 	bic.w	r2, r3, #15
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	493d      	ldr	r1, [pc, #244]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 80061c4:	4313      	orrs	r3, r2
 80061c6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80061c8:	4b3c      	ldr	r3, [pc, #240]	@ (80062bc <HAL_RCC_ClockConfig+0x3d4>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 030f 	and.w	r3, r3, #15
 80061d0:	683a      	ldr	r2, [r7, #0]
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d210      	bcs.n	80061f8 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061d6:	4b39      	ldr	r3, [pc, #228]	@ (80062bc <HAL_RCC_ClockConfig+0x3d4>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f023 020f 	bic.w	r2, r3, #15
 80061de:	4937      	ldr	r1, [pc, #220]	@ (80062bc <HAL_RCC_ClockConfig+0x3d4>)
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061e6:	4b35      	ldr	r3, [pc, #212]	@ (80062bc <HAL_RCC_ClockConfig+0x3d4>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 030f 	and.w	r3, r3, #15
 80061ee:	683a      	ldr	r2, [r7, #0]
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d001      	beq.n	80061f8 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e05b      	b.n	80062b0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f003 0304 	and.w	r3, r3, #4
 8006200:	2b00      	cmp	r3, #0
 8006202:	d010      	beq.n	8006226 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	68da      	ldr	r2, [r3, #12]
 8006208:	4b2b      	ldr	r3, [pc, #172]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 800620a:	6a1b      	ldr	r3, [r3, #32]
 800620c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006210:	429a      	cmp	r2, r3
 8006212:	d208      	bcs.n	8006226 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006214:	4b28      	ldr	r3, [pc, #160]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 8006216:	6a1b      	ldr	r3, [r3, #32]
 8006218:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	4925      	ldr	r1, [pc, #148]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 8006222:	4313      	orrs	r3, r2
 8006224:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0308 	and.w	r3, r3, #8
 800622e:	2b00      	cmp	r3, #0
 8006230:	d012      	beq.n	8006258 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	691a      	ldr	r2, [r3, #16]
 8006236:	4b20      	ldr	r3, [pc, #128]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	091b      	lsrs	r3, r3, #4
 800623c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006240:	429a      	cmp	r2, r3
 8006242:	d209      	bcs.n	8006258 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8006244:	4b1c      	ldr	r3, [pc, #112]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 8006246:	6a1b      	ldr	r3, [r3, #32]
 8006248:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	691b      	ldr	r3, [r3, #16]
 8006250:	011b      	lsls	r3, r3, #4
 8006252:	4919      	ldr	r1, [pc, #100]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 8006254:	4313      	orrs	r3, r2
 8006256:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 0310 	and.w	r3, r3, #16
 8006260:	2b00      	cmp	r3, #0
 8006262:	d010      	beq.n	8006286 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	695a      	ldr	r2, [r3, #20]
 8006268:	4b13      	ldr	r3, [pc, #76]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 800626a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800626c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006270:	429a      	cmp	r2, r3
 8006272:	d208      	bcs.n	8006286 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8006274:	4b10      	ldr	r3, [pc, #64]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 8006276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006278:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	695b      	ldr	r3, [r3, #20]
 8006280:	490d      	ldr	r1, [pc, #52]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 8006282:	4313      	orrs	r3, r2
 8006284:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006286:	f000 f821 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 800628a:	4602      	mov	r2, r0
 800628c:	4b0a      	ldr	r3, [pc, #40]	@ (80062b8 <HAL_RCC_ClockConfig+0x3d0>)
 800628e:	6a1b      	ldr	r3, [r3, #32]
 8006290:	f003 030f 	and.w	r3, r3, #15
 8006294:	490a      	ldr	r1, [pc, #40]	@ (80062c0 <HAL_RCC_ClockConfig+0x3d8>)
 8006296:	5ccb      	ldrb	r3, [r1, r3]
 8006298:	fa22 f303 	lsr.w	r3, r2, r3
 800629c:	4a09      	ldr	r2, [pc, #36]	@ (80062c4 <HAL_RCC_ClockConfig+0x3dc>)
 800629e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80062a0:	4b09      	ldr	r3, [pc, #36]	@ (80062c8 <HAL_RCC_ClockConfig+0x3e0>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4618      	mov	r0, r3
 80062a6:	f7fc f87d 	bl	80023a4 <HAL_InitTick>
 80062aa:	4603      	mov	r3, r0
 80062ac:	73fb      	strb	r3, [r7, #15]

  return status;
 80062ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3718      	adds	r7, #24
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}
 80062b8:	46020c00 	.word	0x46020c00
 80062bc:	40022000 	.word	0x40022000
 80062c0:	0800b2c8 	.word	0x0800b2c8
 80062c4:	20000000 	.word	0x20000000
 80062c8:	20000004 	.word	0x20000004

080062cc <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b08b      	sub	sp, #44	@ 0x2c
 80062d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80062d2:	2300      	movs	r3, #0
 80062d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80062d6:	2300      	movs	r3, #0
 80062d8:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062da:	4b78      	ldr	r3, [pc, #480]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 80062dc:	69db      	ldr	r3, [r3, #28]
 80062de:	f003 030c 	and.w	r3, r3, #12
 80062e2:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062e4:	4b75      	ldr	r3, [pc, #468]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 80062e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e8:	f003 0303 	and.w	r3, r3, #3
 80062ec:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d005      	beq.n	8006300 <HAL_RCC_GetSysClockFreq+0x34>
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	2b0c      	cmp	r3, #12
 80062f8:	d121      	bne.n	800633e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d11e      	bne.n	800633e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8006300:	4b6e      	ldr	r3, [pc, #440]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d107      	bne.n	800631c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 800630c:	4b6b      	ldr	r3, [pc, #428]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800630e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006312:	0b1b      	lsrs	r3, r3, #12
 8006314:	f003 030f 	and.w	r3, r3, #15
 8006318:	627b      	str	r3, [r7, #36]	@ 0x24
 800631a:	e005      	b.n	8006328 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 800631c:	4b67      	ldr	r3, [pc, #412]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	0f1b      	lsrs	r3, r3, #28
 8006322:	f003 030f 	and.w	r3, r3, #15
 8006326:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006328:	4a65      	ldr	r2, [pc, #404]	@ (80064c0 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800632a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800632c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006330:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d110      	bne.n	800635a <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633a:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800633c:	e00d      	b.n	800635a <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800633e:	4b5f      	ldr	r3, [pc, #380]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006340:	69db      	ldr	r3, [r3, #28]
 8006342:	f003 030c 	and.w	r3, r3, #12
 8006346:	2b04      	cmp	r3, #4
 8006348:	d102      	bne.n	8006350 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800634a:	4b5e      	ldr	r3, [pc, #376]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800634c:	623b      	str	r3, [r7, #32]
 800634e:	e004      	b.n	800635a <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	2b08      	cmp	r3, #8
 8006354:	d101      	bne.n	800635a <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006356:	4b5b      	ldr	r3, [pc, #364]	@ (80064c4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006358:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800635a:	69bb      	ldr	r3, [r7, #24]
 800635c:	2b0c      	cmp	r3, #12
 800635e:	f040 80a5 	bne.w	80064ac <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006362:	4b56      	ldr	r3, [pc, #344]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006366:	f003 0303 	and.w	r3, r3, #3
 800636a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 800636c:	4b53      	ldr	r3, [pc, #332]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800636e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006370:	0a1b      	lsrs	r3, r3, #8
 8006372:	f003 030f 	and.w	r3, r3, #15
 8006376:	3301      	adds	r3, #1
 8006378:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800637a:	4b50      	ldr	r3, [pc, #320]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 800637c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637e:	091b      	lsrs	r3, r3, #4
 8006380:	f003 0301 	and.w	r3, r3, #1
 8006384:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006386:	4b4d      	ldr	r3, [pc, #308]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800638a:	08db      	lsrs	r3, r3, #3
 800638c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006390:	68ba      	ldr	r2, [r7, #8]
 8006392:	fb02 f303 	mul.w	r3, r2, r3
 8006396:	ee07 3a90 	vmov	s15, r3
 800639a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800639e:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	d003      	beq.n	80063b0 <HAL_RCC_GetSysClockFreq+0xe4>
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	2b03      	cmp	r3, #3
 80063ac:	d022      	beq.n	80063f4 <HAL_RCC_GetSysClockFreq+0x128>
 80063ae:	e043      	b.n	8006438 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	ee07 3a90 	vmov	s15, r3
 80063b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ba:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80064c8 <HAL_RCC_GetSysClockFreq+0x1fc>
 80063be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063c2:	4b3e      	ldr	r3, [pc, #248]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 80063c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063ca:	ee07 3a90 	vmov	s15, r3
 80063ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80063d2:	ed97 6a01 	vldr	s12, [r7, #4]
 80063d6:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80064cc <HAL_RCC_GetSysClockFreq+0x200>
 80063da:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063de:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80063e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063f2:	e046      	b.n	8006482 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	ee07 3a90 	vmov	s15, r3
 80063fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063fe:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80064c8 <HAL_RCC_GetSysClockFreq+0x1fc>
 8006402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006406:	4b2d      	ldr	r3, [pc, #180]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800640a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800640e:	ee07 3a90 	vmov	s15, r3
 8006412:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006416:	ed97 6a01 	vldr	s12, [r7, #4]
 800641a:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80064cc <HAL_RCC_GetSysClockFreq+0x200>
 800641e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006422:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006426:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800642a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800642e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006432:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006436:	e024      	b.n	8006482 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643a:	ee07 3a90 	vmov	s15, r3
 800643e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	ee07 3a90 	vmov	s15, r3
 8006448:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800644c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006450:	4b1a      	ldr	r3, [pc, #104]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006452:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006454:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006458:	ee07 3a90 	vmov	s15, r3
 800645c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006460:	ed97 6a01 	vldr	s12, [r7, #4]
 8006464:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80064cc <HAL_RCC_GetSysClockFreq+0x200>
 8006468:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800646c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006470:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006474:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800647c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006480:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8006482:	4b0e      	ldr	r3, [pc, #56]	@ (80064bc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006486:	0e1b      	lsrs	r3, r3, #24
 8006488:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800648c:	3301      	adds	r3, #1
 800648e:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	ee07 3a90 	vmov	s15, r3
 8006496:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800649a:	edd7 6a07 	vldr	s13, [r7, #28]
 800649e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064a6:	ee17 3a90 	vmov	r3, s15
 80064aa:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80064ac:	6a3b      	ldr	r3, [r7, #32]
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	372c      	adds	r7, #44	@ 0x2c
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr
 80064ba:	bf00      	nop
 80064bc:	46020c00 	.word	0x46020c00
 80064c0:	0800b2e0 	.word	0x0800b2e0
 80064c4:	00f42400 	.word	0x00f42400
 80064c8:	4b742400 	.word	0x4b742400
 80064cc:	46000000 	.word	0x46000000

080064d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80064d4:	f7ff fefa 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 80064d8:	4602      	mov	r2, r0
 80064da:	4b07      	ldr	r3, [pc, #28]	@ (80064f8 <HAL_RCC_GetHCLKFreq+0x28>)
 80064dc:	6a1b      	ldr	r3, [r3, #32]
 80064de:	f003 030f 	and.w	r3, r3, #15
 80064e2:	4906      	ldr	r1, [pc, #24]	@ (80064fc <HAL_RCC_GetHCLKFreq+0x2c>)
 80064e4:	5ccb      	ldrb	r3, [r1, r3]
 80064e6:	fa22 f303 	lsr.w	r3, r2, r3
 80064ea:	4a05      	ldr	r2, [pc, #20]	@ (8006500 <HAL_RCC_GetHCLKFreq+0x30>)
 80064ec:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80064ee:	4b04      	ldr	r3, [pc, #16]	@ (8006500 <HAL_RCC_GetHCLKFreq+0x30>)
 80064f0:	681b      	ldr	r3, [r3, #0]
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	46020c00 	.word	0x46020c00
 80064fc:	0800b2c8 	.word	0x0800b2c8
 8006500:	20000000 	.word	0x20000000

08006504 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8006508:	f7ff ffe2 	bl	80064d0 <HAL_RCC_GetHCLKFreq>
 800650c:	4602      	mov	r2, r0
 800650e:	4b05      	ldr	r3, [pc, #20]	@ (8006524 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	091b      	lsrs	r3, r3, #4
 8006514:	f003 0307 	and.w	r3, r3, #7
 8006518:	4903      	ldr	r1, [pc, #12]	@ (8006528 <HAL_RCC_GetPCLK1Freq+0x24>)
 800651a:	5ccb      	ldrb	r3, [r1, r3]
 800651c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006520:	4618      	mov	r0, r3
 8006522:	bd80      	pop	{r7, pc}
 8006524:	46020c00 	.word	0x46020c00
 8006528:	0800b2d8 	.word	0x0800b2d8

0800652c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8006530:	f7ff ffce 	bl	80064d0 <HAL_RCC_GetHCLKFreq>
 8006534:	4602      	mov	r2, r0
 8006536:	4b05      	ldr	r3, [pc, #20]	@ (800654c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006538:	6a1b      	ldr	r3, [r3, #32]
 800653a:	0a1b      	lsrs	r3, r3, #8
 800653c:	f003 0307 	and.w	r3, r3, #7
 8006540:	4903      	ldr	r1, [pc, #12]	@ (8006550 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006542:	5ccb      	ldrb	r3, [r1, r3]
 8006544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006548:	4618      	mov	r0, r3
 800654a:	bd80      	pop	{r7, pc}
 800654c:	46020c00 	.word	0x46020c00
 8006550:	0800b2d8 	.word	0x0800b2d8

08006554 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8006558:	f7ff ffba 	bl	80064d0 <HAL_RCC_GetHCLKFreq>
 800655c:	4602      	mov	r2, r0
 800655e:	4b05      	ldr	r3, [pc, #20]	@ (8006574 <HAL_RCC_GetPCLK3Freq+0x20>)
 8006560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006562:	091b      	lsrs	r3, r3, #4
 8006564:	f003 0307 	and.w	r3, r3, #7
 8006568:	4903      	ldr	r1, [pc, #12]	@ (8006578 <HAL_RCC_GetPCLK3Freq+0x24>)
 800656a:	5ccb      	ldrb	r3, [r1, r3]
 800656c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006570:	4618      	mov	r0, r3
 8006572:	bd80      	pop	{r7, pc}
 8006574:	46020c00 	.word	0x46020c00
 8006578:	0800b2d8 	.word	0x0800b2d8

0800657c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b086      	sub	sp, #24
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006584:	4b3e      	ldr	r3, [pc, #248]	@ (8006680 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006586:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800658a:	f003 0304 	and.w	r3, r3, #4
 800658e:	2b00      	cmp	r3, #0
 8006590:	d003      	beq.n	800659a <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006592:	f7fe fd4f 	bl	8005034 <HAL_PWREx_GetVoltageRange>
 8006596:	6178      	str	r0, [r7, #20]
 8006598:	e019      	b.n	80065ce <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800659a:	4b39      	ldr	r3, [pc, #228]	@ (8006680 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800659c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065a0:	4a37      	ldr	r2, [pc, #220]	@ (8006680 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80065a2:	f043 0304 	orr.w	r3, r3, #4
 80065a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80065aa:	4b35      	ldr	r3, [pc, #212]	@ (8006680 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80065ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065b0:	f003 0304 	and.w	r3, r3, #4
 80065b4:	60fb      	str	r3, [r7, #12]
 80065b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80065b8:	f7fe fd3c 	bl	8005034 <HAL_PWREx_GetVoltageRange>
 80065bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80065be:	4b30      	ldr	r3, [pc, #192]	@ (8006680 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80065c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065c4:	4a2e      	ldr	r2, [pc, #184]	@ (8006680 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80065c6:	f023 0304 	bic.w	r3, r3, #4
 80065ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80065d4:	d003      	beq.n	80065de <RCC_SetFlashLatencyFromMSIRange+0x62>
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065dc:	d109      	bne.n	80065f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065e4:	d202      	bcs.n	80065ec <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80065e6:	2301      	movs	r3, #1
 80065e8:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80065ea:	e033      	b.n	8006654 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80065ec:	2300      	movs	r3, #0
 80065ee:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80065f0:	e030      	b.n	8006654 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065f8:	d208      	bcs.n	800660c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006600:	d102      	bne.n	8006608 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8006602:	2303      	movs	r3, #3
 8006604:	613b      	str	r3, [r7, #16]
 8006606:	e025      	b.n	8006654 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e035      	b.n	8006678 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006612:	d90f      	bls.n	8006634 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d109      	bne.n	800662e <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006620:	d902      	bls.n	8006628 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8006622:	2300      	movs	r3, #0
 8006624:	613b      	str	r3, [r7, #16]
 8006626:	e015      	b.n	8006654 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8006628:	2301      	movs	r3, #1
 800662a:	613b      	str	r3, [r7, #16]
 800662c:	e012      	b.n	8006654 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 800662e:	2300      	movs	r3, #0
 8006630:	613b      	str	r3, [r7, #16]
 8006632:	e00f      	b.n	8006654 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800663a:	d109      	bne.n	8006650 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006642:	d102      	bne.n	800664a <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8006644:	2301      	movs	r3, #1
 8006646:	613b      	str	r3, [r7, #16]
 8006648:	e004      	b.n	8006654 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800664a:	2302      	movs	r3, #2
 800664c:	613b      	str	r3, [r7, #16]
 800664e:	e001      	b.n	8006654 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8006650:	2301      	movs	r3, #1
 8006652:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006654:	4b0b      	ldr	r3, [pc, #44]	@ (8006684 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f023 020f 	bic.w	r2, r3, #15
 800665c:	4909      	ldr	r1, [pc, #36]	@ (8006684 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	4313      	orrs	r3, r2
 8006662:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8006664:	4b07      	ldr	r3, [pc, #28]	@ (8006684 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 030f 	and.w	r3, r3, #15
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	429a      	cmp	r2, r3
 8006670:	d001      	beq.n	8006676 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e000      	b.n	8006678 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8006676:	2300      	movs	r3, #0
}
 8006678:	4618      	mov	r0, r3
 800667a:	3718      	adds	r7, #24
 800667c:	46bd      	mov	sp, r7
 800667e:	bd80      	pop	{r7, pc}
 8006680:	46020c00 	.word	0x46020c00
 8006684:	40022000 	.word	0x40022000

08006688 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8006688:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800668c:	b0ba      	sub	sp, #232	@ 0xe8
 800668e:	af00      	add	r7, sp, #0
 8006690:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006694:	2300      	movs	r3, #0
 8006696:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800669a:	2300      	movs	r3, #0
 800669c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80066a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a8:	f002 0401 	and.w	r4, r2, #1
 80066ac:	2500      	movs	r5, #0
 80066ae:	ea54 0305 	orrs.w	r3, r4, r5
 80066b2:	d00b      	beq.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80066b4:	4bcb      	ldr	r3, [pc, #812]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80066ba:	f023 0103 	bic.w	r1, r3, #3
 80066be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066c4:	4ac7      	ldr	r2, [pc, #796]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066c6:	430b      	orrs	r3, r1
 80066c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80066cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d4:	f002 0802 	and.w	r8, r2, #2
 80066d8:	f04f 0900 	mov.w	r9, #0
 80066dc:	ea58 0309 	orrs.w	r3, r8, r9
 80066e0:	d00b      	beq.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80066e2:	4bc0      	ldr	r3, [pc, #768]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80066e8:	f023 010c 	bic.w	r1, r3, #12
 80066ec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066f2:	4abc      	ldr	r2, [pc, #752]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066f4:	430b      	orrs	r3, r1
 80066f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80066fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006702:	f002 0a04 	and.w	sl, r2, #4
 8006706:	f04f 0b00 	mov.w	fp, #0
 800670a:	ea5a 030b 	orrs.w	r3, sl, fp
 800670e:	d00b      	beq.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006710:	4bb4      	ldr	r3, [pc, #720]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006712:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006716:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800671a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800671e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006720:	4ab0      	ldr	r2, [pc, #704]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006722:	430b      	orrs	r3, r1
 8006724:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006728:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800672c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006730:	f002 0308 	and.w	r3, r2, #8
 8006734:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006738:	2300      	movs	r3, #0
 800673a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800673e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006742:	460b      	mov	r3, r1
 8006744:	4313      	orrs	r3, r2
 8006746:	d00b      	beq.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8006748:	4ba6      	ldr	r3, [pc, #664]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800674a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800674e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006752:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006758:	4aa2      	ldr	r2, [pc, #648]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800675a:	430b      	orrs	r3, r1
 800675c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006760:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006768:	f002 0310 	and.w	r3, r2, #16
 800676c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006770:	2300      	movs	r3, #0
 8006772:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006776:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800677a:	460b      	mov	r3, r1
 800677c:	4313      	orrs	r3, r2
 800677e:	d00b      	beq.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006780:	4b98      	ldr	r3, [pc, #608]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006782:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006786:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800678a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800678e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006790:	4a94      	ldr	r2, [pc, #592]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006792:	430b      	orrs	r3, r1
 8006794:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006798:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800679c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a0:	f002 0320 	and.w	r3, r2, #32
 80067a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067a8:	2300      	movs	r3, #0
 80067aa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80067ae:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80067b2:	460b      	mov	r3, r1
 80067b4:	4313      	orrs	r3, r2
 80067b6:	d00b      	beq.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80067b8:	4b8a      	ldr	r3, [pc, #552]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80067ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067be:	f023 0107 	bic.w	r1, r3, #7
 80067c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067c8:	4a86      	ldr	r2, [pc, #536]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80067ca:	430b      	orrs	r3, r1
 80067cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067d8:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80067dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80067e0:	2300      	movs	r3, #0
 80067e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80067e6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80067ea:	460b      	mov	r3, r1
 80067ec:	4313      	orrs	r3, r2
 80067ee:	d00b      	beq.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80067f0:	4b7c      	ldr	r3, [pc, #496]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80067f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80067f6:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80067fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006800:	4a78      	ldr	r2, [pc, #480]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006802:	430b      	orrs	r3, r1
 8006804:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006808:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800680c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006810:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006814:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006818:	2300      	movs	r3, #0
 800681a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800681e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006822:	460b      	mov	r3, r1
 8006824:	4313      	orrs	r3, r2
 8006826:	d00b      	beq.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006828:	4b6e      	ldr	r3, [pc, #440]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800682a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800682e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006832:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006836:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006838:	4a6a      	ldr	r2, [pc, #424]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800683a:	430b      	orrs	r3, r1
 800683c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006840:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006848:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 800684c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006850:	2300      	movs	r3, #0
 8006852:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006856:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800685a:	460b      	mov	r3, r1
 800685c:	4313      	orrs	r3, r2
 800685e:	d00b      	beq.n	8006878 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8006860:	4b60      	ldr	r3, [pc, #384]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006862:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006866:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800686a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800686e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006870:	4a5c      	ldr	r2, [pc, #368]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006872:	430b      	orrs	r3, r1
 8006874:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006878:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800687c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006880:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006884:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006888:	2300      	movs	r3, #0
 800688a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800688e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006892:	460b      	mov	r3, r1
 8006894:	4313      	orrs	r3, r2
 8006896:	d00b      	beq.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8006898:	4b52      	ldr	r3, [pc, #328]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800689a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800689e:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80068a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068a8:	4a4e      	ldr	r2, [pc, #312]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068aa:	430b      	orrs	r3, r1
 80068ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80068b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b8:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80068bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80068c0:	2300      	movs	r3, #0
 80068c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80068c6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80068ca:	460b      	mov	r3, r1
 80068cc:	4313      	orrs	r3, r2
 80068ce:	d00b      	beq.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80068d0:	4b44      	ldr	r3, [pc, #272]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80068d6:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80068da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80068e0:	4a40      	ldr	r2, [pc, #256]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068e2:	430b      	orrs	r3, r1
 80068e4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80068e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f0:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80068f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80068f8:	2300      	movs	r3, #0
 80068fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80068fe:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006902:	460b      	mov	r3, r1
 8006904:	4313      	orrs	r3, r2
 8006906:	d00b      	beq.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006908:	4b36      	ldr	r3, [pc, #216]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800690a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800690e:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8006912:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006916:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006918:	4a32      	ldr	r2, [pc, #200]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800691a:	430b      	orrs	r3, r1
 800691c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8006920:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006928:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800692c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006930:	2300      	movs	r3, #0
 8006932:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006936:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800693a:	460b      	mov	r3, r1
 800693c:	4313      	orrs	r3, r2
 800693e:	d00c      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8006940:	4b28      	ldr	r3, [pc, #160]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006942:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006946:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800694a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800694e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006952:	4a24      	ldr	r2, [pc, #144]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006954:	430b      	orrs	r3, r1
 8006956:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800695a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800695e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006962:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006966:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006968:	2300      	movs	r3, #0
 800696a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800696c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006970:	460b      	mov	r3, r1
 8006972:	4313      	orrs	r3, r2
 8006974:	d04f      	beq.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8006976:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800697a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800697e:	2b80      	cmp	r3, #128	@ 0x80
 8006980:	d02d      	beq.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x356>
 8006982:	2b80      	cmp	r3, #128	@ 0x80
 8006984:	d827      	bhi.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006986:	2b60      	cmp	r3, #96	@ 0x60
 8006988:	d02e      	beq.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800698a:	2b60      	cmp	r3, #96	@ 0x60
 800698c:	d823      	bhi.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800698e:	2b40      	cmp	r3, #64	@ 0x40
 8006990:	d006      	beq.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8006992:	2b40      	cmp	r3, #64	@ 0x40
 8006994:	d81f      	bhi.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006996:	2b00      	cmp	r3, #0
 8006998:	d009      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x326>
 800699a:	2b20      	cmp	r3, #32
 800699c:	d011      	beq.n	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 800699e:	e01a      	b.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80069a0:	4b10      	ldr	r3, [pc, #64]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069a4:	4a0f      	ldr	r2, [pc, #60]	@ (80069e4 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069aa:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80069ac:	e01d      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80069ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069b2:	3308      	adds	r3, #8
 80069b4:	4618      	mov	r0, r3
 80069b6:	f002 fa17 	bl	8008de8 <RCCEx_PLL2_Config>
 80069ba:	4603      	mov	r3, r0
 80069bc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80069c0:	e013      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80069c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069c6:	332c      	adds	r3, #44	@ 0x2c
 80069c8:	4618      	mov	r0, r3
 80069ca:	f002 faa5 	bl	8008f18 <RCCEx_PLL3_Config>
 80069ce:	4603      	mov	r3, r0
 80069d0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80069d4:	e009      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80069dc:	e005      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 80069de:	bf00      	nop
 80069e0:	e003      	b.n	80069ea <HAL_RCCEx_PeriphCLKConfig+0x362>
 80069e2:	bf00      	nop
 80069e4:	46020c00 	.word	0x46020c00
        break;
 80069e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069ea:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d10d      	bne.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80069f2:	4bb6      	ldr	r3, [pc, #728]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80069f4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80069f8:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80069fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a04:	4ab1      	ldr	r2, [pc, #708]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006a06:	430b      	orrs	r3, r1
 8006a08:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006a0c:	e003      	b.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a0e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006a12:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006a16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006a22:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a24:	2300      	movs	r3, #0
 8006a26:	677b      	str	r3, [r7, #116]	@ 0x74
 8006a28:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	d053      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8006a32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a3e:	d033      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006a40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a44:	d82c      	bhi.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8006a46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a4a:	d02f      	beq.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0x424>
 8006a4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a50:	d826      	bhi.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8006a52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a56:	d008      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8006a58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a5c:	d820      	bhi.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d00a      	beq.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8006a62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a66:	d011      	beq.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0x404>
 8006a68:	e01a      	b.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006a6a:	4b98      	ldr	r3, [pc, #608]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a6e:	4a97      	ldr	r2, [pc, #604]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a74:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006a76:	e01a      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006a78:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a7c:	3308      	adds	r3, #8
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f002 f9b2 	bl	8008de8 <RCCEx_PLL2_Config>
 8006a84:	4603      	mov	r3, r0
 8006a86:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006a8a:	e010      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006a8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a90:	332c      	adds	r3, #44	@ 0x2c
 8006a92:	4618      	mov	r0, r3
 8006a94:	f002 fa40 	bl	8008f18 <RCCEx_PLL3_Config>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006a9e:	e006      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006aa6:	e002      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8006aa8:	bf00      	nop
 8006aaa:	e000      	b.n	8006aae <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8006aac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006aae:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d10d      	bne.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8006ab6:	4b85      	ldr	r3, [pc, #532]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006ab8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006abc:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006ac0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ac8:	4a80      	ldr	r2, [pc, #512]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006aca:	430b      	orrs	r3, r1
 8006acc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006ad0:	e003      	b.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ad2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006ad6:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006ada:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae2:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006ae6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ae8:	2300      	movs	r3, #0
 8006aea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006aec:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006af0:	460b      	mov	r3, r1
 8006af2:	4313      	orrs	r3, r2
 8006af4:	d046      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8006af6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006afa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006afe:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006b02:	d028      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006b04:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006b08:	d821      	bhi.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006b0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b0e:	d022      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006b10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b14:	d81b      	bhi.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006b16:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006b1a:	d01c      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006b1c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006b20:	d815      	bhi.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006b22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b26:	d008      	beq.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8006b28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b2c:	d80f      	bhi.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d011      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006b32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b36:	d00e      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006b38:	e009      	b.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b3e:	3308      	adds	r3, #8
 8006b40:	4618      	mov	r0, r3
 8006b42:	f002 f951 	bl	8008de8 <RCCEx_PLL2_Config>
 8006b46:	4603      	mov	r3, r0
 8006b48:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006b4c:	e004      	b.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006b54:	e000      	b.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8006b56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b58:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d10d      	bne.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006b60:	4b5a      	ldr	r3, [pc, #360]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006b62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006b66:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006b6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b6e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006b72:	4a56      	ldr	r2, [pc, #344]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006b74:	430b      	orrs	r3, r1
 8006b76:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006b7a:	e003      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b7c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006b80:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8006b84:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006b90:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b92:	2300      	movs	r3, #0
 8006b94:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b96:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	d03f      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8006ba0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ba8:	2b04      	cmp	r3, #4
 8006baa:	d81e      	bhi.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0x562>
 8006bac:	a201      	add	r2, pc, #4	@ (adr r2, 8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8006bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bb2:	bf00      	nop
 8006bb4:	08006bf3 	.word	0x08006bf3
 8006bb8:	08006bc9 	.word	0x08006bc9
 8006bbc:	08006bd7 	.word	0x08006bd7
 8006bc0:	08006bf3 	.word	0x08006bf3
 8006bc4:	08006bf3 	.word	0x08006bf3
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006bc8:	4b40      	ldr	r3, [pc, #256]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bcc:	4a3f      	ldr	r2, [pc, #252]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006bce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bd2:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006bd4:	e00e      	b.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006bd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006bda:	332c      	adds	r3, #44	@ 0x2c
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f002 f99b 	bl	8008f18 <RCCEx_PLL3_Config>
 8006be2:	4603      	mov	r3, r0
 8006be4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006be8:	e004      	b.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006bf0:	e000      	b.n	8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 8006bf2:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006bf4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10d      	bne.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8006bfc:	4b33      	ldr	r3, [pc, #204]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006bfe:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006c02:	f023 0107 	bic.w	r1, r3, #7
 8006c06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c0e:	4a2f      	ldr	r2, [pc, #188]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006c10:	430b      	orrs	r3, r1
 8006c12:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006c16:	e003      	b.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c18:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006c1c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8006c20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c28:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006c2c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c2e:	2300      	movs	r3, #0
 8006c30:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c32:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006c36:	460b      	mov	r3, r1
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	d04d      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8006c3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c44:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006c48:	d028      	beq.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0x614>
 8006c4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006c4e:	d821      	bhi.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8006c50:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c54:	d024      	beq.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8006c56:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006c5a:	d81b      	bhi.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8006c5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c60:	d00e      	beq.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 8006c62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006c66:	d815      	bhi.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d01b      	beq.n	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8006c6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c70:	d110      	bne.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006c72:	4b16      	ldr	r3, [pc, #88]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c76:	4a15      	ldr	r2, [pc, #84]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006c78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c7c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006c7e:	e012      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006c80:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c84:	332c      	adds	r3, #44	@ 0x2c
 8006c86:	4618      	mov	r0, r3
 8006c88:	f002 f946 	bl	8008f18 <RCCEx_PLL3_Config>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006c92:	e008      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006c9a:	e004      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8006c9c:	bf00      	nop
 8006c9e:	e002      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8006ca0:	bf00      	nop
 8006ca2:	e000      	b.n	8006ca6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8006ca4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006ca6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d110      	bne.n	8006cd0 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8006cae:	4b07      	ldr	r3, [pc, #28]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006cb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006cb4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006cb8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006cbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006cc0:	4a02      	ldr	r2, [pc, #8]	@ (8006ccc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006cc2:	430b      	orrs	r3, r1
 8006cc4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006cc8:	e006      	b.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8006cca:	bf00      	nop
 8006ccc:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cd0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006cd4:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006cd8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce0:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006ce4:	653b      	str	r3, [r7, #80]	@ 0x50
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	657b      	str	r3, [r7, #84]	@ 0x54
 8006cea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006cee:	460b      	mov	r3, r1
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	f000 80b5 	beq.w	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006cfc:	4b9d      	ldr	r3, [pc, #628]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d02:	f003 0304 	and.w	r3, r3, #4
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d113      	bne.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d0a:	4b9a      	ldr	r3, [pc, #616]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d10:	4a98      	ldr	r2, [pc, #608]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d12:	f043 0304 	orr.w	r3, r3, #4
 8006d16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006d1a:	4b96      	ldr	r3, [pc, #600]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d20:	f003 0304 	and.w	r3, r3, #4
 8006d24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006d32:	4b91      	ldr	r3, [pc, #580]	@ (8006f78 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8006d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d36:	4a90      	ldr	r2, [pc, #576]	@ (8006f78 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8006d38:	f043 0301 	orr.w	r3, r3, #1
 8006d3c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d3e:	f7fb fbbb 	bl	80024b8 <HAL_GetTick>
 8006d42:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006d46:	e00b      	b.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d48:	f7fb fbb6 	bl	80024b8 <HAL_GetTick>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d52:	1ad3      	subs	r3, r2, r3
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	d903      	bls.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8006d58:	2303      	movs	r3, #3
 8006d5a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006d5e:	e005      	b.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006d60:	4b85      	ldr	r3, [pc, #532]	@ (8006f78 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8006d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d64:	f003 0301 	and.w	r3, r3, #1
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d0ed      	beq.n	8006d48 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8006d6c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d165      	bne.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006d74:	4b7f      	ldr	r3, [pc, #508]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d023      	beq.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8006d8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006d8e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8006d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d01b      	beq.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006d9a:	4b76      	ldr	r3, [pc, #472]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006da0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006da4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006da8:	4b72      	ldr	r3, [pc, #456]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006daa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006dae:	4a71      	ldr	r2, [pc, #452]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006db0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006db4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006db8:	4b6e      	ldr	r3, [pc, #440]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006dba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006dbe:	4a6d      	ldr	r2, [pc, #436]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006dc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dc4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006dc8:	4a6a      	ldr	r2, [pc, #424]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dd6:	f003 0301 	and.w	r3, r3, #1
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d019      	beq.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dde:	f7fb fb6b 	bl	80024b8 <HAL_GetTick>
 8006de2:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006de6:	e00d      	b.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006de8:	f7fb fb66 	bl	80024b8 <HAL_GetTick>
 8006dec:	4602      	mov	r2, r0
 8006dee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006df2:	1ad2      	subs	r2, r2, r3
 8006df4:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d903      	bls.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 8006dfc:	2303      	movs	r3, #3
 8006dfe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8006e02:	e006      	b.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e04:	4b5b      	ldr	r3, [pc, #364]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006e06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e0a:	f003 0302 	and.w	r3, r3, #2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d0ea      	beq.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 8006e12:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d10d      	bne.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006e1a:	4b56      	ldr	r3, [pc, #344]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006e1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006e20:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006e24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e28:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006e2c:	4a51      	ldr	r2, [pc, #324]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006e2e:	430b      	orrs	r3, r1
 8006e30:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006e34:	e008      	b.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e36:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006e3a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8006e3e:	e003      	b.n	8006e48 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e40:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006e44:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006e48:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d107      	bne.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e50:	4b48      	ldr	r3, [pc, #288]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006e52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e56:	4a47      	ldr	r2, [pc, #284]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006e58:	f023 0304 	bic.w	r3, r3, #4
 8006e5c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006e60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e68:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e6e:	2300      	movs	r3, #0
 8006e70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e72:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006e76:	460b      	mov	r3, r1
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	d042      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8006e7c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006e84:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006e88:	d022      	beq.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8006e8a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006e8e:	d81b      	bhi.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8006e90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e94:	d011      	beq.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x832>
 8006e96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e9a:	d815      	bhi.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d019      	beq.n	8006ed4 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8006ea0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ea4:	d110      	bne.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006ea6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006eaa:	3308      	adds	r3, #8
 8006eac:	4618      	mov	r0, r3
 8006eae:	f001 ff9b 	bl	8008de8 <RCCEx_PLL2_Config>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006eb8:	e00d      	b.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006eba:	4b2e      	ldr	r3, [pc, #184]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ebe:	4a2d      	ldr	r2, [pc, #180]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006ec0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ec4:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006ec6:	e006      	b.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006ece:	e002      	b.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8006ed0:	bf00      	nop
 8006ed2:	e000      	b.n	8006ed6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8006ed4:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006ed6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10d      	bne.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8006ede:	4b25      	ldr	r3, [pc, #148]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ee4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006ee8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006eec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006ef0:	4a20      	ldr	r2, [pc, #128]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006ef2:	430b      	orrs	r3, r1
 8006ef4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006ef8:	e003      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006efa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006efe:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006f02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006f0e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006f10:	2300      	movs	r3, #0
 8006f12:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f14:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006f18:	460b      	mov	r3, r1
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	d032      	beq.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006f1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f2a:	d00b      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8006f2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f30:	d804      	bhi.n	8006f3c <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d008      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8006f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f3a:	d007      	beq.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006f42:	e004      	b.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8006f44:	bf00      	nop
 8006f46:	e002      	b.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8006f48:	bf00      	nop
 8006f4a:	e000      	b.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8006f4c:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006f4e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d112      	bne.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006f56:	4b07      	ldr	r3, [pc, #28]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006f58:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f5c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f68:	4a02      	ldr	r2, [pc, #8]	@ (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006f6a:	430b      	orrs	r3, r1
 8006f6c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006f70:	e008      	b.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 8006f72:	bf00      	nop
 8006f74:	46020c00 	.word	0x46020c00
 8006f78:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f7c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006f80:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8006f84:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f8c:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006f90:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f92:	2300      	movs	r3, #0
 8006f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f96:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	d00c      	beq.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8006fa0:	4b98      	ldr	r3, [pc, #608]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006fa2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006fa6:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8006faa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006fb2:	4a94      	ldr	r2, [pc, #592]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006fb4:	430b      	orrs	r3, r1
 8006fb6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8006fba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006fc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006fc8:	2300      	movs	r3, #0
 8006fca:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fcc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	d019      	beq.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8006fd6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fda:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006fde:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006fe2:	d105      	bne.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006fe4:	4b87      	ldr	r3, [pc, #540]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fe8:	4a86      	ldr	r2, [pc, #536]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006fea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fee:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8006ff0:	4b84      	ldr	r3, [pc, #528]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006ff2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006ff6:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006ffa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ffe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007002:	4a80      	ldr	r2, [pc, #512]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007004:	430b      	orrs	r3, r1
 8007006:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800700a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800700e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007012:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007016:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007018:	2300      	movs	r3, #0
 800701a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800701c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007020:	460b      	mov	r3, r1
 8007022:	4313      	orrs	r3, r2
 8007024:	d00c      	beq.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8007026:	4b77      	ldr	r3, [pc, #476]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007028:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800702c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007030:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007034:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007038:	4972      	ldr	r1, [pc, #456]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800703a:	4313      	orrs	r3, r2
 800703c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8007040:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007048:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800704c:	623b      	str	r3, [r7, #32]
 800704e:	2300      	movs	r3, #0
 8007050:	627b      	str	r3, [r7, #36]	@ 0x24
 8007052:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007056:	460b      	mov	r3, r1
 8007058:	4313      	orrs	r3, r2
 800705a:	d00c      	beq.n	8007076 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800705c:	4b69      	ldr	r3, [pc, #420]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800705e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007062:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007066:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800706a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800706e:	4965      	ldr	r1, [pc, #404]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007070:	4313      	orrs	r3, r2
 8007072:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007076:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800707a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707e:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007082:	61bb      	str	r3, [r7, #24]
 8007084:	2300      	movs	r3, #0
 8007086:	61fb      	str	r3, [r7, #28]
 8007088:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800708c:	460b      	mov	r3, r1
 800708e:	4313      	orrs	r3, r2
 8007090:	d00c      	beq.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8007092:	4b5c      	ldr	r3, [pc, #368]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007094:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007098:	f023 0218 	bic.w	r2, r3, #24
 800709c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070a0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80070a4:	4957      	ldr	r1, [pc, #348]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80070ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b4:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80070b8:	613b      	str	r3, [r7, #16]
 80070ba:	2300      	movs	r3, #0
 80070bc:	617b      	str	r3, [r7, #20]
 80070be:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80070c2:	460b      	mov	r3, r1
 80070c4:	4313      	orrs	r3, r2
 80070c6:	d032      	beq.n	800712e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80070c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80070d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80070d4:	d105      	bne.n	80070e2 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070d6:	4b4b      	ldr	r3, [pc, #300]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80070d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070da:	4a4a      	ldr	r2, [pc, #296]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80070dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070e0:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 80070e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80070ea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80070ee:	d108      	bne.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80070f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070f4:	3308      	adds	r3, #8
 80070f6:	4618      	mov	r0, r3
 80070f8:	f001 fe76 	bl	8008de8 <RCCEx_PLL2_Config>
 80070fc:	4603      	mov	r3, r0
 80070fe:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 8007102:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007106:	2b00      	cmp	r3, #0
 8007108:	d10d      	bne.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800710a:	4b3e      	ldr	r3, [pc, #248]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800710c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007110:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007114:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007118:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800711c:	4939      	ldr	r1, [pc, #228]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800711e:	4313      	orrs	r3, r2
 8007120:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007124:	e003      	b.n	800712e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007126:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800712a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800712e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007136:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800713a:	60bb      	str	r3, [r7, #8]
 800713c:	2300      	movs	r3, #0
 800713e:	60fb      	str	r3, [r7, #12]
 8007140:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007144:	460b      	mov	r3, r1
 8007146:	4313      	orrs	r3, r2
 8007148:	d03a      	beq.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 800714a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800714e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007152:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007156:	d00e      	beq.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8007158:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800715c:	d815      	bhi.n	800718a <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800715e:	2b00      	cmp	r3, #0
 8007160:	d017      	beq.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8007162:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007166:	d110      	bne.n	800718a <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007168:	4b26      	ldr	r3, [pc, #152]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800716a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800716c:	4a25      	ldr	r2, [pc, #148]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800716e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007172:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8007174:	e00e      	b.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007176:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800717a:	3308      	adds	r3, #8
 800717c:	4618      	mov	r0, r3
 800717e:	f001 fe33 	bl	8008de8 <RCCEx_PLL2_Config>
 8007182:	4603      	mov	r3, r0
 8007184:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8007188:	e004      	b.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007190:	e000      	b.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 8007192:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007194:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007198:	2b00      	cmp	r3, #0
 800719a:	d10d      	bne.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800719c:	4b19      	ldr	r3, [pc, #100]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800719e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80071a2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80071a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80071aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071ae:	4915      	ldr	r1, [pc, #84]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80071b0:	4313      	orrs	r3, r2
 80071b2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80071b6:	e003      	b.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071b8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80071bc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80071c0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80071c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80071cc:	603b      	str	r3, [r7, #0]
 80071ce:	2300      	movs	r3, #0
 80071d0:	607b      	str	r3, [r7, #4]
 80071d2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80071d6:	460b      	mov	r3, r1
 80071d8:	4313      	orrs	r3, r2
 80071da:	d00c      	beq.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 80071dc:	4b09      	ldr	r3, [pc, #36]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80071de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80071e2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80071e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80071ea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80071ee:	4905      	ldr	r1, [pc, #20]	@ (8007204 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80071f0:	4313      	orrs	r3, r2
 80071f2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80071f6:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	37e8      	adds	r7, #232	@ 0xe8
 80071fe:	46bd      	mov	sp, r7
 8007200:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007204:	46020c00 	.word	0x46020c00

08007208 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8007208:	b480      	push	{r7}
 800720a:	b089      	sub	sp, #36	@ 0x24
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8007210:	4ba6      	ldr	r3, [pc, #664]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007212:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007218:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800721a:	4ba4      	ldr	r3, [pc, #656]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800721c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800721e:	f003 0303 	and.w	r3, r3, #3
 8007222:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8007224:	4ba1      	ldr	r3, [pc, #644]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007228:	0a1b      	lsrs	r3, r3, #8
 800722a:	f003 030f 	and.w	r3, r3, #15
 800722e:	3301      	adds	r3, #1
 8007230:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8007232:	4b9e      	ldr	r3, [pc, #632]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007236:	091b      	lsrs	r3, r3, #4
 8007238:	f003 0301 	and.w	r3, r3, #1
 800723c:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800723e:	4b9b      	ldr	r3, [pc, #620]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007242:	08db      	lsrs	r3, r3, #3
 8007244:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007248:	68fa      	ldr	r2, [r7, #12]
 800724a:	fb02 f303 	mul.w	r3, r2, r3
 800724e:	ee07 3a90 	vmov	s15, r3
 8007252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007256:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	2b03      	cmp	r3, #3
 800725e:	d062      	beq.n	8007326 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	2b03      	cmp	r3, #3
 8007264:	f200 8081 	bhi.w	800736a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	2b01      	cmp	r3, #1
 800726c:	d024      	beq.n	80072b8 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	2b02      	cmp	r3, #2
 8007272:	d17a      	bne.n	800736a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	ee07 3a90 	vmov	s15, r3
 800727a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800727e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80074b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8007282:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007286:	4b89      	ldr	r3, [pc, #548]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007288:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800728a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800728e:	ee07 3a90 	vmov	s15, r3
 8007292:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007296:	ed97 6a02 	vldr	s12, [r7, #8]
 800729a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80074b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800729e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80072a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80072a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80072ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072b6:	e08f      	b.n	80073d8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80072b8:	4b7c      	ldr	r3, [pc, #496]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072ba:	689b      	ldr	r3, [r3, #8]
 80072bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d005      	beq.n	80072d0 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80072c4:	4b79      	ldr	r3, [pc, #484]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	0f1b      	lsrs	r3, r3, #28
 80072ca:	f003 030f 	and.w	r3, r3, #15
 80072ce:	e006      	b.n	80072de <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 80072d0:	4b76      	ldr	r3, [pc, #472]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80072d6:	041b      	lsls	r3, r3, #16
 80072d8:	0f1b      	lsrs	r3, r3, #28
 80072da:	f003 030f 	and.w	r3, r3, #15
 80072de:	4a76      	ldr	r2, [pc, #472]	@ (80074b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80072e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072e4:	ee07 3a90 	vmov	s15, r3
 80072e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	ee07 3a90 	vmov	s15, r3
 80072f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80072fa:	69bb      	ldr	r3, [r7, #24]
 80072fc:	ee07 3a90 	vmov	s15, r3
 8007300:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007304:	ed97 6a02 	vldr	s12, [r7, #8]
 8007308:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80074b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800730c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007310:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007314:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007318:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800731c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007320:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007324:	e058      	b.n	80073d8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	ee07 3a90 	vmov	s15, r3
 800732c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007330:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80074b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8007334:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007338:	4b5c      	ldr	r3, [pc, #368]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800733a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800733c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007340:	ee07 3a90 	vmov	s15, r3
 8007344:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007348:	ed97 6a02 	vldr	s12, [r7, #8]
 800734c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80074b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007350:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007354:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8007358:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800735c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007360:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007364:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007368:	e036      	b.n	80073d8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800736a:	4b50      	ldr	r3, [pc, #320]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007372:	2b00      	cmp	r3, #0
 8007374:	d005      	beq.n	8007382 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8007376:	4b4d      	ldr	r3, [pc, #308]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	0f1b      	lsrs	r3, r3, #28
 800737c:	f003 030f 	and.w	r3, r3, #15
 8007380:	e006      	b.n	8007390 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8007382:	4b4a      	ldr	r3, [pc, #296]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007384:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007388:	041b      	lsls	r3, r3, #16
 800738a:	0f1b      	lsrs	r3, r3, #28
 800738c:	f003 030f 	and.w	r3, r3, #15
 8007390:	4a49      	ldr	r2, [pc, #292]	@ (80074b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8007392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007396:	ee07 3a90 	vmov	s15, r3
 800739a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	ee07 3a90 	vmov	s15, r3
 80073a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	ee07 3a90 	vmov	s15, r3
 80073b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80073ba:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80074b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80073be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80073ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073d2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80073d6:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80073d8:	4b34      	ldr	r3, [pc, #208]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80073da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d017      	beq.n	8007414 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80073e4:	4b31      	ldr	r3, [pc, #196]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80073e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073e8:	0a5b      	lsrs	r3, r3, #9
 80073ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073ee:	ee07 3a90 	vmov	s15, r3
 80073f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80073f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80073fa:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80073fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8007402:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007406:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800740a:	ee17 2a90 	vmov	r2, s15
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	601a      	str	r2, [r3, #0]
 8007412:	e002      	b.n	800741a <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2200      	movs	r2, #0
 8007418:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800741a:	4b24      	ldr	r3, [pc, #144]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800741c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800741e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007422:	2b00      	cmp	r3, #0
 8007424:	d017      	beq.n	8007456 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007426:	4b21      	ldr	r3, [pc, #132]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800742a:	0c1b      	lsrs	r3, r3, #16
 800742c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007430:	ee07 3a90 	vmov	s15, r3
 8007434:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8007438:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800743c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007440:	edd7 6a07 	vldr	s13, [r7, #28]
 8007444:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007448:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800744c:	ee17 2a90 	vmov	r2, s15
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	605a      	str	r2, [r3, #4]
 8007454:	e002      	b.n	800745c <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800745c:	4b13      	ldr	r3, [pc, #76]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800745e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007460:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007464:	2b00      	cmp	r3, #0
 8007466:	d017      	beq.n	8007498 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007468:	4b10      	ldr	r3, [pc, #64]	@ (80074ac <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800746a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800746c:	0e1b      	lsrs	r3, r3, #24
 800746e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007472:	ee07 3a90 	vmov	s15, r3
 8007476:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800747a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800747e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007482:	edd7 6a07 	vldr	s13, [r7, #28]
 8007486:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800748a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800748e:	ee17 2a90 	vmov	r2, s15
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007496:	e002      	b.n	800749e <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	609a      	str	r2, [r3, #8]
}
 800749e:	bf00      	nop
 80074a0:	3724      	adds	r7, #36	@ 0x24
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop
 80074ac:	46020c00 	.word	0x46020c00
 80074b0:	4b742400 	.word	0x4b742400
 80074b4:	46000000 	.word	0x46000000
 80074b8:	0800b2e0 	.word	0x0800b2e0

080074bc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80074bc:	b480      	push	{r7}
 80074be:	b089      	sub	sp, #36	@ 0x24
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80074c4:	4ba6      	ldr	r3, [pc, #664]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80074c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074cc:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80074ce:	4ba4      	ldr	r3, [pc, #656]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80074d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d2:	f003 0303 	and.w	r3, r3, #3
 80074d6:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80074d8:	4ba1      	ldr	r3, [pc, #644]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80074da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074dc:	0a1b      	lsrs	r3, r3, #8
 80074de:	f003 030f 	and.w	r3, r3, #15
 80074e2:	3301      	adds	r3, #1
 80074e4:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80074e6:	4b9e      	ldr	r3, [pc, #632]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80074e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ea:	091b      	lsrs	r3, r3, #4
 80074ec:	f003 0301 	and.w	r3, r3, #1
 80074f0:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80074f2:	4b9b      	ldr	r3, [pc, #620]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80074f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074f6:	08db      	lsrs	r3, r3, #3
 80074f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80074fc:	68fa      	ldr	r2, [r7, #12]
 80074fe:	fb02 f303 	mul.w	r3, r2, r3
 8007502:	ee07 3a90 	vmov	s15, r3
 8007506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800750a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	2b03      	cmp	r3, #3
 8007512:	d062      	beq.n	80075da <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	2b03      	cmp	r3, #3
 8007518:	f200 8081 	bhi.w	800761e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	2b01      	cmp	r3, #1
 8007520:	d024      	beq.n	800756c <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	2b02      	cmp	r3, #2
 8007526:	d17a      	bne.n	800761e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	ee07 3a90 	vmov	s15, r3
 800752e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007532:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007764 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8007536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800753a:	4b89      	ldr	r3, [pc, #548]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800753c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800753e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007542:	ee07 3a90 	vmov	s15, r3
 8007546:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800754a:	ed97 6a02 	vldr	s12, [r7, #8]
 800754e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007768 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007552:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007556:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800755a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800755e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007566:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800756a:	e08f      	b.n	800768c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800756c:	4b7c      	ldr	r3, [pc, #496]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007574:	2b00      	cmp	r3, #0
 8007576:	d005      	beq.n	8007584 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8007578:	4b79      	ldr	r3, [pc, #484]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	0f1b      	lsrs	r3, r3, #28
 800757e:	f003 030f 	and.w	r3, r3, #15
 8007582:	e006      	b.n	8007592 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8007584:	4b76      	ldr	r3, [pc, #472]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007586:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800758a:	041b      	lsls	r3, r3, #16
 800758c:	0f1b      	lsrs	r3, r3, #28
 800758e:	f003 030f 	and.w	r3, r3, #15
 8007592:	4a76      	ldr	r2, [pc, #472]	@ (800776c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8007594:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007598:	ee07 3a90 	vmov	s15, r3
 800759c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	ee07 3a90 	vmov	s15, r3
 80075a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80075ae:	69bb      	ldr	r3, [r7, #24]
 80075b0:	ee07 3a90 	vmov	s15, r3
 80075b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075b8:	ed97 6a02 	vldr	s12, [r7, #8]
 80075bc:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007768 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80075c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80075d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075d4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80075d8:	e058      	b.n	800768c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	ee07 3a90 	vmov	s15, r3
 80075e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075e4:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007764 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80075e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075ec:	4b5c      	ldr	r3, [pc, #368]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80075ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075f4:	ee07 3a90 	vmov	s15, r3
 80075f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80075fc:	ed97 6a02 	vldr	s12, [r7, #8]
 8007600:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007768 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007604:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007608:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800760c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007610:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007614:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007618:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800761c:	e036      	b.n	800768c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 800761e:	4b50      	ldr	r3, [pc, #320]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007626:	2b00      	cmp	r3, #0
 8007628:	d005      	beq.n	8007636 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 800762a:	4b4d      	ldr	r3, [pc, #308]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	0f1b      	lsrs	r3, r3, #28
 8007630:	f003 030f 	and.w	r3, r3, #15
 8007634:	e006      	b.n	8007644 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8007636:	4b4a      	ldr	r3, [pc, #296]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007638:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800763c:	041b      	lsls	r3, r3, #16
 800763e:	0f1b      	lsrs	r3, r3, #28
 8007640:	f003 030f 	and.w	r3, r3, #15
 8007644:	4a49      	ldr	r2, [pc, #292]	@ (800776c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8007646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800764a:	ee07 3a90 	vmov	s15, r3
 800764e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007652:	693b      	ldr	r3, [r7, #16]
 8007654:	ee07 3a90 	vmov	s15, r3
 8007658:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800765c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007660:	69bb      	ldr	r3, [r7, #24]
 8007662:	ee07 3a90 	vmov	s15, r3
 8007666:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800766a:	ed97 6a02 	vldr	s12, [r7, #8]
 800766e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007768 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007672:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007676:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800767a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800767e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8007682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007686:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800768a:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800768c:	4b34      	ldr	r3, [pc, #208]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800768e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007690:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007694:	2b00      	cmp	r3, #0
 8007696:	d017      	beq.n	80076c8 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007698:	4b31      	ldr	r3, [pc, #196]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800769a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800769c:	0a5b      	lsrs	r3, r3, #9
 800769e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076a2:	ee07 3a90 	vmov	s15, r3
 80076a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 80076aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076ae:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80076b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80076b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076be:	ee17 2a90 	vmov	r2, s15
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	601a      	str	r2, [r3, #0]
 80076c6:	e002      	b.n	80076ce <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80076ce:	4b24      	ldr	r3, [pc, #144]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d017      	beq.n	800770a <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80076da:	4b21      	ldr	r3, [pc, #132]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076de:	0c1b      	lsrs	r3, r3, #16
 80076e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076e4:	ee07 3a90 	vmov	s15, r3
 80076e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 80076ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076f0:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80076f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80076f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007700:	ee17 2a90 	vmov	r2, s15
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	605a      	str	r2, [r3, #4]
 8007708:	e002      	b.n	8007710 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2200      	movs	r2, #0
 800770e:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8007710:	4b13      	ldr	r3, [pc, #76]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007714:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007718:	2b00      	cmp	r3, #0
 800771a:	d017      	beq.n	800774c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800771c:	4b10      	ldr	r3, [pc, #64]	@ (8007760 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800771e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007720:	0e1b      	lsrs	r3, r3, #24
 8007722:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007726:	ee07 3a90 	vmov	s15, r3
 800772a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800772e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007732:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007736:	edd7 6a07 	vldr	s13, [r7, #28]
 800773a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800773e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007742:	ee17 2a90 	vmov	r2, s15
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800774a:	e002      	b.n	8007752 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	609a      	str	r2, [r3, #8]
}
 8007752:	bf00      	nop
 8007754:	3724      	adds	r7, #36	@ 0x24
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	46020c00 	.word	0x46020c00
 8007764:	4b742400 	.word	0x4b742400
 8007768:	46000000 	.word	0x46000000
 800776c:	0800b2e0 	.word	0x0800b2e0

08007770 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007770:	b480      	push	{r7}
 8007772:	b089      	sub	sp, #36	@ 0x24
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8007778:	4ba6      	ldr	r3, [pc, #664]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800777a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800777c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007780:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8007782:	4ba4      	ldr	r3, [pc, #656]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007786:	f003 0303 	and.w	r3, r3, #3
 800778a:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 800778c:	4ba1      	ldr	r3, [pc, #644]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800778e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007790:	0a1b      	lsrs	r3, r3, #8
 8007792:	f003 030f 	and.w	r3, r3, #15
 8007796:	3301      	adds	r3, #1
 8007798:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800779a:	4b9e      	ldr	r3, [pc, #632]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800779c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800779e:	091b      	lsrs	r3, r3, #4
 80077a0:	f003 0301 	and.w	r3, r3, #1
 80077a4:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80077a6:	4b9b      	ldr	r3, [pc, #620]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80077a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077aa:	08db      	lsrs	r3, r3, #3
 80077ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	fb02 f303 	mul.w	r3, r2, r3
 80077b6:	ee07 3a90 	vmov	s15, r3
 80077ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077be:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	2b03      	cmp	r3, #3
 80077c6:	d062      	beq.n	800788e <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	2b03      	cmp	r3, #3
 80077cc:	f200 8081 	bhi.w	80078d2 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d024      	beq.n	8007820 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	2b02      	cmp	r3, #2
 80077da:	d17a      	bne.n	80078d2 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	ee07 3a90 	vmov	s15, r3
 80077e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077e6:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007a18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80077ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077ee:	4b89      	ldr	r3, [pc, #548]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80077f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077f6:	ee07 3a90 	vmov	s15, r3
 80077fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80077fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8007802:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007a1c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007806:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800780a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800780e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007812:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800781a:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 800781e:	e08f      	b.n	8007940 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007820:	4b7c      	ldr	r3, [pc, #496]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007822:	689b      	ldr	r3, [r3, #8]
 8007824:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007828:	2b00      	cmp	r3, #0
 800782a:	d005      	beq.n	8007838 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 800782c:	4b79      	ldr	r3, [pc, #484]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	0f1b      	lsrs	r3, r3, #28
 8007832:	f003 030f 	and.w	r3, r3, #15
 8007836:	e006      	b.n	8007846 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8007838:	4b76      	ldr	r3, [pc, #472]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800783a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800783e:	041b      	lsls	r3, r3, #16
 8007840:	0f1b      	lsrs	r3, r3, #28
 8007842:	f003 030f 	and.w	r3, r3, #15
 8007846:	4a76      	ldr	r2, [pc, #472]	@ (8007a20 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8007848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800784c:	ee07 3a90 	vmov	s15, r3
 8007850:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	ee07 3a90 	vmov	s15, r3
 800785a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800785e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	ee07 3a90 	vmov	s15, r3
 8007868:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800786c:	ed97 6a02 	vldr	s12, [r7, #8]
 8007870:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007a1c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007874:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007878:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800787c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007880:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007884:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007888:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800788c:	e058      	b.n	8007940 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	ee07 3a90 	vmov	s15, r3
 8007894:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007898:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007a18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800789c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078a0:	4b5c      	ldr	r3, [pc, #368]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078a8:	ee07 3a90 	vmov	s15, r3
 80078ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80078b0:	ed97 6a02 	vldr	s12, [r7, #8]
 80078b4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007a1c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80078b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80078bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80078c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80078c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078cc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80078d0:	e036      	b.n	8007940 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80078d2:	4b50      	ldr	r3, [pc, #320]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d005      	beq.n	80078ea <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 80078de:	4b4d      	ldr	r3, [pc, #308]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	0f1b      	lsrs	r3, r3, #28
 80078e4:	f003 030f 	and.w	r3, r3, #15
 80078e8:	e006      	b.n	80078f8 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 80078ea:	4b4a      	ldr	r3, [pc, #296]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80078f0:	041b      	lsls	r3, r3, #16
 80078f2:	0f1b      	lsrs	r3, r3, #28
 80078f4:	f003 030f 	and.w	r3, r3, #15
 80078f8:	4a49      	ldr	r2, [pc, #292]	@ (8007a20 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80078fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078fe:	ee07 3a90 	vmov	s15, r3
 8007902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007906:	693b      	ldr	r3, [r7, #16]
 8007908:	ee07 3a90 	vmov	s15, r3
 800790c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007910:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	ee07 3a90 	vmov	s15, r3
 800791a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800791e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007922:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007a1c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8007926:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800792a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800792e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007932:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800793a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800793e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007940:	4b34      	ldr	r3, [pc, #208]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007944:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007948:	2b00      	cmp	r3, #0
 800794a:	d017      	beq.n	800797c <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800794c:	4b31      	ldr	r3, [pc, #196]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800794e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007950:	0a5b      	lsrs	r3, r3, #9
 8007952:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007956:	ee07 3a90 	vmov	s15, r3
 800795a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800795e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007962:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007966:	edd7 6a07 	vldr	s13, [r7, #28]
 800796a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800796e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007972:	ee17 2a90 	vmov	r2, s15
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	601a      	str	r2, [r3, #0]
 800797a:	e002      	b.n	8007982 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2200      	movs	r2, #0
 8007980:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007982:	4b24      	ldr	r3, [pc, #144]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007986:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800798a:	2b00      	cmp	r3, #0
 800798c:	d017      	beq.n	80079be <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800798e:	4b21      	ldr	r3, [pc, #132]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007992:	0c1b      	lsrs	r3, r3, #16
 8007994:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007998:	ee07 3a90 	vmov	s15, r3
 800799c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80079a0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079a4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80079a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80079ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079b4:	ee17 2a90 	vmov	r2, s15
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	605a      	str	r2, [r3, #4]
 80079bc:	e002      	b.n	80079c4 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80079c4:	4b13      	ldr	r3, [pc, #76]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80079c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d017      	beq.n	8007a00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80079d0:	4b10      	ldr	r3, [pc, #64]	@ (8007a14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80079d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079d4:	0e1b      	lsrs	r3, r3, #24
 80079d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079da:	ee07 3a90 	vmov	s15, r3
 80079de:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80079e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80079e6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80079ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80079ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80079f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079f6:	ee17 2a90 	vmov	r2, s15
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80079fe:	e002      	b.n	8007a06 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2200      	movs	r2, #0
 8007a04:	609a      	str	r2, [r3, #8]
}
 8007a06:	bf00      	nop
 8007a08:	3724      	adds	r7, #36	@ 0x24
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a10:	4770      	bx	lr
 8007a12:	bf00      	nop
 8007a14:	46020c00 	.word	0x46020c00
 8007a18:	4b742400 	.word	0x4b742400
 8007a1c:	46000000 	.word	0x46000000
 8007a20:	0800b2e0 	.word	0x0800b2e0

08007a24 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b08e      	sub	sp, #56	@ 0x38
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8007a2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a32:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8007a36:	430b      	orrs	r3, r1
 8007a38:	d145      	bne.n	8007ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007a3a:	4ba7      	ldr	r3, [pc, #668]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007a3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a40:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a44:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8007a46:	4ba4      	ldr	r3, [pc, #656]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007a48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a4c:	f003 0302 	and.w	r3, r3, #2
 8007a50:	2b02      	cmp	r3, #2
 8007a52:	d108      	bne.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a5a:	d104      	bne.n	8007a66 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007a5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a60:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a62:	f001 b9b3 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8007a66:	4b9c      	ldr	r3, [pc, #624]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007a68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007a74:	d114      	bne.n	8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8007a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a7c:	d110      	bne.n	8007aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a7e:	4b96      	ldr	r3, [pc, #600]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007a80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a8c:	d103      	bne.n	8007a96 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8007a8e:	23fa      	movs	r3, #250	@ 0xfa
 8007a90:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a92:	f001 b99b 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8007a96:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007a9a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a9c:	f001 b996 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8007aa0:	4b8d      	ldr	r3, [pc, #564]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007aa8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007aac:	d107      	bne.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8007aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ab4:	d103      	bne.n	8007abe <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8007ab6:	4b89      	ldr	r3, [pc, #548]	@ (8007cdc <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8007ab8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aba:	f001 b987 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ac2:	f001 b983 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007ac6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007aca:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007ace:	430b      	orrs	r3, r1
 8007ad0:	d151      	bne.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007ad2:	4b81      	ldr	r3, [pc, #516]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007ad4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ad8:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8007adc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae0:	2b80      	cmp	r3, #128	@ 0x80
 8007ae2:	d035      	beq.n	8007b50 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8007ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae6:	2b80      	cmp	r3, #128	@ 0x80
 8007ae8:	d841      	bhi.n	8007b6e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aec:	2b60      	cmp	r3, #96	@ 0x60
 8007aee:	d02a      	beq.n	8007b46 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8007af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af2:	2b60      	cmp	r3, #96	@ 0x60
 8007af4:	d83b      	bhi.n	8007b6e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af8:	2b40      	cmp	r3, #64	@ 0x40
 8007afa:	d009      	beq.n	8007b10 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007afe:	2b40      	cmp	r3, #64	@ 0x40
 8007b00:	d835      	bhi.n	8007b6e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00c      	beq.n	8007b22 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8007b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b0a:	2b20      	cmp	r3, #32
 8007b0c:	d012      	beq.n	8007b34 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8007b0e:	e02e      	b.n	8007b6e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b14:	4618      	mov	r0, r3
 8007b16:	f7ff fb77 	bl	8007208 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b1e:	f001 b955 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b22:	f107 0318 	add.w	r3, r7, #24
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7ff fcc8 	bl	80074bc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007b2c:	69bb      	ldr	r3, [r7, #24]
 8007b2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b30:	f001 b94c 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b34:	f107 030c 	add.w	r3, r7, #12
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7ff fe19 	bl	8007770 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b42:	f001 b943 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007b46:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007b4a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b4c:	f001 b93e 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007b50:	4b61      	ldr	r3, [pc, #388]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b5c:	d103      	bne.n	8007b66 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8007b5e:	4b60      	ldr	r3, [pc, #384]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007b60:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007b62:	f001 b933 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007b66:	2300      	movs	r3, #0
 8007b68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b6a:	f001 b92f 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b72:	f001 b92b 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8007b76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b7a:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007b7e:	430b      	orrs	r3, r1
 8007b80:	d158      	bne.n	8007c34 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007b82:	4b55      	ldr	r3, [pc, #340]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007b84:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b88:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007b8c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b94:	d03b      	beq.n	8007c0e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8007b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b9c:	d846      	bhi.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ba4:	d02e      	beq.n	8007c04 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8007ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bac:	d83e      	bhi.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bb4:	d00b      	beq.n	8007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8007bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007bbc:	d836      	bhi.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d00d      	beq.n	8007be0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8007bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007bca:	d012      	beq.n	8007bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8007bcc:	e02e      	b.n	8007c2c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007bce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f7ff fb18 	bl	8007208 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bda:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bdc:	f001 b8f6 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007be0:	f107 0318 	add.w	r3, r7, #24
 8007be4:	4618      	mov	r0, r3
 8007be6:	f7ff fc69 	bl	80074bc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bee:	f001 b8ed 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007bf2:	f107 030c 	add.w	r3, r7, #12
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f7ff fdba 	bl	8007770 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c00:	f001 b8e4 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007c04:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007c08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c0a:	f001 b8df 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007c0e:	4b32      	ldr	r3, [pc, #200]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c1a:	d103      	bne.n	8007c24 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8007c1c:	4b30      	ldr	r3, [pc, #192]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007c1e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007c20:	f001 b8d4 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007c24:	2300      	movs	r3, #0
 8007c26:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c28:	f001 b8d0 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c30:	f001 b8cc 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8007c34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c38:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007c3c:	430b      	orrs	r3, r1
 8007c3e:	d126      	bne.n	8007c8e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8007c40:	4b25      	ldr	r3, [pc, #148]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007c42:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007c46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c4a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8007c4c:	4b22      	ldr	r3, [pc, #136]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c58:	d106      	bne.n	8007c68 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8007c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d103      	bne.n	8007c68 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8007c60:	4b1f      	ldr	r3, [pc, #124]	@ (8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007c62:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c64:	f001 b8b2 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8007c68:	4b1b      	ldr	r3, [pc, #108]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c74:	d107      	bne.n	8007c86 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8007c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c7c:	d103      	bne.n	8007c86 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 8007c7e:	4b19      	ldr	r3, [pc, #100]	@ (8007ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007c80:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c82:	f001 b8a3 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8007c86:	2300      	movs	r3, #0
 8007c88:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c8a:	f001 b89f 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8007c8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c92:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8007c96:	430b      	orrs	r3, r1
 8007c98:	d16e      	bne.n	8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8007cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007c9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007ca0:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007ca4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007cac:	d03d      	beq.n	8007d2a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8007cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007cb4:	d85c      	bhi.n	8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8007cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007cbc:	d014      	beq.n	8007ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8007cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007cc4:	d854      	bhi.n	8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8007cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d01f      	beq.n	8007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8007ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007cd2:	d012      	beq.n	8007cfa <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8007cd4:	e04c      	b.n	8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8007cd6:	bf00      	nop
 8007cd8:	46020c00 	.word	0x46020c00
 8007cdc:	0007a120 	.word	0x0007a120
 8007ce0:	00f42400 	.word	0x00f42400
 8007ce4:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007ce8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007cec:	4618      	mov	r0, r3
 8007cee:	f7ff fa8b 	bl	8007208 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007cf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cf4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cf6:	f001 b869 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cfa:	f107 0318 	add.w	r3, r7, #24
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f7ff fbdc 	bl	80074bc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d08:	f001 b860 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007d0c:	4ba7      	ldr	r3, [pc, #668]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d18:	d103      	bne.n	8007d22 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 8007d1a:	4ba5      	ldr	r3, [pc, #660]	@ (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007d1c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d1e:	f001 b855 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007d22:	2300      	movs	r3, #0
 8007d24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d26:	f001 b851 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007d2a:	4ba0      	ldr	r3, [pc, #640]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f003 0320 	and.w	r3, r3, #32
 8007d32:	2b20      	cmp	r3, #32
 8007d34:	d118      	bne.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007d36:	4b9d      	ldr	r3, [pc, #628]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d005      	beq.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8007d42:	4b9a      	ldr	r3, [pc, #616]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	0e1b      	lsrs	r3, r3, #24
 8007d48:	f003 030f 	and.w	r3, r3, #15
 8007d4c:	e006      	b.n	8007d5c <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8007d4e:	4b97      	ldr	r3, [pc, #604]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d50:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007d54:	041b      	lsls	r3, r3, #16
 8007d56:	0e1b      	lsrs	r3, r3, #24
 8007d58:	f003 030f 	and.w	r3, r3, #15
 8007d5c:	4a95      	ldr	r2, [pc, #596]	@ (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d62:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d64:	f001 b832 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d6c:	f001 b82e 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8007d70:	2300      	movs	r3, #0
 8007d72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d74:	f001 b82a 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007d78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d7c:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8007d80:	430b      	orrs	r3, r1
 8007d82:	d17f      	bne.n	8007e84 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007d84:	4b89      	ldr	r3, [pc, #548]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d86:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007d8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d8e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8007d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d165      	bne.n	8007e62 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007d96:	4b85      	ldr	r3, [pc, #532]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007d9c:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007da0:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8007da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007da8:	d034      	beq.n	8007e14 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 8007daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dac:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007db0:	d853      	bhi.n	8007e5a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8007db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007db8:	d00b      	beq.n	8007dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 8007dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dbc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007dc0:	d84b      	bhi.n	8007e5a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8007dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d016      	beq.n	8007df6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 8007dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007dce:	d009      	beq.n	8007de4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8007dd0:	e043      	b.n	8007e5a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007dd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f7ff fa16 	bl	8007208 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dde:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007de0:	f000 bff4 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007de4:	f107 0318 	add.w	r3, r7, #24
 8007de8:	4618      	mov	r0, r3
 8007dea:	f7ff fb67 	bl	80074bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007dee:	69fb      	ldr	r3, [r7, #28]
 8007df0:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007df2:	f000 bfeb 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007df6:	4b6d      	ldr	r3, [pc, #436]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007dfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e02:	d103      	bne.n	8007e0c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 8007e04:	4b6a      	ldr	r3, [pc, #424]	@ (8007fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007e06:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007e08:	f000 bfe0 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e10:	f000 bfdc 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007e14:	4b65      	ldr	r3, [pc, #404]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f003 0320 	and.w	r3, r3, #32
 8007e1c:	2b20      	cmp	r3, #32
 8007e1e:	d118      	bne.n	8007e52 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007e20:	4b62      	ldr	r3, [pc, #392]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d005      	beq.n	8007e38 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8007e2c:	4b5f      	ldr	r3, [pc, #380]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e2e:	689b      	ldr	r3, [r3, #8]
 8007e30:	0e1b      	lsrs	r3, r3, #24
 8007e32:	f003 030f 	and.w	r3, r3, #15
 8007e36:	e006      	b.n	8007e46 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8007e38:	4b5c      	ldr	r3, [pc, #368]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007e3e:	041b      	lsls	r3, r3, #16
 8007e40:	0e1b      	lsrs	r3, r3, #24
 8007e42:	f003 030f 	and.w	r3, r3, #15
 8007e46:	4a5b      	ldr	r2, [pc, #364]	@ (8007fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e4c:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007e4e:	f000 bfbd 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8007e52:	2300      	movs	r3, #0
 8007e54:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e56:	f000 bfb9 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007e5e:	f000 bfb5 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8007e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e68:	d108      	bne.n	8007e7c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007e6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f7ff f9ca 	bl	8007208 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8007e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e76:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e78:	f000 bfa8 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e80:	f000 bfa4 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8007e84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e88:	1e51      	subs	r1, r2, #1
 8007e8a:	430b      	orrs	r3, r1
 8007e8c:	d136      	bne.n	8007efc <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007e8e:	4b47      	ldr	r3, [pc, #284]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e94:	f003 0303 	and.w	r3, r3, #3
 8007e98:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d104      	bne.n	8007eaa <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8007ea0:	f7fe fb44 	bl	800652c <HAL_RCC_GetPCLK2Freq>
 8007ea4:	6378      	str	r0, [r7, #52]	@ 0x34
 8007ea6:	f000 bf91 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8007eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d104      	bne.n	8007eba <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007eb0:	f7fe fa0c 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 8007eb4:	6378      	str	r0, [r7, #52]	@ 0x34
 8007eb6:	f000 bf89 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007eba:	4b3c      	ldr	r3, [pc, #240]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ec2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ec6:	d106      	bne.n	8007ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8007ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eca:	2b02      	cmp	r3, #2
 8007ecc:	d103      	bne.n	8007ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 8007ece:	4b3a      	ldr	r3, [pc, #232]	@ (8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007ed0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ed2:	f000 bf7b 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007ed6:	4b35      	ldr	r3, [pc, #212]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007ed8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007edc:	f003 0302 	and.w	r3, r3, #2
 8007ee0:	2b02      	cmp	r3, #2
 8007ee2:	d107      	bne.n	8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8007ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee6:	2b03      	cmp	r3, #3
 8007ee8:	d104      	bne.n	8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 8007eea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007eee:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ef0:	f000 bf6c 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ef8:	f000 bf68 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8007efc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f00:	1e91      	subs	r1, r2, #2
 8007f02:	430b      	orrs	r3, r1
 8007f04:	d136      	bne.n	8007f74 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007f06:	4b29      	ldr	r3, [pc, #164]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f0c:	f003 030c 	and.w	r3, r3, #12
 8007f10:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d104      	bne.n	8007f22 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007f18:	f7fe faf4 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 8007f1c:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f1e:	f000 bf55 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8007f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f24:	2b04      	cmp	r3, #4
 8007f26:	d104      	bne.n	8007f32 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007f28:	f7fe f9d0 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 8007f2c:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f2e:	f000 bf4d 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007f32:	4b1e      	ldr	r3, [pc, #120]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f3e:	d106      	bne.n	8007f4e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8007f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f42:	2b08      	cmp	r3, #8
 8007f44:	d103      	bne.n	8007f4e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 8007f46:	4b1c      	ldr	r3, [pc, #112]	@ (8007fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007f48:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f4a:	f000 bf3f 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007f4e:	4b17      	ldr	r3, [pc, #92]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007f50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f54:	f003 0302 	and.w	r3, r3, #2
 8007f58:	2b02      	cmp	r3, #2
 8007f5a:	d107      	bne.n	8007f6c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8007f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f5e:	2b0c      	cmp	r3, #12
 8007f60:	d104      	bne.n	8007f6c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 8007f62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f66:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f68:	f000 bf30 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f70:	f000 bf2c 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8007f74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f78:	1f11      	subs	r1, r2, #4
 8007f7a:	430b      	orrs	r3, r1
 8007f7c:	d13f      	bne.n	8007ffe <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8007fac <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007f88:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d104      	bne.n	8007f9a <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007f90:	f7fe fab8 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 8007f94:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f96:	f000 bf19 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8007f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9c:	2b10      	cmp	r3, #16
 8007f9e:	d10d      	bne.n	8007fbc <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007fa0:	f7fe f994 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 8007fa4:	6378      	str	r0, [r7, #52]	@ 0x34
 8007fa6:	f000 bf11 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8007faa:	bf00      	nop
 8007fac:	46020c00 	.word	0x46020c00
 8007fb0:	02dc6c00 	.word	0x02dc6c00
 8007fb4:	0800b2e0 	.word	0x0800b2e0
 8007fb8:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007fbc:	4ba6      	ldr	r3, [pc, #664]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fc8:	d106      	bne.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8007fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fcc:	2b20      	cmp	r3, #32
 8007fce:	d103      	bne.n	8007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 8007fd0:	4ba2      	ldr	r3, [pc, #648]	@ (800825c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007fd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fd4:	f000 befa 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007fd8:	4b9f      	ldr	r3, [pc, #636]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007fda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fde:	f003 0302 	and.w	r3, r3, #2
 8007fe2:	2b02      	cmp	r3, #2
 8007fe4:	d107      	bne.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8007fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe8:	2b30      	cmp	r3, #48	@ 0x30
 8007fea:	d104      	bne.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 8007fec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff2:	f000 beeb 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ffa:	f000 bee7 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8007ffe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008002:	f1a2 0108 	sub.w	r1, r2, #8
 8008006:	430b      	orrs	r3, r1
 8008008:	d136      	bne.n	8008078 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800800a:	4b93      	ldr	r3, [pc, #588]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800800c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008010:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008014:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8008016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008018:	2b00      	cmp	r3, #0
 800801a:	d104      	bne.n	8008026 <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800801c:	f7fe fa72 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 8008020:	6378      	str	r0, [r7, #52]	@ 0x34
 8008022:	f000 bed3 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8008026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008028:	2b40      	cmp	r3, #64	@ 0x40
 800802a:	d104      	bne.n	8008036 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800802c:	f7fe f94e 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 8008030:	6378      	str	r0, [r7, #52]	@ 0x34
 8008032:	f000 becb 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8008036:	4b88      	ldr	r3, [pc, #544]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800803e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008042:	d106      	bne.n	8008052 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 8008044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008046:	2b80      	cmp	r3, #128	@ 0x80
 8008048:	d103      	bne.n	8008052 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 800804a:	4b84      	ldr	r3, [pc, #528]	@ (800825c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800804c:	637b      	str	r3, [r7, #52]	@ 0x34
 800804e:	f000 bebd 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8008052:	4b81      	ldr	r3, [pc, #516]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008054:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008058:	f003 0302 	and.w	r3, r3, #2
 800805c:	2b02      	cmp	r3, #2
 800805e:	d107      	bne.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008062:	2bc0      	cmp	r3, #192	@ 0xc0
 8008064:	d104      	bne.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 8008066:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800806a:	637b      	str	r3, [r7, #52]	@ 0x34
 800806c:	f000 beae 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8008070:	2300      	movs	r3, #0
 8008072:	637b      	str	r3, [r7, #52]	@ 0x34
 8008074:	f000 beaa 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8008078:	e9d7 2300 	ldrd	r2, r3, [r7]
 800807c:	f1a2 0110 	sub.w	r1, r2, #16
 8008080:	430b      	orrs	r3, r1
 8008082:	d139      	bne.n	80080f8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8008084:	4b74      	ldr	r3, [pc, #464]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008086:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800808a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800808e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8008090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008092:	2b00      	cmp	r3, #0
 8008094:	d104      	bne.n	80080a0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008096:	f7fe fa35 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 800809a:	6378      	str	r0, [r7, #52]	@ 0x34
 800809c:	f000 be96 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80080a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080a6:	d104      	bne.n	80080b2 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80080a8:	f7fe f910 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 80080ac:	6378      	str	r0, [r7, #52]	@ 0x34
 80080ae:	f000 be8d 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80080b2:	4b69      	ldr	r3, [pc, #420]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080be:	d107      	bne.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 80080c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080c6:	d103      	bne.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 80080c8:	4b64      	ldr	r3, [pc, #400]	@ (800825c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80080ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80080cc:	f000 be7e 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80080d0:	4b61      	ldr	r3, [pc, #388]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80080d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080d6:	f003 0302 	and.w	r3, r3, #2
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d108      	bne.n	80080f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 80080de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080e4:	d104      	bne.n	80080f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 80080e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ec:	f000 be6e 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80080f0:	2300      	movs	r3, #0
 80080f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080f4:	f000 be6a 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80080f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080fc:	f1a2 0120 	sub.w	r1, r2, #32
 8008100:	430b      	orrs	r3, r1
 8008102:	d158      	bne.n	80081b6 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008104:	4b54      	ldr	r3, [pc, #336]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008106:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800810a:	f003 0307 	and.w	r3, r3, #7
 800810e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8008110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008112:	2b00      	cmp	r3, #0
 8008114:	d104      	bne.n	8008120 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8008116:	f7fe fa1d 	bl	8006554 <HAL_RCC_GetPCLK3Freq>
 800811a:	6378      	str	r0, [r7, #52]	@ 0x34
 800811c:	f000 be56 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8008120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008122:	2b01      	cmp	r3, #1
 8008124:	d104      	bne.n	8008130 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008126:	f7fe f8d1 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 800812a:	6378      	str	r0, [r7, #52]	@ 0x34
 800812c:	f000 be4e 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008130:	4b49      	ldr	r3, [pc, #292]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008138:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800813c:	d106      	bne.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 800813e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008140:	2b02      	cmp	r3, #2
 8008142:	d103      	bne.n	800814c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 8008144:	4b45      	ldr	r3, [pc, #276]	@ (800825c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8008146:	637b      	str	r3, [r7, #52]	@ 0x34
 8008148:	f000 be40 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800814c:	4b42      	ldr	r3, [pc, #264]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800814e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008152:	f003 0302 	and.w	r3, r3, #2
 8008156:	2b02      	cmp	r3, #2
 8008158:	d107      	bne.n	800816a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800815a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815c:	2b03      	cmp	r3, #3
 800815e:	d104      	bne.n	800816a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 8008160:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008164:	637b      	str	r3, [r7, #52]	@ 0x34
 8008166:	f000 be31 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 800816a:	4b3b      	ldr	r3, [pc, #236]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f003 0320 	and.w	r3, r3, #32
 8008172:	2b20      	cmp	r3, #32
 8008174:	d11b      	bne.n	80081ae <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8008176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008178:	2b04      	cmp	r3, #4
 800817a:	d118      	bne.n	80081ae <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800817c:	4b36      	ldr	r3, [pc, #216]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d005      	beq.n	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008188:	4b33      	ldr	r3, [pc, #204]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	0e1b      	lsrs	r3, r3, #24
 800818e:	f003 030f 	and.w	r3, r3, #15
 8008192:	e006      	b.n	80081a2 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 8008194:	4b30      	ldr	r3, [pc, #192]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008196:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800819a:	041b      	lsls	r3, r3, #16
 800819c:	0e1b      	lsrs	r3, r3, #24
 800819e:	f003 030f 	and.w	r3, r3, #15
 80081a2:	4a2f      	ldr	r2, [pc, #188]	@ (8008260 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80081a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80081aa:	f000 be0f 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80081ae:	2300      	movs	r3, #0
 80081b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081b2:	f000 be0b 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80081b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081ba:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80081be:	430b      	orrs	r3, r1
 80081c0:	d172      	bne.n	80082a8 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80081c2:	4b25      	ldr	r3, [pc, #148]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80081c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80081c8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80081cc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80081ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081d4:	d104      	bne.n	80081e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80081d6:	f7fe f879 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 80081da:	6378      	str	r0, [r7, #52]	@ 0x34
 80081dc:	f000 bdf6 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80081e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081e6:	d108      	bne.n	80081fa <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081e8:	f107 0318 	add.w	r3, r7, #24
 80081ec:	4618      	mov	r0, r3
 80081ee:	f7ff f965 	bl	80074bc <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80081f2:	6a3b      	ldr	r3, [r7, #32]
 80081f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80081f6:	f000 bde9 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80081fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d104      	bne.n	800820a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8008200:	f7fe f966 	bl	80064d0 <HAL_RCC_GetHCLKFreq>
 8008204:	6378      	str	r0, [r7, #52]	@ 0x34
 8008206:	f000 bde1 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 800820a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008210:	d128      	bne.n	8008264 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008212:	4b11      	ldr	r3, [pc, #68]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f003 0320 	and.w	r3, r3, #32
 800821a:	2b20      	cmp	r3, #32
 800821c:	d118      	bne.n	8008250 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800821e:	4b0e      	ldr	r3, [pc, #56]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008220:	689b      	ldr	r3, [r3, #8]
 8008222:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008226:	2b00      	cmp	r3, #0
 8008228:	d005      	beq.n	8008236 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800822a:	4b0b      	ldr	r3, [pc, #44]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	0e1b      	lsrs	r3, r3, #24
 8008230:	f003 030f 	and.w	r3, r3, #15
 8008234:	e006      	b.n	8008244 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8008236:	4b08      	ldr	r3, [pc, #32]	@ (8008258 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008238:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800823c:	041b      	lsls	r3, r3, #16
 800823e:	0e1b      	lsrs	r3, r3, #24
 8008240:	f003 030f 	and.w	r3, r3, #15
 8008244:	4a06      	ldr	r2, [pc, #24]	@ (8008260 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800824a:	637b      	str	r3, [r7, #52]	@ 0x34
 800824c:	f000 bdbe 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8008250:	2300      	movs	r3, #0
 8008252:	637b      	str	r3, [r7, #52]	@ 0x34
 8008254:	f000 bdba 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8008258:	46020c00 	.word	0x46020c00
 800825c:	00f42400 	.word	0x00f42400
 8008260:	0800b2e0 	.word	0x0800b2e0
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8008264:	4baf      	ldr	r3, [pc, #700]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800826c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008270:	d107      	bne.n	8008282 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 8008272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008274:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008278:	d103      	bne.n	8008282 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 800827a:	4bab      	ldr	r3, [pc, #684]	@ (8008528 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800827c:	637b      	str	r3, [r7, #52]	@ 0x34
 800827e:	f000 bda5 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8008282:	4ba8      	ldr	r3, [pc, #672]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800828a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800828e:	d107      	bne.n	80082a0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8008290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008292:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008296:	d103      	bne.n	80082a0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 8008298:	4ba3      	ldr	r3, [pc, #652]	@ (8008528 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800829a:	637b      	str	r3, [r7, #52]	@ 0x34
 800829c:	f000 bd96 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 80082a0:	2300      	movs	r3, #0
 80082a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80082a4:	f000 bd92 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 80082a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082ac:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80082b0:	430b      	orrs	r3, r1
 80082b2:	d158      	bne.n	8008366 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80082b4:	4b9b      	ldr	r3, [pc, #620]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80082b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80082ba:	f003 0307 	and.w	r3, r3, #7
 80082be:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80082c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c2:	2b04      	cmp	r3, #4
 80082c4:	d84b      	bhi.n	800835e <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 80082c6:	a201      	add	r2, pc, #4	@ (adr r2, 80082cc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80082c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082cc:	08008305 	.word	0x08008305
 80082d0:	080082e1 	.word	0x080082e1
 80082d4:	080082f3 	.word	0x080082f3
 80082d8:	0800830f 	.word	0x0800830f
 80082dc:	08008319 	.word	0x08008319
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80082e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80082e4:	4618      	mov	r0, r3
 80082e6:	f7fe ff8f 	bl	8007208 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80082ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082ee:	f000 bd6d 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082f2:	f107 030c 	add.w	r3, r7, #12
 80082f6:	4618      	mov	r0, r3
 80082f8:	f7ff fa3a 	bl	8007770 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008300:	f000 bd64 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8008304:	f7fe f8e4 	bl	80064d0 <HAL_RCC_GetHCLKFreq>
 8008308:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800830a:	f000 bd5f 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800830e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008312:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008314:	f000 bd5a 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008318:	4b82      	ldr	r3, [pc, #520]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f003 0320 	and.w	r3, r3, #32
 8008320:	2b20      	cmp	r3, #32
 8008322:	d118      	bne.n	8008356 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008324:	4b7f      	ldr	r3, [pc, #508]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800832c:	2b00      	cmp	r3, #0
 800832e:	d005      	beq.n	800833c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8008330:	4b7c      	ldr	r3, [pc, #496]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	0e1b      	lsrs	r3, r3, #24
 8008336:	f003 030f 	and.w	r3, r3, #15
 800833a:	e006      	b.n	800834a <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 800833c:	4b79      	ldr	r3, [pc, #484]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800833e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008342:	041b      	lsls	r3, r3, #16
 8008344:	0e1b      	lsrs	r3, r3, #24
 8008346:	f003 030f 	and.w	r3, r3, #15
 800834a:	4a78      	ldr	r2, [pc, #480]	@ (800852c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 800834c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008350:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008352:	f000 bd3b 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008356:	2300      	movs	r3, #0
 8008358:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800835a:	f000 bd37 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800835e:	2300      	movs	r3, #0
 8008360:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008362:	f000 bd33 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8008366:	e9d7 2300 	ldrd	r2, r3, [r7]
 800836a:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 800836e:	430b      	orrs	r3, r1
 8008370:	d167      	bne.n	8008442 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8008372:	4b6c      	ldr	r3, [pc, #432]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008374:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008378:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800837c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800837e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008380:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008384:	d036      	beq.n	80083f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8008386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008388:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800838c:	d855      	bhi.n	800843a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800838e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008390:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008394:	d029      	beq.n	80083ea <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 8008396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008398:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800839c:	d84d      	bhi.n	800843a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 800839e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083a4:	d013      	beq.n	80083ce <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 80083a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083ac:	d845      	bhi.n	800843a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 80083ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d015      	beq.n	80083e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 80083b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083ba:	d13e      	bne.n	800843a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083c0:	4618      	mov	r0, r3
 80083c2:	f7fe ff21 	bl	8007208 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80083c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083ca:	f000 bcff 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083ce:	f107 030c 	add.w	r3, r7, #12
 80083d2:	4618      	mov	r0, r3
 80083d4:	f7ff f9cc 	bl	8007770 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083dc:	f000 bcf6 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80083e0:	f7fe f876 	bl	80064d0 <HAL_RCC_GetHCLKFreq>
 80083e4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80083e6:	f000 bcf1 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80083ea:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80083ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083f0:	f000 bcec 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80083f4:	4b4b      	ldr	r3, [pc, #300]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f003 0320 	and.w	r3, r3, #32
 80083fc:	2b20      	cmp	r3, #32
 80083fe:	d118      	bne.n	8008432 <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008400:	4b48      	ldr	r3, [pc, #288]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008408:	2b00      	cmp	r3, #0
 800840a:	d005      	beq.n	8008418 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 800840c:	4b45      	ldr	r3, [pc, #276]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	0e1b      	lsrs	r3, r3, #24
 8008412:	f003 030f 	and.w	r3, r3, #15
 8008416:	e006      	b.n	8008426 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008418:	4b42      	ldr	r3, [pc, #264]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800841a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800841e:	041b      	lsls	r3, r3, #16
 8008420:	0e1b      	lsrs	r3, r3, #24
 8008422:	f003 030f 	and.w	r3, r3, #15
 8008426:	4a41      	ldr	r2, [pc, #260]	@ (800852c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8008428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800842c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800842e:	f000 bccd 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008432:	2300      	movs	r3, #0
 8008434:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008436:	f000 bcc9 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800843a:	2300      	movs	r3, #0
 800843c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800843e:	f000 bcc5 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8008442:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008446:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800844a:	430b      	orrs	r3, r1
 800844c:	d14c      	bne.n	80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800844e:	4b35      	ldr	r3, [pc, #212]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008454:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008458:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800845a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845c:	2b00      	cmp	r3, #0
 800845e:	d104      	bne.n	800846a <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008460:	f7fe f850 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 8008464:	6378      	str	r0, [r7, #52]	@ 0x34
 8008466:	f000 bcb1 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800846a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008470:	d104      	bne.n	800847c <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008472:	f7fd ff2b 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 8008476:	6378      	str	r0, [r7, #52]	@ 0x34
 8008478:	f000 bca8 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800847c:	4b29      	ldr	r3, [pc, #164]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008484:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008488:	d107      	bne.n	800849a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 800848a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800848c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008490:	d103      	bne.n	800849a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 8008492:	4b25      	ldr	r3, [pc, #148]	@ (8008528 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8008494:	637b      	str	r3, [r7, #52]	@ 0x34
 8008496:	f000 bc99 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 800849a:	4b22      	ldr	r3, [pc, #136]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f003 0320 	and.w	r3, r3, #32
 80084a2:	2b20      	cmp	r3, #32
 80084a4:	d11c      	bne.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 80084a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80084ac:	d118      	bne.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80084ae:	4b1d      	ldr	r3, [pc, #116]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d005      	beq.n	80084c6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 80084ba:	4b1a      	ldr	r3, [pc, #104]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	0e1b      	lsrs	r3, r3, #24
 80084c0:	f003 030f 	and.w	r3, r3, #15
 80084c4:	e006      	b.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 80084c6:	4b17      	ldr	r3, [pc, #92]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80084c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80084cc:	041b      	lsls	r3, r3, #16
 80084ce:	0e1b      	lsrs	r3, r3, #24
 80084d0:	f003 030f 	and.w	r3, r3, #15
 80084d4:	4a15      	ldr	r2, [pc, #84]	@ (800852c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 80084d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084da:	637b      	str	r3, [r7, #52]	@ 0x34
 80084dc:	f000 bc76 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 80084e0:	2300      	movs	r3, #0
 80084e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80084e4:	f000 bc72 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 80084e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084ec:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 80084f0:	430b      	orrs	r3, r1
 80084f2:	d153      	bne.n	800859c <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80084f4:	4b0b      	ldr	r3, [pc, #44]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80084f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80084fa:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80084fe:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8008500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008502:	2b00      	cmp	r3, #0
 8008504:	d104      	bne.n	8008510 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008506:	f7fd fffd 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 800850a:	6378      	str	r0, [r7, #52]	@ 0x34
 800850c:	f000 bc5e 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8008510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008512:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008516:	d10b      	bne.n	8008530 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008518:	f7fd fed8 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 800851c:	6378      	str	r0, [r7, #52]	@ 0x34
 800851e:	f000 bc55 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8008522:	bf00      	nop
 8008524:	46020c00 	.word	0x46020c00
 8008528:	00f42400 	.word	0x00f42400
 800852c:	0800b2e0 	.word	0x0800b2e0
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8008530:	4ba1      	ldr	r3, [pc, #644]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008538:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800853c:	d107      	bne.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 800853e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008540:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008544:	d103      	bne.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 8008546:	4b9d      	ldr	r3, [pc, #628]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8008548:	637b      	str	r3, [r7, #52]	@ 0x34
 800854a:	f000 bc3f 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 800854e:	4b9a      	ldr	r3, [pc, #616]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f003 0320 	and.w	r3, r3, #32
 8008556:	2b20      	cmp	r3, #32
 8008558:	d11c      	bne.n	8008594 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 800855a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800855c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008560:	d118      	bne.n	8008594 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008562:	4b95      	ldr	r3, [pc, #596]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800856a:	2b00      	cmp	r3, #0
 800856c:	d005      	beq.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 800856e:	4b92      	ldr	r3, [pc, #584]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	0e1b      	lsrs	r3, r3, #24
 8008574:	f003 030f 	and.w	r3, r3, #15
 8008578:	e006      	b.n	8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800857a:	4b8f      	ldr	r3, [pc, #572]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800857c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008580:	041b      	lsls	r3, r3, #16
 8008582:	0e1b      	lsrs	r3, r3, #24
 8008584:	f003 030f 	and.w	r3, r3, #15
 8008588:	4a8d      	ldr	r2, [pc, #564]	@ (80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800858a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800858e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008590:	f000 bc1c 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8008594:	2300      	movs	r3, #0
 8008596:	637b      	str	r3, [r7, #52]	@ 0x34
 8008598:	f000 bc18 	b.w	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 800859c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085a0:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80085a4:	430b      	orrs	r3, r1
 80085a6:	d151      	bne.n	800864c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80085a8:	4b83      	ldr	r3, [pc, #524]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80085aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085ae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80085b2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80085b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80085b8:	d024      	beq.n	8008604 <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 80085ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085bc:	2bc0      	cmp	r3, #192	@ 0xc0
 80085be:	d842      	bhi.n	8008646 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 80085c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c2:	2b80      	cmp	r3, #128	@ 0x80
 80085c4:	d00d      	beq.n	80085e2 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 80085c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c8:	2b80      	cmp	r3, #128	@ 0x80
 80085ca:	d83c      	bhi.n	8008646 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 80085cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d003      	beq.n	80085da <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 80085d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d4:	2b40      	cmp	r3, #64	@ 0x40
 80085d6:	d011      	beq.n	80085fc <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 80085d8:	e035      	b.n	8008646 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 80085da:	f7fd ffbb 	bl	8006554 <HAL_RCC_GetPCLK3Freq>
 80085de:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80085e0:	e3f4      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80085e2:	4b75      	ldr	r3, [pc, #468]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085ee:	d102      	bne.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 80085f0:	4b72      	ldr	r3, [pc, #456]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 80085f2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80085f4:	e3ea      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80085f6:	2300      	movs	r3, #0
 80085f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085fa:	e3e7      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 80085fc:	f7fd fe66 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 8008600:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008602:	e3e3      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008604:	4b6c      	ldr	r3, [pc, #432]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f003 0320 	and.w	r3, r3, #32
 800860c:	2b20      	cmp	r3, #32
 800860e:	d117      	bne.n	8008640 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008610:	4b69      	ldr	r3, [pc, #420]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008612:	689b      	ldr	r3, [r3, #8]
 8008614:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008618:	2b00      	cmp	r3, #0
 800861a:	d005      	beq.n	8008628 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 800861c:	4b66      	ldr	r3, [pc, #408]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	0e1b      	lsrs	r3, r3, #24
 8008622:	f003 030f 	and.w	r3, r3, #15
 8008626:	e006      	b.n	8008636 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8008628:	4b63      	ldr	r3, [pc, #396]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800862a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800862e:	041b      	lsls	r3, r3, #16
 8008630:	0e1b      	lsrs	r3, r3, #24
 8008632:	f003 030f 	and.w	r3, r3, #15
 8008636:	4a62      	ldr	r2, [pc, #392]	@ (80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8008638:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800863c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800863e:	e3c5      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008640:	2300      	movs	r3, #0
 8008642:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008644:	e3c2      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 8008646:	2300      	movs	r3, #0
 8008648:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800864a:	e3bf      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 800864c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008650:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8008654:	430b      	orrs	r3, r1
 8008656:	d147      	bne.n	80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8008658:	4b57      	ldr	r3, [pc, #348]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800865a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800865e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008662:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8008664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008666:	2b00      	cmp	r3, #0
 8008668:	d103      	bne.n	8008672 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800866a:	f7fd ff4b 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 800866e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008670:	e3ac      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8008672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008674:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008678:	d103      	bne.n	8008682 <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800867a:	f7fd fe27 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 800867e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008680:	e3a4      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008682:	4b4d      	ldr	r3, [pc, #308]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800868a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800868e:	d106      	bne.n	800869e <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 8008690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008692:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008696:	d102      	bne.n	800869e <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 8008698:	4b48      	ldr	r3, [pc, #288]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800869a:	637b      	str	r3, [r7, #52]	@ 0x34
 800869c:	e396      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 800869e:	4b46      	ldr	r3, [pc, #280]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f003 0320 	and.w	r3, r3, #32
 80086a6:	2b20      	cmp	r3, #32
 80086a8:	d11b      	bne.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 80086aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ac:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80086b0:	d117      	bne.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80086b2:	4b41      	ldr	r3, [pc, #260]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d005      	beq.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 80086be:	4b3e      	ldr	r3, [pc, #248]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	0e1b      	lsrs	r3, r3, #24
 80086c4:	f003 030f 	and.w	r3, r3, #15
 80086c8:	e006      	b.n	80086d8 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 80086ca:	4b3b      	ldr	r3, [pc, #236]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80086cc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80086d0:	041b      	lsls	r3, r3, #16
 80086d2:	0e1b      	lsrs	r3, r3, #24
 80086d4:	f003 030f 	and.w	r3, r3, #15
 80086d8:	4a39      	ldr	r2, [pc, #228]	@ (80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 80086da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086de:	637b      	str	r3, [r7, #52]	@ 0x34
 80086e0:	e374      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 80086e2:	2300      	movs	r3, #0
 80086e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80086e6:	e371      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 80086e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086ec:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80086f0:	430b      	orrs	r3, r1
 80086f2:	d16a      	bne.n	80087ca <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 80086f4:	4b30      	ldr	r3, [pc, #192]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80086f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80086fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086fe:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8008700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008702:	2b00      	cmp	r3, #0
 8008704:	d120      	bne.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008706:	4b2c      	ldr	r3, [pc, #176]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f003 0320 	and.w	r3, r3, #32
 800870e:	2b20      	cmp	r3, #32
 8008710:	d117      	bne.n	8008742 <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008712:	4b29      	ldr	r3, [pc, #164]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800871a:	2b00      	cmp	r3, #0
 800871c:	d005      	beq.n	800872a <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 800871e:	4b26      	ldr	r3, [pc, #152]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008720:	689b      	ldr	r3, [r3, #8]
 8008722:	0e1b      	lsrs	r3, r3, #24
 8008724:	f003 030f 	and.w	r3, r3, #15
 8008728:	e006      	b.n	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800872a:	4b23      	ldr	r3, [pc, #140]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800872c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008730:	041b      	lsls	r3, r3, #16
 8008732:	0e1b      	lsrs	r3, r3, #24
 8008734:	f003 030f 	and.w	r3, r3, #15
 8008738:	4a21      	ldr	r2, [pc, #132]	@ (80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800873a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800873e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008740:	e344      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8008742:	2300      	movs	r3, #0
 8008744:	637b      	str	r3, [r7, #52]	@ 0x34
 8008746:	e341      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8008748:	4b1b      	ldr	r3, [pc, #108]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800874a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800874e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008752:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008756:	d112      	bne.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8008758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800875a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800875e:	d10e      	bne.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008760:	4b15      	ldr	r3, [pc, #84]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008762:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800876a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800876e:	d102      	bne.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 8008770:	23fa      	movs	r3, #250	@ 0xfa
 8008772:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008774:	e32a      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8008776:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800877a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800877c:	e326      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 800877e:	4b0e      	ldr	r3, [pc, #56]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800878a:	d106      	bne.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 800878c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008792:	d102      	bne.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 8008794:	4b09      	ldr	r3, [pc, #36]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8008796:	637b      	str	r3, [r7, #52]	@ 0x34
 8008798:	e318      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800879a:	4b07      	ldr	r3, [pc, #28]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800879c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087a0:	f003 0302 	and.w	r3, r3, #2
 80087a4:	2b02      	cmp	r3, #2
 80087a6:	d10d      	bne.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 80087a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80087ae:	d109      	bne.n	80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 80087b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80087b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80087b6:	e309      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80087b8:	46020c00 	.word	0x46020c00
 80087bc:	00f42400 	.word	0x00f42400
 80087c0:	0800b2e0 	.word	0x0800b2e0
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 80087c4:	2300      	movs	r3, #0
 80087c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80087c8:	e300      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 80087ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087ce:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80087d2:	430b      	orrs	r3, r1
 80087d4:	d164      	bne.n	80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80087d6:	4ba2      	ldr	r3, [pc, #648]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80087d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80087dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80087e0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 80087e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d120      	bne.n	800882a <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80087e8:	4b9d      	ldr	r3, [pc, #628]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f003 0320 	and.w	r3, r3, #32
 80087f0:	2b20      	cmp	r3, #32
 80087f2:	d117      	bne.n	8008824 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80087f4:	4b9a      	ldr	r3, [pc, #616]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80087f6:	689b      	ldr	r3, [r3, #8]
 80087f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d005      	beq.n	800880c <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 8008800:	4b97      	ldr	r3, [pc, #604]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008802:	689b      	ldr	r3, [r3, #8]
 8008804:	0e1b      	lsrs	r3, r3, #24
 8008806:	f003 030f 	and.w	r3, r3, #15
 800880a:	e006      	b.n	800881a <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 800880c:	4b94      	ldr	r3, [pc, #592]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800880e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008812:	041b      	lsls	r3, r3, #16
 8008814:	0e1b      	lsrs	r3, r3, #24
 8008816:	f003 030f 	and.w	r3, r3, #15
 800881a:	4a92      	ldr	r2, [pc, #584]	@ (8008a64 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 800881c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008820:	637b      	str	r3, [r7, #52]	@ 0x34
 8008822:	e2d3      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8008824:	2300      	movs	r3, #0
 8008826:	637b      	str	r3, [r7, #52]	@ 0x34
 8008828:	e2d0      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800882a:	4b8d      	ldr	r3, [pc, #564]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800882c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008830:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008834:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008838:	d112      	bne.n	8008860 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 800883a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800883c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008840:	d10e      	bne.n	8008860 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008842:	4b87      	ldr	r3, [pc, #540]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008844:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008848:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800884c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008850:	d102      	bne.n	8008858 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 8008852:	23fa      	movs	r3, #250	@ 0xfa
 8008854:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008856:	e2b9      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8008858:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800885c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800885e:	e2b5      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8008860:	4b7f      	ldr	r3, [pc, #508]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008868:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800886c:	d106      	bne.n	800887c <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 800886e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008870:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008874:	d102      	bne.n	800887c <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 8008876:	4b7c      	ldr	r3, [pc, #496]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8008878:	637b      	str	r3, [r7, #52]	@ 0x34
 800887a:	e2a7      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 800887c:	4b78      	ldr	r3, [pc, #480]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800887e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008882:	f003 0302 	and.w	r3, r3, #2
 8008886:	2b02      	cmp	r3, #2
 8008888:	d107      	bne.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 800888a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008890:	d103      	bne.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 8008892:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008896:	637b      	str	r3, [r7, #52]	@ 0x34
 8008898:	e298      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 800889a:	2300      	movs	r3, #0
 800889c:	637b      	str	r3, [r7, #52]	@ 0x34
 800889e:	e295      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 80088a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088a4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80088a8:	430b      	orrs	r3, r1
 80088aa:	d147      	bne.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80088ac:	4b6c      	ldr	r3, [pc, #432]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80088ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80088b2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80088b6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80088b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d103      	bne.n	80088c6 <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80088be:	f7fd fe21 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 80088c2:	6378      	str	r0, [r7, #52]	@ 0x34
 80088c4:	e282      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80088c6:	4b66      	ldr	r3, [pc, #408]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80088c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80088cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088d4:	d112      	bne.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 80088d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80088dc:	d10e      	bne.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80088de:	4b60      	ldr	r3, [pc, #384]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80088e0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80088e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80088e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80088ec:	d102      	bne.n	80088f4 <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 80088ee:	23fa      	movs	r3, #250	@ 0xfa
 80088f0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80088f2:	e26b      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 80088f4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80088f8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80088fa:	e267      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80088fc:	4b58      	ldr	r3, [pc, #352]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008904:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008908:	d106      	bne.n	8008918 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800890a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008910:	d102      	bne.n	8008918 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 8008912:	4b55      	ldr	r3, [pc, #340]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8008914:	637b      	str	r3, [r7, #52]	@ 0x34
 8008916:	e259      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8008918:	4b51      	ldr	r3, [pc, #324]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800891a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800891e:	f003 0302 	and.w	r3, r3, #2
 8008922:	2b02      	cmp	r3, #2
 8008924:	d107      	bne.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 8008926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008928:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800892c:	d103      	bne.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 800892e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008932:	637b      	str	r3, [r7, #52]	@ 0x34
 8008934:	e24a      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8008936:	2300      	movs	r3, #0
 8008938:	637b      	str	r3, [r7, #52]	@ 0x34
 800893a:	e247      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 800893c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008940:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8008944:	430b      	orrs	r3, r1
 8008946:	d12d      	bne.n	80089a4 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8008948:	4b45      	ldr	r3, [pc, #276]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800894a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800894e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8008952:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8008954:	4b42      	ldr	r3, [pc, #264]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800895c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008960:	d105      	bne.n	800896e <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 8008962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008964:	2b00      	cmp	r3, #0
 8008966:	d102      	bne.n	800896e <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 8008968:	4b3f      	ldr	r3, [pc, #252]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800896a:	637b      	str	r3, [r7, #52]	@ 0x34
 800896c:	e22e      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 800896e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008970:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008974:	d107      	bne.n	8008986 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008976:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800897a:	4618      	mov	r0, r3
 800897c:	f7fe fc44 	bl	8007208 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8008980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008982:	637b      	str	r3, [r7, #52]	@ 0x34
 8008984:	e222      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8008986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008988:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800898c:	d107      	bne.n	800899e <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800898e:	f107 0318 	add.w	r3, r7, #24
 8008992:	4618      	mov	r0, r3
 8008994:	f7fe fd92 	bl	80074bc <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8008998:	69bb      	ldr	r3, [r7, #24]
 800899a:	637b      	str	r3, [r7, #52]	@ 0x34
 800899c:	e216      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 800899e:	2300      	movs	r3, #0
 80089a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80089a2:	e213      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80089a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089a8:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 80089ac:	430b      	orrs	r3, r1
 80089ae:	d15d      	bne.n	8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80089b0:	4b2b      	ldr	r3, [pc, #172]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80089b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80089b6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80089ba:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80089bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089be:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80089c2:	d028      	beq.n	8008a16 <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 80089c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80089ca:	d845      	bhi.n	8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80089cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80089d2:	d013      	beq.n	80089fc <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 80089d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80089da:	d83d      	bhi.n	8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80089dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d004      	beq.n	80089ec <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 80089e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80089e8:	d004      	beq.n	80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 80089ea:	e035      	b.n	8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 80089ec:	f7fd fd9e 	bl	800652c <HAL_RCC_GetPCLK2Freq>
 80089f0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80089f2:	e1eb      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80089f4:	f7fd fc6a 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 80089f8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80089fa:	e1e7      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80089fc:	4b18      	ldr	r3, [pc, #96]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a08:	d102      	bne.n	8008a10 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 8008a0a:	4b17      	ldr	r3, [pc, #92]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8008a0c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008a0e:	e1dd      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008a10:	2300      	movs	r3, #0
 8008a12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a14:	e1da      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008a16:	4b12      	ldr	r3, [pc, #72]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f003 0320 	and.w	r3, r3, #32
 8008a1e:	2b20      	cmp	r3, #32
 8008a20:	d117      	bne.n	8008a52 <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008a22:	4b0f      	ldr	r3, [pc, #60]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008a24:	689b      	ldr	r3, [r3, #8]
 8008a26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d005      	beq.n	8008a3a <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 8008a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	0e1b      	lsrs	r3, r3, #24
 8008a34:	f003 030f 	and.w	r3, r3, #15
 8008a38:	e006      	b.n	8008a48 <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 8008a3a:	4b09      	ldr	r3, [pc, #36]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008a3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008a40:	041b      	lsls	r3, r3, #16
 8008a42:	0e1b      	lsrs	r3, r3, #24
 8008a44:	f003 030f 	and.w	r3, r3, #15
 8008a48:	4a06      	ldr	r2, [pc, #24]	@ (8008a64 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8008a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a4e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008a50:	e1bc      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008a52:	2300      	movs	r3, #0
 8008a54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a56:	e1b9      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8008a58:	2300      	movs	r3, #0
 8008a5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a5c:	e1b6      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8008a5e:	bf00      	nop
 8008a60:	46020c00 	.word	0x46020c00
 8008a64:	0800b2e0 	.word	0x0800b2e0
 8008a68:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8008a6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a70:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8008a74:	430b      	orrs	r3, r1
 8008a76:	d156      	bne.n	8008b26 <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8008a78:	4ba5      	ldr	r3, [pc, #660]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008a7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008a82:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a86:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a8a:	d028      	beq.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 8008a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a92:	d845      	bhi.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 8008a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a9a:	d013      	beq.n	8008ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 8008a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008aa2:	d83d      	bhi.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 8008aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d004      	beq.n	8008ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 8008aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ab0:	d004      	beq.n	8008abc <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 8008ab2:	e035      	b.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8008ab4:	f7fd fd26 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 8008ab8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008aba:	e187      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008abc:	f7fd fc06 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 8008ac0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008ac2:	e183      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008ac4:	4b92      	ldr	r3, [pc, #584]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008acc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ad0:	d102      	bne.n	8008ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 8008ad2:	4b90      	ldr	r3, [pc, #576]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8008ad4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008ad6:	e179      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008adc:	e176      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008ade:	4b8c      	ldr	r3, [pc, #560]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f003 0320 	and.w	r3, r3, #32
 8008ae6:	2b20      	cmp	r3, #32
 8008ae8:	d117      	bne.n	8008b1a <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008aea:	4b89      	ldr	r3, [pc, #548]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d005      	beq.n	8008b02 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 8008af6:	4b86      	ldr	r3, [pc, #536]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008af8:	689b      	ldr	r3, [r3, #8]
 8008afa:	0e1b      	lsrs	r3, r3, #24
 8008afc:	f003 030f 	and.w	r3, r3, #15
 8008b00:	e006      	b.n	8008b10 <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 8008b02:	4b83      	ldr	r3, [pc, #524]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008b04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008b08:	041b      	lsls	r3, r3, #16
 8008b0a:	0e1b      	lsrs	r3, r3, #24
 8008b0c:	f003 030f 	and.w	r3, r3, #15
 8008b10:	4a81      	ldr	r2, [pc, #516]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8008b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b16:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008b18:	e158      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b1e:	e155      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8008b20:	2300      	movs	r3, #0
 8008b22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b24:	e152      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8008b26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b2a:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8008b2e:	430b      	orrs	r3, r1
 8008b30:	d177      	bne.n	8008c22 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008b32:	4b77      	ldr	r3, [pc, #476]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008b34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008b38:	f003 0318 	and.w	r3, r3, #24
 8008b3c:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b40:	2b18      	cmp	r3, #24
 8008b42:	d86b      	bhi.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 8008b44:	a201      	add	r2, pc, #4	@ (adr r2, 8008b4c <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 8008b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b4a:	bf00      	nop
 8008b4c:	08008bb1 	.word	0x08008bb1
 8008b50:	08008c1d 	.word	0x08008c1d
 8008b54:	08008c1d 	.word	0x08008c1d
 8008b58:	08008c1d 	.word	0x08008c1d
 8008b5c:	08008c1d 	.word	0x08008c1d
 8008b60:	08008c1d 	.word	0x08008c1d
 8008b64:	08008c1d 	.word	0x08008c1d
 8008b68:	08008c1d 	.word	0x08008c1d
 8008b6c:	08008bb9 	.word	0x08008bb9
 8008b70:	08008c1d 	.word	0x08008c1d
 8008b74:	08008c1d 	.word	0x08008c1d
 8008b78:	08008c1d 	.word	0x08008c1d
 8008b7c:	08008c1d 	.word	0x08008c1d
 8008b80:	08008c1d 	.word	0x08008c1d
 8008b84:	08008c1d 	.word	0x08008c1d
 8008b88:	08008c1d 	.word	0x08008c1d
 8008b8c:	08008bc1 	.word	0x08008bc1
 8008b90:	08008c1d 	.word	0x08008c1d
 8008b94:	08008c1d 	.word	0x08008c1d
 8008b98:	08008c1d 	.word	0x08008c1d
 8008b9c:	08008c1d 	.word	0x08008c1d
 8008ba0:	08008c1d 	.word	0x08008c1d
 8008ba4:	08008c1d 	.word	0x08008c1d
 8008ba8:	08008c1d 	.word	0x08008c1d
 8008bac:	08008bdb 	.word	0x08008bdb
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8008bb0:	f7fd fcd0 	bl	8006554 <HAL_RCC_GetPCLK3Freq>
 8008bb4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008bb6:	e109      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008bb8:	f7fd fb88 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 8008bbc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008bbe:	e105      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008bc0:	4b53      	ldr	r3, [pc, #332]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008bc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bcc:	d102      	bne.n	8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 8008bce:	4b51      	ldr	r3, [pc, #324]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8008bd0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008bd2:	e0fb      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bd8:	e0f8      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008bda:	4b4d      	ldr	r3, [pc, #308]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	f003 0320 	and.w	r3, r3, #32
 8008be2:	2b20      	cmp	r3, #32
 8008be4:	d117      	bne.n	8008c16 <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008be6:	4b4a      	ldr	r3, [pc, #296]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008be8:	689b      	ldr	r3, [r3, #8]
 8008bea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d005      	beq.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 8008bf2:	4b47      	ldr	r3, [pc, #284]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008bf4:	689b      	ldr	r3, [r3, #8]
 8008bf6:	0e1b      	lsrs	r3, r3, #24
 8008bf8:	f003 030f 	and.w	r3, r3, #15
 8008bfc:	e006      	b.n	8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8008bfe:	4b44      	ldr	r3, [pc, #272]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008c00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008c04:	041b      	lsls	r3, r3, #16
 8008c06:	0e1b      	lsrs	r3, r3, #24
 8008c08:	f003 030f 	and.w	r3, r3, #15
 8008c0c:	4a42      	ldr	r2, [pc, #264]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8008c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c12:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008c14:	e0da      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008c16:	2300      	movs	r3, #0
 8008c18:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c1a:	e0d7      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c20:	e0d4      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8008c22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c26:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8008c2a:	430b      	orrs	r3, r1
 8008c2c:	d155      	bne.n	8008cda <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008c2e:	4b38      	ldr	r3, [pc, #224]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008c30:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008c34:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008c38:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c3c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008c40:	d013      	beq.n	8008c6a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 8008c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c44:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008c48:	d844      	bhi.n	8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8008c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008c50:	d013      	beq.n	8008c7a <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 8008c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008c58:	d83c      	bhi.n	8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8008c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d014      	beq.n	8008c8a <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8008c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c62:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008c66:	d014      	beq.n	8008c92 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8008c68:	e034      	b.n	8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c6a:	f107 0318 	add.w	r3, r7, #24
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f7fe fc24 	bl	80074bc <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c78:	e0a8      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7fe fac2 	bl	8007208 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c86:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c88:	e0a0      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008c8a:	f7fd fb1f 	bl	80062cc <HAL_RCC_GetSysClockFreq>
 8008c8e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008c90:	e09c      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008c92:	4b1f      	ldr	r3, [pc, #124]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f003 0320 	and.w	r3, r3, #32
 8008c9a:	2b20      	cmp	r3, #32
 8008c9c:	d117      	bne.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008ca0:	689b      	ldr	r3, [r3, #8]
 8008ca2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d005      	beq.n	8008cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 8008caa:	4b19      	ldr	r3, [pc, #100]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	0e1b      	lsrs	r3, r3, #24
 8008cb0:	f003 030f 	and.w	r3, r3, #15
 8008cb4:	e006      	b.n	8008cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 8008cb6:	4b16      	ldr	r3, [pc, #88]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008cb8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008cbc:	041b      	lsls	r3, r3, #16
 8008cbe:	0e1b      	lsrs	r3, r3, #24
 8008cc0:	f003 030f 	and.w	r3, r3, #15
 8008cc4:	4a14      	ldr	r2, [pc, #80]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8008cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008cca:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008ccc:	e07e      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008cce:	2300      	movs	r3, #0
 8008cd0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008cd2:	e07b      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008cd8:	e078      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8008cda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cde:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8008ce2:	430b      	orrs	r3, r1
 8008ce4:	d138      	bne.n	8008d58 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8008ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008ce8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008cec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008cf0:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8008cf2:	4b07      	ldr	r3, [pc, #28]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008cf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008cf8:	f003 0302 	and.w	r3, r3, #2
 8008cfc:	2b02      	cmp	r3, #2
 8008cfe:	d10d      	bne.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8008d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d10a      	bne.n	8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 8008d06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d0c:	e05e      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8008d0e:	bf00      	nop
 8008d10:	46020c00 	.word	0x46020c00
 8008d14:	00f42400 	.word	0x00f42400
 8008d18:	0800b2e0 	.word	0x0800b2e0
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8008d1c:	4b2e      	ldr	r3, [pc, #184]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008d1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d2a:	d112      	bne.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 8008d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d32:	d10e      	bne.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008d34:	4b28      	ldr	r3, [pc, #160]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008d36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d42:	d102      	bne.n	8008d4a <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 8008d44:	23fa      	movs	r3, #250	@ 0xfa
 8008d46:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008d48:	e040      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8008d4a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008d4e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008d50:	e03c      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8008d52:	2300      	movs	r3, #0
 8008d54:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d56:	e039      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8008d58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d5c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008d60:	430b      	orrs	r3, r1
 8008d62:	d131      	bne.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008d64:	4b1c      	ldr	r3, [pc, #112]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008d66:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008d6a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008d6e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8008d70:	4b19      	ldr	r3, [pc, #100]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008d78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d7c:	d105      	bne.n	8008d8a <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 8008d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d102      	bne.n	8008d8a <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 8008d84:	4b15      	ldr	r3, [pc, #84]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8008d86:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d88:	e020      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8008d8a:	4b13      	ldr	r3, [pc, #76]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008d92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d96:	d106      	bne.n	8008da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 8008d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d9e:	d102      	bne.n	8008da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 8008da0:	4b0f      	ldr	r3, [pc, #60]	@ (8008de0 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 8008da2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008da4:	e012      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8008da6:	4b0c      	ldr	r3, [pc, #48]	@ (8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008dae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008db2:	d106      	bne.n	8008dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 8008db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008dba:	d102      	bne.n	8008dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 8008dbc:	4b09      	ldr	r3, [pc, #36]	@ (8008de4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 8008dbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dc0:	e004      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dc6:	e001      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8008dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3738      	adds	r7, #56	@ 0x38
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}
 8008dd6:	bf00      	nop
 8008dd8:	46020c00 	.word	0x46020c00
 8008ddc:	02dc6c00 	.word	0x02dc6c00
 8008de0:	016e3600 	.word	0x016e3600
 8008de4:	00f42400 	.word	0x00f42400

08008de8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8008df0:	4b47      	ldr	r3, [pc, #284]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	4a46      	ldr	r2, [pc, #280]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008df6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008dfa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008dfc:	f7f9 fb5c 	bl	80024b8 <HAL_GetTick>
 8008e00:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e02:	e008      	b.n	8008e16 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e04:	f7f9 fb58 	bl	80024b8 <HAL_GetTick>
 8008e08:	4602      	mov	r2, r0
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	1ad3      	subs	r3, r2, r3
 8008e0e:	2b02      	cmp	r3, #2
 8008e10:	d901      	bls.n	8008e16 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008e12:	2303      	movs	r3, #3
 8008e14:	e077      	b.n	8008f06 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e16:	4b3e      	ldr	r3, [pc, #248]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d1f0      	bne.n	8008e04 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008e22:	4b3b      	ldr	r3, [pc, #236]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e26:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008e2a:	f023 0303 	bic.w	r3, r3, #3
 8008e2e:	687a      	ldr	r2, [r7, #4]
 8008e30:	6811      	ldr	r1, [r2, #0]
 8008e32:	687a      	ldr	r2, [r7, #4]
 8008e34:	6852      	ldr	r2, [r2, #4]
 8008e36:	3a01      	subs	r2, #1
 8008e38:	0212      	lsls	r2, r2, #8
 8008e3a:	430a      	orrs	r2, r1
 8008e3c:	4934      	ldr	r1, [pc, #208]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008e3e:	4313      	orrs	r3, r2
 8008e40:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008e42:	4b33      	ldr	r3, [pc, #204]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008e44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e46:	4b33      	ldr	r3, [pc, #204]	@ (8008f14 <RCCEx_PLL2_Config+0x12c>)
 8008e48:	4013      	ands	r3, r2
 8008e4a:	687a      	ldr	r2, [r7, #4]
 8008e4c:	6892      	ldr	r2, [r2, #8]
 8008e4e:	3a01      	subs	r2, #1
 8008e50:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	68d2      	ldr	r2, [r2, #12]
 8008e58:	3a01      	subs	r2, #1
 8008e5a:	0252      	lsls	r2, r2, #9
 8008e5c:	b292      	uxth	r2, r2
 8008e5e:	4311      	orrs	r1, r2
 8008e60:	687a      	ldr	r2, [r7, #4]
 8008e62:	6912      	ldr	r2, [r2, #16]
 8008e64:	3a01      	subs	r2, #1
 8008e66:	0412      	lsls	r2, r2, #16
 8008e68:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008e6c:	4311      	orrs	r1, r2
 8008e6e:	687a      	ldr	r2, [r7, #4]
 8008e70:	6952      	ldr	r2, [r2, #20]
 8008e72:	3a01      	subs	r2, #1
 8008e74:	0612      	lsls	r2, r2, #24
 8008e76:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008e7a:	430a      	orrs	r2, r1
 8008e7c:	4924      	ldr	r1, [pc, #144]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008e82:	4b23      	ldr	r3, [pc, #140]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e86:	f023 020c 	bic.w	r2, r3, #12
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	699b      	ldr	r3, [r3, #24]
 8008e8e:	4920      	ldr	r1, [pc, #128]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008e90:	4313      	orrs	r3, r2
 8008e92:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008e94:	4b1e      	ldr	r3, [pc, #120]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	6a1b      	ldr	r3, [r3, #32]
 8008e9c:	491c      	ldr	r1, [pc, #112]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8008ea2:	4b1b      	ldr	r3, [pc, #108]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ea6:	4a1a      	ldr	r2, [pc, #104]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008ea8:	f023 0310 	bic.w	r3, r3, #16
 8008eac:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008eae:	4b18      	ldr	r3, [pc, #96]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008eb6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	69d2      	ldr	r2, [r2, #28]
 8008ebe:	00d2      	lsls	r2, r2, #3
 8008ec0:	4913      	ldr	r1, [pc, #76]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8008ec6:	4b12      	ldr	r3, [pc, #72]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eca:	4a11      	ldr	r2, [pc, #68]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008ecc:	f043 0310 	orr.w	r3, r3, #16
 8008ed0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8008ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a0e      	ldr	r2, [pc, #56]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008ed8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008edc:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008ede:	f7f9 faeb 	bl	80024b8 <HAL_GetTick>
 8008ee2:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008ee4:	e008      	b.n	8008ef8 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008ee6:	f7f9 fae7 	bl	80024b8 <HAL_GetTick>
 8008eea:	4602      	mov	r2, r0
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	1ad3      	subs	r3, r2, r3
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d901      	bls.n	8008ef8 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008ef4:	2303      	movs	r3, #3
 8008ef6:	e006      	b.n	8008f06 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008ef8:	4b05      	ldr	r3, [pc, #20]	@ (8008f10 <RCCEx_PLL2_Config+0x128>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d0f0      	beq.n	8008ee6 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008f04:	2300      	movs	r3, #0

}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3710      	adds	r7, #16
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	46020c00 	.word	0x46020c00
 8008f14:	80800000 	.word	0x80800000

08008f18 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b084      	sub	sp, #16
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008f20:	4b47      	ldr	r3, [pc, #284]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a46      	ldr	r2, [pc, #280]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008f26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f2a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008f2c:	f7f9 fac4 	bl	80024b8 <HAL_GetTick>
 8008f30:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008f32:	e008      	b.n	8008f46 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008f34:	f7f9 fac0 	bl	80024b8 <HAL_GetTick>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	1ad3      	subs	r3, r2, r3
 8008f3e:	2b02      	cmp	r3, #2
 8008f40:	d901      	bls.n	8008f46 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008f42:	2303      	movs	r3, #3
 8008f44:	e077      	b.n	8009036 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008f46:	4b3e      	ldr	r3, [pc, #248]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d1f0      	bne.n	8008f34 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008f52:	4b3b      	ldr	r3, [pc, #236]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f56:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008f5a:	f023 0303 	bic.w	r3, r3, #3
 8008f5e:	687a      	ldr	r2, [r7, #4]
 8008f60:	6811      	ldr	r1, [r2, #0]
 8008f62:	687a      	ldr	r2, [r7, #4]
 8008f64:	6852      	ldr	r2, [r2, #4]
 8008f66:	3a01      	subs	r2, #1
 8008f68:	0212      	lsls	r2, r2, #8
 8008f6a:	430a      	orrs	r2, r1
 8008f6c:	4934      	ldr	r1, [pc, #208]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	630b      	str	r3, [r1, #48]	@ 0x30
 8008f72:	4b33      	ldr	r3, [pc, #204]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008f74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008f76:	4b33      	ldr	r3, [pc, #204]	@ (8009044 <RCCEx_PLL3_Config+0x12c>)
 8008f78:	4013      	ands	r3, r2
 8008f7a:	687a      	ldr	r2, [r7, #4]
 8008f7c:	6892      	ldr	r2, [r2, #8]
 8008f7e:	3a01      	subs	r2, #1
 8008f80:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	68d2      	ldr	r2, [r2, #12]
 8008f88:	3a01      	subs	r2, #1
 8008f8a:	0252      	lsls	r2, r2, #9
 8008f8c:	b292      	uxth	r2, r2
 8008f8e:	4311      	orrs	r1, r2
 8008f90:	687a      	ldr	r2, [r7, #4]
 8008f92:	6912      	ldr	r2, [r2, #16]
 8008f94:	3a01      	subs	r2, #1
 8008f96:	0412      	lsls	r2, r2, #16
 8008f98:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008f9c:	4311      	orrs	r1, r2
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	6952      	ldr	r2, [r2, #20]
 8008fa2:	3a01      	subs	r2, #1
 8008fa4:	0612      	lsls	r2, r2, #24
 8008fa6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008faa:	430a      	orrs	r2, r1
 8008fac:	4924      	ldr	r1, [pc, #144]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8008fb2:	4b23      	ldr	r3, [pc, #140]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fb6:	f023 020c 	bic.w	r2, r3, #12
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	699b      	ldr	r3, [r3, #24]
 8008fbe:	4920      	ldr	r1, [pc, #128]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8008fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008fc6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6a1b      	ldr	r3, [r3, #32]
 8008fcc:	491c      	ldr	r1, [pc, #112]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8008fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fd6:	4a1a      	ldr	r2, [pc, #104]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008fd8:	f023 0310 	bic.w	r3, r3, #16
 8008fdc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008fde:	4b18      	ldr	r3, [pc, #96]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008fe0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fe2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008fe6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008fea:	687a      	ldr	r2, [r7, #4]
 8008fec:	69d2      	ldr	r2, [r2, #28]
 8008fee:	00d2      	lsls	r2, r2, #3
 8008ff0:	4913      	ldr	r1, [pc, #76]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008ff2:	4313      	orrs	r3, r2
 8008ff4:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8008ff6:	4b12      	ldr	r3, [pc, #72]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ffa:	4a11      	ldr	r2, [pc, #68]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8008ffc:	f043 0310 	orr.w	r3, r3, #16
 8009000:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8009002:	4b0f      	ldr	r3, [pc, #60]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a0e      	ldr	r2, [pc, #56]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 8009008:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800900c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800900e:	f7f9 fa53 	bl	80024b8 <HAL_GetTick>
 8009012:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009014:	e008      	b.n	8009028 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009016:	f7f9 fa4f 	bl	80024b8 <HAL_GetTick>
 800901a:	4602      	mov	r2, r0
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	1ad3      	subs	r3, r2, r3
 8009020:	2b02      	cmp	r3, #2
 8009022:	d901      	bls.n	8009028 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009024:	2303      	movs	r3, #3
 8009026:	e006      	b.n	8009036 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009028:	4b05      	ldr	r3, [pc, #20]	@ (8009040 <RCCEx_PLL3_Config+0x128>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009030:	2b00      	cmp	r3, #0
 8009032:	d0f0      	beq.n	8009016 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8009034:	2300      	movs	r3, #0
}
 8009036:	4618      	mov	r0, r3
 8009038:	3710      	adds	r7, #16
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}
 800903e:	bf00      	nop
 8009040:	46020c00 	.word	0x46020c00
 8009044:	80800000 	.word	0x80800000

08009048 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d101      	bne.n	800905a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	e0fb      	b.n	8009252 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a7f      	ldr	r2, [pc, #508]	@ (800925c <HAL_SPI_Init+0x214>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d004      	beq.n	800906e <HAL_SPI_Init+0x26>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a7d      	ldr	r2, [pc, #500]	@ (8009260 <HAL_SPI_Init+0x218>)
 800906a:	4293      	cmp	r3, r2
 800906c:	e000      	b.n	8009070 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 800906e:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2200      	movs	r2, #0
 8009074:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4a78      	ldr	r2, [pc, #480]	@ (800925c <HAL_SPI_Init+0x214>)
 800907c:	4293      	cmp	r3, r2
 800907e:	d004      	beq.n	800908a <HAL_SPI_Init+0x42>
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a76      	ldr	r2, [pc, #472]	@ (8009260 <HAL_SPI_Init+0x218>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d105      	bne.n	8009096 <HAL_SPI_Init+0x4e>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	2b0f      	cmp	r3, #15
 8009090:	d901      	bls.n	8009096 <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8009092:	2301      	movs	r3, #1
 8009094:	e0dd      	b.n	8009252 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f000 f8ec 	bl	8009274 <SPI_GetPacketSize>
 800909c:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	4a6e      	ldr	r2, [pc, #440]	@ (800925c <HAL_SPI_Init+0x214>)
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d004      	beq.n	80090b2 <HAL_SPI_Init+0x6a>
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	4a6c      	ldr	r2, [pc, #432]	@ (8009260 <HAL_SPI_Init+0x218>)
 80090ae:	4293      	cmp	r3, r2
 80090b0:	d102      	bne.n	80090b8 <HAL_SPI_Init+0x70>
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	2b08      	cmp	r3, #8
 80090b6:	d816      	bhi.n	80090e6 <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80090bc:	4a69      	ldr	r2, [pc, #420]	@ (8009264 <HAL_SPI_Init+0x21c>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d00e      	beq.n	80090e0 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a68      	ldr	r2, [pc, #416]	@ (8009268 <HAL_SPI_Init+0x220>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d009      	beq.n	80090e0 <HAL_SPI_Init+0x98>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a66      	ldr	r2, [pc, #408]	@ (800926c <HAL_SPI_Init+0x224>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d004      	beq.n	80090e0 <HAL_SPI_Init+0x98>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4a65      	ldr	r2, [pc, #404]	@ (8009270 <HAL_SPI_Init+0x228>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d104      	bne.n	80090ea <HAL_SPI_Init+0xa2>
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	2b10      	cmp	r3, #16
 80090e4:	d901      	bls.n	80090ea <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e0b3      	b.n	8009252 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80090f0:	b2db      	uxtb	r3, r3
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d106      	bne.n	8009104 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2200      	movs	r2, #0
 80090fa:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f7f8 fe84 	bl	8001e0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2202      	movs	r2, #2
 8009108:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f022 0201 	bic.w	r2, r2, #1
 800911a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	689b      	ldr	r3, [r3, #8]
 8009122:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009126:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	699b      	ldr	r3, [r3, #24]
 800912c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009130:	d119      	bne.n	8009166 <HAL_SPI_Init+0x11e>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800913a:	d103      	bne.n	8009144 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009140:	2b00      	cmp	r3, #0
 8009142:	d008      	beq.n	8009156 <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009148:	2b00      	cmp	r3, #0
 800914a:	d10c      	bne.n	8009166 <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009150:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009154:	d107      	bne.n	8009166 <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009164:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800916e:	2b00      	cmp	r3, #0
 8009170:	d00f      	beq.n	8009192 <HAL_SPI_Init+0x14a>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	68db      	ldr	r3, [r3, #12]
 8009176:	2b06      	cmp	r3, #6
 8009178:	d90b      	bls.n	8009192 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	430a      	orrs	r2, r1
 800918e:	601a      	str	r2, [r3, #0]
 8009190:	e007      	b.n	80091a2 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	681a      	ldr	r2, [r3, #0]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80091a0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	69da      	ldr	r2, [r3, #28]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091aa:	431a      	orrs	r2, r3
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	431a      	orrs	r2, r3
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091b4:	ea42 0103 	orr.w	r1, r2, r3
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	68da      	ldr	r2, [r3, #12]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	430a      	orrs	r2, r1
 80091c2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091cc:	431a      	orrs	r2, r3
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091d2:	431a      	orrs	r2, r3
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	699b      	ldr	r3, [r3, #24]
 80091d8:	431a      	orrs	r2, r3
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	691b      	ldr	r3, [r3, #16]
 80091de:	431a      	orrs	r2, r3
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	695b      	ldr	r3, [r3, #20]
 80091e4:	431a      	orrs	r2, r3
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6a1b      	ldr	r3, [r3, #32]
 80091ea:	431a      	orrs	r2, r3
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	431a      	orrs	r2, r3
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091f6:	431a      	orrs	r2, r3
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	689b      	ldr	r3, [r3, #8]
 80091fc:	431a      	orrs	r2, r3
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009202:	431a      	orrs	r2, r3
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009208:	431a      	orrs	r2, r3
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800920e:	ea42 0103 	orr.w	r1, r2, r3
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	430a      	orrs	r2, r1
 800921c:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009226:	2b00      	cmp	r3, #0
 8009228:	d00a      	beq.n	8009240 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	68db      	ldr	r3, [r3, #12]
 8009230:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	430a      	orrs	r2, r1
 800923e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2200      	movs	r2, #0
 8009244:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2201      	movs	r2, #1
 800924c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	3710      	adds	r7, #16
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}
 800925a:	bf00      	nop
 800925c:	46002000 	.word	0x46002000
 8009260:	56002000 	.word	0x56002000
 8009264:	40013000 	.word	0x40013000
 8009268:	50013000 	.word	0x50013000
 800926c:	40003800 	.word	0x40003800
 8009270:	50003800 	.word	0x50003800

08009274 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009274:	b480      	push	{r7}
 8009276:	b085      	sub	sp, #20
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009280:	095b      	lsrs	r3, r3, #5
 8009282:	3301      	adds	r3, #1
 8009284:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	68db      	ldr	r3, [r3, #12]
 800928a:	3301      	adds	r3, #1
 800928c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	3307      	adds	r3, #7
 8009292:	08db      	lsrs	r3, r3, #3
 8009294:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	68fa      	ldr	r2, [r7, #12]
 800929a:	fb02 f303 	mul.w	r3, r2, r3
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3714      	adds	r7, #20
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr

080092aa <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 80092aa:	b480      	push	{r7}
 80092ac:	b083      	sub	sp, #12
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
 80092b2:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d12e      	bne.n	800931e <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80092c6:	2b01      	cmp	r3, #1
 80092c8:	d101      	bne.n	80092ce <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 80092ca:	2302      	movs	r3, #2
 80092cc:	e028      	b.n	8009320 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2201      	movs	r2, #1
 80092d2:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2202      	movs	r2, #2
 80092da:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f022 0201 	bic.w	r2, r2, #1
 80092ec:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	681a      	ldr	r2, [r3, #0]
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80092fa:	ea42 0103 	orr.w	r1, r2, r3
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	689a      	ldr	r2, [r3, #8]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	430a      	orrs	r2, r1
 8009308:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2201      	movs	r2, #1
 800930e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2200      	movs	r2, #0
 8009316:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800931a:	2300      	movs	r3, #0
 800931c:	e000      	b.n	8009320 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 800931e:	2301      	movs	r3, #1
  }
}
 8009320:	4618      	mov	r0, r3
 8009322:	370c      	adds	r7, #12
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr

0800932c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b082      	sub	sp, #8
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d101      	bne.n	800933e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800933a:	2301      	movs	r3, #1
 800933c:	e042      	b.n	80093c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009344:	2b00      	cmp	r3, #0
 8009346:	d106      	bne.n	8009356 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2200      	movs	r2, #0
 800934c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f7f8 fdeb 	bl	8001f2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2224      	movs	r2, #36	@ 0x24
 800935a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f022 0201 	bic.w	r2, r2, #1
 800936c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009372:	2b00      	cmp	r3, #0
 8009374:	d002      	beq.n	800937c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 fa68 	bl	800984c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f000 f8c3 	bl	8009508 <UART_SetConfig>
 8009382:	4603      	mov	r3, r0
 8009384:	2b01      	cmp	r3, #1
 8009386:	d101      	bne.n	800938c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009388:	2301      	movs	r3, #1
 800938a:	e01b      	b.n	80093c4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	685a      	ldr	r2, [r3, #4]
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800939a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	689a      	ldr	r2, [r3, #8]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80093aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	681a      	ldr	r2, [r3, #0]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f042 0201 	orr.w	r2, r2, #1
 80093ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f000 fae7 	bl	8009990 <UART_CheckIdleState>
 80093c2:	4603      	mov	r3, r0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3708      	adds	r7, #8
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b08a      	sub	sp, #40	@ 0x28
 80093d0:	af02      	add	r7, sp, #8
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	603b      	str	r3, [r7, #0]
 80093d8:	4613      	mov	r3, r2
 80093da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093e2:	2b20      	cmp	r3, #32
 80093e4:	f040 808b 	bne.w	80094fe <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d002      	beq.n	80093f4 <HAL_UART_Transmit+0x28>
 80093ee:	88fb      	ldrh	r3, [r7, #6]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d101      	bne.n	80093f8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80093f4:	2301      	movs	r3, #1
 80093f6:	e083      	b.n	8009500 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	689b      	ldr	r3, [r3, #8]
 80093fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009402:	2b80      	cmp	r3, #128	@ 0x80
 8009404:	d107      	bne.n	8009416 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	689a      	ldr	r2, [r3, #8]
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009414:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	2200      	movs	r2, #0
 800941a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	2221      	movs	r2, #33	@ 0x21
 8009422:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009426:	f7f9 f847 	bl	80024b8 <HAL_GetTick>
 800942a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	88fa      	ldrh	r2, [r7, #6]
 8009430:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	88fa      	ldrh	r2, [r7, #6]
 8009438:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009444:	d108      	bne.n	8009458 <HAL_UART_Transmit+0x8c>
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	691b      	ldr	r3, [r3, #16]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d104      	bne.n	8009458 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800944e:	2300      	movs	r3, #0
 8009450:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	61bb      	str	r3, [r7, #24]
 8009456:	e003      	b.n	8009460 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800945c:	2300      	movs	r3, #0
 800945e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009460:	e030      	b.n	80094c4 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	9300      	str	r3, [sp, #0]
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	2200      	movs	r2, #0
 800946a:	2180      	movs	r1, #128	@ 0x80
 800946c:	68f8      	ldr	r0, [r7, #12]
 800946e:	f000 fb39 	bl	8009ae4 <UART_WaitOnFlagUntilTimeout>
 8009472:	4603      	mov	r3, r0
 8009474:	2b00      	cmp	r3, #0
 8009476:	d005      	beq.n	8009484 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2220      	movs	r2, #32
 800947c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009480:	2303      	movs	r3, #3
 8009482:	e03d      	b.n	8009500 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8009484:	69fb      	ldr	r3, [r7, #28]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d10b      	bne.n	80094a2 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800948a:	69bb      	ldr	r3, [r7, #24]
 800948c:	881b      	ldrh	r3, [r3, #0]
 800948e:	461a      	mov	r2, r3
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009498:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	3302      	adds	r3, #2
 800949e:	61bb      	str	r3, [r7, #24]
 80094a0:	e007      	b.n	80094b2 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80094a2:	69fb      	ldr	r3, [r7, #28]
 80094a4:	781a      	ldrb	r2, [r3, #0]
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80094ac:	69fb      	ldr	r3, [r7, #28]
 80094ae:	3301      	adds	r3, #1
 80094b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80094b8:	b29b      	uxth	r3, r3
 80094ba:	3b01      	subs	r3, #1
 80094bc:	b29a      	uxth	r2, r3
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d1c8      	bne.n	8009462 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	9300      	str	r3, [sp, #0]
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	2200      	movs	r2, #0
 80094d8:	2140      	movs	r1, #64	@ 0x40
 80094da:	68f8      	ldr	r0, [r7, #12]
 80094dc:	f000 fb02 	bl	8009ae4 <UART_WaitOnFlagUntilTimeout>
 80094e0:	4603      	mov	r3, r0
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d005      	beq.n	80094f2 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2220      	movs	r2, #32
 80094ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80094ee:	2303      	movs	r3, #3
 80094f0:	e006      	b.n	8009500 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2220      	movs	r2, #32
 80094f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80094fa:	2300      	movs	r3, #0
 80094fc:	e000      	b.n	8009500 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 80094fe:	2302      	movs	r3, #2
  }
}
 8009500:	4618      	mov	r0, r3
 8009502:	3720      	adds	r7, #32
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}

08009508 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800950c:	b094      	sub	sp, #80	@ 0x50
 800950e:	af00      	add	r7, sp, #0
 8009510:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009512:	2300      	movs	r3, #0
 8009514:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8009518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800951a:	681a      	ldr	r2, [r3, #0]
 800951c:	4b7e      	ldr	r3, [pc, #504]	@ (8009718 <UART_SetConfig+0x210>)
 800951e:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009522:	689a      	ldr	r2, [r3, #8]
 8009524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009526:	691b      	ldr	r3, [r3, #16]
 8009528:	431a      	orrs	r2, r3
 800952a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800952c:	695b      	ldr	r3, [r3, #20]
 800952e:	431a      	orrs	r2, r3
 8009530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009532:	69db      	ldr	r3, [r3, #28]
 8009534:	4313      	orrs	r3, r2
 8009536:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4977      	ldr	r1, [pc, #476]	@ (800971c <UART_SetConfig+0x214>)
 8009540:	4019      	ands	r1, r3
 8009542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009544:	681a      	ldr	r2, [r3, #0]
 8009546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009548:	430b      	orrs	r3, r1
 800954a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800954c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	685b      	ldr	r3, [r3, #4]
 8009552:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009558:	68d9      	ldr	r1, [r3, #12]
 800955a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	ea40 0301 	orr.w	r3, r0, r1
 8009562:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009566:	699b      	ldr	r3, [r3, #24]
 8009568:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800956a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	4b6a      	ldr	r3, [pc, #424]	@ (8009718 <UART_SetConfig+0x210>)
 8009570:	429a      	cmp	r2, r3
 8009572:	d009      	beq.n	8009588 <UART_SetConfig+0x80>
 8009574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009576:	681a      	ldr	r2, [r3, #0]
 8009578:	4b69      	ldr	r3, [pc, #420]	@ (8009720 <UART_SetConfig+0x218>)
 800957a:	429a      	cmp	r2, r3
 800957c:	d004      	beq.n	8009588 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800957e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009580:	6a1a      	ldr	r2, [r3, #32]
 8009582:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009584:	4313      	orrs	r3, r2
 8009586:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	689b      	ldr	r3, [r3, #8]
 800958e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8009592:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8009596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009598:	681a      	ldr	r2, [r3, #0]
 800959a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800959c:	430b      	orrs	r3, r1
 800959e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80095a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a6:	f023 000f 	bic.w	r0, r3, #15
 80095aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ac:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80095ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095b0:	681a      	ldr	r2, [r3, #0]
 80095b2:	ea40 0301 	orr.w	r3, r0, r1
 80095b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	4b59      	ldr	r3, [pc, #356]	@ (8009724 <UART_SetConfig+0x21c>)
 80095be:	429a      	cmp	r2, r3
 80095c0:	d102      	bne.n	80095c8 <UART_SetConfig+0xc0>
 80095c2:	2301      	movs	r3, #1
 80095c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095c6:	e029      	b.n	800961c <UART_SetConfig+0x114>
 80095c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ca:	681a      	ldr	r2, [r3, #0]
 80095cc:	4b56      	ldr	r3, [pc, #344]	@ (8009728 <UART_SetConfig+0x220>)
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d102      	bne.n	80095d8 <UART_SetConfig+0xd0>
 80095d2:	2302      	movs	r3, #2
 80095d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095d6:	e021      	b.n	800961c <UART_SetConfig+0x114>
 80095d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	4b53      	ldr	r3, [pc, #332]	@ (800972c <UART_SetConfig+0x224>)
 80095de:	429a      	cmp	r2, r3
 80095e0:	d102      	bne.n	80095e8 <UART_SetConfig+0xe0>
 80095e2:	2304      	movs	r3, #4
 80095e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095e6:	e019      	b.n	800961c <UART_SetConfig+0x114>
 80095e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ea:	681a      	ldr	r2, [r3, #0]
 80095ec:	4b50      	ldr	r3, [pc, #320]	@ (8009730 <UART_SetConfig+0x228>)
 80095ee:	429a      	cmp	r2, r3
 80095f0:	d102      	bne.n	80095f8 <UART_SetConfig+0xf0>
 80095f2:	2308      	movs	r3, #8
 80095f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095f6:	e011      	b.n	800961c <UART_SetConfig+0x114>
 80095f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095fa:	681a      	ldr	r2, [r3, #0]
 80095fc:	4b4d      	ldr	r3, [pc, #308]	@ (8009734 <UART_SetConfig+0x22c>)
 80095fe:	429a      	cmp	r2, r3
 8009600:	d102      	bne.n	8009608 <UART_SetConfig+0x100>
 8009602:	2310      	movs	r3, #16
 8009604:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009606:	e009      	b.n	800961c <UART_SetConfig+0x114>
 8009608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	4b42      	ldr	r3, [pc, #264]	@ (8009718 <UART_SetConfig+0x210>)
 800960e:	429a      	cmp	r2, r3
 8009610:	d102      	bne.n	8009618 <UART_SetConfig+0x110>
 8009612:	2320      	movs	r3, #32
 8009614:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009616:	e001      	b.n	800961c <UART_SetConfig+0x114>
 8009618:	2300      	movs	r3, #0
 800961a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800961c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	4b3d      	ldr	r3, [pc, #244]	@ (8009718 <UART_SetConfig+0x210>)
 8009622:	429a      	cmp	r2, r3
 8009624:	d005      	beq.n	8009632 <UART_SetConfig+0x12a>
 8009626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	4b3d      	ldr	r3, [pc, #244]	@ (8009720 <UART_SetConfig+0x218>)
 800962c:	429a      	cmp	r2, r3
 800962e:	f040 8085 	bne.w	800973c <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009632:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009634:	2200      	movs	r2, #0
 8009636:	623b      	str	r3, [r7, #32]
 8009638:	627a      	str	r2, [r7, #36]	@ 0x24
 800963a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800963e:	f7fe f9f1 	bl	8007a24 <HAL_RCCEx_GetPeriphCLKFreq>
 8009642:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8009644:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009646:	2b00      	cmp	r3, #0
 8009648:	f000 80e8 	beq.w	800981c <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800964c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800964e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009650:	4a39      	ldr	r2, [pc, #228]	@ (8009738 <UART_SetConfig+0x230>)
 8009652:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009656:	461a      	mov	r2, r3
 8009658:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800965a:	fbb3 f3f2 	udiv	r3, r3, r2
 800965e:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009662:	685a      	ldr	r2, [r3, #4]
 8009664:	4613      	mov	r3, r2
 8009666:	005b      	lsls	r3, r3, #1
 8009668:	4413      	add	r3, r2
 800966a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800966c:	429a      	cmp	r2, r3
 800966e:	d305      	bcc.n	800967c <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009676:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009678:	429a      	cmp	r2, r3
 800967a:	d903      	bls.n	8009684 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009682:	e048      	b.n	8009716 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009684:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009686:	2200      	movs	r2, #0
 8009688:	61bb      	str	r3, [r7, #24]
 800968a:	61fa      	str	r2, [r7, #28]
 800968c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800968e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009690:	4a29      	ldr	r2, [pc, #164]	@ (8009738 <UART_SetConfig+0x230>)
 8009692:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009696:	b29b      	uxth	r3, r3
 8009698:	2200      	movs	r2, #0
 800969a:	613b      	str	r3, [r7, #16]
 800969c:	617a      	str	r2, [r7, #20]
 800969e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80096a2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80096a6:	f7f6 fdef 	bl	8000288 <__aeabi_uldivmod>
 80096aa:	4602      	mov	r2, r0
 80096ac:	460b      	mov	r3, r1
 80096ae:	4610      	mov	r0, r2
 80096b0:	4619      	mov	r1, r3
 80096b2:	f04f 0200 	mov.w	r2, #0
 80096b6:	f04f 0300 	mov.w	r3, #0
 80096ba:	020b      	lsls	r3, r1, #8
 80096bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80096c0:	0202      	lsls	r2, r0, #8
 80096c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096c4:	6849      	ldr	r1, [r1, #4]
 80096c6:	0849      	lsrs	r1, r1, #1
 80096c8:	2000      	movs	r0, #0
 80096ca:	460c      	mov	r4, r1
 80096cc:	4605      	mov	r5, r0
 80096ce:	eb12 0804 	adds.w	r8, r2, r4
 80096d2:	eb43 0905 	adc.w	r9, r3, r5
 80096d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	2200      	movs	r2, #0
 80096dc:	60bb      	str	r3, [r7, #8]
 80096de:	60fa      	str	r2, [r7, #12]
 80096e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80096e4:	4640      	mov	r0, r8
 80096e6:	4649      	mov	r1, r9
 80096e8:	f7f6 fdce 	bl	8000288 <__aeabi_uldivmod>
 80096ec:	4602      	mov	r2, r0
 80096ee:	460b      	mov	r3, r1
 80096f0:	4613      	mov	r3, r2
 80096f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80096f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80096fa:	d308      	bcc.n	800970e <UART_SetConfig+0x206>
 80096fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009702:	d204      	bcs.n	800970e <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8009704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800970a:	60da      	str	r2, [r3, #12]
 800970c:	e003      	b.n	8009716 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 800970e:	2301      	movs	r3, #1
 8009710:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8009714:	e082      	b.n	800981c <UART_SetConfig+0x314>
 8009716:	e081      	b.n	800981c <UART_SetConfig+0x314>
 8009718:	46002400 	.word	0x46002400
 800971c:	cfff69f3 	.word	0xcfff69f3
 8009720:	56002400 	.word	0x56002400
 8009724:	40013800 	.word	0x40013800
 8009728:	40004400 	.word	0x40004400
 800972c:	40004800 	.word	0x40004800
 8009730:	40004c00 	.word	0x40004c00
 8009734:	40005000 	.word	0x40005000
 8009738:	0800b3b0 	.word	0x0800b3b0
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800973c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800973e:	69db      	ldr	r3, [r3, #28]
 8009740:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009744:	d13c      	bne.n	80097c0 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009746:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009748:	2200      	movs	r2, #0
 800974a:	603b      	str	r3, [r7, #0]
 800974c:	607a      	str	r2, [r7, #4]
 800974e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009752:	f7fe f967 	bl	8007a24 <HAL_RCCEx_GetPeriphCLKFreq>
 8009756:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009758:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800975a:	2b00      	cmp	r3, #0
 800975c:	d05e      	beq.n	800981c <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800975e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009762:	4a39      	ldr	r2, [pc, #228]	@ (8009848 <UART_SetConfig+0x340>)
 8009764:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009768:	461a      	mov	r2, r3
 800976a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800976c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009770:	005a      	lsls	r2, r3, #1
 8009772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	085b      	lsrs	r3, r3, #1
 8009778:	441a      	add	r2, r3
 800977a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009782:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009786:	2b0f      	cmp	r3, #15
 8009788:	d916      	bls.n	80097b8 <UART_SetConfig+0x2b0>
 800978a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800978c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009790:	d212      	bcs.n	80097b8 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009792:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009794:	b29b      	uxth	r3, r3
 8009796:	f023 030f 	bic.w	r3, r3, #15
 800979a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800979c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800979e:	085b      	lsrs	r3, r3, #1
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	f003 0307 	and.w	r3, r3, #7
 80097a6:	b29a      	uxth	r2, r3
 80097a8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80097aa:	4313      	orrs	r3, r2
 80097ac:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 80097ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80097b4:	60da      	str	r2, [r3, #12]
 80097b6:	e031      	b.n	800981c <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 80097b8:	2301      	movs	r3, #1
 80097ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80097be:	e02d      	b.n	800981c <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80097c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097c2:	2200      	movs	r2, #0
 80097c4:	469a      	mov	sl, r3
 80097c6:	4693      	mov	fp, r2
 80097c8:	4650      	mov	r0, sl
 80097ca:	4659      	mov	r1, fp
 80097cc:	f7fe f92a 	bl	8007a24 <HAL_RCCEx_GetPeriphCLKFreq>
 80097d0:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80097d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d021      	beq.n	800981c <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097dc:	4a1a      	ldr	r2, [pc, #104]	@ (8009848 <UART_SetConfig+0x340>)
 80097de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097e2:	461a      	mov	r2, r3
 80097e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097e6:	fbb3 f2f2 	udiv	r2, r3, r2
 80097ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	085b      	lsrs	r3, r3, #1
 80097f0:	441a      	add	r2, r3
 80097f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80097fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097fe:	2b0f      	cmp	r3, #15
 8009800:	d909      	bls.n	8009816 <UART_SetConfig+0x30e>
 8009802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009804:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009808:	d205      	bcs.n	8009816 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800980a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800980c:	b29a      	uxth	r2, r3
 800980e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	60da      	str	r2, [r3, #12]
 8009814:	e002      	b.n	800981c <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8009816:	2301      	movs	r3, #1
 8009818:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800981c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800981e:	2201      	movs	r2, #1
 8009820:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009826:	2201      	movs	r2, #1
 8009828:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800982c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800982e:	2200      	movs	r2, #0
 8009830:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009834:	2200      	movs	r2, #0
 8009836:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009838:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800983c:	4618      	mov	r0, r3
 800983e:	3750      	adds	r7, #80	@ 0x50
 8009840:	46bd      	mov	sp, r7
 8009842:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009846:	bf00      	nop
 8009848:	0800b3b0 	.word	0x0800b3b0

0800984c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009858:	f003 0308 	and.w	r3, r3, #8
 800985c:	2b00      	cmp	r3, #0
 800985e:	d00a      	beq.n	8009876 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	685b      	ldr	r3, [r3, #4]
 8009866:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	430a      	orrs	r2, r1
 8009874:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800987a:	f003 0301 	and.w	r3, r3, #1
 800987e:	2b00      	cmp	r3, #0
 8009880:	d00a      	beq.n	8009898 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	430a      	orrs	r2, r1
 8009896:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800989c:	f003 0302 	and.w	r3, r3, #2
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d00a      	beq.n	80098ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	430a      	orrs	r2, r1
 80098b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098be:	f003 0304 	and.w	r3, r3, #4
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00a      	beq.n	80098dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	685b      	ldr	r3, [r3, #4]
 80098cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	430a      	orrs	r2, r1
 80098da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098e0:	f003 0310 	and.w	r3, r3, #16
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00a      	beq.n	80098fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	689b      	ldr	r3, [r3, #8]
 80098ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	430a      	orrs	r2, r1
 80098fc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009902:	f003 0320 	and.w	r3, r3, #32
 8009906:	2b00      	cmp	r3, #0
 8009908:	d00a      	beq.n	8009920 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	430a      	orrs	r2, r1
 800991e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009928:	2b00      	cmp	r3, #0
 800992a:	d01a      	beq.n	8009962 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	430a      	orrs	r2, r1
 8009940:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009946:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800994a:	d10a      	bne.n	8009962 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	430a      	orrs	r2, r1
 8009960:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800996a:	2b00      	cmp	r3, #0
 800996c:	d00a      	beq.n	8009984 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	685b      	ldr	r3, [r3, #4]
 8009974:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	430a      	orrs	r2, r1
 8009982:	605a      	str	r2, [r3, #4]
  }
}
 8009984:	bf00      	nop
 8009986:	370c      	adds	r7, #12
 8009988:	46bd      	mov	sp, r7
 800998a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998e:	4770      	bx	lr

08009990 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b098      	sub	sp, #96	@ 0x60
 8009994:	af02      	add	r7, sp, #8
 8009996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2200      	movs	r2, #0
 800999c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80099a0:	f7f8 fd8a 	bl	80024b8 <HAL_GetTick>
 80099a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f003 0308 	and.w	r3, r3, #8
 80099b0:	2b08      	cmp	r3, #8
 80099b2:	d12f      	bne.n	8009a14 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099b8:	9300      	str	r3, [sp, #0]
 80099ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099bc:	2200      	movs	r2, #0
 80099be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 f88e 	bl	8009ae4 <UART_WaitOnFlagUntilTimeout>
 80099c8:	4603      	mov	r3, r0
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d022      	beq.n	8009a14 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099d6:	e853 3f00 	ldrex	r3, [r3]
 80099da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80099e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	461a      	mov	r2, r3
 80099ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80099ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80099ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80099f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099f4:	e841 2300 	strex	r3, r2, [r1]
 80099f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d1e6      	bne.n	80099ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2220      	movs	r2, #32
 8009a04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a10:	2303      	movs	r3, #3
 8009a12:	e063      	b.n	8009adc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f003 0304 	and.w	r3, r3, #4
 8009a1e:	2b04      	cmp	r3, #4
 8009a20:	d149      	bne.n	8009ab6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a22:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f000 f857 	bl	8009ae4 <UART_WaitOnFlagUntilTimeout>
 8009a36:	4603      	mov	r3, r0
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d03c      	beq.n	8009ab6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a44:	e853 3f00 	ldrex	r3, [r3]
 8009a48:	623b      	str	r3, [r7, #32]
   return(result);
 8009a4a:	6a3b      	ldr	r3, [r7, #32]
 8009a4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	461a      	mov	r2, r3
 8009a58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a62:	e841 2300 	strex	r3, r2, [r1]
 8009a66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d1e6      	bne.n	8009a3c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	3308      	adds	r3, #8
 8009a74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	e853 3f00 	ldrex	r3, [r3]
 8009a7c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f023 0301 	bic.w	r3, r3, #1
 8009a84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	3308      	adds	r3, #8
 8009a8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a8e:	61fa      	str	r2, [r7, #28]
 8009a90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a92:	69b9      	ldr	r1, [r7, #24]
 8009a94:	69fa      	ldr	r2, [r7, #28]
 8009a96:	e841 2300 	strex	r3, r2, [r1]
 8009a9a:	617b      	str	r3, [r7, #20]
   return(result);
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d1e5      	bne.n	8009a6e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2220      	movs	r2, #32
 8009aa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2200      	movs	r2, #0
 8009aae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ab2:	2303      	movs	r3, #3
 8009ab4:	e012      	b.n	8009adc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2220      	movs	r2, #32
 8009aba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	2220      	movs	r2, #32
 8009ac2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009ada:	2300      	movs	r3, #0
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	3758      	adds	r7, #88	@ 0x58
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}

08009ae4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b084      	sub	sp, #16
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	60f8      	str	r0, [r7, #12]
 8009aec:	60b9      	str	r1, [r7, #8]
 8009aee:	603b      	str	r3, [r7, #0]
 8009af0:	4613      	mov	r3, r2
 8009af2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009af4:	e04f      	b.n	8009b96 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009afc:	d04b      	beq.n	8009b96 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009afe:	f7f8 fcdb 	bl	80024b8 <HAL_GetTick>
 8009b02:	4602      	mov	r2, r0
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	1ad3      	subs	r3, r2, r3
 8009b08:	69ba      	ldr	r2, [r7, #24]
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d302      	bcc.n	8009b14 <UART_WaitOnFlagUntilTimeout+0x30>
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d101      	bne.n	8009b18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009b14:	2303      	movs	r3, #3
 8009b16:	e04e      	b.n	8009bb6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f003 0304 	and.w	r3, r3, #4
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d037      	beq.n	8009b96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	2b80      	cmp	r3, #128	@ 0x80
 8009b2a:	d034      	beq.n	8009b96 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b2c:	68bb      	ldr	r3, [r7, #8]
 8009b2e:	2b40      	cmp	r3, #64	@ 0x40
 8009b30:	d031      	beq.n	8009b96 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	69db      	ldr	r3, [r3, #28]
 8009b38:	f003 0308 	and.w	r3, r3, #8
 8009b3c:	2b08      	cmp	r3, #8
 8009b3e:	d110      	bne.n	8009b62 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	2208      	movs	r2, #8
 8009b46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b48:	68f8      	ldr	r0, [r7, #12]
 8009b4a:	f000 f838 	bl	8009bbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2208      	movs	r2, #8
 8009b52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	e029      	b.n	8009bb6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	69db      	ldr	r3, [r3, #28]
 8009b68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b70:	d111      	bne.n	8009b96 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b7c:	68f8      	ldr	r0, [r7, #12]
 8009b7e:	f000 f81e 	bl	8009bbe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2220      	movs	r2, #32
 8009b86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009b92:	2303      	movs	r3, #3
 8009b94:	e00f      	b.n	8009bb6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	69da      	ldr	r2, [r3, #28]
 8009b9c:	68bb      	ldr	r3, [r7, #8]
 8009b9e:	4013      	ands	r3, r2
 8009ba0:	68ba      	ldr	r2, [r7, #8]
 8009ba2:	429a      	cmp	r2, r3
 8009ba4:	bf0c      	ite	eq
 8009ba6:	2301      	moveq	r3, #1
 8009ba8:	2300      	movne	r3, #0
 8009baa:	b2db      	uxtb	r3, r3
 8009bac:	461a      	mov	r2, r3
 8009bae:	79fb      	ldrb	r3, [r7, #7]
 8009bb0:	429a      	cmp	r2, r3
 8009bb2:	d0a0      	beq.n	8009af6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009bb4:	2300      	movs	r3, #0
}
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	3710      	adds	r7, #16
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}

08009bbe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009bbe:	b480      	push	{r7}
 8009bc0:	b095      	sub	sp, #84	@ 0x54
 8009bc2:	af00      	add	r7, sp, #0
 8009bc4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bce:	e853 3f00 	ldrex	r3, [r3]
 8009bd2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	461a      	mov	r2, r3
 8009be2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009be4:	643b      	str	r3, [r7, #64]	@ 0x40
 8009be6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009bea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009bec:	e841 2300 	strex	r3, r2, [r1]
 8009bf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d1e6      	bne.n	8009bc6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	3308      	adds	r3, #8
 8009bfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c00:	6a3b      	ldr	r3, [r7, #32]
 8009c02:	e853 3f00 	ldrex	r3, [r3]
 8009c06:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c08:	69fb      	ldr	r3, [r7, #28]
 8009c0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009c0e:	f023 0301 	bic.w	r3, r3, #1
 8009c12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	3308      	adds	r3, #8
 8009c1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c24:	e841 2300 	strex	r3, r2, [r1]
 8009c28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d1e3      	bne.n	8009bf8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c34:	2b01      	cmp	r3, #1
 8009c36:	d118      	bne.n	8009c6a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	e853 3f00 	ldrex	r3, [r3]
 8009c44:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	f023 0310 	bic.w	r3, r3, #16
 8009c4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	461a      	mov	r2, r3
 8009c54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c56:	61bb      	str	r3, [r7, #24]
 8009c58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5a:	6979      	ldr	r1, [r7, #20]
 8009c5c:	69ba      	ldr	r2, [r7, #24]
 8009c5e:	e841 2300 	strex	r3, r2, [r1]
 8009c62:	613b      	str	r3, [r7, #16]
   return(result);
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d1e6      	bne.n	8009c38 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2220      	movs	r2, #32
 8009c6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009c7e:	bf00      	nop
 8009c80:	3754      	adds	r7, #84	@ 0x54
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr

08009c8a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009c8a:	b480      	push	{r7}
 8009c8c:	b085      	sub	sp, #20
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009c98:	2b01      	cmp	r3, #1
 8009c9a:	d101      	bne.n	8009ca0 <HAL_UARTEx_DisableFifoMode+0x16>
 8009c9c:	2302      	movs	r3, #2
 8009c9e:	e027      	b.n	8009cf0 <HAL_UARTEx_DisableFifoMode+0x66>
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2224      	movs	r2, #36	@ 0x24
 8009cac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f022 0201 	bic.w	r2, r2, #1
 8009cc6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009cce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	68fa      	ldr	r2, [r7, #12]
 8009cdc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2220      	movs	r2, #32
 8009ce2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009cee:	2300      	movs	r3, #0
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	3714      	adds	r7, #20
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfa:	4770      	bx	lr

08009cfc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b084      	sub	sp, #16
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d101      	bne.n	8009d14 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009d10:	2302      	movs	r3, #2
 8009d12:	e02d      	b.n	8009d70 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2201      	movs	r2, #1
 8009d18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2224      	movs	r2, #36	@ 0x24
 8009d20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	681a      	ldr	r2, [r3, #0]
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f022 0201 	bic.w	r2, r2, #1
 8009d3a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	689b      	ldr	r3, [r3, #8]
 8009d42:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	683a      	ldr	r2, [r7, #0]
 8009d4c:	430a      	orrs	r2, r1
 8009d4e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f000 f84f 	bl	8009df4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	68fa      	ldr	r2, [r7, #12]
 8009d5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2220      	movs	r2, #32
 8009d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d6e:	2300      	movs	r3, #0
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3710      	adds	r7, #16
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}

08009d78 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b084      	sub	sp, #16
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d88:	2b01      	cmp	r3, #1
 8009d8a:	d101      	bne.n	8009d90 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009d8c:	2302      	movs	r3, #2
 8009d8e:	e02d      	b.n	8009dec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2201      	movs	r2, #1
 8009d94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2224      	movs	r2, #36	@ 0x24
 8009d9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	681a      	ldr	r2, [r3, #0]
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f022 0201 	bic.w	r2, r2, #1
 8009db6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	689b      	ldr	r3, [r3, #8]
 8009dbe:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	683a      	ldr	r2, [r7, #0]
 8009dc8:	430a      	orrs	r2, r1
 8009dca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f000 f811 	bl	8009df4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	68fa      	ldr	r2, [r7, #12]
 8009dd8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2220      	movs	r2, #32
 8009dde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2200      	movs	r2, #0
 8009de6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009dea:	2300      	movs	r3, #0
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3710      	adds	r7, #16
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b085      	sub	sp, #20
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d108      	bne.n	8009e16 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2201      	movs	r2, #1
 8009e08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2201      	movs	r2, #1
 8009e10:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009e14:	e031      	b.n	8009e7a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009e16:	2308      	movs	r3, #8
 8009e18:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009e1a:	2308      	movs	r3, #8
 8009e1c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	689b      	ldr	r3, [r3, #8]
 8009e24:	0e5b      	lsrs	r3, r3, #25
 8009e26:	b2db      	uxtb	r3, r3
 8009e28:	f003 0307 	and.w	r3, r3, #7
 8009e2c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	689b      	ldr	r3, [r3, #8]
 8009e34:	0f5b      	lsrs	r3, r3, #29
 8009e36:	b2db      	uxtb	r3, r3
 8009e38:	f003 0307 	and.w	r3, r3, #7
 8009e3c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e3e:	7bbb      	ldrb	r3, [r7, #14]
 8009e40:	7b3a      	ldrb	r2, [r7, #12]
 8009e42:	4911      	ldr	r1, [pc, #68]	@ (8009e88 <UARTEx_SetNbDataToProcess+0x94>)
 8009e44:	5c8a      	ldrb	r2, [r1, r2]
 8009e46:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009e4a:	7b3a      	ldrb	r2, [r7, #12]
 8009e4c:	490f      	ldr	r1, [pc, #60]	@ (8009e8c <UARTEx_SetNbDataToProcess+0x98>)
 8009e4e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009e50:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e54:	b29a      	uxth	r2, r3
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e5c:	7bfb      	ldrb	r3, [r7, #15]
 8009e5e:	7b7a      	ldrb	r2, [r7, #13]
 8009e60:	4909      	ldr	r1, [pc, #36]	@ (8009e88 <UARTEx_SetNbDataToProcess+0x94>)
 8009e62:	5c8a      	ldrb	r2, [r1, r2]
 8009e64:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009e68:	7b7a      	ldrb	r2, [r7, #13]
 8009e6a:	4908      	ldr	r1, [pc, #32]	@ (8009e8c <UARTEx_SetNbDataToProcess+0x98>)
 8009e6c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009e6e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e72:	b29a      	uxth	r2, r3
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009e7a:	bf00      	nop
 8009e7c:	3714      	adds	r7, #20
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e84:	4770      	bx	lr
 8009e86:	bf00      	nop
 8009e88:	0800b3c8 	.word	0x0800b3c8
 8009e8c:	0800b3d0 	.word	0x0800b3d0

08009e90 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, const LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b083      	sub	sp, #12
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
 8009e98:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f043 0202 	orr.w	r2, r3, #2
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	685a      	ldr	r2, [r3, #4]
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	021b      	lsls	r3, r3, #8
 8009eb0:	431a      	orrs	r2, r3
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f023 0202 	bic.w	r2, r3, #2
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	601a      	str	r2, [r3, #0]
}
 8009ec2:	bf00      	nop
 8009ec4:	370c      	adds	r7, #12
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ecc:	4770      	bx	lr

08009ece <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8009ece:	b480      	push	{r7}
 8009ed0:	b08b      	sub	sp, #44	@ 0x2c
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	60f8      	str	r0, [r7, #12]
 8009ed6:	60b9      	str	r1, [r7, #8]
 8009ed8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)),
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681a      	ldr	r2, [r3, #0]
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	fa93 f3a3 	rbit	r3, r3
 8009ee8:	613b      	str	r3, [r7, #16]
  return result;
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009eee:	69bb      	ldr	r3, [r7, #24]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d101      	bne.n	8009ef8 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8009ef4:	2320      	movs	r3, #32
 8009ef6:	e003      	b.n	8009f00 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8009ef8:	69bb      	ldr	r3, [r7, #24]
 8009efa:	fab3 f383 	clz	r3, r3
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	005b      	lsls	r3, r3, #1
 8009f02:	2103      	movs	r1, #3
 8009f04:	fa01 f303 	lsl.w	r3, r1, r3
 8009f08:	43db      	mvns	r3, r3
 8009f0a:	401a      	ands	r2, r3
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f10:	6a3b      	ldr	r3, [r7, #32]
 8009f12:	fa93 f3a3 	rbit	r3, r3
 8009f16:	61fb      	str	r3, [r7, #28]
  return result;
 8009f18:	69fb      	ldr	r3, [r7, #28]
 8009f1a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d101      	bne.n	8009f26 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8009f22:	2320      	movs	r3, #32
 8009f24:	e003      	b.n	8009f2e <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8009f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f28:	fab3 f383 	clz	r3, r3
 8009f2c:	b2db      	uxtb	r3, r3
 8009f2e:	005b      	lsls	r3, r3, #1
 8009f30:	6879      	ldr	r1, [r7, #4]
 8009f32:	fa01 f303 	lsl.w	r3, r1, r3
 8009f36:	431a      	orrs	r2, r3
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	601a      	str	r2, [r3, #0]
             (Mode << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)));
}
 8009f3c:	bf00      	nop
 8009f3e:	372c      	adds	r7, #44	@ 0x2c
 8009f40:	46bd      	mov	sp, r7
 8009f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f46:	4770      	bx	lr

08009f48 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b085      	sub	sp, #20
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	60b9      	str	r1, [r7, #8]
 8009f52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	685a      	ldr	r2, [r3, #4]
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	43db      	mvns	r3, r3
 8009f5c:	401a      	ands	r2, r3
 8009f5e:	68bb      	ldr	r3, [r7, #8]
 8009f60:	6879      	ldr	r1, [r7, #4]
 8009f62:	fb01 f303 	mul.w	r3, r1, r3
 8009f66:	431a      	orrs	r2, r3
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	605a      	str	r2, [r3, #4]
}
 8009f6c:	bf00      	nop
 8009f6e:	3714      	adds	r7, #20
 8009f70:	46bd      	mov	sp, r7
 8009f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f76:	4770      	bx	lr

08009f78 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b08b      	sub	sp, #44	@ 0x2c
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	60f8      	str	r0, [r7, #12]
 8009f80:	60b9      	str	r1, [r7, #8]
 8009f82:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)),
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	689a      	ldr	r2, [r3, #8]
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f8c:	697b      	ldr	r3, [r7, #20]
 8009f8e:	fa93 f3a3 	rbit	r3, r3
 8009f92:	613b      	str	r3, [r7, #16]
  return result;
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009f98:	69bb      	ldr	r3, [r7, #24]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d101      	bne.n	8009fa2 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8009f9e:	2320      	movs	r3, #32
 8009fa0:	e003      	b.n	8009faa <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8009fa2:	69bb      	ldr	r3, [r7, #24]
 8009fa4:	fab3 f383 	clz	r3, r3
 8009fa8:	b2db      	uxtb	r3, r3
 8009faa:	005b      	lsls	r3, r3, #1
 8009fac:	2103      	movs	r1, #3
 8009fae:	fa01 f303 	lsl.w	r3, r1, r3
 8009fb2:	43db      	mvns	r3, r3
 8009fb4:	401a      	ands	r2, r3
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009fba:	6a3b      	ldr	r3, [r7, #32]
 8009fbc:	fa93 f3a3 	rbit	r3, r3
 8009fc0:	61fb      	str	r3, [r7, #28]
  return result;
 8009fc2:	69fb      	ldr	r3, [r7, #28]
 8009fc4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d101      	bne.n	8009fd0 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8009fcc:	2320      	movs	r3, #32
 8009fce:	e003      	b.n	8009fd8 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8009fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd2:	fab3 f383 	clz	r3, r3
 8009fd6:	b2db      	uxtb	r3, r3
 8009fd8:	005b      	lsls	r3, r3, #1
 8009fda:	6879      	ldr	r1, [r7, #4]
 8009fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8009fe0:	431a      	orrs	r2, r3
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)));
}
 8009fe6:	bf00      	nop
 8009fe8:	372c      	adds	r7, #44	@ 0x2c
 8009fea:	46bd      	mov	sp, r7
 8009fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff0:	4770      	bx	lr

08009ff2 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8009ff2:	b480      	push	{r7}
 8009ff4:	b08b      	sub	sp, #44	@ 0x2c
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	60f8      	str	r0, [r7, #12]
 8009ffa:	60b9      	str	r1, [r7, #8]
 8009ffc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)),
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	68da      	ldr	r2, [r3, #12]
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	fa93 f3a3 	rbit	r3, r3
 800a00c:	613b      	str	r3, [r7, #16]
  return result;
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800a012:	69bb      	ldr	r3, [r7, #24]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d101      	bne.n	800a01c <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800a018:	2320      	movs	r3, #32
 800a01a:	e003      	b.n	800a024 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800a01c:	69bb      	ldr	r3, [r7, #24]
 800a01e:	fab3 f383 	clz	r3, r3
 800a022:	b2db      	uxtb	r3, r3
 800a024:	005b      	lsls	r3, r3, #1
 800a026:	2103      	movs	r1, #3
 800a028:	fa01 f303 	lsl.w	r3, r1, r3
 800a02c:	43db      	mvns	r3, r3
 800a02e:	401a      	ands	r2, r3
 800a030:	68bb      	ldr	r3, [r7, #8]
 800a032:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a034:	6a3b      	ldr	r3, [r7, #32]
 800a036:	fa93 f3a3 	rbit	r3, r3
 800a03a:	61fb      	str	r3, [r7, #28]
  return result;
 800a03c:	69fb      	ldr	r3, [r7, #28]
 800a03e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800a040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a042:	2b00      	cmp	r3, #0
 800a044:	d101      	bne.n	800a04a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800a046:	2320      	movs	r3, #32
 800a048:	e003      	b.n	800a052 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800a04a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a04c:	fab3 f383 	clz	r3, r3
 800a050:	b2db      	uxtb	r3, r3
 800a052:	005b      	lsls	r3, r3, #1
 800a054:	6879      	ldr	r1, [r7, #4]
 800a056:	fa01 f303 	lsl.w	r3, r1, r3
 800a05a:	431a      	orrs	r2, r3
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	60da      	str	r2, [r3, #12]
             (Pull << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)));
}
 800a060:	bf00      	nop
 800a062:	372c      	adds	r7, #44	@ 0x2c
 800a064:	46bd      	mov	sp, r7
 800a066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06a:	4770      	bx	lr

0800a06c <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b08b      	sub	sp, #44	@ 0x2c
 800a070:	af00      	add	r7, sp, #0
 800a072:	60f8      	str	r0, [r7, #12]
 800a074:	60b9      	str	r1, [r7, #8]
 800a076:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)),
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	6a1a      	ldr	r2, [r3, #32]
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	fa93 f3a3 	rbit	r3, r3
 800a086:	613b      	str	r3, [r7, #16]
  return result;
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800a08c:	69bb      	ldr	r3, [r7, #24]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d101      	bne.n	800a096 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800a092:	2320      	movs	r3, #32
 800a094:	e003      	b.n	800a09e <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800a096:	69bb      	ldr	r3, [r7, #24]
 800a098:	fab3 f383 	clz	r3, r3
 800a09c:	b2db      	uxtb	r3, r3
 800a09e:	009b      	lsls	r3, r3, #2
 800a0a0:	210f      	movs	r1, #15
 800a0a2:	fa01 f303 	lsl.w	r3, r1, r3
 800a0a6:	43db      	mvns	r3, r3
 800a0a8:	401a      	ands	r2, r3
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a0ae:	6a3b      	ldr	r3, [r7, #32]
 800a0b0:	fa93 f3a3 	rbit	r3, r3
 800a0b4:	61fb      	str	r3, [r7, #28]
  return result;
 800a0b6:	69fb      	ldr	r3, [r7, #28]
 800a0b8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800a0ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d101      	bne.n	800a0c4 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800a0c0:	2320      	movs	r3, #32
 800a0c2:	e003      	b.n	800a0cc <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800a0c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0c6:	fab3 f383 	clz	r3, r3
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	009b      	lsls	r3, r3, #2
 800a0ce:	6879      	ldr	r1, [r7, #4]
 800a0d0:	fa01 f303 	lsl.w	r3, r1, r3
 800a0d4:	431a      	orrs	r2, r3
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)));
}
 800a0da:	bf00      	nop
 800a0dc:	372c      	adds	r7, #44	@ 0x2c
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e4:	4770      	bx	lr

0800a0e6 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800a0e6:	b480      	push	{r7}
 800a0e8:	b08b      	sub	sp, #44	@ 0x2c
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	60f8      	str	r0, [r7, #12]
 800a0ee:	60b9      	str	r1, [r7, #8]
 800a0f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)),
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a0f6:	68bb      	ldr	r3, [r7, #8]
 800a0f8:	0a1b      	lsrs	r3, r3, #8
 800a0fa:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a0fc:	697b      	ldr	r3, [r7, #20]
 800a0fe:	fa93 f3a3 	rbit	r3, r3
 800a102:	613b      	str	r3, [r7, #16]
  return result;
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800a108:	69bb      	ldr	r3, [r7, #24]
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d101      	bne.n	800a112 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800a10e:	2320      	movs	r3, #32
 800a110:	e003      	b.n	800a11a <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800a112:	69bb      	ldr	r3, [r7, #24]
 800a114:	fab3 f383 	clz	r3, r3
 800a118:	b2db      	uxtb	r3, r3
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	210f      	movs	r1, #15
 800a11e:	fa01 f303 	lsl.w	r3, r1, r3
 800a122:	43db      	mvns	r3, r3
 800a124:	401a      	ands	r2, r3
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	0a1b      	lsrs	r3, r3, #8
 800a12a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a12c:	6a3b      	ldr	r3, [r7, #32]
 800a12e:	fa93 f3a3 	rbit	r3, r3
 800a132:	61fb      	str	r3, [r7, #28]
  return result;
 800a134:	69fb      	ldr	r3, [r7, #28]
 800a136:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800a138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d101      	bne.n	800a142 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800a13e:	2320      	movs	r3, #32
 800a140:	e003      	b.n	800a14a <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800a142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a144:	fab3 f383 	clz	r3, r3
 800a148:	b2db      	uxtb	r3, r3
 800a14a:	009b      	lsls	r3, r3, #2
 800a14c:	6879      	ldr	r1, [r7, #4]
 800a14e:	fa01 f303 	lsl.w	r3, r1, r3
 800a152:	431a      	orrs	r2, r3
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)));
}
 800a158:	bf00      	nop
 800a15a:	372c      	adds	r7, #44	@ 0x2c
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b08a      	sub	sp, #40	@ 0x28
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
 800a16c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a174:	69bb      	ldr	r3, [r7, #24]
 800a176:	fa93 f3a3 	rbit	r3, r3
 800a17a:	617b      	str	r3, [r7, #20]
  return result;
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800a180:	69fb      	ldr	r3, [r7, #28]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d101      	bne.n	800a18a <LL_GPIO_Init+0x26>
    return 32U;
 800a186:	2320      	movs	r3, #32
 800a188:	e003      	b.n	800a192 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800a18a:	69fb      	ldr	r3, [r7, #28]
 800a18c:	fab3 f383 	clz	r3, r3
 800a190:	b2db      	uxtb	r3, r3
 800a192:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800a194:	e058      	b.n	800a248 <LL_GPIO_Init+0xe4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 800a196:	683b      	ldr	r3, [r7, #0]
 800a198:	681a      	ldr	r2, [r3, #0]
 800a19a:	2101      	movs	r1, #1
 800a19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19e:	fa01 f303 	lsl.w	r3, r1, r3
 800a1a2:	4013      	ands	r3, r2
 800a1a4:	623b      	str	r3, [r7, #32]

    if (currentpin != 0U)
 800a1a6:	6a3b      	ldr	r3, [r7, #32]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d04a      	beq.n	800a242 <LL_GPIO_Init+0xde>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	2b01      	cmp	r3, #1
 800a1b2:	d003      	beq.n	800a1bc <LL_GPIO_Init+0x58>
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	685b      	ldr	r3, [r3, #4]
 800a1b8:	2b02      	cmp	r3, #2
 800a1ba:	d10e      	bne.n	800a1da <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	689b      	ldr	r3, [r3, #8]
 800a1c0:	461a      	mov	r2, r3
 800a1c2:	6a39      	ldr	r1, [r7, #32]
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	f7ff fed7 	bl	8009f78 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	6819      	ldr	r1, [r3, #0]
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	68db      	ldr	r3, [r3, #12]
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f7ff feb7 	bl	8009f48 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	691b      	ldr	r3, [r3, #16]
 800a1de:	461a      	mov	r2, r3
 800a1e0:	6a39      	ldr	r1, [r7, #32]
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f7ff ff05 	bl	8009ff2 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	685b      	ldr	r3, [r3, #4]
 800a1ec:	2b02      	cmp	r3, #2
 800a1ee:	d121      	bne.n	800a234 <LL_GPIO_Init+0xd0>
 800a1f0:	6a3b      	ldr	r3, [r7, #32]
 800a1f2:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	fa93 f3a3 	rbit	r3, r3
 800a1fa:	60bb      	str	r3, [r7, #8]
  return result;
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 800a200:	693b      	ldr	r3, [r7, #16]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d101      	bne.n	800a20a <LL_GPIO_Init+0xa6>
    return 32U;
 800a206:	2320      	movs	r3, #32
 800a208:	e003      	b.n	800a212 <LL_GPIO_Init+0xae>
  return __builtin_clz(value);
 800a20a:	693b      	ldr	r3, [r7, #16]
 800a20c:	fab3 f383 	clz	r3, r3
 800a210:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 8U)
 800a212:	2b07      	cmp	r3, #7
 800a214:	d807      	bhi.n	800a226 <LL_GPIO_Init+0xc2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	695b      	ldr	r3, [r3, #20]
 800a21a:	461a      	mov	r2, r3
 800a21c:	6a39      	ldr	r1, [r7, #32]
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f7ff ff24 	bl	800a06c <LL_GPIO_SetAFPin_0_7>
 800a224:	e006      	b.n	800a234 <LL_GPIO_Init+0xd0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	695b      	ldr	r3, [r3, #20]
 800a22a:	461a      	mov	r2, r3
 800a22c:	6a39      	ldr	r1, [r7, #32]
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f7ff ff59 	bl	800a0e6 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	461a      	mov	r2, r3
 800a23a:	6a39      	ldr	r1, [r7, #32]
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f7ff fe46 	bl	8009ece <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800a242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a244:	3301      	adds	r3, #1
 800a246:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	681a      	ldr	r2, [r3, #0]
 800a24c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a24e:	fa22 f303 	lsr.w	r3, r2, r3
 800a252:	2b00      	cmp	r3, #0
 800a254:	d19f      	bne.n	800a196 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800a256:	2300      	movs	r3, #0
}
 800a258:	4618      	mov	r0, r3
 800a25a:	3728      	adds	r7, #40	@ 0x28
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a260:	b084      	sub	sp, #16
 800a262:	b580      	push	{r7, lr}
 800a264:	b084      	sub	sp, #16
 800a266:	af00      	add	r7, sp, #0
 800a268:	6078      	str	r0, [r7, #4]
 800a26a:	f107 001c 	add.w	r0, r7, #28
 800a26e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	68db      	ldr	r3, [r3, #12]
 800a276:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f000 fa6c 	bl	800a75c <USB_CoreReset>
 800a284:	4603      	mov	r3, r0
 800a286:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800a288:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d106      	bne.n	800a29e <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a294:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	639a      	str	r2, [r3, #56]	@ 0x38
 800a29c:	e005      	b.n	800a2aa <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2a2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800a2aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	3710      	adds	r7, #16
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a2b6:	b004      	add	sp, #16
 800a2b8:	4770      	bx	lr

0800a2ba <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a2ba:	b480      	push	{r7}
 800a2bc:	b083      	sub	sp, #12
 800a2be:	af00      	add	r7, sp, #0
 800a2c0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	689b      	ldr	r3, [r3, #8]
 800a2c6:	f023 0201 	bic.w	r2, r3, #1
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a2ce:	2300      	movs	r3, #0
}
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	370c      	adds	r7, #12
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2da:	4770      	bx	lr

0800a2dc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b084      	sub	sp, #16
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	460b      	mov	r3, r1
 800a2e6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	68db      	ldr	r3, [r3, #12]
 800a2f0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a2f8:	78fb      	ldrb	r3, [r7, #3]
 800a2fa:	2b01      	cmp	r3, #1
 800a2fc:	d115      	bne.n	800a32a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	68db      	ldr	r3, [r3, #12]
 800a302:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a30a:	200a      	movs	r0, #10
 800a30c:	f7f8 f8e0 	bl	80024d0 <HAL_Delay>
      ms += 10U;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	330a      	adds	r3, #10
 800a314:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a316:	6878      	ldr	r0, [r7, #4]
 800a318:	f000 fa12 	bl	800a740 <USB_GetMode>
 800a31c:	4603      	mov	r3, r0
 800a31e:	2b01      	cmp	r3, #1
 800a320:	d01e      	beq.n	800a360 <USB_SetCurrentMode+0x84>
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	2bc7      	cmp	r3, #199	@ 0xc7
 800a326:	d9f0      	bls.n	800a30a <USB_SetCurrentMode+0x2e>
 800a328:	e01a      	b.n	800a360 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a32a:	78fb      	ldrb	r3, [r7, #3]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	d115      	bne.n	800a35c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	68db      	ldr	r3, [r3, #12]
 800a334:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a33c:	200a      	movs	r0, #10
 800a33e:	f7f8 f8c7 	bl	80024d0 <HAL_Delay>
      ms += 10U;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	330a      	adds	r3, #10
 800a346:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a348:	6878      	ldr	r0, [r7, #4]
 800a34a:	f000 f9f9 	bl	800a740 <USB_GetMode>
 800a34e:	4603      	mov	r3, r0
 800a350:	2b00      	cmp	r3, #0
 800a352:	d005      	beq.n	800a360 <USB_SetCurrentMode+0x84>
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	2bc7      	cmp	r3, #199	@ 0xc7
 800a358:	d9f0      	bls.n	800a33c <USB_SetCurrentMode+0x60>
 800a35a:	e001      	b.n	800a360 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a35c:	2301      	movs	r3, #1
 800a35e:	e005      	b.n	800a36c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	2bc8      	cmp	r3, #200	@ 0xc8
 800a364:	d101      	bne.n	800a36a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a366:	2301      	movs	r3, #1
 800a368:	e000      	b.n	800a36c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a36a:	2300      	movs	r3, #0
}
 800a36c:	4618      	mov	r0, r3
 800a36e:	3710      	adds	r7, #16
 800a370:	46bd      	mov	sp, r7
 800a372:	bd80      	pop	{r7, pc}

0800a374 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a374:	b084      	sub	sp, #16
 800a376:	b580      	push	{r7, lr}
 800a378:	b086      	sub	sp, #24
 800a37a:	af00      	add	r7, sp, #0
 800a37c:	6078      	str	r0, [r7, #4]
 800a37e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a382:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a386:	2300      	movs	r3, #0
 800a388:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a38e:	2300      	movs	r3, #0
 800a390:	613b      	str	r3, [r7, #16]
 800a392:	e009      	b.n	800a3a8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a394:	687a      	ldr	r2, [r7, #4]
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	3340      	adds	r3, #64	@ 0x40
 800a39a:	009b      	lsls	r3, r3, #2
 800a39c:	4413      	add	r3, r2
 800a39e:	2200      	movs	r2, #0
 800a3a0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	3301      	adds	r3, #1
 800a3a6:	613b      	str	r3, [r7, #16]
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	2b0e      	cmp	r3, #14
 800a3ac:	d9f2      	bls.n	800a394 <USB_DevInit+0x20>
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a3ae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d11c      	bne.n	800a3f0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3bc:	685b      	ldr	r3, [r3, #4]
 800a3be:	68fa      	ldr	r2, [r7, #12]
 800a3c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a3c4:	f043 0302 	orr.w	r3, r3, #2
 800a3c8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3ce:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
#else
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	601a      	str	r2, [r3, #0]
 800a3ee:	e005      	b.n	800a3fc <USB_DevInit+0x88>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3f4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a402:	461a      	mov	r2, r3
 800a404:	2300      	movs	r3, #0
 800a406:	6013      	str	r3, [r2, #0]
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a408:	2103      	movs	r1, #3
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f000 f95e 	bl	800a6cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a410:	2110      	movs	r1, #16
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 f8fa 	bl	800a60c <USB_FlushTxFifo>
 800a418:	4603      	mov	r3, r0
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d001      	beq.n	800a422 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800a41e:	2301      	movs	r3, #1
 800a420:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f000 f924 	bl	800a670 <USB_FlushRxFifo>
 800a428:	4603      	mov	r3, r0
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d001      	beq.n	800a432 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800a42e:	2301      	movs	r3, #1
 800a430:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a438:	461a      	mov	r2, r3
 800a43a:	2300      	movs	r3, #0
 800a43c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a444:	461a      	mov	r2, r3
 800a446:	2300      	movs	r3, #0
 800a448:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a450:	461a      	mov	r2, r3
 800a452:	2300      	movs	r3, #0
 800a454:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a456:	2300      	movs	r3, #0
 800a458:	613b      	str	r3, [r7, #16]
 800a45a:	e043      	b.n	800a4e4 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a45c:	693b      	ldr	r3, [r7, #16]
 800a45e:	015a      	lsls	r2, r3, #5
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	4413      	add	r3, r2
 800a464:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a46e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a472:	d118      	bne.n	800a4a6 <USB_DevInit+0x132>
    {
      if (i == 0U)
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d10a      	bne.n	800a490 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a47a:	693b      	ldr	r3, [r7, #16]
 800a47c:	015a      	lsls	r2, r3, #5
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	4413      	add	r3, r2
 800a482:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a486:	461a      	mov	r2, r3
 800a488:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a48c:	6013      	str	r3, [r2, #0]
 800a48e:	e013      	b.n	800a4b8 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	015a      	lsls	r2, r3, #5
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	4413      	add	r3, r2
 800a498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a49c:	461a      	mov	r2, r3
 800a49e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a4a2:	6013      	str	r3, [r2, #0]
 800a4a4:	e008      	b.n	800a4b8 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	015a      	lsls	r2, r3, #5
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	4413      	add	r3, r2
 800a4ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	015a      	lsls	r2, r3, #5
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	4413      	add	r3, r2
 800a4c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4c4:	461a      	mov	r2, r3
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	015a      	lsls	r2, r3, #5
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	4413      	add	r3, r2
 800a4d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4d6:	461a      	mov	r2, r3
 800a4d8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a4dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	3301      	adds	r3, #1
 800a4e2:	613b      	str	r3, [r7, #16]
 800a4e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a4e8:	461a      	mov	r2, r3
 800a4ea:	693b      	ldr	r3, [r7, #16]
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d3b5      	bcc.n	800a45c <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	613b      	str	r3, [r7, #16]
 800a4f4:	e043      	b.n	800a57e <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	015a      	lsls	r2, r3, #5
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	4413      	add	r3, r2
 800a4fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a508:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a50c:	d118      	bne.n	800a540 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d10a      	bne.n	800a52a <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	015a      	lsls	r2, r3, #5
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	4413      	add	r3, r2
 800a51c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a520:	461a      	mov	r2, r3
 800a522:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a526:	6013      	str	r3, [r2, #0]
 800a528:	e013      	b.n	800a552 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	015a      	lsls	r2, r3, #5
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	4413      	add	r3, r2
 800a532:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a536:	461a      	mov	r2, r3
 800a538:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a53c:	6013      	str	r3, [r2, #0]
 800a53e:	e008      	b.n	800a552 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a540:	693b      	ldr	r3, [r7, #16]
 800a542:	015a      	lsls	r2, r3, #5
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	4413      	add	r3, r2
 800a548:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a54c:	461a      	mov	r2, r3
 800a54e:	2300      	movs	r3, #0
 800a550:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	015a      	lsls	r2, r3, #5
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	4413      	add	r3, r2
 800a55a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a55e:	461a      	mov	r2, r3
 800a560:	2300      	movs	r3, #0
 800a562:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a564:	693b      	ldr	r3, [r7, #16]
 800a566:	015a      	lsls	r2, r3, #5
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	4413      	add	r3, r2
 800a56c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a570:	461a      	mov	r2, r3
 800a572:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a576:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	3301      	adds	r3, #1
 800a57c:	613b      	str	r3, [r7, #16]
 800a57e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a582:	461a      	mov	r2, r3
 800a584:	693b      	ldr	r3, [r7, #16]
 800a586:	4293      	cmp	r3, r2
 800a588:	d3b5      	bcc.n	800a4f6 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a590:	691b      	ldr	r3, [r3, #16]
 800a592:	68fa      	ldr	r2, [r7, #12]
 800a594:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a598:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a59c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a5aa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a5ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d105      	bne.n	800a5c0 <USB_DevInit+0x24c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	699b      	ldr	r3, [r3, #24]
 800a5b8:	f043 0210 	orr.w	r2, r3, #16
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	699a      	ldr	r2, [r3, #24]
 800a5c4:	4b10      	ldr	r3, [pc, #64]	@ (800a608 <USB_DevInit+0x294>)
 800a5c6:	4313      	orrs	r3, r2
 800a5c8:	687a      	ldr	r2, [r7, #4]
 800a5ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a5cc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d005      	beq.n	800a5e0 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	699b      	ldr	r3, [r3, #24]
 800a5d8:	f043 0208 	orr.w	r2, r3, #8
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a5e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a5e4:	2b01      	cmp	r3, #1
 800a5e6:	d107      	bne.n	800a5f8 <USB_DevInit+0x284>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	699b      	ldr	r3, [r3, #24]
 800a5ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a5f0:	f043 0304 	orr.w	r3, r3, #4
 800a5f4:	687a      	ldr	r2, [r7, #4]
 800a5f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a5f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3718      	adds	r7, #24
 800a5fe:	46bd      	mov	sp, r7
 800a600:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a604:	b004      	add	sp, #16
 800a606:	4770      	bx	lr
 800a608:	803c3800 	.word	0x803c3800

0800a60c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b085      	sub	sp, #20
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
 800a614:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a616:	2300      	movs	r3, #0
 800a618:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	3301      	adds	r3, #1
 800a61e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a626:	d901      	bls.n	800a62c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a628:	2303      	movs	r3, #3
 800a62a:	e01b      	b.n	800a664 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	691b      	ldr	r3, [r3, #16]
 800a630:	2b00      	cmp	r3, #0
 800a632:	daf2      	bge.n	800a61a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a634:	2300      	movs	r3, #0
 800a636:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	019b      	lsls	r3, r3, #6
 800a63c:	f043 0220 	orr.w	r2, r3, #32
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	3301      	adds	r3, #1
 800a648:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a650:	d901      	bls.n	800a656 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a652:	2303      	movs	r3, #3
 800a654:	e006      	b.n	800a664 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	691b      	ldr	r3, [r3, #16]
 800a65a:	f003 0320 	and.w	r3, r3, #32
 800a65e:	2b20      	cmp	r3, #32
 800a660:	d0f0      	beq.n	800a644 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a662:	2300      	movs	r3, #0
}
 800a664:	4618      	mov	r0, r3
 800a666:	3714      	adds	r7, #20
 800a668:	46bd      	mov	sp, r7
 800a66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66e:	4770      	bx	lr

0800a670 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a670:	b480      	push	{r7}
 800a672:	b085      	sub	sp, #20
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a678:	2300      	movs	r3, #0
 800a67a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	3301      	adds	r3, #1
 800a680:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a688:	d901      	bls.n	800a68e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a68a:	2303      	movs	r3, #3
 800a68c:	e018      	b.n	800a6c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	691b      	ldr	r3, [r3, #16]
 800a692:	2b00      	cmp	r3, #0
 800a694:	daf2      	bge.n	800a67c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a696:	2300      	movs	r3, #0
 800a698:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2210      	movs	r2, #16
 800a69e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6ac:	d901      	bls.n	800a6b2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a6ae:	2303      	movs	r3, #3
 800a6b0:	e006      	b.n	800a6c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	691b      	ldr	r3, [r3, #16]
 800a6b6:	f003 0310 	and.w	r3, r3, #16
 800a6ba:	2b10      	cmp	r3, #16
 800a6bc:	d0f0      	beq.n	800a6a0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a6be:	2300      	movs	r3, #0
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3714      	adds	r7, #20
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ca:	4770      	bx	lr

0800a6cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a6cc:	b480      	push	{r7}
 800a6ce:	b085      	sub	sp, #20
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6e2:	681a      	ldr	r2, [r3, #0]
 800a6e4:	78fb      	ldrb	r3, [r7, #3]
 800a6e6:	68f9      	ldr	r1, [r7, #12]
 800a6e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a6f0:	2300      	movs	r3, #0
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3714      	adds	r7, #20
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr

0800a6fe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6fe:	b480      	push	{r7}
 800a700:	b085      	sub	sp, #20
 800a702:	af00      	add	r7, sp, #0
 800a704:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	68fa      	ldr	r2, [r7, #12]
 800a714:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a718:	f023 0303 	bic.w	r3, r3, #3
 800a71c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a724:	685b      	ldr	r3, [r3, #4]
 800a726:	68fa      	ldr	r2, [r7, #12]
 800a728:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a72c:	f043 0302 	orr.w	r3, r3, #2
 800a730:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a732:	2300      	movs	r3, #0
}
 800a734:	4618      	mov	r0, r3
 800a736:	3714      	adds	r7, #20
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr

0800a740 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a740:	b480      	push	{r7}
 800a742:	b083      	sub	sp, #12
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	695b      	ldr	r3, [r3, #20]
 800a74c:	f003 0301 	and.w	r3, r3, #1
}
 800a750:	4618      	mov	r0, r3
 800a752:	370c      	adds	r7, #12
 800a754:	46bd      	mov	sp, r7
 800a756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75a:	4770      	bx	lr

0800a75c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a75c:	b480      	push	{r7}
 800a75e:	b085      	sub	sp, #20
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a764:	2300      	movs	r3, #0
 800a766:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	3301      	adds	r3, #1
 800a76c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a774:	d901      	bls.n	800a77a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a776:	2303      	movs	r3, #3
 800a778:	e022      	b.n	800a7c0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	691b      	ldr	r3, [r3, #16]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	daf2      	bge.n	800a768 <USB_CoreReset+0xc>

  count = 10U;
 800a782:	230a      	movs	r3, #10
 800a784:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a786:	e002      	b.n	800a78e <USB_CoreReset+0x32>
  {
    count--;
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	3b01      	subs	r3, #1
 800a78c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d1f9      	bne.n	800a788 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	691b      	ldr	r3, [r3, #16]
 800a798:	f043 0201 	orr.w	r2, r3, #1
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	3301      	adds	r3, #1
 800a7a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a7ac:	d901      	bls.n	800a7b2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a7ae:	2303      	movs	r3, #3
 800a7b0:	e006      	b.n	800a7c0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	691b      	ldr	r3, [r3, #16]
 800a7b6:	f003 0301 	and.w	r3, r3, #1
 800a7ba:	2b01      	cmp	r3, #1
 800a7bc:	d0f0      	beq.n	800a7a0 <USB_CoreReset+0x44>

  return HAL_OK;
 800a7be:	2300      	movs	r3, #0
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	3714      	adds	r7, #20
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr

0800a7cc <siprintf>:
 800a7cc:	b40e      	push	{r1, r2, r3}
 800a7ce:	b510      	push	{r4, lr}
 800a7d0:	b09d      	sub	sp, #116	@ 0x74
 800a7d2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a7d6:	2400      	movs	r4, #0
 800a7d8:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a7da:	9002      	str	r0, [sp, #8]
 800a7dc:	9006      	str	r0, [sp, #24]
 800a7de:	9107      	str	r1, [sp, #28]
 800a7e0:	9104      	str	r1, [sp, #16]
 800a7e2:	4809      	ldr	r0, [pc, #36]	@ (800a808 <siprintf+0x3c>)
 800a7e4:	4909      	ldr	r1, [pc, #36]	@ (800a80c <siprintf+0x40>)
 800a7e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7ea:	9105      	str	r1, [sp, #20]
 800a7ec:	a902      	add	r1, sp, #8
 800a7ee:	6800      	ldr	r0, [r0, #0]
 800a7f0:	9301      	str	r3, [sp, #4]
 800a7f2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a7f4:	f000 f994 	bl	800ab20 <_svfiprintf_r>
 800a7f8:	9b02      	ldr	r3, [sp, #8]
 800a7fa:	701c      	strb	r4, [r3, #0]
 800a7fc:	b01d      	add	sp, #116	@ 0x74
 800a7fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a802:	b003      	add	sp, #12
 800a804:	4770      	bx	lr
 800a806:	bf00      	nop
 800a808:	2000000c 	.word	0x2000000c
 800a80c:	ffff0208 	.word	0xffff0208

0800a810 <memset>:
 800a810:	4402      	add	r2, r0
 800a812:	4603      	mov	r3, r0
 800a814:	4293      	cmp	r3, r2
 800a816:	d100      	bne.n	800a81a <memset+0xa>
 800a818:	4770      	bx	lr
 800a81a:	f803 1b01 	strb.w	r1, [r3], #1
 800a81e:	e7f9      	b.n	800a814 <memset+0x4>

0800a820 <__errno>:
 800a820:	4b01      	ldr	r3, [pc, #4]	@ (800a828 <__errno+0x8>)
 800a822:	6818      	ldr	r0, [r3, #0]
 800a824:	4770      	bx	lr
 800a826:	bf00      	nop
 800a828:	2000000c 	.word	0x2000000c

0800a82c <__libc_init_array>:
 800a82c:	b570      	push	{r4, r5, r6, lr}
 800a82e:	4d0d      	ldr	r5, [pc, #52]	@ (800a864 <__libc_init_array+0x38>)
 800a830:	2600      	movs	r6, #0
 800a832:	4c0d      	ldr	r4, [pc, #52]	@ (800a868 <__libc_init_array+0x3c>)
 800a834:	1b64      	subs	r4, r4, r5
 800a836:	10a4      	asrs	r4, r4, #2
 800a838:	42a6      	cmp	r6, r4
 800a83a:	d109      	bne.n	800a850 <__libc_init_array+0x24>
 800a83c:	4d0b      	ldr	r5, [pc, #44]	@ (800a86c <__libc_init_array+0x40>)
 800a83e:	2600      	movs	r6, #0
 800a840:	4c0b      	ldr	r4, [pc, #44]	@ (800a870 <__libc_init_array+0x44>)
 800a842:	f000 fc75 	bl	800b130 <_init>
 800a846:	1b64      	subs	r4, r4, r5
 800a848:	10a4      	asrs	r4, r4, #2
 800a84a:	42a6      	cmp	r6, r4
 800a84c:	d105      	bne.n	800a85a <__libc_init_array+0x2e>
 800a84e:	bd70      	pop	{r4, r5, r6, pc}
 800a850:	f855 3b04 	ldr.w	r3, [r5], #4
 800a854:	3601      	adds	r6, #1
 800a856:	4798      	blx	r3
 800a858:	e7ee      	b.n	800a838 <__libc_init_array+0xc>
 800a85a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a85e:	3601      	adds	r6, #1
 800a860:	4798      	blx	r3
 800a862:	e7f2      	b.n	800a84a <__libc_init_array+0x1e>
 800a864:	0800b514 	.word	0x0800b514
 800a868:	0800b514 	.word	0x0800b514
 800a86c:	0800b514 	.word	0x0800b514
 800a870:	0800b518 	.word	0x0800b518

0800a874 <__retarget_lock_acquire_recursive>:
 800a874:	4770      	bx	lr

0800a876 <__retarget_lock_release_recursive>:
 800a876:	4770      	bx	lr

0800a878 <_free_r>:
 800a878:	b538      	push	{r3, r4, r5, lr}
 800a87a:	4605      	mov	r5, r0
 800a87c:	2900      	cmp	r1, #0
 800a87e:	d041      	beq.n	800a904 <_free_r+0x8c>
 800a880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a884:	1f0c      	subs	r4, r1, #4
 800a886:	2b00      	cmp	r3, #0
 800a888:	bfb8      	it	lt
 800a88a:	18e4      	addlt	r4, r4, r3
 800a88c:	f000 f8e0 	bl	800aa50 <__malloc_lock>
 800a890:	4a1d      	ldr	r2, [pc, #116]	@ (800a908 <_free_r+0x90>)
 800a892:	6813      	ldr	r3, [r2, #0]
 800a894:	b933      	cbnz	r3, 800a8a4 <_free_r+0x2c>
 800a896:	6063      	str	r3, [r4, #4]
 800a898:	6014      	str	r4, [r2, #0]
 800a89a:	4628      	mov	r0, r5
 800a89c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8a0:	f000 b8dc 	b.w	800aa5c <__malloc_unlock>
 800a8a4:	42a3      	cmp	r3, r4
 800a8a6:	d908      	bls.n	800a8ba <_free_r+0x42>
 800a8a8:	6820      	ldr	r0, [r4, #0]
 800a8aa:	1821      	adds	r1, r4, r0
 800a8ac:	428b      	cmp	r3, r1
 800a8ae:	bf01      	itttt	eq
 800a8b0:	6819      	ldreq	r1, [r3, #0]
 800a8b2:	685b      	ldreq	r3, [r3, #4]
 800a8b4:	1809      	addeq	r1, r1, r0
 800a8b6:	6021      	streq	r1, [r4, #0]
 800a8b8:	e7ed      	b.n	800a896 <_free_r+0x1e>
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	b10b      	cbz	r3, 800a8c4 <_free_r+0x4c>
 800a8c0:	42a3      	cmp	r3, r4
 800a8c2:	d9fa      	bls.n	800a8ba <_free_r+0x42>
 800a8c4:	6811      	ldr	r1, [r2, #0]
 800a8c6:	1850      	adds	r0, r2, r1
 800a8c8:	42a0      	cmp	r0, r4
 800a8ca:	d10b      	bne.n	800a8e4 <_free_r+0x6c>
 800a8cc:	6820      	ldr	r0, [r4, #0]
 800a8ce:	4401      	add	r1, r0
 800a8d0:	1850      	adds	r0, r2, r1
 800a8d2:	6011      	str	r1, [r2, #0]
 800a8d4:	4283      	cmp	r3, r0
 800a8d6:	d1e0      	bne.n	800a89a <_free_r+0x22>
 800a8d8:	6818      	ldr	r0, [r3, #0]
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	4408      	add	r0, r1
 800a8de:	6053      	str	r3, [r2, #4]
 800a8e0:	6010      	str	r0, [r2, #0]
 800a8e2:	e7da      	b.n	800a89a <_free_r+0x22>
 800a8e4:	d902      	bls.n	800a8ec <_free_r+0x74>
 800a8e6:	230c      	movs	r3, #12
 800a8e8:	602b      	str	r3, [r5, #0]
 800a8ea:	e7d6      	b.n	800a89a <_free_r+0x22>
 800a8ec:	6820      	ldr	r0, [r4, #0]
 800a8ee:	1821      	adds	r1, r4, r0
 800a8f0:	428b      	cmp	r3, r1
 800a8f2:	bf02      	ittt	eq
 800a8f4:	6819      	ldreq	r1, [r3, #0]
 800a8f6:	685b      	ldreq	r3, [r3, #4]
 800a8f8:	1809      	addeq	r1, r1, r0
 800a8fa:	6063      	str	r3, [r4, #4]
 800a8fc:	bf08      	it	eq
 800a8fe:	6021      	streq	r1, [r4, #0]
 800a900:	6054      	str	r4, [r2, #4]
 800a902:	e7ca      	b.n	800a89a <_free_r+0x22>
 800a904:	bd38      	pop	{r3, r4, r5, pc}
 800a906:	bf00      	nop
 800a908:	20000ab8 	.word	0x20000ab8

0800a90c <sbrk_aligned>:
 800a90c:	b570      	push	{r4, r5, r6, lr}
 800a90e:	4e0f      	ldr	r6, [pc, #60]	@ (800a94c <sbrk_aligned+0x40>)
 800a910:	460c      	mov	r4, r1
 800a912:	4605      	mov	r5, r0
 800a914:	6831      	ldr	r1, [r6, #0]
 800a916:	b911      	cbnz	r1, 800a91e <sbrk_aligned+0x12>
 800a918:	f000 fba8 	bl	800b06c <_sbrk_r>
 800a91c:	6030      	str	r0, [r6, #0]
 800a91e:	4621      	mov	r1, r4
 800a920:	4628      	mov	r0, r5
 800a922:	f000 fba3 	bl	800b06c <_sbrk_r>
 800a926:	1c43      	adds	r3, r0, #1
 800a928:	d103      	bne.n	800a932 <sbrk_aligned+0x26>
 800a92a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a92e:	4620      	mov	r0, r4
 800a930:	bd70      	pop	{r4, r5, r6, pc}
 800a932:	1cc4      	adds	r4, r0, #3
 800a934:	f024 0403 	bic.w	r4, r4, #3
 800a938:	42a0      	cmp	r0, r4
 800a93a:	d0f8      	beq.n	800a92e <sbrk_aligned+0x22>
 800a93c:	1a21      	subs	r1, r4, r0
 800a93e:	4628      	mov	r0, r5
 800a940:	f000 fb94 	bl	800b06c <_sbrk_r>
 800a944:	3001      	adds	r0, #1
 800a946:	d1f2      	bne.n	800a92e <sbrk_aligned+0x22>
 800a948:	e7ef      	b.n	800a92a <sbrk_aligned+0x1e>
 800a94a:	bf00      	nop
 800a94c:	20000ab4 	.word	0x20000ab4

0800a950 <_malloc_r>:
 800a950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a954:	1ccd      	adds	r5, r1, #3
 800a956:	4606      	mov	r6, r0
 800a958:	f025 0503 	bic.w	r5, r5, #3
 800a95c:	3508      	adds	r5, #8
 800a95e:	2d0c      	cmp	r5, #12
 800a960:	bf38      	it	cc
 800a962:	250c      	movcc	r5, #12
 800a964:	2d00      	cmp	r5, #0
 800a966:	db01      	blt.n	800a96c <_malloc_r+0x1c>
 800a968:	42a9      	cmp	r1, r5
 800a96a:	d904      	bls.n	800a976 <_malloc_r+0x26>
 800a96c:	230c      	movs	r3, #12
 800a96e:	6033      	str	r3, [r6, #0]
 800a970:	2000      	movs	r0, #0
 800a972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a976:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa4c <_malloc_r+0xfc>
 800a97a:	f000 f869 	bl	800aa50 <__malloc_lock>
 800a97e:	f8d8 3000 	ldr.w	r3, [r8]
 800a982:	461c      	mov	r4, r3
 800a984:	bb44      	cbnz	r4, 800a9d8 <_malloc_r+0x88>
 800a986:	4629      	mov	r1, r5
 800a988:	4630      	mov	r0, r6
 800a98a:	f7ff ffbf 	bl	800a90c <sbrk_aligned>
 800a98e:	1c43      	adds	r3, r0, #1
 800a990:	4604      	mov	r4, r0
 800a992:	d158      	bne.n	800aa46 <_malloc_r+0xf6>
 800a994:	f8d8 4000 	ldr.w	r4, [r8]
 800a998:	4627      	mov	r7, r4
 800a99a:	2f00      	cmp	r7, #0
 800a99c:	d143      	bne.n	800aa26 <_malloc_r+0xd6>
 800a99e:	2c00      	cmp	r4, #0
 800a9a0:	d04b      	beq.n	800aa3a <_malloc_r+0xea>
 800a9a2:	6823      	ldr	r3, [r4, #0]
 800a9a4:	4639      	mov	r1, r7
 800a9a6:	4630      	mov	r0, r6
 800a9a8:	eb04 0903 	add.w	r9, r4, r3
 800a9ac:	f000 fb5e 	bl	800b06c <_sbrk_r>
 800a9b0:	4581      	cmp	r9, r0
 800a9b2:	d142      	bne.n	800aa3a <_malloc_r+0xea>
 800a9b4:	6821      	ldr	r1, [r4, #0]
 800a9b6:	4630      	mov	r0, r6
 800a9b8:	1a6d      	subs	r5, r5, r1
 800a9ba:	4629      	mov	r1, r5
 800a9bc:	f7ff ffa6 	bl	800a90c <sbrk_aligned>
 800a9c0:	3001      	adds	r0, #1
 800a9c2:	d03a      	beq.n	800aa3a <_malloc_r+0xea>
 800a9c4:	6823      	ldr	r3, [r4, #0]
 800a9c6:	442b      	add	r3, r5
 800a9c8:	6023      	str	r3, [r4, #0]
 800a9ca:	f8d8 3000 	ldr.w	r3, [r8]
 800a9ce:	685a      	ldr	r2, [r3, #4]
 800a9d0:	bb62      	cbnz	r2, 800aa2c <_malloc_r+0xdc>
 800a9d2:	f8c8 7000 	str.w	r7, [r8]
 800a9d6:	e00f      	b.n	800a9f8 <_malloc_r+0xa8>
 800a9d8:	6822      	ldr	r2, [r4, #0]
 800a9da:	1b52      	subs	r2, r2, r5
 800a9dc:	d420      	bmi.n	800aa20 <_malloc_r+0xd0>
 800a9de:	2a0b      	cmp	r2, #11
 800a9e0:	d917      	bls.n	800aa12 <_malloc_r+0xc2>
 800a9e2:	1961      	adds	r1, r4, r5
 800a9e4:	42a3      	cmp	r3, r4
 800a9e6:	6025      	str	r5, [r4, #0]
 800a9e8:	bf18      	it	ne
 800a9ea:	6059      	strne	r1, [r3, #4]
 800a9ec:	6863      	ldr	r3, [r4, #4]
 800a9ee:	bf08      	it	eq
 800a9f0:	f8c8 1000 	streq.w	r1, [r8]
 800a9f4:	5162      	str	r2, [r4, r5]
 800a9f6:	604b      	str	r3, [r1, #4]
 800a9f8:	4630      	mov	r0, r6
 800a9fa:	f000 f82f 	bl	800aa5c <__malloc_unlock>
 800a9fe:	f104 000b 	add.w	r0, r4, #11
 800aa02:	1d23      	adds	r3, r4, #4
 800aa04:	f020 0007 	bic.w	r0, r0, #7
 800aa08:	1ac2      	subs	r2, r0, r3
 800aa0a:	bf1c      	itt	ne
 800aa0c:	1a1b      	subne	r3, r3, r0
 800aa0e:	50a3      	strne	r3, [r4, r2]
 800aa10:	e7af      	b.n	800a972 <_malloc_r+0x22>
 800aa12:	6862      	ldr	r2, [r4, #4]
 800aa14:	42a3      	cmp	r3, r4
 800aa16:	bf0c      	ite	eq
 800aa18:	f8c8 2000 	streq.w	r2, [r8]
 800aa1c:	605a      	strne	r2, [r3, #4]
 800aa1e:	e7eb      	b.n	800a9f8 <_malloc_r+0xa8>
 800aa20:	4623      	mov	r3, r4
 800aa22:	6864      	ldr	r4, [r4, #4]
 800aa24:	e7ae      	b.n	800a984 <_malloc_r+0x34>
 800aa26:	463c      	mov	r4, r7
 800aa28:	687f      	ldr	r7, [r7, #4]
 800aa2a:	e7b6      	b.n	800a99a <_malloc_r+0x4a>
 800aa2c:	461a      	mov	r2, r3
 800aa2e:	685b      	ldr	r3, [r3, #4]
 800aa30:	42a3      	cmp	r3, r4
 800aa32:	d1fb      	bne.n	800aa2c <_malloc_r+0xdc>
 800aa34:	2300      	movs	r3, #0
 800aa36:	6053      	str	r3, [r2, #4]
 800aa38:	e7de      	b.n	800a9f8 <_malloc_r+0xa8>
 800aa3a:	230c      	movs	r3, #12
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	6033      	str	r3, [r6, #0]
 800aa40:	f000 f80c 	bl	800aa5c <__malloc_unlock>
 800aa44:	e794      	b.n	800a970 <_malloc_r+0x20>
 800aa46:	6005      	str	r5, [r0, #0]
 800aa48:	e7d6      	b.n	800a9f8 <_malloc_r+0xa8>
 800aa4a:	bf00      	nop
 800aa4c:	20000ab8 	.word	0x20000ab8

0800aa50 <__malloc_lock>:
 800aa50:	4801      	ldr	r0, [pc, #4]	@ (800aa58 <__malloc_lock+0x8>)
 800aa52:	f7ff bf0f 	b.w	800a874 <__retarget_lock_acquire_recursive>
 800aa56:	bf00      	nop
 800aa58:	20000ab0 	.word	0x20000ab0

0800aa5c <__malloc_unlock>:
 800aa5c:	4801      	ldr	r0, [pc, #4]	@ (800aa64 <__malloc_unlock+0x8>)
 800aa5e:	f7ff bf0a 	b.w	800a876 <__retarget_lock_release_recursive>
 800aa62:	bf00      	nop
 800aa64:	20000ab0 	.word	0x20000ab0

0800aa68 <__ssputs_r>:
 800aa68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa6c:	461f      	mov	r7, r3
 800aa6e:	688e      	ldr	r6, [r1, #8]
 800aa70:	4682      	mov	sl, r0
 800aa72:	460c      	mov	r4, r1
 800aa74:	42be      	cmp	r6, r7
 800aa76:	4690      	mov	r8, r2
 800aa78:	680b      	ldr	r3, [r1, #0]
 800aa7a:	d82d      	bhi.n	800aad8 <__ssputs_r+0x70>
 800aa7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa80:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aa84:	d026      	beq.n	800aad4 <__ssputs_r+0x6c>
 800aa86:	6965      	ldr	r5, [r4, #20]
 800aa88:	6909      	ldr	r1, [r1, #16]
 800aa8a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa8e:	eba3 0901 	sub.w	r9, r3, r1
 800aa92:	1c7b      	adds	r3, r7, #1
 800aa94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa98:	444b      	add	r3, r9
 800aa9a:	106d      	asrs	r5, r5, #1
 800aa9c:	429d      	cmp	r5, r3
 800aa9e:	bf38      	it	cc
 800aaa0:	461d      	movcc	r5, r3
 800aaa2:	0553      	lsls	r3, r2, #21
 800aaa4:	d527      	bpl.n	800aaf6 <__ssputs_r+0x8e>
 800aaa6:	4629      	mov	r1, r5
 800aaa8:	f7ff ff52 	bl	800a950 <_malloc_r>
 800aaac:	4606      	mov	r6, r0
 800aaae:	b360      	cbz	r0, 800ab0a <__ssputs_r+0xa2>
 800aab0:	464a      	mov	r2, r9
 800aab2:	6921      	ldr	r1, [r4, #16]
 800aab4:	f000 faf8 	bl	800b0a8 <memcpy>
 800aab8:	89a3      	ldrh	r3, [r4, #12]
 800aaba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aabe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aac2:	81a3      	strh	r3, [r4, #12]
 800aac4:	6126      	str	r6, [r4, #16]
 800aac6:	444e      	add	r6, r9
 800aac8:	6165      	str	r5, [r4, #20]
 800aaca:	eba5 0509 	sub.w	r5, r5, r9
 800aace:	6026      	str	r6, [r4, #0]
 800aad0:	463e      	mov	r6, r7
 800aad2:	60a5      	str	r5, [r4, #8]
 800aad4:	42be      	cmp	r6, r7
 800aad6:	d900      	bls.n	800aada <__ssputs_r+0x72>
 800aad8:	463e      	mov	r6, r7
 800aada:	4632      	mov	r2, r6
 800aadc:	4641      	mov	r1, r8
 800aade:	6820      	ldr	r0, [r4, #0]
 800aae0:	f000 faaa 	bl	800b038 <memmove>
 800aae4:	68a3      	ldr	r3, [r4, #8]
 800aae6:	2000      	movs	r0, #0
 800aae8:	1b9b      	subs	r3, r3, r6
 800aaea:	60a3      	str	r3, [r4, #8]
 800aaec:	6823      	ldr	r3, [r4, #0]
 800aaee:	4433      	add	r3, r6
 800aaf0:	6023      	str	r3, [r4, #0]
 800aaf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaf6:	462a      	mov	r2, r5
 800aaf8:	f000 fae3 	bl	800b0c2 <_realloc_r>
 800aafc:	4606      	mov	r6, r0
 800aafe:	2800      	cmp	r0, #0
 800ab00:	d1e0      	bne.n	800aac4 <__ssputs_r+0x5c>
 800ab02:	6921      	ldr	r1, [r4, #16]
 800ab04:	4650      	mov	r0, sl
 800ab06:	f7ff feb7 	bl	800a878 <_free_r>
 800ab0a:	230c      	movs	r3, #12
 800ab0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab10:	f8ca 3000 	str.w	r3, [sl]
 800ab14:	89a3      	ldrh	r3, [r4, #12]
 800ab16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab1a:	81a3      	strh	r3, [r4, #12]
 800ab1c:	e7e9      	b.n	800aaf2 <__ssputs_r+0x8a>
	...

0800ab20 <_svfiprintf_r>:
 800ab20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab24:	4698      	mov	r8, r3
 800ab26:	898b      	ldrh	r3, [r1, #12]
 800ab28:	b09d      	sub	sp, #116	@ 0x74
 800ab2a:	4607      	mov	r7, r0
 800ab2c:	061b      	lsls	r3, r3, #24
 800ab2e:	460d      	mov	r5, r1
 800ab30:	4614      	mov	r4, r2
 800ab32:	d510      	bpl.n	800ab56 <_svfiprintf_r+0x36>
 800ab34:	690b      	ldr	r3, [r1, #16]
 800ab36:	b973      	cbnz	r3, 800ab56 <_svfiprintf_r+0x36>
 800ab38:	2140      	movs	r1, #64	@ 0x40
 800ab3a:	f7ff ff09 	bl	800a950 <_malloc_r>
 800ab3e:	6028      	str	r0, [r5, #0]
 800ab40:	6128      	str	r0, [r5, #16]
 800ab42:	b930      	cbnz	r0, 800ab52 <_svfiprintf_r+0x32>
 800ab44:	230c      	movs	r3, #12
 800ab46:	603b      	str	r3, [r7, #0]
 800ab48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab4c:	b01d      	add	sp, #116	@ 0x74
 800ab4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab52:	2340      	movs	r3, #64	@ 0x40
 800ab54:	616b      	str	r3, [r5, #20]
 800ab56:	2300      	movs	r3, #0
 800ab58:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab5c:	f04f 0901 	mov.w	r9, #1
 800ab60:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ad04 <_svfiprintf_r+0x1e4>
 800ab64:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab66:	2320      	movs	r3, #32
 800ab68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab6c:	2330      	movs	r3, #48	@ 0x30
 800ab6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab72:	4623      	mov	r3, r4
 800ab74:	469a      	mov	sl, r3
 800ab76:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab7a:	b10a      	cbz	r2, 800ab80 <_svfiprintf_r+0x60>
 800ab7c:	2a25      	cmp	r2, #37	@ 0x25
 800ab7e:	d1f9      	bne.n	800ab74 <_svfiprintf_r+0x54>
 800ab80:	ebba 0b04 	subs.w	fp, sl, r4
 800ab84:	d00b      	beq.n	800ab9e <_svfiprintf_r+0x7e>
 800ab86:	465b      	mov	r3, fp
 800ab88:	4622      	mov	r2, r4
 800ab8a:	4629      	mov	r1, r5
 800ab8c:	4638      	mov	r0, r7
 800ab8e:	f7ff ff6b 	bl	800aa68 <__ssputs_r>
 800ab92:	3001      	adds	r0, #1
 800ab94:	f000 80a7 	beq.w	800ace6 <_svfiprintf_r+0x1c6>
 800ab98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab9a:	445a      	add	r2, fp
 800ab9c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab9e:	f89a 3000 	ldrb.w	r3, [sl]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	f000 809f 	beq.w	800ace6 <_svfiprintf_r+0x1c6>
 800aba8:	2300      	movs	r3, #0
 800abaa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800abae:	f10a 0a01 	add.w	sl, sl, #1
 800abb2:	9304      	str	r3, [sp, #16]
 800abb4:	9307      	str	r3, [sp, #28]
 800abb6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800abba:	931a      	str	r3, [sp, #104]	@ 0x68
 800abbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abc0:	4654      	mov	r4, sl
 800abc2:	2205      	movs	r2, #5
 800abc4:	484f      	ldr	r0, [pc, #316]	@ (800ad04 <_svfiprintf_r+0x1e4>)
 800abc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abca:	f000 fa5f 	bl	800b08c <memchr>
 800abce:	9a04      	ldr	r2, [sp, #16]
 800abd0:	b9d8      	cbnz	r0, 800ac0a <_svfiprintf_r+0xea>
 800abd2:	06d0      	lsls	r0, r2, #27
 800abd4:	bf44      	itt	mi
 800abd6:	2320      	movmi	r3, #32
 800abd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abdc:	0711      	lsls	r1, r2, #28
 800abde:	bf44      	itt	mi
 800abe0:	232b      	movmi	r3, #43	@ 0x2b
 800abe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abe6:	f89a 3000 	ldrb.w	r3, [sl]
 800abea:	2b2a      	cmp	r3, #42	@ 0x2a
 800abec:	d015      	beq.n	800ac1a <_svfiprintf_r+0xfa>
 800abee:	9a07      	ldr	r2, [sp, #28]
 800abf0:	4654      	mov	r4, sl
 800abf2:	2000      	movs	r0, #0
 800abf4:	f04f 0c0a 	mov.w	ip, #10
 800abf8:	4621      	mov	r1, r4
 800abfa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abfe:	3b30      	subs	r3, #48	@ 0x30
 800ac00:	2b09      	cmp	r3, #9
 800ac02:	d94b      	bls.n	800ac9c <_svfiprintf_r+0x17c>
 800ac04:	b1b0      	cbz	r0, 800ac34 <_svfiprintf_r+0x114>
 800ac06:	9207      	str	r2, [sp, #28]
 800ac08:	e014      	b.n	800ac34 <_svfiprintf_r+0x114>
 800ac0a:	eba0 0308 	sub.w	r3, r0, r8
 800ac0e:	46a2      	mov	sl, r4
 800ac10:	fa09 f303 	lsl.w	r3, r9, r3
 800ac14:	4313      	orrs	r3, r2
 800ac16:	9304      	str	r3, [sp, #16]
 800ac18:	e7d2      	b.n	800abc0 <_svfiprintf_r+0xa0>
 800ac1a:	9b03      	ldr	r3, [sp, #12]
 800ac1c:	1d19      	adds	r1, r3, #4
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	9103      	str	r1, [sp, #12]
 800ac24:	bfbb      	ittet	lt
 800ac26:	425b      	neglt	r3, r3
 800ac28:	f042 0202 	orrlt.w	r2, r2, #2
 800ac2c:	9307      	strge	r3, [sp, #28]
 800ac2e:	9307      	strlt	r3, [sp, #28]
 800ac30:	bfb8      	it	lt
 800ac32:	9204      	strlt	r2, [sp, #16]
 800ac34:	7823      	ldrb	r3, [r4, #0]
 800ac36:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac38:	d10a      	bne.n	800ac50 <_svfiprintf_r+0x130>
 800ac3a:	7863      	ldrb	r3, [r4, #1]
 800ac3c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac3e:	d132      	bne.n	800aca6 <_svfiprintf_r+0x186>
 800ac40:	9b03      	ldr	r3, [sp, #12]
 800ac42:	3402      	adds	r4, #2
 800ac44:	1d1a      	adds	r2, r3, #4
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac4c:	9203      	str	r2, [sp, #12]
 800ac4e:	9305      	str	r3, [sp, #20]
 800ac50:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad14 <_svfiprintf_r+0x1f4>
 800ac54:	2203      	movs	r2, #3
 800ac56:	7821      	ldrb	r1, [r4, #0]
 800ac58:	4650      	mov	r0, sl
 800ac5a:	f000 fa17 	bl	800b08c <memchr>
 800ac5e:	b138      	cbz	r0, 800ac70 <_svfiprintf_r+0x150>
 800ac60:	eba0 000a 	sub.w	r0, r0, sl
 800ac64:	2240      	movs	r2, #64	@ 0x40
 800ac66:	9b04      	ldr	r3, [sp, #16]
 800ac68:	3401      	adds	r4, #1
 800ac6a:	4082      	lsls	r2, r0
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	9304      	str	r3, [sp, #16]
 800ac70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac74:	2206      	movs	r2, #6
 800ac76:	4824      	ldr	r0, [pc, #144]	@ (800ad08 <_svfiprintf_r+0x1e8>)
 800ac78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac7c:	f000 fa06 	bl	800b08c <memchr>
 800ac80:	2800      	cmp	r0, #0
 800ac82:	d036      	beq.n	800acf2 <_svfiprintf_r+0x1d2>
 800ac84:	4b21      	ldr	r3, [pc, #132]	@ (800ad0c <_svfiprintf_r+0x1ec>)
 800ac86:	bb1b      	cbnz	r3, 800acd0 <_svfiprintf_r+0x1b0>
 800ac88:	9b03      	ldr	r3, [sp, #12]
 800ac8a:	3307      	adds	r3, #7
 800ac8c:	f023 0307 	bic.w	r3, r3, #7
 800ac90:	3308      	adds	r3, #8
 800ac92:	9303      	str	r3, [sp, #12]
 800ac94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac96:	4433      	add	r3, r6
 800ac98:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac9a:	e76a      	b.n	800ab72 <_svfiprintf_r+0x52>
 800ac9c:	fb0c 3202 	mla	r2, ip, r2, r3
 800aca0:	460c      	mov	r4, r1
 800aca2:	2001      	movs	r0, #1
 800aca4:	e7a8      	b.n	800abf8 <_svfiprintf_r+0xd8>
 800aca6:	2300      	movs	r3, #0
 800aca8:	3401      	adds	r4, #1
 800acaa:	f04f 0c0a 	mov.w	ip, #10
 800acae:	4619      	mov	r1, r3
 800acb0:	9305      	str	r3, [sp, #20]
 800acb2:	4620      	mov	r0, r4
 800acb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acb8:	3a30      	subs	r2, #48	@ 0x30
 800acba:	2a09      	cmp	r2, #9
 800acbc:	d903      	bls.n	800acc6 <_svfiprintf_r+0x1a6>
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d0c6      	beq.n	800ac50 <_svfiprintf_r+0x130>
 800acc2:	9105      	str	r1, [sp, #20]
 800acc4:	e7c4      	b.n	800ac50 <_svfiprintf_r+0x130>
 800acc6:	fb0c 2101 	mla	r1, ip, r1, r2
 800acca:	4604      	mov	r4, r0
 800accc:	2301      	movs	r3, #1
 800acce:	e7f0      	b.n	800acb2 <_svfiprintf_r+0x192>
 800acd0:	ab03      	add	r3, sp, #12
 800acd2:	462a      	mov	r2, r5
 800acd4:	a904      	add	r1, sp, #16
 800acd6:	4638      	mov	r0, r7
 800acd8:	9300      	str	r3, [sp, #0]
 800acda:	4b0d      	ldr	r3, [pc, #52]	@ (800ad10 <_svfiprintf_r+0x1f0>)
 800acdc:	f3af 8000 	nop.w
 800ace0:	1c42      	adds	r2, r0, #1
 800ace2:	4606      	mov	r6, r0
 800ace4:	d1d6      	bne.n	800ac94 <_svfiprintf_r+0x174>
 800ace6:	89ab      	ldrh	r3, [r5, #12]
 800ace8:	065b      	lsls	r3, r3, #25
 800acea:	f53f af2d 	bmi.w	800ab48 <_svfiprintf_r+0x28>
 800acee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800acf0:	e72c      	b.n	800ab4c <_svfiprintf_r+0x2c>
 800acf2:	ab03      	add	r3, sp, #12
 800acf4:	462a      	mov	r2, r5
 800acf6:	a904      	add	r1, sp, #16
 800acf8:	4638      	mov	r0, r7
 800acfa:	9300      	str	r3, [sp, #0]
 800acfc:	4b04      	ldr	r3, [pc, #16]	@ (800ad10 <_svfiprintf_r+0x1f0>)
 800acfe:	f000 f87d 	bl	800adfc <_printf_i>
 800ad02:	e7ed      	b.n	800ace0 <_svfiprintf_r+0x1c0>
 800ad04:	0800b4d9 	.word	0x0800b4d9
 800ad08:	0800b4e3 	.word	0x0800b4e3
 800ad0c:	00000000 	.word	0x00000000
 800ad10:	0800aa69 	.word	0x0800aa69
 800ad14:	0800b4df 	.word	0x0800b4df

0800ad18 <_printf_common>:
 800ad18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad1c:	4616      	mov	r6, r2
 800ad1e:	4698      	mov	r8, r3
 800ad20:	688a      	ldr	r2, [r1, #8]
 800ad22:	4607      	mov	r7, r0
 800ad24:	690b      	ldr	r3, [r1, #16]
 800ad26:	460c      	mov	r4, r1
 800ad28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad2c:	4293      	cmp	r3, r2
 800ad2e:	bfb8      	it	lt
 800ad30:	4613      	movlt	r3, r2
 800ad32:	6033      	str	r3, [r6, #0]
 800ad34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad38:	b10a      	cbz	r2, 800ad3e <_printf_common+0x26>
 800ad3a:	3301      	adds	r3, #1
 800ad3c:	6033      	str	r3, [r6, #0]
 800ad3e:	6823      	ldr	r3, [r4, #0]
 800ad40:	0699      	lsls	r1, r3, #26
 800ad42:	bf42      	ittt	mi
 800ad44:	6833      	ldrmi	r3, [r6, #0]
 800ad46:	3302      	addmi	r3, #2
 800ad48:	6033      	strmi	r3, [r6, #0]
 800ad4a:	6825      	ldr	r5, [r4, #0]
 800ad4c:	f015 0506 	ands.w	r5, r5, #6
 800ad50:	d106      	bne.n	800ad60 <_printf_common+0x48>
 800ad52:	f104 0a19 	add.w	sl, r4, #25
 800ad56:	68e3      	ldr	r3, [r4, #12]
 800ad58:	6832      	ldr	r2, [r6, #0]
 800ad5a:	1a9b      	subs	r3, r3, r2
 800ad5c:	42ab      	cmp	r3, r5
 800ad5e:	dc2b      	bgt.n	800adb8 <_printf_common+0xa0>
 800ad60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad64:	6822      	ldr	r2, [r4, #0]
 800ad66:	3b00      	subs	r3, #0
 800ad68:	bf18      	it	ne
 800ad6a:	2301      	movne	r3, #1
 800ad6c:	0692      	lsls	r2, r2, #26
 800ad6e:	d430      	bmi.n	800add2 <_printf_common+0xba>
 800ad70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad74:	4641      	mov	r1, r8
 800ad76:	4638      	mov	r0, r7
 800ad78:	47c8      	blx	r9
 800ad7a:	3001      	adds	r0, #1
 800ad7c:	d023      	beq.n	800adc6 <_printf_common+0xae>
 800ad7e:	6823      	ldr	r3, [r4, #0]
 800ad80:	341a      	adds	r4, #26
 800ad82:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ad86:	f003 0306 	and.w	r3, r3, #6
 800ad8a:	2b04      	cmp	r3, #4
 800ad8c:	bf0a      	itet	eq
 800ad8e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800ad92:	2500      	movne	r5, #0
 800ad94:	6833      	ldreq	r3, [r6, #0]
 800ad96:	f04f 0600 	mov.w	r6, #0
 800ad9a:	bf08      	it	eq
 800ad9c:	1aed      	subeq	r5, r5, r3
 800ad9e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ada2:	bf08      	it	eq
 800ada4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ada8:	4293      	cmp	r3, r2
 800adaa:	bfc4      	itt	gt
 800adac:	1a9b      	subgt	r3, r3, r2
 800adae:	18ed      	addgt	r5, r5, r3
 800adb0:	42b5      	cmp	r5, r6
 800adb2:	d11a      	bne.n	800adea <_printf_common+0xd2>
 800adb4:	2000      	movs	r0, #0
 800adb6:	e008      	b.n	800adca <_printf_common+0xb2>
 800adb8:	2301      	movs	r3, #1
 800adba:	4652      	mov	r2, sl
 800adbc:	4641      	mov	r1, r8
 800adbe:	4638      	mov	r0, r7
 800adc0:	47c8      	blx	r9
 800adc2:	3001      	adds	r0, #1
 800adc4:	d103      	bne.n	800adce <_printf_common+0xb6>
 800adc6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800adca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adce:	3501      	adds	r5, #1
 800add0:	e7c1      	b.n	800ad56 <_printf_common+0x3e>
 800add2:	18e1      	adds	r1, r4, r3
 800add4:	1c5a      	adds	r2, r3, #1
 800add6:	2030      	movs	r0, #48	@ 0x30
 800add8:	3302      	adds	r3, #2
 800adda:	4422      	add	r2, r4
 800addc:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ade0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ade4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ade8:	e7c2      	b.n	800ad70 <_printf_common+0x58>
 800adea:	2301      	movs	r3, #1
 800adec:	4622      	mov	r2, r4
 800adee:	4641      	mov	r1, r8
 800adf0:	4638      	mov	r0, r7
 800adf2:	47c8      	blx	r9
 800adf4:	3001      	adds	r0, #1
 800adf6:	d0e6      	beq.n	800adc6 <_printf_common+0xae>
 800adf8:	3601      	adds	r6, #1
 800adfa:	e7d9      	b.n	800adb0 <_printf_common+0x98>

0800adfc <_printf_i>:
 800adfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae00:	7e0f      	ldrb	r7, [r1, #24]
 800ae02:	4691      	mov	r9, r2
 800ae04:	4680      	mov	r8, r0
 800ae06:	460c      	mov	r4, r1
 800ae08:	2f78      	cmp	r7, #120	@ 0x78
 800ae0a:	469a      	mov	sl, r3
 800ae0c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ae0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ae12:	d807      	bhi.n	800ae24 <_printf_i+0x28>
 800ae14:	2f62      	cmp	r7, #98	@ 0x62
 800ae16:	d80a      	bhi.n	800ae2e <_printf_i+0x32>
 800ae18:	2f00      	cmp	r7, #0
 800ae1a:	f000 80d1 	beq.w	800afc0 <_printf_i+0x1c4>
 800ae1e:	2f58      	cmp	r7, #88	@ 0x58
 800ae20:	f000 80b8 	beq.w	800af94 <_printf_i+0x198>
 800ae24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae2c:	e03a      	b.n	800aea4 <_printf_i+0xa8>
 800ae2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae32:	2b15      	cmp	r3, #21
 800ae34:	d8f6      	bhi.n	800ae24 <_printf_i+0x28>
 800ae36:	a101      	add	r1, pc, #4	@ (adr r1, 800ae3c <_printf_i+0x40>)
 800ae38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae3c:	0800ae95 	.word	0x0800ae95
 800ae40:	0800aea9 	.word	0x0800aea9
 800ae44:	0800ae25 	.word	0x0800ae25
 800ae48:	0800ae25 	.word	0x0800ae25
 800ae4c:	0800ae25 	.word	0x0800ae25
 800ae50:	0800ae25 	.word	0x0800ae25
 800ae54:	0800aea9 	.word	0x0800aea9
 800ae58:	0800ae25 	.word	0x0800ae25
 800ae5c:	0800ae25 	.word	0x0800ae25
 800ae60:	0800ae25 	.word	0x0800ae25
 800ae64:	0800ae25 	.word	0x0800ae25
 800ae68:	0800afa7 	.word	0x0800afa7
 800ae6c:	0800aed3 	.word	0x0800aed3
 800ae70:	0800af61 	.word	0x0800af61
 800ae74:	0800ae25 	.word	0x0800ae25
 800ae78:	0800ae25 	.word	0x0800ae25
 800ae7c:	0800afc9 	.word	0x0800afc9
 800ae80:	0800ae25 	.word	0x0800ae25
 800ae84:	0800aed3 	.word	0x0800aed3
 800ae88:	0800ae25 	.word	0x0800ae25
 800ae8c:	0800ae25 	.word	0x0800ae25
 800ae90:	0800af69 	.word	0x0800af69
 800ae94:	6833      	ldr	r3, [r6, #0]
 800ae96:	1d1a      	adds	r2, r3, #4
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	6032      	str	r2, [r6, #0]
 800ae9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aea0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aea4:	2301      	movs	r3, #1
 800aea6:	e09c      	b.n	800afe2 <_printf_i+0x1e6>
 800aea8:	6833      	ldr	r3, [r6, #0]
 800aeaa:	6820      	ldr	r0, [r4, #0]
 800aeac:	1d19      	adds	r1, r3, #4
 800aeae:	6031      	str	r1, [r6, #0]
 800aeb0:	0606      	lsls	r6, r0, #24
 800aeb2:	d501      	bpl.n	800aeb8 <_printf_i+0xbc>
 800aeb4:	681d      	ldr	r5, [r3, #0]
 800aeb6:	e003      	b.n	800aec0 <_printf_i+0xc4>
 800aeb8:	0645      	lsls	r5, r0, #25
 800aeba:	d5fb      	bpl.n	800aeb4 <_printf_i+0xb8>
 800aebc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aec0:	2d00      	cmp	r5, #0
 800aec2:	da03      	bge.n	800aecc <_printf_i+0xd0>
 800aec4:	232d      	movs	r3, #45	@ 0x2d
 800aec6:	426d      	negs	r5, r5
 800aec8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aecc:	4858      	ldr	r0, [pc, #352]	@ (800b030 <_printf_i+0x234>)
 800aece:	230a      	movs	r3, #10
 800aed0:	e011      	b.n	800aef6 <_printf_i+0xfa>
 800aed2:	6821      	ldr	r1, [r4, #0]
 800aed4:	6833      	ldr	r3, [r6, #0]
 800aed6:	0608      	lsls	r0, r1, #24
 800aed8:	f853 5b04 	ldr.w	r5, [r3], #4
 800aedc:	d402      	bmi.n	800aee4 <_printf_i+0xe8>
 800aede:	0649      	lsls	r1, r1, #25
 800aee0:	bf48      	it	mi
 800aee2:	b2ad      	uxthmi	r5, r5
 800aee4:	2f6f      	cmp	r7, #111	@ 0x6f
 800aee6:	6033      	str	r3, [r6, #0]
 800aee8:	4851      	ldr	r0, [pc, #324]	@ (800b030 <_printf_i+0x234>)
 800aeea:	bf14      	ite	ne
 800aeec:	230a      	movne	r3, #10
 800aeee:	2308      	moveq	r3, #8
 800aef0:	2100      	movs	r1, #0
 800aef2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aef6:	6866      	ldr	r6, [r4, #4]
 800aef8:	2e00      	cmp	r6, #0
 800aefa:	60a6      	str	r6, [r4, #8]
 800aefc:	db05      	blt.n	800af0a <_printf_i+0x10e>
 800aefe:	6821      	ldr	r1, [r4, #0]
 800af00:	432e      	orrs	r6, r5
 800af02:	f021 0104 	bic.w	r1, r1, #4
 800af06:	6021      	str	r1, [r4, #0]
 800af08:	d04b      	beq.n	800afa2 <_printf_i+0x1a6>
 800af0a:	4616      	mov	r6, r2
 800af0c:	fbb5 f1f3 	udiv	r1, r5, r3
 800af10:	fb03 5711 	mls	r7, r3, r1, r5
 800af14:	5dc7      	ldrb	r7, [r0, r7]
 800af16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800af1a:	462f      	mov	r7, r5
 800af1c:	460d      	mov	r5, r1
 800af1e:	42bb      	cmp	r3, r7
 800af20:	d9f4      	bls.n	800af0c <_printf_i+0x110>
 800af22:	2b08      	cmp	r3, #8
 800af24:	d10b      	bne.n	800af3e <_printf_i+0x142>
 800af26:	6823      	ldr	r3, [r4, #0]
 800af28:	07df      	lsls	r7, r3, #31
 800af2a:	d508      	bpl.n	800af3e <_printf_i+0x142>
 800af2c:	6923      	ldr	r3, [r4, #16]
 800af2e:	6861      	ldr	r1, [r4, #4]
 800af30:	4299      	cmp	r1, r3
 800af32:	bfde      	ittt	le
 800af34:	2330      	movle	r3, #48	@ 0x30
 800af36:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af3a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800af3e:	1b92      	subs	r2, r2, r6
 800af40:	6122      	str	r2, [r4, #16]
 800af42:	464b      	mov	r3, r9
 800af44:	aa03      	add	r2, sp, #12
 800af46:	4621      	mov	r1, r4
 800af48:	4640      	mov	r0, r8
 800af4a:	f8cd a000 	str.w	sl, [sp]
 800af4e:	f7ff fee3 	bl	800ad18 <_printf_common>
 800af52:	3001      	adds	r0, #1
 800af54:	d14a      	bne.n	800afec <_printf_i+0x1f0>
 800af56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af5a:	b004      	add	sp, #16
 800af5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af60:	6823      	ldr	r3, [r4, #0]
 800af62:	f043 0320 	orr.w	r3, r3, #32
 800af66:	6023      	str	r3, [r4, #0]
 800af68:	2778      	movs	r7, #120	@ 0x78
 800af6a:	4832      	ldr	r0, [pc, #200]	@ (800b034 <_printf_i+0x238>)
 800af6c:	6823      	ldr	r3, [r4, #0]
 800af6e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af72:	061f      	lsls	r7, r3, #24
 800af74:	6831      	ldr	r1, [r6, #0]
 800af76:	f851 5b04 	ldr.w	r5, [r1], #4
 800af7a:	d402      	bmi.n	800af82 <_printf_i+0x186>
 800af7c:	065f      	lsls	r7, r3, #25
 800af7e:	bf48      	it	mi
 800af80:	b2ad      	uxthmi	r5, r5
 800af82:	6031      	str	r1, [r6, #0]
 800af84:	07d9      	lsls	r1, r3, #31
 800af86:	bf44      	itt	mi
 800af88:	f043 0320 	orrmi.w	r3, r3, #32
 800af8c:	6023      	strmi	r3, [r4, #0]
 800af8e:	b11d      	cbz	r5, 800af98 <_printf_i+0x19c>
 800af90:	2310      	movs	r3, #16
 800af92:	e7ad      	b.n	800aef0 <_printf_i+0xf4>
 800af94:	4826      	ldr	r0, [pc, #152]	@ (800b030 <_printf_i+0x234>)
 800af96:	e7e9      	b.n	800af6c <_printf_i+0x170>
 800af98:	6823      	ldr	r3, [r4, #0]
 800af9a:	f023 0320 	bic.w	r3, r3, #32
 800af9e:	6023      	str	r3, [r4, #0]
 800afa0:	e7f6      	b.n	800af90 <_printf_i+0x194>
 800afa2:	4616      	mov	r6, r2
 800afa4:	e7bd      	b.n	800af22 <_printf_i+0x126>
 800afa6:	6833      	ldr	r3, [r6, #0]
 800afa8:	6825      	ldr	r5, [r4, #0]
 800afaa:	1d18      	adds	r0, r3, #4
 800afac:	6961      	ldr	r1, [r4, #20]
 800afae:	6030      	str	r0, [r6, #0]
 800afb0:	062e      	lsls	r6, r5, #24
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	d501      	bpl.n	800afba <_printf_i+0x1be>
 800afb6:	6019      	str	r1, [r3, #0]
 800afb8:	e002      	b.n	800afc0 <_printf_i+0x1c4>
 800afba:	0668      	lsls	r0, r5, #25
 800afbc:	d5fb      	bpl.n	800afb6 <_printf_i+0x1ba>
 800afbe:	8019      	strh	r1, [r3, #0]
 800afc0:	2300      	movs	r3, #0
 800afc2:	4616      	mov	r6, r2
 800afc4:	6123      	str	r3, [r4, #16]
 800afc6:	e7bc      	b.n	800af42 <_printf_i+0x146>
 800afc8:	6833      	ldr	r3, [r6, #0]
 800afca:	2100      	movs	r1, #0
 800afcc:	1d1a      	adds	r2, r3, #4
 800afce:	6032      	str	r2, [r6, #0]
 800afd0:	681e      	ldr	r6, [r3, #0]
 800afd2:	6862      	ldr	r2, [r4, #4]
 800afd4:	4630      	mov	r0, r6
 800afd6:	f000 f859 	bl	800b08c <memchr>
 800afda:	b108      	cbz	r0, 800afe0 <_printf_i+0x1e4>
 800afdc:	1b80      	subs	r0, r0, r6
 800afde:	6060      	str	r0, [r4, #4]
 800afe0:	6863      	ldr	r3, [r4, #4]
 800afe2:	6123      	str	r3, [r4, #16]
 800afe4:	2300      	movs	r3, #0
 800afe6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afea:	e7aa      	b.n	800af42 <_printf_i+0x146>
 800afec:	6923      	ldr	r3, [r4, #16]
 800afee:	4632      	mov	r2, r6
 800aff0:	4649      	mov	r1, r9
 800aff2:	4640      	mov	r0, r8
 800aff4:	47d0      	blx	sl
 800aff6:	3001      	adds	r0, #1
 800aff8:	d0ad      	beq.n	800af56 <_printf_i+0x15a>
 800affa:	6823      	ldr	r3, [r4, #0]
 800affc:	079b      	lsls	r3, r3, #30
 800affe:	d413      	bmi.n	800b028 <_printf_i+0x22c>
 800b000:	68e0      	ldr	r0, [r4, #12]
 800b002:	9b03      	ldr	r3, [sp, #12]
 800b004:	4298      	cmp	r0, r3
 800b006:	bfb8      	it	lt
 800b008:	4618      	movlt	r0, r3
 800b00a:	e7a6      	b.n	800af5a <_printf_i+0x15e>
 800b00c:	2301      	movs	r3, #1
 800b00e:	4632      	mov	r2, r6
 800b010:	4649      	mov	r1, r9
 800b012:	4640      	mov	r0, r8
 800b014:	47d0      	blx	sl
 800b016:	3001      	adds	r0, #1
 800b018:	d09d      	beq.n	800af56 <_printf_i+0x15a>
 800b01a:	3501      	adds	r5, #1
 800b01c:	68e3      	ldr	r3, [r4, #12]
 800b01e:	9903      	ldr	r1, [sp, #12]
 800b020:	1a5b      	subs	r3, r3, r1
 800b022:	42ab      	cmp	r3, r5
 800b024:	dcf2      	bgt.n	800b00c <_printf_i+0x210>
 800b026:	e7eb      	b.n	800b000 <_printf_i+0x204>
 800b028:	2500      	movs	r5, #0
 800b02a:	f104 0619 	add.w	r6, r4, #25
 800b02e:	e7f5      	b.n	800b01c <_printf_i+0x220>
 800b030:	0800b4ea 	.word	0x0800b4ea
 800b034:	0800b4fb 	.word	0x0800b4fb

0800b038 <memmove>:
 800b038:	4288      	cmp	r0, r1
 800b03a:	b510      	push	{r4, lr}
 800b03c:	eb01 0402 	add.w	r4, r1, r2
 800b040:	d902      	bls.n	800b048 <memmove+0x10>
 800b042:	4284      	cmp	r4, r0
 800b044:	4623      	mov	r3, r4
 800b046:	d807      	bhi.n	800b058 <memmove+0x20>
 800b048:	1e43      	subs	r3, r0, #1
 800b04a:	42a1      	cmp	r1, r4
 800b04c:	d008      	beq.n	800b060 <memmove+0x28>
 800b04e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b052:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b056:	e7f8      	b.n	800b04a <memmove+0x12>
 800b058:	4402      	add	r2, r0
 800b05a:	4601      	mov	r1, r0
 800b05c:	428a      	cmp	r2, r1
 800b05e:	d100      	bne.n	800b062 <memmove+0x2a>
 800b060:	bd10      	pop	{r4, pc}
 800b062:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b066:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b06a:	e7f7      	b.n	800b05c <memmove+0x24>

0800b06c <_sbrk_r>:
 800b06c:	b538      	push	{r3, r4, r5, lr}
 800b06e:	2300      	movs	r3, #0
 800b070:	4d05      	ldr	r5, [pc, #20]	@ (800b088 <_sbrk_r+0x1c>)
 800b072:	4604      	mov	r4, r0
 800b074:	4608      	mov	r0, r1
 800b076:	602b      	str	r3, [r5, #0]
 800b078:	f7f7 f8cc 	bl	8002214 <_sbrk>
 800b07c:	1c43      	adds	r3, r0, #1
 800b07e:	d102      	bne.n	800b086 <_sbrk_r+0x1a>
 800b080:	682b      	ldr	r3, [r5, #0]
 800b082:	b103      	cbz	r3, 800b086 <_sbrk_r+0x1a>
 800b084:	6023      	str	r3, [r4, #0]
 800b086:	bd38      	pop	{r3, r4, r5, pc}
 800b088:	20000aac 	.word	0x20000aac

0800b08c <memchr>:
 800b08c:	b2c9      	uxtb	r1, r1
 800b08e:	4603      	mov	r3, r0
 800b090:	4402      	add	r2, r0
 800b092:	b510      	push	{r4, lr}
 800b094:	4293      	cmp	r3, r2
 800b096:	4618      	mov	r0, r3
 800b098:	d101      	bne.n	800b09e <memchr+0x12>
 800b09a:	2000      	movs	r0, #0
 800b09c:	e003      	b.n	800b0a6 <memchr+0x1a>
 800b09e:	7804      	ldrb	r4, [r0, #0]
 800b0a0:	3301      	adds	r3, #1
 800b0a2:	428c      	cmp	r4, r1
 800b0a4:	d1f6      	bne.n	800b094 <memchr+0x8>
 800b0a6:	bd10      	pop	{r4, pc}

0800b0a8 <memcpy>:
 800b0a8:	440a      	add	r2, r1
 800b0aa:	1e43      	subs	r3, r0, #1
 800b0ac:	4291      	cmp	r1, r2
 800b0ae:	d100      	bne.n	800b0b2 <memcpy+0xa>
 800b0b0:	4770      	bx	lr
 800b0b2:	b510      	push	{r4, lr}
 800b0b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0b8:	4291      	cmp	r1, r2
 800b0ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0be:	d1f9      	bne.n	800b0b4 <memcpy+0xc>
 800b0c0:	bd10      	pop	{r4, pc}

0800b0c2 <_realloc_r>:
 800b0c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0c6:	4607      	mov	r7, r0
 800b0c8:	4614      	mov	r4, r2
 800b0ca:	460d      	mov	r5, r1
 800b0cc:	b921      	cbnz	r1, 800b0d8 <_realloc_r+0x16>
 800b0ce:	4611      	mov	r1, r2
 800b0d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0d4:	f7ff bc3c 	b.w	800a950 <_malloc_r>
 800b0d8:	b92a      	cbnz	r2, 800b0e6 <_realloc_r+0x24>
 800b0da:	4625      	mov	r5, r4
 800b0dc:	f7ff fbcc 	bl	800a878 <_free_r>
 800b0e0:	4628      	mov	r0, r5
 800b0e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0e6:	f000 f81a 	bl	800b11e <_malloc_usable_size_r>
 800b0ea:	4284      	cmp	r4, r0
 800b0ec:	4606      	mov	r6, r0
 800b0ee:	d802      	bhi.n	800b0f6 <_realloc_r+0x34>
 800b0f0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b0f4:	d8f4      	bhi.n	800b0e0 <_realloc_r+0x1e>
 800b0f6:	4621      	mov	r1, r4
 800b0f8:	4638      	mov	r0, r7
 800b0fa:	f7ff fc29 	bl	800a950 <_malloc_r>
 800b0fe:	4680      	mov	r8, r0
 800b100:	b908      	cbnz	r0, 800b106 <_realloc_r+0x44>
 800b102:	4645      	mov	r5, r8
 800b104:	e7ec      	b.n	800b0e0 <_realloc_r+0x1e>
 800b106:	42b4      	cmp	r4, r6
 800b108:	4622      	mov	r2, r4
 800b10a:	4629      	mov	r1, r5
 800b10c:	bf28      	it	cs
 800b10e:	4632      	movcs	r2, r6
 800b110:	f7ff ffca 	bl	800b0a8 <memcpy>
 800b114:	4629      	mov	r1, r5
 800b116:	4638      	mov	r0, r7
 800b118:	f7ff fbae 	bl	800a878 <_free_r>
 800b11c:	e7f1      	b.n	800b102 <_realloc_r+0x40>

0800b11e <_malloc_usable_size_r>:
 800b11e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b122:	1f18      	subs	r0, r3, #4
 800b124:	2b00      	cmp	r3, #0
 800b126:	bfbc      	itt	lt
 800b128:	580b      	ldrlt	r3, [r1, r0]
 800b12a:	18c0      	addlt	r0, r0, r3
 800b12c:	4770      	bx	lr
	...

0800b130 <_init>:
 800b130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b132:	bf00      	nop
 800b134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b136:	bc08      	pop	{r3}
 800b138:	469e      	mov	lr, r3
 800b13a:	4770      	bx	lr

0800b13c <_fini>:
 800b13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b13e:	bf00      	nop
 800b140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b142:	bc08      	pop	{r3}
 800b144:	469e      	mov	lr, r3
 800b146:	4770      	bx	lr
