Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Nov 15 14:46:48 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_char_timing_summary_routed.rpt -pb send_char_timing_summary_routed.pb -rpx send_char_timing_summary_routed.rpx -warn_on_violation
| Design       : send_char
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_button_detector/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.266        0.000                      0                   75        0.154        0.000                      0                   75        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.266        0.000                      0                   75        0.154        0.000                      0                   75        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 2.005ns (55.053%)  route 1.637ns (44.947%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_button_detector/CLK
    SLICE_X3Y48          FDCE                                         r  U_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.817     6.433    U_button_detector/r_counter[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.089 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.089    U_button_detector/r_counter0_carry_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.204    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  U_button_detector/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.318    U_button_detector/r_counter0_carry__1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.652 r  U_button_detector/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.819     8.471    U_button_detector/data0[14]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.331     8.802 r  U_button_detector/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.802    U_button_detector/r_counter_0[14]
    SLICE_X4Y50          FDCE                                         r  U_button_detector/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    U_button_detector/CLK
    SLICE_X4Y50          FDCE                                         r  U_button_detector/r_counter_reg[14]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)        0.075    15.068    U_button_detector/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 1.747ns (51.656%)  route 1.635ns (48.344%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_button_detector/CLK
    SLICE_X3Y48          FDCE                                         r  U_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.817     6.433    U_button_detector/r_counter[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.089 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.089    U_button_detector/r_counter0_carry_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.204    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.426 r  U_button_detector/r_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.817     8.243    U_button_detector/data0[9]
    SLICE_X3Y50          LUT5 (Prop_lut5_I4_O)        0.299     8.542 r  U_button_detector/r_counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.542    U_button_detector/r_counter_0[9]
    SLICE_X3Y50          FDCE                                         r  U_button_detector/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.510    14.851    U_button_detector/CLK
    SLICE_X3Y50          FDCE                                         r  U_button_detector/r_counter_reg[9]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X3Y50          FDCE (Setup_fdce_C_D)        0.029    15.024    U_button_detector/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.881ns (56.294%)  route 1.460ns (43.706%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_button_detector/CLK
    SLICE_X3Y48          FDCE                                         r  U_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.817     6.433    U_button_detector/r_counter[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.089 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.089    U_button_detector/r_counter0_carry_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.204    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  U_button_detector/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.318    U_button_detector/r_counter0_carry__1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.557 r  U_button_detector/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.643     8.200    U_button_detector/data0[15]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.302     8.502 r  U_button_detector/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.502    U_button_detector/r_counter_0[15]
    SLICE_X4Y50          FDCE                                         r  U_button_detector/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    U_button_detector/CLK
    SLICE_X4Y50          FDCE                                         r  U_button_detector/r_counter_reg[15]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)        0.031    15.024    U_button_detector/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 1.731ns (50.759%)  route 1.679ns (49.241%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_button_detector/CLK
    SLICE_X3Y48          FDCE                                         r  U_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.817     6.433    U_button_detector/r_counter[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.089 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.089    U_button_detector/r_counter0_carry_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.402 r  U_button_detector/r_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.862     8.265    U_button_detector/data0[8]
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.306     8.571 r  U_button_detector/r_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.571    U_button_detector/r_counter_0[8]
    SLICE_X4Y49          FDCE                                         r  U_button_detector/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.518    14.859    U_button_detector/CLK
    SLICE_X4Y49          FDCE                                         r  U_button_detector/r_counter_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)        0.031    15.115    U_button_detector/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.749ns (51.929%)  route 1.619ns (48.071%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_button_detector/CLK
    SLICE_X3Y48          FDCE                                         r  U_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.817     6.433    U_button_detector/r_counter[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.089 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.089    U_button_detector/r_counter0_carry_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.423 r  U_button_detector/r_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.802     8.225    U_button_detector/data0[6]
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.303     8.528 r  U_button_detector/r_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.528    U_button_detector/r_counter_0[6]
    SLICE_X4Y49          FDCE                                         r  U_button_detector/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.518    14.859    U_button_detector/CLK
    SLICE_X4Y49          FDCE                                         r  U_button_detector/r_counter_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)        0.029    15.113    U_button_detector/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.585    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.845ns (55.563%)  route 1.476ns (44.437%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_button_detector/CLK
    SLICE_X3Y48          FDCE                                         r  U_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.817     6.433    U_button_detector/r_counter[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.089 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.089    U_button_detector/r_counter0_carry_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.204    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.517 r  U_button_detector/r_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.658     8.175    U_button_detector/data0[12]
    SLICE_X6Y50          LUT5 (Prop_lut5_I4_O)        0.306     8.481 r  U_button_detector/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.481    U_button_detector/r_counter_0[12]
    SLICE_X6Y50          FDCE                                         r  U_button_detector/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    U_button_detector/CLK
    SLICE_X6Y50          FDCE                                         r  U_button_detector/r_counter_reg[12]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X6Y50          FDCE (Setup_fdce_C_D)        0.081    15.074    U_button_detector/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.861ns (56.740%)  route 1.419ns (43.260%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_button_detector/CLK
    SLICE_X3Y48          FDCE                                         r  U_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.817     6.433    U_button_detector/r_counter[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.089 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.089    U_button_detector/r_counter0_carry_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.204    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  U_button_detector/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.318    U_button_detector/r_counter0_carry__1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.540 r  U_button_detector/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.601     8.141    U_button_detector/data0[13]
    SLICE_X6Y50          LUT5 (Prop_lut5_I4_O)        0.299     8.440 r  U_button_detector/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.440    U_button_detector/r_counter_0[13]
    SLICE_X6Y50          FDCE                                         r  U_button_detector/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    U_button_detector/CLK
    SLICE_X6Y50          FDCE                                         r  U_button_detector/r_counter_reg[13]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X6Y50          FDCE (Setup_fdce_C_D)        0.079    15.072    U_button_detector/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.766ns (24.820%)  route 2.320ns (75.180%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.638     5.159    U_uart/U_baudrate_generator/CLK
    SLICE_X2Y45          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDCE (Prop_fdce_C_Q)         0.518     5.677 f  U_uart/U_baudrate_generator/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.882     6.559    U_uart/U_baudrate_generator/r_counter_reg_n_0_[5]
    SLICE_X2Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.683 f  U_uart/U_baudrate_generator/r_counter[0]_i_2/O
                         net (fo=2, routed)           0.452     7.135    U_uart/U_baudrate_generator/r_counter[0]_i_2_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.124     7.259 r  U_uart/U_baudrate_generator/r_counter[9]_i_2/O
                         net (fo=5, routed)           0.986     8.245    U_uart/U_baudrate_generator/r_tick
    SLICE_X5Y55          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    U_uart/U_baudrate_generator/CLK
    SLICE_X5Y55          FDCE                                         r  U_uart/U_baudrate_generator/r_tick_reg/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)       -0.067    14.925    U_uart/U_baudrate_generator/r_tick_reg
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.633ns (49.980%)  route 1.634ns (50.020%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_button_detector/CLK
    SLICE_X3Y48          FDCE                                         r  U_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.817     6.433    U_button_detector/r_counter[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.089 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.089    U_button_detector/r_counter0_carry_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.311 r  U_button_detector/r_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.817     8.129    U_button_detector/data0[5]
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.299     8.428 r  U_button_detector/r_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.428    U_button_detector/r_counter_0[5]
    SLICE_X3Y49          FDCE                                         r  U_button_detector/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.520    14.861    U_button_detector/CLK
    SLICE_X3Y49          FDCE                                         r  U_button_detector/r_counter_reg[5]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y49          FDCE (Setup_fdce_C_D)        0.029    15.129    U_button_detector/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  6.701    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 U_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.767ns (55.664%)  route 1.407ns (44.336%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.639     5.160    U_button_detector/CLK
    SLICE_X3Y48          FDCE                                         r  U_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.456     5.616 r  U_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.817     6.433    U_button_detector/r_counter[1]
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.089 r  U_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.089    U_button_detector/r_counter0_carry_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.203 r  U_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.204    U_button_detector/r_counter0_carry__0_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.443 r  U_button_detector/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.590     8.033    U_button_detector/data0[11]
    SLICE_X6Y50          LUT5 (Prop_lut5_I4_O)        0.302     8.335 r  U_button_detector/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.335    U_button_detector/r_counter_0[11]
    SLICE_X6Y50          FDCE                                         r  U_button_detector/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.508    14.849    U_button_detector/CLK
    SLICE_X6Y50          FDCE                                         r  U_button_detector/r_counter_reg[11]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X6Y50          FDCE (Setup_fdce_C_D)        0.077    15.070    U_button_detector/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  6.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_button_detector/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.231ns (44.649%)  route 0.286ns (55.351%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.594     1.477    U_button_detector/CLK
    SLICE_X3Y50          FDCE                                         r  U_button_detector/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_button_detector/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.130     1.748    U_button_detector/r_counter[10]
    SLICE_X4Y49          LUT4 (Prop_lut4_I2_O)        0.045     1.793 r  U_button_detector/r_counter[16]_i_5/O
                         net (fo=17, routed)          0.156     1.950    U_button_detector/r_counter[16]_i_5_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.995 r  U_button_detector/r_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.995    U_button_detector/r_counter_0[8]
    SLICE_X4Y49          FDCE                                         r  U_button_detector/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.865     1.992    U_button_detector/CLK
    SLICE_X4Y49          FDCE                                         r  U_button_detector/r_counter_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.092     1.840    U_button_detector/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 send_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  send_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  send_data_reg_reg[6]/Q
                         net (fo=4, routed)           0.148     1.763    U_uart/U_transmitter/Q[6]
    SLICE_X6Y54          LUT3 (Prop_lut3_I2_O)        0.045     1.808 r  U_uart/U_transmitter/tx_temp_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.808    U_uart/U_transmitter/tx_temp_data_next[6]
    SLICE_X6Y54          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.989    U_uart/U_transmitter/CLK
    SLICE_X6Y54          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[6]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y54          FDCE (Hold_fdce_C_D)         0.121     1.611    U_uart/U_transmitter/tx_temp_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 send_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_data_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  send_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  send_data_reg_reg[3]/Q
                         net (fo=10, routed)          0.132     1.747    send_data_reg[3]
    SLICE_X4Y54          LUT5 (Prop_lut5_I2_O)        0.045     1.792 r  send_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.792    send_data_next[5]
    SLICE_X4Y54          FDPE                                         r  send_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y54          FDPE                                         r  send_data_reg_reg[5]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X4Y54          FDPE (Hold_fdpe_C_D)         0.091     1.578    send_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 send_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.349%)  route 0.179ns (48.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  send_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  send_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.179     1.794    U_uart/U_transmitter/Q[7]
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.048     1.842 r  U_uart/U_transmitter/tx_temp_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.842    U_uart/U_transmitter/tx_temp_data_next[7]
    SLICE_X6Y54          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.989    U_uart/U_transmitter/CLK
    SLICE_X6Y54          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[7]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y54          FDCE (Hold_fdce_C_D)         0.131     1.621    U_uart/U_transmitter/tx_temp_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/tx_temp_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    U_uart/U_transmitter/CLK
    SLICE_X6Y54          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_uart/U_transmitter/tx_temp_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.151     1.790    U_uart/U_transmitter/tx_temp_data_reg_reg_n_0_[0]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.045     1.835 r  U_uart/U_transmitter/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_uart/U_transmitter/tx_next
    SLICE_X6Y56          FDCE                                         r  U_uart/U_transmitter/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.989    U_uart/U_transmitter/CLK
    SLICE_X6Y56          FDCE                                         r  U_uart/U_transmitter/tx_reg_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y56          FDCE (Hold_fdce_C_D)         0.121     1.611    U_uart/U_transmitter/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 send_data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  send_data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  send_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.134     1.749    send_data_reg[7]
    SLICE_X5Y54          LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  send_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.794    send_data_next[7]
    SLICE_X5Y54          FDCE                                         r  send_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  send_data_reg_reg[7]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.092     1.566    send_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 U_uart/U_baudrate_generator/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_baudrate_generator/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.523%)  route 0.137ns (42.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.595     1.478    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y45          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_uart/U_baudrate_generator/r_counter_reg[6]/Q
                         net (fo=5, routed)           0.137     1.756    U_uart/U_baudrate_generator/r_counter_reg_n_0_[6]
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.045     1.801 r  U_uart/U_baudrate_generator/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_uart/U_baudrate_generator/r_counter[6]
    SLICE_X3Y45          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.866     1.993    U_uart/U_baudrate_generator/CLK
    SLICE_X3Y45          FDCE                                         r  U_uart/U_baudrate_generator/r_counter_reg[6]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.092     1.570    U_uart/U_baudrate_generator/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 send_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_data_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.719%)  route 0.167ns (47.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  send_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  send_data_reg_reg[3]/Q
                         net (fo=10, routed)          0.167     1.782    send_data_reg[3]
    SLICE_X4Y53          LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  send_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.827    send_data_next[4]
    SLICE_X4Y53          FDPE                                         r  send_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y53          FDPE                                         r  send_data_reg_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X4Y53          FDPE (Hold_fdpe_C_D)         0.092     1.582    send_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 send_data_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_temp_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.670%)  route 0.196ns (51.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X4Y53          FDPE                                         r  send_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  send_data_reg_reg[4]/Q
                         net (fo=10, routed)          0.196     1.811    U_uart/U_transmitter/Q[4]
    SLICE_X6Y54          LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  U_uart/U_transmitter/tx_temp_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.856    U_uart/U_transmitter/tx_temp_data_next[4]
    SLICE_X6Y54          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.861     1.989    U_uart/U_transmitter/CLK
    SLICE_X6Y54          FDCE                                         r  U_uart/U_transmitter/tx_temp_data_reg_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y54          FDCE (Hold_fdce_C_D)         0.121     1.611    U_uart/U_transmitter/tx_temp_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_button_detector/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.218%)  route 0.373ns (61.782%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.596     1.479    U_button_detector/CLK
    SLICE_X3Y48          FDCE                                         r  U_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 f  U_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.228     1.848    U_button_detector/r_counter[1]
    SLICE_X4Y50          LUT5 (Prop_lut5_I4_O)        0.045     1.893 r  U_button_detector/r_counter[16]_i_3/O
                         net (fo=17, routed)          0.145     2.039    U_button_detector/r_counter[16]_i_3_n_0
    SLICE_X4Y50          LUT5 (Prop_lut5_I1_O)        0.045     2.084 r  U_button_detector/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.084    U_button_detector/r_counter_0[16]
    SLICE_X4Y50          FDCE                                         r  U_button_detector/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.863     1.990    U_button_detector/CLK
    SLICE_X4Y50          FDCE                                         r  U_button_detector/r_counter_reg[16]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X4Y50          FDCE (Hold_fdce_C_D)         0.092     1.838    U_button_detector/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y52    U_button_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y50    U_button_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y50    U_button_detector/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y50    U_button_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y50    U_button_detector/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y50    U_button_detector/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y50    U_button_detector/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y50    U_button_detector/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y50    U_button_detector/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y55    U_uart/U_baudrate_generator/r_tick_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55    U_uart/U_transmitter/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y56    U_uart/U_transmitter/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y56    U_uart/U_transmitter/bit_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55    U_uart/U_transmitter/bit_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55    U_uart/U_transmitter/bit_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y54    U_uart/U_transmitter/tick_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y55    U_uart/U_transmitter/tick_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y55    U_uart/U_transmitter/tick_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y55    U_uart/U_transmitter/tick_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y52    U_button_detector/edge_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    U_button_detector/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y50    U_button_detector/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    U_button_detector/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    U_button_detector/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    U_button_detector/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    U_button_detector/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    U_button_detector/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y50    U_button_detector/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48    U_button_detector/r_counter_reg[1]/C



