Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Mar  3 11:35:12 2017
| Host         : Elsa running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GrayCounter_System_timing_summary_routed.rpt -rpx GrayCounter_System_timing_summary_routed.rpx
| Design       : GrayCounter_System
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.143        0.000                      0                  273        0.162        0.000                      0                  273        4.500        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.143        0.000                      0                  273        0.162        0.000                      0                  273        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 pulse_inst_upper/count_2_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst_upper/count_2_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.625ns (33.978%)  route 3.158ns (66.022%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 15.154 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.854     5.616    pulse_inst_upper/clk
    SLICE_X111Y78        FDPE                                         r  pulse_inst_upper/count_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.456     6.072 r  pulse_inst_upper/count_2_reg[23]/Q
                         net (fo=2, routed)           1.274     7.346    pulse_inst_upper/count_2_reg_n_0_[23]
    SLICE_X113Y77        LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  pulse_inst_upper/count_21_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     7.470    pulse_inst_upper/count_21_carry__0_i_1__0_n_0
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.871 r  pulse_inst_upper/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.871    pulse_inst_upper/count_21_carry__0_n_0
    SLICE_X113Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.142 f  pulse_inst_upper/count_21_carry__1/CO[0]
                         net (fo=28, routed)          1.884    10.026    pulse_inst_upper/count_21_carry__1_n_3
    SLICE_X113Y74        LUT3 (Prop_lut3_I0_O)        0.373    10.399 r  pulse_inst_upper/count_2[0]_i_1/O
                         net (fo=1, routed)           0.000    10.399    pulse_inst_upper/count_2[0]_i_1_n_0
    SLICE_X113Y74        FDPE                                         r  pulse_inst_upper/count_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.672    15.154    pulse_inst_upper/clk
    SLICE_X113Y74        FDPE                                         r  pulse_inst_upper/count_2_reg[0]/C
                         clock pessimism              0.394    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X113Y74        FDPE (Setup_fdpe_C_D)        0.029    15.542    pulse_inst_upper/count_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.542    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 pulse_inst_upper/count_2_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst_upper/count_2_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.625ns (33.985%)  route 3.157ns (66.015%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 15.154 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.854     5.616    pulse_inst_upper/clk
    SLICE_X111Y78        FDPE                                         r  pulse_inst_upper/count_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.456     6.072 r  pulse_inst_upper/count_2_reg[23]/Q
                         net (fo=2, routed)           1.274     7.346    pulse_inst_upper/count_2_reg_n_0_[23]
    SLICE_X113Y77        LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  pulse_inst_upper/count_21_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     7.470    pulse_inst_upper/count_21_carry__0_i_1__0_n_0
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.871 r  pulse_inst_upper/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.871    pulse_inst_upper/count_21_carry__0_n_0
    SLICE_X113Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.142 f  pulse_inst_upper/count_21_carry__1/CO[0]
                         net (fo=28, routed)          1.883    10.025    pulse_inst_upper/count_21_carry__1_n_3
    SLICE_X113Y74        LUT3 (Prop_lut3_I0_O)        0.373    10.398 r  pulse_inst_upper/count_2[2]_i_1/O
                         net (fo=1, routed)           0.000    10.398    pulse_inst_upper/count_2[2]_i_1_n_0
    SLICE_X113Y74        FDPE                                         r  pulse_inst_upper/count_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.672    15.154    pulse_inst_upper/clk
    SLICE_X113Y74        FDPE                                         r  pulse_inst_upper/count_2_reg[2]/C
                         clock pessimism              0.394    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X113Y74        FDPE (Setup_fdpe_C_D)        0.031    15.544    pulse_inst_upper/count_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 pulse_inst_upper/count_2_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst_upper/count_2_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.653ns (34.362%)  route 3.158ns (65.638%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 15.154 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.854     5.616    pulse_inst_upper/clk
    SLICE_X111Y78        FDPE                                         r  pulse_inst_upper/count_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.456     6.072 r  pulse_inst_upper/count_2_reg[23]/Q
                         net (fo=2, routed)           1.274     7.346    pulse_inst_upper/count_2_reg_n_0_[23]
    SLICE_X113Y77        LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  pulse_inst_upper/count_21_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     7.470    pulse_inst_upper/count_21_carry__0_i_1__0_n_0
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.871 r  pulse_inst_upper/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.871    pulse_inst_upper/count_21_carry__0_n_0
    SLICE_X113Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.142 f  pulse_inst_upper/count_21_carry__1/CO[0]
                         net (fo=28, routed)          1.884    10.026    pulse_inst_upper/count_21_carry__1_n_3
    SLICE_X113Y74        LUT3 (Prop_lut3_I0_O)        0.401    10.427 r  pulse_inst_upper/count_2[1]_i_1/O
                         net (fo=1, routed)           0.000    10.427    pulse_inst_upper/count_2[1]_i_1_n_0
    SLICE_X113Y74        FDPE                                         r  pulse_inst_upper/count_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.672    15.154    pulse_inst_upper/clk
    SLICE_X113Y74        FDPE                                         r  pulse_inst_upper/count_2_reg[1]/C
                         clock pessimism              0.394    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X113Y74        FDPE (Setup_fdpe_C_D)        0.075    15.588    pulse_inst_upper/count_2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 pulse_inst_upper/count_2_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst_upper/count_2_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.653ns (34.369%)  route 3.157ns (65.631%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 15.154 - 10.000 ) 
    Source Clock Delay      (SCD):    5.616ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.854     5.616    pulse_inst_upper/clk
    SLICE_X111Y78        FDPE                                         r  pulse_inst_upper/count_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.456     6.072 r  pulse_inst_upper/count_2_reg[23]/Q
                         net (fo=2, routed)           1.274     7.346    pulse_inst_upper/count_2_reg_n_0_[23]
    SLICE_X113Y77        LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  pulse_inst_upper/count_21_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     7.470    pulse_inst_upper/count_21_carry__0_i_1__0_n_0
    SLICE_X113Y77        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.871 r  pulse_inst_upper/count_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.871    pulse_inst_upper/count_21_carry__0_n_0
    SLICE_X113Y78        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.142 f  pulse_inst_upper/count_21_carry__1/CO[0]
                         net (fo=28, routed)          1.883    10.025    pulse_inst_upper/count_21_carry__1_n_3
    SLICE_X113Y74        LUT3 (Prop_lut3_I0_O)        0.401    10.426 r  pulse_inst_upper/count_2[3]_i_1/O
                         net (fo=1, routed)           0.000    10.426    pulse_inst_upper/count_2[3]_i_1_n_0
    SLICE_X113Y74        FDPE                                         r  pulse_inst_upper/count_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.672    15.154    pulse_inst_upper/clk
    SLICE_X113Y74        FDPE                                         r  pulse_inst_upper/count_2_reg[3]/C
                         clock pessimism              0.394    15.548    
                         clock uncertainty           -0.035    15.513    
    SLICE_X113Y74        FDPE (Setup_fdpe_C_D)        0.075    15.588    pulse_inst_upper/count_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 pulse_inst/count_1_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[25]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.890ns (19.826%)  route 3.599ns (80.174%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.779     5.541    pulse_inst/clk
    SLICE_X102Y67        FDPE                                         r  pulse_inst/count_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDPE (Prop_fdpe_C_Q)         0.518     6.059 r  pulse_inst/count_1_reg[1]/Q
                         net (fo=2, routed)           0.843     6.903    pulse_inst/count_1[1]
    SLICE_X102Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.027 f  pulse_inst/cmax_2[27]_i_8/O
                         net (fo=1, routed)           0.670     7.697    pulse_inst/cmax_2[27]_i_8_n_0
    SLICE_X102Y68        LUT6 (Prop_lut6_I4_O)        0.124     7.821 r  pulse_inst/cmax_2[27]_i_3/O
                         net (fo=28, routed)          1.420     9.241    pulse_inst/cmax_2[27]_i_3_n_0
    SLICE_X106Y71        LUT6 (Prop_lut6_I1_O)        0.124     9.365 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.665    10.030    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X109Y69        FDPE                                         r  pulse_inst/cmax_2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X109Y69        FDPE                                         r  pulse_inst/cmax_2_reg[25]/C
                         clock pessimism              0.394    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X109Y69        FDPE (Setup_fdpe_C_CE)      -0.205    15.311    pulse_inst/cmax_2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 pulse_inst/count_1_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.890ns (20.066%)  route 3.545ns (79.934%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.779     5.541    pulse_inst/clk
    SLICE_X102Y67        FDPE                                         r  pulse_inst/count_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDPE (Prop_fdpe_C_Q)         0.518     6.059 r  pulse_inst/count_1_reg[1]/Q
                         net (fo=2, routed)           0.843     6.903    pulse_inst/count_1[1]
    SLICE_X102Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.027 f  pulse_inst/cmax_2[27]_i_8/O
                         net (fo=1, routed)           0.670     7.697    pulse_inst/cmax_2[27]_i_8_n_0
    SLICE_X102Y68        LUT6 (Prop_lut6_I4_O)        0.124     7.821 r  pulse_inst/cmax_2[27]_i_3/O
                         net (fo=28, routed)          1.420     9.241    pulse_inst/cmax_2[27]_i_3_n_0
    SLICE_X106Y71        LUT6 (Prop_lut6_I1_O)        0.124     9.365 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.612     9.977    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X107Y69        FDCE                                         r  pulse_inst/cmax_2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X107Y69        FDCE                                         r  pulse_inst/cmax_2_reg[11]/C
                         clock pessimism              0.394    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X107Y69        FDCE (Setup_fdce_C_CE)      -0.205    15.311    pulse_inst/cmax_2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 pulse_inst/count_1_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.890ns (20.066%)  route 3.545ns (79.934%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.779     5.541    pulse_inst/clk
    SLICE_X102Y67        FDPE                                         r  pulse_inst/count_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDPE (Prop_fdpe_C_Q)         0.518     6.059 r  pulse_inst/count_1_reg[1]/Q
                         net (fo=2, routed)           0.843     6.903    pulse_inst/count_1[1]
    SLICE_X102Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.027 f  pulse_inst/cmax_2[27]_i_8/O
                         net (fo=1, routed)           0.670     7.697    pulse_inst/cmax_2[27]_i_8_n_0
    SLICE_X102Y68        LUT6 (Prop_lut6_I4_O)        0.124     7.821 r  pulse_inst/cmax_2[27]_i_3/O
                         net (fo=28, routed)          1.420     9.241    pulse_inst/cmax_2[27]_i_3_n_0
    SLICE_X106Y71        LUT6 (Prop_lut6_I1_O)        0.124     9.365 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.612     9.977    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X107Y69        FDCE                                         r  pulse_inst/cmax_2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X107Y69        FDCE                                         r  pulse_inst/cmax_2_reg[12]/C
                         clock pessimism              0.394    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X107Y69        FDCE (Setup_fdce_C_CE)      -0.205    15.311    pulse_inst/cmax_2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 pulse_inst/count_1_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.890ns (20.066%)  route 3.545ns (79.934%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.779     5.541    pulse_inst/clk
    SLICE_X102Y67        FDPE                                         r  pulse_inst/count_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDPE (Prop_fdpe_C_Q)         0.518     6.059 r  pulse_inst/count_1_reg[1]/Q
                         net (fo=2, routed)           0.843     6.903    pulse_inst/count_1[1]
    SLICE_X102Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.027 f  pulse_inst/cmax_2[27]_i_8/O
                         net (fo=1, routed)           0.670     7.697    pulse_inst/cmax_2[27]_i_8_n_0
    SLICE_X102Y68        LUT6 (Prop_lut6_I4_O)        0.124     7.821 r  pulse_inst/cmax_2[27]_i_3/O
                         net (fo=28, routed)          1.420     9.241    pulse_inst/cmax_2[27]_i_3_n_0
    SLICE_X106Y71        LUT6 (Prop_lut6_I1_O)        0.124     9.365 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.612     9.977    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X107Y69        FDPE                                         r  pulse_inst/cmax_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X107Y69        FDPE                                         r  pulse_inst/cmax_2_reg[4]/C
                         clock pessimism              0.394    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X107Y69        FDPE (Setup_fdpe_C_CE)      -0.205    15.311    pulse_inst/cmax_2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 pulse_inst/count_1_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.890ns (20.066%)  route 3.545ns (79.934%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.779     5.541    pulse_inst/clk
    SLICE_X102Y67        FDPE                                         r  pulse_inst/count_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDPE (Prop_fdpe_C_Q)         0.518     6.059 r  pulse_inst/count_1_reg[1]/Q
                         net (fo=2, routed)           0.843     6.903    pulse_inst/count_1[1]
    SLICE_X102Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.027 f  pulse_inst/cmax_2[27]_i_8/O
                         net (fo=1, routed)           0.670     7.697    pulse_inst/cmax_2[27]_i_8_n_0
    SLICE_X102Y68        LUT6 (Prop_lut6_I4_O)        0.124     7.821 r  pulse_inst/cmax_2[27]_i_3/O
                         net (fo=28, routed)          1.420     9.241    pulse_inst/cmax_2[27]_i_3_n_0
    SLICE_X106Y71        LUT6 (Prop_lut6_I1_O)        0.124     9.365 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.612     9.977    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X107Y69        FDPE                                         r  pulse_inst/cmax_2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X107Y69        FDPE                                         r  pulse_inst/cmax_2_reg[5]/C
                         clock pessimism              0.394    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X107Y69        FDPE (Setup_fdpe_C_CE)      -0.205    15.311    pulse_inst/cmax_2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 pulse_inst/count_1_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.890ns (20.066%)  route 3.545ns (79.934%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.779     5.541    pulse_inst/clk
    SLICE_X102Y67        FDPE                                         r  pulse_inst/count_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y67        FDPE (Prop_fdpe_C_Q)         0.518     6.059 r  pulse_inst/count_1_reg[1]/Q
                         net (fo=2, routed)           0.843     6.903    pulse_inst/count_1[1]
    SLICE_X102Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.027 f  pulse_inst/cmax_2[27]_i_8/O
                         net (fo=1, routed)           0.670     7.697    pulse_inst/cmax_2[27]_i_8_n_0
    SLICE_X102Y68        LUT6 (Prop_lut6_I4_O)        0.124     7.821 r  pulse_inst/cmax_2[27]_i_3/O
                         net (fo=28, routed)          1.420     9.241    pulse_inst/cmax_2[27]_i_3_n_0
    SLICE_X106Y71        LUT6 (Prop_lut6_I1_O)        0.124     9.365 r  pulse_inst/cmax_2[27]_i_1/O
                         net (fo=28, routed)          0.612     9.977    pulse_inst/cmax_2[27]_i_1_n_0
    SLICE_X107Y69        FDPE                                         r  pulse_inst/cmax_2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.675    15.157    pulse_inst/clk
    SLICE_X107Y69        FDPE                                         r  pulse_inst/cmax_2_reg[6]/C
                         clock pessimism              0.394    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X107Y69        FDPE (Setup_fdpe_C_CE)      -0.205    15.311    pulse_inst/cmax_2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -9.977    
  -------------------------------------------------------------------
                         slack                                  5.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 onehot_inst/hot_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onehot_inst/hot_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.634     1.581    onehot_inst/clk
    SLICE_X111Y65        FDCE                                         r  onehot_inst/hot_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y65        FDCE (Prop_fdce_C_Q)         0.141     1.722 r  onehot_inst/hot_out_reg[6]/Q
                         net (fo=2, routed)           0.110     1.832    onehot_inst/Q[6]
    SLICE_X113Y65        FDCE                                         r  onehot_inst/hot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.904     2.098    onehot_inst/clk
    SLICE_X113Y65        FDCE                                         r  onehot_inst/hot_out_reg[7]/C
                         clock pessimism             -0.503     1.595    
    SLICE_X113Y65        FDCE (Hold_fdce_C_D)         0.075     1.670    onehot_inst/hot_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 pulse_inst/cmax_2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.190ns (60.858%)  route 0.122ns (39.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.627     1.574    pulse_inst/clk
    SLICE_X107Y71        FDCE                                         r  pulse_inst/cmax_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDCE (Prop_fdce_C_Q)         0.141     1.715 r  pulse_inst/cmax_2_reg[18]/Q
                         net (fo=3, routed)           0.122     1.837    pulse_inst/cmax_2_reg_n_0_[18]
    SLICE_X106Y71        LUT2 (Prop_lut2_I0_O)        0.049     1.886 r  pulse_inst/cmax_2[17]_i_1/O
                         net (fo=1, routed)           0.000     1.886    pulse_inst/p_1_in[17]
    SLICE_X106Y71        FDPE                                         r  pulse_inst/cmax_2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.895     2.089    pulse_inst/clk
    SLICE_X106Y71        FDPE                                         r  pulse_inst/cmax_2_reg[17]/C
                         clock pessimism             -0.502     1.587    
    SLICE_X106Y71        FDPE (Hold_fdpe_C_D)         0.107     1.694    pulse_inst/cmax_2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 graycounter_inst/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graycounter_inst/state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.441%)  route 0.156ns (45.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.633     1.580    graycounter_inst/clk
    SLICE_X111Y66        FDCE                                         r  graycounter_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.141     1.721 r  graycounter_inst/state_reg[0]/Q
                         net (fo=7, routed)           0.156     1.877    graycounter_inst/p_2_in
    SLICE_X112Y66        LUT6 (Prop_lut6_I3_O)        0.045     1.922 r  graycounter_inst/state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.922    graycounter_inst/p_16_out[5]
    SLICE_X112Y66        FDCE                                         r  graycounter_inst/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.903     2.097    graycounter_inst/clk
    SLICE_X112Y66        FDCE                                         r  graycounter_inst/state_reg[5]/C
                         clock pessimism             -0.503     1.594    
    SLICE_X112Y66        FDCE (Hold_fdce_C_D)         0.121     1.715    graycounter_inst/state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 onecold_inst/hotinst/hot_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onecold_inst/hotinst/hot_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.037%)  route 0.157ns (48.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.633     1.580    onecold_inst/hotinst/clk
    SLICE_X112Y66        FDCE                                         r  onecold_inst/hotinst/hot_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDCE (Prop_fdce_C_Q)         0.164     1.744 r  onecold_inst/hotinst/hot_out_reg[1]/Q
                         net (fo=2, routed)           0.157     1.901    onecold_inst/hotinst/hot_out_reg_n_0_[1]
    SLICE_X113Y66        FDCE                                         r  onecold_inst/hotinst/hot_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.903     2.097    onecold_inst/hotinst/clk
    SLICE_X113Y66        FDCE                                         r  onecold_inst/hotinst/hot_out_reg[2]/C
                         clock pessimism             -0.504     1.593    
    SLICE_X113Y66        FDCE (Hold_fdce_C_D)         0.075     1.668    onecold_inst/hotinst/hot_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 debounce_inst_upper/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inst_upper/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.039%)  route 0.186ns (49.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.629     1.576    debounce_inst_upper/clk
    SLICE_X113Y70        FDCE                                         r  debounce_inst_upper/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.141     1.717 r  debounce_inst_upper/count_reg[0]/Q
                         net (fo=34, routed)          0.186     1.903    debounce_inst_upper/count_reg_n_0_[0]
    SLICE_X112Y69        LUT6 (Prop_lut6_I4_O)        0.045     1.948 r  debounce_inst_upper/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.948    debounce_inst_upper/count[3]_i_1__0_n_0
    SLICE_X112Y69        FDCE                                         r  debounce_inst_upper/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.900     2.094    debounce_inst_upper/clk
    SLICE_X112Y69        FDCE                                         r  debounce_inst_upper/count_reg[3]/C
                         clock pessimism             -0.503     1.591    
    SLICE_X112Y69        FDCE (Hold_fdce_C_D)         0.120     1.711    debounce_inst_upper/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pulse_inst/cmax_2_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.701%)  route 0.170ns (47.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.627     1.574    pulse_inst/clk
    SLICE_X106Y71        FDPE                                         r  pulse_inst/cmax_2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y71        FDPE (Prop_fdpe_C_Q)         0.141     1.715 r  pulse_inst/cmax_2_reg[21]/Q
                         net (fo=3, routed)           0.170     1.885    debounce_inst/Q[6]
    SLICE_X107Y71        LUT2 (Prop_lut2_I1_O)        0.048     1.933 r  debounce_inst/cmax_2[20]_i_1/O
                         net (fo=1, routed)           0.000     1.933    pulse_inst/D[6]
    SLICE_X107Y71        FDCE                                         r  pulse_inst/cmax_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.895     2.089    pulse_inst/clk
    SLICE_X107Y71        FDCE                                         r  pulse_inst/cmax_2_reg[20]/C
                         clock pessimism             -0.502     1.587    
    SLICE_X107Y71        FDCE (Hold_fdce_C_D)         0.107     1.694    pulse_inst/cmax_2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 pulse_inst/cmax_2_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_inst/cmax_2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.132%)  route 0.185ns (49.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.627     1.574    pulse_inst/clk
    SLICE_X106Y71        FDPE                                         r  pulse_inst/cmax_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y71        FDPE (Prop_fdpe_C_Q)         0.141     1.715 r  pulse_inst/cmax_2_reg[14]/Q
                         net (fo=3, routed)           0.185     1.900    debounce_inst/Q[4]
    SLICE_X110Y71        LUT2 (Prop_lut2_I1_O)        0.045     1.945 r  debounce_inst/cmax_2[13]_i_1/O
                         net (fo=1, routed)           0.000     1.945    pulse_inst/D[4]
    SLICE_X110Y71        FDCE                                         r  pulse_inst/cmax_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.898     2.092    pulse_inst/clk
    SLICE_X110Y71        FDCE                                         r  pulse_inst/cmax_2_reg[13]/C
                         clock pessimism             -0.481     1.611    
    SLICE_X110Y71        FDCE (Hold_fdce_C_D)         0.091     1.702    pulse_inst/cmax_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 onehot_inst/hot_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onehot_inst/hot_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.342%)  route 0.177ns (55.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.634     1.581    onehot_inst/clk
    SLICE_X113Y65        FDCE                                         r  onehot_inst/hot_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDCE (Prop_fdce_C_Q)         0.141     1.722 r  onehot_inst/hot_out_reg[4]/Q
                         net (fo=2, routed)           0.177     1.899    onehot_inst/Q[4]
    SLICE_X112Y64        FDCE                                         r  onehot_inst/hot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.905     2.099    onehot_inst/clk
    SLICE_X112Y64        FDCE                                         r  onehot_inst/hot_out_reg[5]/C
                         clock pessimism             -0.503     1.596    
    SLICE_X112Y64        FDCE (Hold_fdce_C_D)         0.059     1.655    onehot_inst/hot_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 onecold_inst/hotinst/hot_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onecold_inst/hotinst/hot_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.957%)  route 0.123ns (49.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.633     1.580    onecold_inst/hotinst/clk
    SLICE_X113Y66        FDCE                                         r  onecold_inst/hotinst/hot_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDCE (Prop_fdce_C_Q)         0.128     1.708 r  onecold_inst/hotinst/hot_out_reg[2]/Q
                         net (fo=2, routed)           0.123     1.831    onecold_inst/hotinst/hot_out_reg_n_0_[2]
    SLICE_X113Y65        FDCE                                         r  onecold_inst/hotinst/hot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.904     2.098    onecold_inst/hotinst/clk
    SLICE_X113Y65        FDCE                                         r  onecold_inst/hotinst/hot_out_reg[3]/C
                         clock pessimism             -0.503     1.595    
    SLICE_X113Y65        FDCE (Hold_fdce_C_D)        -0.008     1.587    onecold_inst/hotinst/hot_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 bincounter_inst/bin_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bincounter_inst/bin_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.634     1.581    bincounter_inst/CLK
    SLICE_X111Y65        FDCE                                         r  bincounter_inst/bin_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y65        FDCE (Prop_fdce_C_Q)         0.141     1.722 r  bincounter_inst/bin_out_reg[6]/Q
                         net (fo=3, routed)           0.168     1.890    bincounter_inst/Q[6]
    SLICE_X111Y65        LUT5 (Prop_lut5_I1_O)        0.042     1.932 r  bincounter_inst/bin_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.932    bincounter_inst/p_0_in[7]
    SLICE_X111Y65        FDCE                                         r  bincounter_inst/bin_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.904     2.098    bincounter_inst/CLK
    SLICE_X111Y65        FDCE                                         r  bincounter_inst/bin_out_reg[7]/C
                         clock pessimism             -0.517     1.581    
    SLICE_X111Y65        FDCE (Hold_fdce_C_D)         0.107     1.688    bincounter_inst/bin_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y67  bincounter_inst/bin_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y67  bincounter_inst/bin_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y67  bincounter_inst/bin_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y67  bincounter_inst/bin_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y67  bincounter_inst/bin_out_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y66  bincounter_inst/bin_out_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y65  bincounter_inst/bin_out_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y65  bincounter_inst/bin_out_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X109Y63  debounce_inst/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y74  debounce_inst_upper/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y74  debounce_inst_upper/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y75  debounce_inst_upper/count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y75  debounce_inst_upper/count_reg[26]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y71  pulse_inst/cmax_2_reg[14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y71  pulse_inst/cmax_2_reg[15]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y71  pulse_inst/cmax_2_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X106Y71  pulse_inst/cmax_2_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y71  pulse_inst/cmax_2_reg[18]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X107Y71  pulse_inst/cmax_2_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y67  bincounter_inst/bin_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y67  bincounter_inst/bin_out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y67  bincounter_inst/bin_out_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y67  bincounter_inst/bin_out_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y67  bincounter_inst/bin_out_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y66  bincounter_inst/bin_out_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y63  debounce_inst/count_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y63  debounce_inst/count_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y63  debounce_inst/count_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y63  debounce_inst/count_reg[8]/C



