# Verilog

Homework of the *Computer Organization And Design* course
