Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 04 19:43:04 2016
| Host         : Study running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zybo_receiver_wrapper_timing_summary_routed.rpt -rpx zybo_receiver_wrapper_timing_summary_routed.rpx
| Design       : zybo_receiver_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 170 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.196        0.000                      0                22142        0.028        0.000                      0                22142       -0.455       -6.404                      15                  8640  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk                                     {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_receiver_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clk_out2_zybo_receiver_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_zybo_receiver_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
hdmi_clk_p                              {0.000 3.030}        6.060           165.017         
  CLKFBIN                               {0.000 3.030}        6.060           165.017         
  DVI_ClkGenerator_n_4                  {0.000 0.606}        1.212           825.083         
    PixelClk_int                        {0.000 2.424}        6.060           165.017         
sys_clk_pin                             {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_receiver_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clk_out2_zybo_receiver_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_zybo_receiver_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_zybo_receiver_clk_wiz_0_0          1.456        0.000                      0                  248        0.122        0.000                      0                  248        0.264        0.000                       0                   103  
  clk_out2_zybo_receiver_clk_wiz_0_0         32.663        0.000                      0                  164        0.122        0.000                      0                  164       19.500        0.000                       0                    72  
  clkfbout_zybo_receiver_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
clk_fpga_0                                    0.196        0.000                      0                20167        0.028        0.000                      0                20167        3.750        0.000                       0                  7980  
hdmi_clk_p                                                                                                                                                                                1.530        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                                 4.811        0.000                       0                     2  
  DVI_ClkGenerator_n_4                                                                                                                                                                   -0.455       -6.404                      15                    15  
    PixelClk_int                              1.034        0.000                      0                 1113        0.033        0.000                      0                 1113        1.174        0.000                       0                   463  
sys_clk_pin                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_zybo_receiver_clk_wiz_0_0_1        1.457        0.000                      0                  248        0.122        0.000                      0                  248        0.264        0.000                       0                   103  
  clk_out2_zybo_receiver_clk_wiz_0_0_1       32.665        0.000                      0                  164        0.122        0.000                      0                  164       19.500        0.000                       0                    72  
  clkfbout_zybo_receiver_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_zybo_receiver_clk_wiz_0_0_1  clk_out1_zybo_receiver_clk_wiz_0_0          1.456        0.000                      0                  248        0.057        0.000                      0                  248  
clk_out2_zybo_receiver_clk_wiz_0_0_1  clk_out2_zybo_receiver_clk_wiz_0_0         32.663        0.000                      0                  164        0.032        0.000                      0                  164  
clk_out1_zybo_receiver_clk_wiz_0_0    clk_out1_zybo_receiver_clk_wiz_0_0_1        1.456        0.000                      0                  248        0.057        0.000                      0                  248  
clk_out2_zybo_receiver_clk_wiz_0_0    clk_out2_zybo_receiver_clk_wiz_0_0_1       32.663        0.000                      0                  164        0.032        0.000                      0                  164  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     PixelClk_int                          PixelClk_int                                3.186        0.000                      0                    3        0.585        0.000                      0                    3  
**async_default**                     clk_fpga_0                            clk_fpga_0                                  1.968        0.000                      0                  444        0.251        0.000                      0                  444  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0    clk_out1_zybo_receiver_clk_wiz_0_0          3.347        0.000                      0                    3        0.445        0.000                      0                    3  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0_1  clk_out1_zybo_receiver_clk_wiz_0_0          3.347        0.000                      0                    3        0.380        0.000                      0                    3  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0    clk_out1_zybo_receiver_clk_wiz_0_0_1        3.347        0.000                      0                    3        0.380        0.000                      0                    3  
**async_default**                     clk_out1_zybo_receiver_clk_wiz_0_0_1  clk_out1_zybo_receiver_clk_wiz_0_0_1        3.347        0.000                      0                    3        0.445        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.766ns (24.506%)  route 2.360ns (75.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y98         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           1.109    -0.578    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124    -0.454 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.646     0.192    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.316 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.604     0.920    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.766ns (24.506%)  route 2.360ns (75.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y98         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           1.109    -0.578    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124    -0.454 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.646     0.192    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.316 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.604     0.920    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  1.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X35Y95         FDPE (Hold_fdpe_C_D)         0.075    -0.375    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.236    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.075    -0.358    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X40Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.359    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X34Y95         FDPE (Hold_fdpe_C_D)         0.060    -0.390    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.374    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.062    -0.243    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.099    -0.144 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X40Y73         FDPE (Hold_fdpe_C_D)         0.091    -0.342    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.084    -0.221    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X41Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.122 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.122    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.092    -0.341    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.118%)  route 0.194ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.194    -0.098    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.420    
    SLICE_X40Y73         FDPE (Hold_fdpe_C_D)         0.075    -0.345    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDSE (Prop_fdse_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.108    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg__0[1]
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.043    -0.065 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.065    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_2_n_0
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X40Y74         FDSE (Hold_fdse_C_D)         0.107    -0.327    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.583    -0.426    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.165    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.057 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.057    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]_i_1__1_n_4
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.852    -0.190    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.236    -0.426    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.105    -0.321    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_receiver_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X40Y75     zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X40Y75     zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X41Y73     zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X41Y73     zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X42Y75     zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X33Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.663ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.952ns (14.035%)  route 5.831ns (85.965%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 38.187 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.832    -0.906    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.782 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.820     0.038    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.162 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.715     1.876    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.000 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=2, routed)           1.807     3.808    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X9Y26          LUT4 (Prop_lut4_I3_O)        0.124     3.932 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.657     4.588    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.537    38.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.785    
                         clock uncertainty           -0.090    37.695    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.252    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.252    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                 32.663    

Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.551    

Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.551    

Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.551    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.722ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 0.828ns (17.254%)  route 3.971ns (82.746%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.618     2.604    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y51         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 34.722    

Slack (MET) :             34.723ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.828ns (17.257%)  route 3.970ns (82.743%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.617     2.603    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y51         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                 34.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/Q
                         net (fo=1, routed)           0.056    -0.252    zybo_receiver_i/o_buf_controller/inst/vsync_next
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
                         clock pessimism             -0.236    -0.449    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.075    -0.374    zybo_receiver_i/o_buf_controller/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.626%)  route 0.221ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=3, routed)           0.221    -0.069    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.214    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.773%)  route 0.259ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.259    -0.031    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vde_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  zybo_receiver_i/o_buf_controller/inst/vde_next_reg/Q
                         net (fo=1, routed)           0.116    -0.192    zybo_receiver_i/o_buf_controller/inst/vde_next
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_reg/C
                         clock pessimism             -0.236    -0.449    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.066    -0.383    zybo_receiver_i/o_buf_controller/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.855%)  route 0.281ns (63.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.281    -0.009    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.214    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.086%)  route 0.303ns (64.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=3, routed)           0.303     0.014    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.557%)  route 0.285ns (63.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=3, routed)           0.285    -0.005    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.214    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.885%)  route 0.320ns (66.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.320     0.030    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.419%)  route 0.327ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=3, routed)           0.327     0.037    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.866    -0.176    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.375    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.192    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.321 r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/Q
                         net (fo=1, routed)           0.119    -0.201    zybo_receiver_i/rgb2vga_0/U0/rgb_pVSync
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/rgb2vga_0/U0/PixelClk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/C
                         clock pessimism             -0.236    -0.449    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.012    -0.437    zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_receiver_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y23     zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y23     zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y24     zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y24     zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y24     zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y24     zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y30     zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28     zybo_receiver_i/o_buf_controller/inst/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28     zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28     zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28     zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y25    zybo_receiver_i/o_buf_controller/inst/hsync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_receiver_clk_wiz_0_0
  To Clock:  clkfbout_zybo_receiver_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_receiver_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  zybo_receiver_i/ref_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.520ns  (logic 3.154ns (33.131%)  route 6.366ns (66.869%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.665     2.973    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X24Y37         FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.478     3.451 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/Q
                         net (fo=5, routed)           0.863     4.314    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][4]
    SLICE_X22Y37         LUT3 (Prop_lut3_I0_O)        0.295     4.609 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23/O
                         net (fo=1, routed)           0.000     4.609    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.159 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.614     5.773    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X22Y36         LUT5 (Prop_lut5_I3_O)        0.124     5.897 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.640     6.537    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.661 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.522     7.182    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.306 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.480     7.786    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     7.910 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.472     8.382    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_41
    SLICE_X23Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.919 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[2]
                         net (fo=5, routed)           0.654     9.573    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[2]
    SLICE_X23Y32         LUT3 (Prop_lut3_I1_O)        0.302     9.875 f  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.822    10.697    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.821 f  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.522    11.343    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X21Y31         LUT6 (Prop_lut6_I2_O)        0.124    11.467 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_4/O
                         net (fo=1, routed)           0.476    11.942    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_4_n_0
    SLICE_X20Y31         LUT5 (Prop_lut5_I4_O)        0.124    12.066 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2/O
                         net (fo=1, routed)           0.303    12.369    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2_n_0
    SLICE_X19Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.493 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_1/O
                         net (fo=1, routed)           0.000    12.493    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr0
    SLICE_X19Y31         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.490    12.682    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X19Y31         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X19Y31         FDRE (Setup_fdre_C_D)        0.031    12.689    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -12.493    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 3.053ns (32.362%)  route 6.381ns (67.638%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.674     2.982    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X33Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     3.438 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/Q
                         net (fo=9, routed)           1.007     4.445    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.124     4.569 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24/O
                         net (fo=1, routed)           0.000     4.569    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.101 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.758     5.859    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X35Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.983 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.154     6.137    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.261 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.315     6.576    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.700 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.387     7.087    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X32Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.211 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.480     7.691    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_42
    SLICE_X34Y2          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.333 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[3]
                         net (fo=6, routed)           1.037     9.370    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[3]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.307     9.677 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.657    10.334    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.458 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.580    11.038    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X39Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.162 r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3/O
                         net (fo=1, routed)           0.573    11.735    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I2_O)        0.124    11.859 r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2/O
                         net (fo=1, routed)           0.433    12.292    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2_n_0
    SLICE_X39Y4          LUT4 (Prop_lut4_I3_O)        0.124    12.416 r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_1/O
                         net (fo=1, routed)           0.000    12.416    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr0
    SLICE_X39Y4          FDRE                                         r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.575    12.767    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X39Y4          FDRE                                         r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/C
                         clock pessimism              0.230    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)        0.029    12.873    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 3.030ns (32.975%)  route 6.159ns (67.025%))
  Logic Levels:           11  (CARRY4=2 LUT3=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.665     2.973    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X24Y37         FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.478     3.451 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/Q
                         net (fo=5, routed)           0.863     4.314    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][4]
    SLICE_X22Y37         LUT3 (Prop_lut3_I0_O)        0.295     4.609 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23/O
                         net (fo=1, routed)           0.000     4.609    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.159 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.614     5.773    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X22Y36         LUT5 (Prop_lut5_I3_O)        0.124     5.897 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.640     6.537    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.661 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.522     7.182    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.306 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.480     7.786    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     7.910 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.472     8.382    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_41
    SLICE_X23Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.919 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[2]
                         net (fo=5, routed)           0.654     9.573    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[2]
    SLICE_X23Y32         LUT3 (Prop_lut3_I1_O)        0.302     9.875 f  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.810    10.685    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X23Y31         LUT6 (Prop_lut6_I0_O)        0.124    10.809 f  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_3/O
                         net (fo=6, routed)           0.587    11.395    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two_reg_0
    SLICE_X21Y31         LUT3 (Prop_lut3_I2_O)        0.124    11.519 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_i_2/O
                         net (fo=1, routed)           0.518    12.038    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_i_2_n_0
    SLICE_X20Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.162 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_i_1/O
                         net (fo=1, routed)           0.000    12.162    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_i_1_n_0
    SLICE_X20Y31         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.489    12.681    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y31         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_reg/C
                         clock pessimism              0.130    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X20Y31         FDRE (Setup_fdre_C_D)        0.081    12.738    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_one_reg
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 3.030ns (33.062%)  route 6.135ns (66.938%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.665     2.973    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X24Y37         FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.478     3.451 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/Q
                         net (fo=5, routed)           0.863     4.314    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][4]
    SLICE_X22Y37         LUT3 (Prop_lut3_I0_O)        0.295     4.609 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23/O
                         net (fo=1, routed)           0.000     4.609    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.159 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.614     5.773    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X22Y36         LUT5 (Prop_lut5_I3_O)        0.124     5.897 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.640     6.537    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.661 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.522     7.182    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.306 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.480     7.786    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     7.910 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.472     8.382    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_41
    SLICE_X23Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.919 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[2]
                         net (fo=5, routed)           0.654     9.573    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[2]
    SLICE_X23Y32         LUT3 (Prop_lut3_I1_O)        0.302     9.875 f  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.822    10.697    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.821 f  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.615    11.436    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_rd_burst1
    SLICE_X23Y30         LUT4 (Prop_lut4_I2_O)        0.124    11.560 f  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/brst_zero_i_3/O
                         net (fo=1, routed)           0.454    12.014    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero0
    SLICE_X20Y31         LUT5 (Prop_lut5_I4_O)        0.124    12.138 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_i_1/O
                         net (fo=1, routed)           0.000    12.138    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_i_1_n_0
    SLICE_X20Y31         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.489    12.681    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X20Y31         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/C
                         clock pessimism              0.130    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X20Y31         FDRE (Setup_fdre_C_D)        0.079    12.736    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 3.030ns (33.965%)  route 5.891ns (66.035%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.665     2.973    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X24Y37         FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.478     3.451 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/Q
                         net (fo=5, routed)           0.863     4.314    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][4]
    SLICE_X22Y37         LUT3 (Prop_lut3_I0_O)        0.295     4.609 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23/O
                         net (fo=1, routed)           0.000     4.609    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.159 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.614     5.773    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X22Y36         LUT5 (Prop_lut5_I3_O)        0.124     5.897 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.640     6.537    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.661 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.522     7.182    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.306 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.480     7.786    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     7.910 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.472     8.382    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_41
    SLICE_X23Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.919 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[2]
                         net (fo=5, routed)           0.654     9.573    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[2]
    SLICE_X23Y32         LUT3 (Prop_lut3_I1_O)        0.302     9.875 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.822    10.697    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.503    11.324    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X20Y30         LUT6 (Prop_lut6_I1_O)        0.124    11.448 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_i_2/O
                         net (fo=2, routed)           0.322    11.770    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set
    SLICE_X18Y30         LUT6 (Prop_lut6_I1_O)        0.124    11.894 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_i_1/O
                         net (fo=1, routed)           0.000    11.894    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_i_1_n_0
    SLICE_X18Y30         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.489    12.681    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X18Y30         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_reg/C
                         clock pessimism              0.130    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X18Y30         FDRE (Setup_fdre_C_D)        0.029    12.686    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_reg
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 3.030ns (33.976%)  route 5.888ns (66.024%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.665     2.973    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X24Y37         FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.478     3.451 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/Q
                         net (fo=5, routed)           0.863     4.314    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][4]
    SLICE_X22Y37         LUT3 (Prop_lut3_I0_O)        0.295     4.609 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23/O
                         net (fo=1, routed)           0.000     4.609    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_23_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.159 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.614     5.773    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X22Y36         LUT5 (Prop_lut5_I3_O)        0.124     5.897 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.640     6.537    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I5_O)        0.124     6.661 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.522     7.182    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.306 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.480     7.786    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     7.910 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.472     8.382    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_41
    SLICE_X23Y33         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.919 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[2]
                         net (fo=5, routed)           0.654     9.573    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[2]
    SLICE_X23Y32         LUT3 (Prop_lut3_I1_O)        0.302     9.875 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.822    10.697    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.821 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.503    11.324    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X20Y30         LUT6 (Prop_lut6_I1_O)        0.124    11.448 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_i_2/O
                         net (fo=2, routed)           0.319    11.767    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set
    SLICE_X18Y30         LUT6 (Prop_lut6_I1_O)        0.124    11.891 r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two_i_1/O
                         net (fo=1, routed)           0.000    11.891    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two_i_1_n_0
    SLICE_X18Y30         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.489    12.681    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X18Y30         FDRE                                         r  zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two_reg/C
                         clock pessimism              0.130    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X18Y30         FDRE (Setup_fdre_C_D)        0.031    12.688    zybo_receiver_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two_reg
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 3.159ns (34.938%)  route 5.883ns (65.062%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.674     2.982    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X33Y4          FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.456     3.438 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[0]/Q
                         net (fo=9, routed)           1.007     4.445    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]
    SLICE_X33Y2          LUT6 (Prop_lut6_I1_O)        0.124     4.569 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24/O
                         net (fo=1, routed)           0.000     4.569    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.101 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.758     5.859    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X35Y2          LUT5 (Prop_lut5_I3_O)        0.124     5.983 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.154     6.137    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I5_O)        0.124     6.261 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.315     6.576    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I0_O)        0.124     6.700 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.387     7.087    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X32Y2          LUT5 (Prop_lut5_I3_O)        0.124     7.211 r  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.480     7.691    zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_42
    SLICE_X34Y2          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     8.333 f  zybo_receiver_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[3]
                         net (fo=6, routed)           1.037     9.370    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[3]
    SLICE_X36Y4          LUT3 (Prop_lut3_I0_O)        0.307     9.677 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.657    10.334    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.458 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.632    11.090    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/axi_rd_burst1
    SLICE_X38Y5          LUT4 (Prop_lut4_I2_O)        0.150    11.240 f  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/brst_zero_i_3/O
                         net (fo=1, routed)           0.455    11.696    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero0
    SLICE_X39Y5          LUT5 (Prop_lut5_I4_O)        0.328    12.024 r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_i_1/O
                         net (fo=1, routed)           0.000    12.024    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_i_1_n_0
    SLICE_X39Y5          FDRE                                         r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.575    12.767    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X39Y5          FDRE                                         r  zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg/C
                         clock pessimism              0.230    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X39Y5          FDRE (Setup_fdre_C_D)        0.031    12.875    zybo_receiver_i/i_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_zero_reg
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -12.024    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 1.448ns (17.656%)  route 6.753ns (82.344%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.678     2.986    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X7Y38          FDSE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     3.442 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.135     4.577    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     4.701 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.179     5.880    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.004 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.295     6.299    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.423 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.792     7.215    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     7.339 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.515     7.854    zybo_receiver_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X6Y35          LUT6 (Prop_lut6_I2_O)        0.124     7.978 r  zybo_receiver_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.693     8.671    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.523     9.318    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.491     9.933    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X10Y27         LUT4 (Prop_lut4_I0_O)        0.124    10.057 r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.130    11.187    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.499    12.691    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X6Y16          FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[16]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524    12.244    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[16]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 1.448ns (17.656%)  route 6.753ns (82.344%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.678     2.986    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X7Y38          FDSE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     3.442 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.135     4.577    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     4.701 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.179     5.880    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.004 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.295     6.299    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.423 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.792     7.215    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     7.339 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.515     7.854    zybo_receiver_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X6Y35          LUT6 (Prop_lut6_I2_O)        0.124     7.978 r  zybo_receiver_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.693     8.671    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.523     9.318    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.491     9.933    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X10Y27         LUT4 (Prop_lut4_I0_O)        0.124    10.057 r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.130    11.187    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.499    12.691    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X6Y16          FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[17]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524    12.244    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 1.448ns (17.656%)  route 6.753ns (82.344%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.678     2.986    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X7Y38          FDSE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     3.442 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          1.135     4.577    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X5Y39          LUT3 (Prop_lut3_I1_O)        0.124     4.701 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=2, routed)           1.179     5.880    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.004 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=1, routed)           0.295     6.299    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.423 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=8, routed)           0.792     7.215    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.124     7.339 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.515     7.854    zybo_receiver_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[1]
    SLICE_X6Y35          LUT6 (Prop_lut6_I2_O)        0.124     7.978 r  zybo_receiver_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.693     8.671    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X7Y27          LUT6 (Prop_lut6_I1_O)        0.124     8.795 r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.523     9.318    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.442 r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.491     9.933    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X10Y27         LUT4 (Prop_lut4_I0_O)        0.124    10.057 r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1/O
                         net (fo=72, routed)          1.130    11.187    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1_n_0
    SLICE_X6Y16          FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.499    12.691    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X6Y16          FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[18]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X6Y16          FDRE (Setup_fdre_C_R)       -0.524    12.244    zybo_receiver_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  1.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.460%)  route 0.216ns (60.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.555     0.896    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X23Y16         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[22]/Q
                         net (fo=1, routed)           0.216     1.253    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[21]
    SLICE_X16Y14         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.826     1.196    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X16Y14         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[21]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.063     1.225    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.562%)  route 0.177ns (54.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.565     0.906    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.177     1.230    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][19]
    SLICE_X7Y49          FDRE                                         r  zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.835     1.205    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y49          FDRE                                         r  zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.022     1.198    zybo_receiver_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.184%)  route 0.228ns (61.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.555     0.896    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X25Y16         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[17]/Q
                         net (fo=1, routed)           0.228     1.265    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[16]
    SLICE_X17Y14         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.826     1.196    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X17Y14         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[16]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X17Y14         FDRE (Hold_fdre_C_D)         0.070     1.232    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.179%)  route 0.219ns (60.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X22Y15         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[19]/Q
                         net (fo=1, routed)           0.219     1.256    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[18]
    SLICE_X16Y14         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.826     1.196    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X16Y14         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X16Y14         FDRE (Hold_fdre_C_D)         0.059     1.221    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.022%)  route 0.210ns (52.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.558     0.899    zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X21Y55         FDRE                                         r  zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid_reg/Q
                         net (fo=3, routed)           0.210     1.249    zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/awvalid
    SLICE_X23Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.294 r  zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_i_2/O
                         net (fo=1, routed)           0.000     1.294    zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_i_2_n_0
    SLICE_X23Y55         FDRE                                         r  zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.827     1.197    zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X23Y55         FDRE                                         r  zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y55         FDRE (Hold_fdre_C_D)         0.091     1.254    zybo_receiver_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.wr_in_progress_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.853%)  route 0.213ns (60.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.554     0.895    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X25Y17         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[21]/Q
                         net (fo=1, routed)           0.213     1.248    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[20]
    SLICE_X19Y16         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.824     1.194    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X19Y16         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X19Y16         FDRE (Hold_fdre_C_D)         0.046     1.206    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.827%)  route 0.242ns (63.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.559     0.900    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X23Y50         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/Q
                         net (fo=2, routed)           0.242     1.282    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/Q[50]
    SLICE_X18Y49         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.832     1.202    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/m_axi_aclk
    SLICE_X18Y49         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[25]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.066     1.239    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.553     0.894    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y31         FDRE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[0]/Q
                         net (fo=2, routed)           0.067     1.102    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/DIA0
    SLICE_X24Y31         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.819     1.189    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X24Y31         RAMD32                                       r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X24Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.895%)  route 0.227ns (52.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.559     0.900    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_aclk
    SLICE_X20Y41         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_eof_reg_reg/Q
                         net (fo=4, routed)           0.227     1.291    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.336 r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1/O
                         net (fo=1, routed)           0.000     1.336    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0
    SLICE_X24Y40         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.827     1.197    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_aclk
    SLICE_X24Y40         FDRE                                         r  zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y40         FDRE (Hold_fdre_C_D)         0.120     1.283    zybo_receiver_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.639%)  route 0.244ns (63.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.556     0.897    zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X22Y15         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y15         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  zybo_receiver_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[18]/Q
                         net (fo=1, routed)           0.244     1.281    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[17]
    SLICE_X17Y14         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.826     1.196    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X17Y14         FDRE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[17]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X17Y14         FDRE (Hold_fdre_C_D)         0.066     1.228    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y4    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y4    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y4    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y6     zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y6     zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[13]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43   zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clk_p
  To Clock:  hdmi_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clk_p
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.060       207.300    MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  DVI_ClkGenerator_n_4
  To Clock:  DVI_ClkGenerator_n_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           15  Failing Endpoints,  Worst Slack       -0.455ns,  Total Violation       -6.404ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DVI_ClkGenerator_n_4
Waveform(ns):       { 0.000 0.606 }
Period(ns):         1.212
Sources:            { zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y92     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y98     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y98     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y97     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y97     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.212       212.148    MMCME2_ADV_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.453%)  route 3.731ns (86.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 12.221 - 6.060 ) 
    Source Clock Delay      (SCD):    6.847ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.735     6.847    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y88         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.456     7.303 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           3.091    10.394    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1/O
                         net (fo=11, routed)          0.640    11.159    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1_n_0
    SLICE_X26Y3          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.502    12.221    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[2]/C
                         clock pessimism              0.453    12.675    
                         clock uncertainty           -0.053    12.621    
    SLICE_X26Y3          FDRE (Setup_fdre_C_R)       -0.429    12.192    zybo_receiver_i/i_buf_controller/inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.453%)  route 3.731ns (86.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 12.221 - 6.060 ) 
    Source Clock Delay      (SCD):    6.847ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.735     6.847    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y88         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.456     7.303 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           3.091    10.394    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1/O
                         net (fo=11, routed)          0.640    11.159    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1_n_0
    SLICE_X26Y3          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.502    12.221    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[3]/C
                         clock pessimism              0.453    12.675    
                         clock uncertainty           -0.053    12.621    
    SLICE_X26Y3          FDRE (Setup_fdre_C_R)       -0.429    12.192    zybo_receiver_i/i_buf_controller/inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.453%)  route 3.731ns (86.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 12.221 - 6.060 ) 
    Source Clock Delay      (SCD):    6.847ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.735     6.847    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y88         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.456     7.303 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           3.091    10.394    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1/O
                         net (fo=11, routed)          0.640    11.159    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1_n_0
    SLICE_X26Y3          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.502    12.221    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[4]/C
                         clock pessimism              0.453    12.675    
                         clock uncertainty           -0.053    12.621    
    SLICE_X26Y3          FDRE (Setup_fdre_C_R)       -0.429    12.192    zybo_receiver_i/i_buf_controller/inst/addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.580ns (13.453%)  route 3.731ns (86.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 12.221 - 6.060 ) 
    Source Clock Delay      (SCD):    6.847ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.735     6.847    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y88         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.456     7.303 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           3.091    10.394    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1/O
                         net (fo=11, routed)          0.640    11.159    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1_n_0
    SLICE_X26Y3          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.502    12.221    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X26Y3          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[5]/C
                         clock pessimism              0.453    12.675    
                         clock uncertainty           -0.053    12.621    
    SLICE_X26Y3          FDRE (Setup_fdre_C_R)       -0.429    12.192    zybo_receiver_i/i_buf_controller/inst/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/addr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.580ns (13.777%)  route 3.630ns (86.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 12.221 - 6.060 ) 
    Source Clock Delay      (SCD):    6.847ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.735     6.847    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y88         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.456     7.303 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           3.091    10.394    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1/O
                         net (fo=11, routed)          0.539    11.057    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1_n_0
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.502    12.221    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[10]/C
                         clock pessimism              0.453    12.675    
                         clock uncertainty           -0.053    12.621    
    SLICE_X29Y4          FDRE (Setup_fdre_C_R)       -0.429    12.192    zybo_receiver_i/i_buf_controller/inst/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.580ns (13.777%)  route 3.630ns (86.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 12.221 - 6.060 ) 
    Source Clock Delay      (SCD):    6.847ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.735     6.847    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y88         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.456     7.303 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           3.091    10.394    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1/O
                         net (fo=11, routed)          0.539    11.057    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1_n_0
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.502    12.221    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[11]/C
                         clock pessimism              0.453    12.675    
                         clock uncertainty           -0.053    12.621    
    SLICE_X29Y4          FDRE (Setup_fdre_C_R)       -0.429    12.192    zybo_receiver_i/i_buf_controller/inst/addr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.580ns (13.777%)  route 3.630ns (86.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 12.221 - 6.060 ) 
    Source Clock Delay      (SCD):    6.847ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.735     6.847    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y88         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.456     7.303 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           3.091    10.394    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1/O
                         net (fo=11, routed)          0.539    11.057    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1_n_0
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.502    12.221    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[12]/C
                         clock pessimism              0.453    12.675    
                         clock uncertainty           -0.053    12.621    
    SLICE_X29Y4          FDRE (Setup_fdre_C_R)       -0.429    12.192    zybo_receiver_i/i_buf_controller/inst/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.580ns (13.777%)  route 3.630ns (86.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 12.221 - 6.060 ) 
    Source Clock Delay      (SCD):    6.847ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.735     6.847    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y88         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.456     7.303 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           3.091    10.394    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1/O
                         net (fo=11, routed)          0.539    11.057    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1_n_0
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.502    12.221    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[6]/C
                         clock pessimism              0.453    12.675    
                         clock uncertainty           -0.053    12.621    
    SLICE_X29Y4          FDRE (Setup_fdre_C_R)       -0.429    12.192    zybo_receiver_i/i_buf_controller/inst/addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.580ns (13.777%)  route 3.630ns (86.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 12.221 - 6.060 ) 
    Source Clock Delay      (SCD):    6.847ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.735     6.847    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y88         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.456     7.303 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           3.091    10.394    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1/O
                         net (fo=11, routed)          0.539    11.057    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1_n_0
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.502    12.221    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[7]/C
                         clock pessimism              0.453    12.675    
                         clock uncertainty           -0.053    12.621    
    SLICE_X29Y4          FDRE (Setup_fdre_C_R)       -0.429    12.192    zybo_receiver_i/i_buf_controller/inst/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_buf_controller/inst/addr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.580ns (13.777%)  route 3.630ns (86.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 12.221 - 6.060 ) 
    Source Clock Delay      (SCD):    6.847ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.617     5.011    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.112 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.735     6.847    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y88         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.456     7.303 f  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=3, routed)           3.091    10.394    zybo_receiver_i/i_buf_controller/inst/hsync
    SLICE_X29Y4          LUT1 (Prop_lut1_I0_O)        0.124    10.518 r  zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1/O
                         net (fo=11, routed)          0.539    11.057    zybo_receiver_i/i_buf_controller/inst/addr[16]_i_1_n_0
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.561    10.628    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.719 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          1.502    12.221    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X29Y4          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/addr_reg[8]/C
                         clock pessimism              0.453    12.675    
                         clock uncertainty           -0.053    12.621    
    SLICE_X29Y4          FDRE (Setup_fdre_C_R)       -0.429    12.192    zybo_receiver_i/i_buf_controller/inst/addr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                  1.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.265     1.836    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X39Y93         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.265     1.836    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X39Y93         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.265     1.836    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X39Y93         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.265     1.836    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X39Y93         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.265     1.836    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X39Y93         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.265     1.836    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X39Y93         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y93         RAMD32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.265     1.836    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X39Y93         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X38Y93         RAMS32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y93         RAMS32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.089    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.265     1.836    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X39Y93         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.145     2.123    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD3
    SLICE_X38Y93         RAMS32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y93         RAMS32                                       r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
                         clock pessimism             -0.312     1.849    
    SLICE_X38Y93         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     2.089    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/o_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.080%)  route 0.217ns (62.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.188     1.759    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.785 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          0.564     2.349    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X27Y7          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.128     2.477 r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[31]/Q
                         net (fo=1, routed)           0.217     2.694    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[15]
    RAMB36_X1Y1          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.208     2.070    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.099 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          0.875     2.974    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.566     2.409    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.243     2.652    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 zybo_receiver_i/i_buf_controller/inst/o_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.844%)  route 0.229ns (64.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.188     1.759    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.785 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          0.565     2.350    zybo_receiver_i/i_buf_controller/inst/pclk
    SLICE_X27Y3          FDRE                                         r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.128     2.478 r  zybo_receiver_i/i_buf_controller/inst/o_data_reg[22]/Q
                         net (fo=2, routed)           0.229     2.707    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X1Y1          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.208     2.070    zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.099 r  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=95, routed)          0.875     2.974    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.566     2.409    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     2.652    zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 2.424 }
Period(ns):         6.060
Sources:            { zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X1Y0     zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X1Y1     zybo_receiver_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.060       3.700      IDELAY_X0Y92    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.060       3.700      IDELAY_X0Y98    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         6.060       3.700      IDELAY_X0Y96    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     BUFG/I              n/a            2.155         6.060       3.905      BUFGCTRL_X0Y17  zybo_receiver_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.060       4.393      ILOGIC_X0Y92    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.060       4.393      ILOGIC_X0Y91    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.060       4.393      ILOGIC_X0Y98    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         6.060       4.393      ILOGIC_X0Y97    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.636       2.386      SLICE_X42Y91    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y90    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.424       1.174      SLICE_X42Y91    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.766ns (24.506%)  route 2.360ns (75.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y98         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           1.109    -0.578    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124    -0.454 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.646     0.192    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.316 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.604     0.920    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.766ns (24.506%)  route 2.360ns (75.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y98         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           1.109    -0.578    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124    -0.454 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.646     0.192    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.316 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.604     0.920    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.704    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.169     2.535    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  1.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X35Y95         FDPE (Hold_fdpe_C_D)         0.075    -0.375    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.236    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.075    -0.358    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X40Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.359    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
    SLICE_X34Y95         FDPE (Hold_fdpe_C_D)         0.060    -0.390    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.374    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.062    -0.243    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.099    -0.144 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X40Y73         FDPE (Hold_fdpe_C_D)         0.091    -0.342    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.084    -0.221    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X41Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.122 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.122    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.433    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.092    -0.341    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.118%)  route 0.194ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.194    -0.098    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.420    
    SLICE_X40Y73         FDPE (Hold_fdpe_C_D)         0.075    -0.345    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDSE (Prop_fdse_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.108    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg__0[1]
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.043    -0.065 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.065    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_2_n_0
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X40Y74         FDSE (Hold_fdse_C_D)         0.107    -0.327    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.583    -0.426    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.165    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.057 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.057    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]_i_1__1_n_4
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.852    -0.190    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.236    -0.426    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.105    -0.321    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X40Y75     zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X40Y75     zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X41Y73     zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X41Y73     zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X42Y75     zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y89     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X34Y91     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X33Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y95     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X32Y96     zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.665ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.952ns (14.035%)  route 5.831ns (85.965%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 38.187 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.832    -0.906    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.782 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.820     0.038    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.162 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.715     1.876    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.000 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=2, routed)           1.807     3.808    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X9Y26          LUT4 (Prop_lut4_I3_O)        0.124     3.932 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.657     4.588    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.537    38.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.785    
                         clock uncertainty           -0.088    37.697    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.254    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.254    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                 32.665    

Slack (MET) :             34.553ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.088    37.533    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.328    zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.328    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.553    

Slack (MET) :             34.553ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.088    37.533    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.328    zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.328    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.553    

Slack (MET) :             34.553ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.088    37.533    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.328    zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.328    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.553    

Slack (MET) :             34.584ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.088    37.533    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.328    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.328    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.584    

Slack (MET) :             34.584ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.088    37.533    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.328    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.328    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.584    

Slack (MET) :             34.584ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.088    37.533    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.328    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.328    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.584    

Slack (MET) :             34.584ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.088    37.533    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.328    zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.328    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.584    

Slack (MET) :             34.724ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 0.828ns (17.254%)  route 3.971ns (82.746%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.618     2.604    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.088    37.533    
    SLICE_X18Y51         FDRE (Setup_fdre_C_CE)      -0.205    37.328    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.328    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 34.724    

Slack (MET) :             34.725ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.828ns (17.257%)  route 3.970ns (82.743%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.617     2.603    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.088    37.533    
    SLICE_X17Y51         FDRE (Setup_fdre_C_CE)      -0.205    37.328    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.328    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                 34.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/Q
                         net (fo=1, routed)           0.056    -0.252    zybo_receiver_i/o_buf_controller/inst/vsync_next
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
                         clock pessimism             -0.236    -0.449    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.075    -0.374    zybo_receiver_i/o_buf_controller/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.626%)  route 0.221ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=3, routed)           0.221    -0.069    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.214    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.773%)  route 0.259ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.259    -0.031    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vde_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  zybo_receiver_i/o_buf_controller/inst/vde_next_reg/Q
                         net (fo=1, routed)           0.116    -0.192    zybo_receiver_i/o_buf_controller/inst/vde_next
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_reg/C
                         clock pessimism             -0.236    -0.449    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.066    -0.383    zybo_receiver_i/o_buf_controller/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.855%)  route 0.281ns (63.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.281    -0.009    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.214    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.086%)  route 0.303ns (64.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=3, routed)           0.303     0.014    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.557%)  route 0.285ns (63.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=3, routed)           0.285    -0.005    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.214    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.885%)  route 0.320ns (66.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.320     0.030    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.195    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.419%)  route 0.327ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=3, routed)           0.327     0.037    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.866    -0.176    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.375    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.192    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.321 r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/Q
                         net (fo=1, routed)           0.119    -0.201    zybo_receiver_i/rgb2vga_0/U0/rgb_pVSync
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/rgb2vga_0/U0/PixelClk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/C
                         clock pessimism             -0.236    -0.449    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.012    -0.437    zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zybo_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4     zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y23     zybo_receiver_i/o_buf_controller/inst/addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y23     zybo_receiver_i/o_buf_controller/inst/addr_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     zybo_receiver_i/o_buf_controller/inst/addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y24     zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y24     zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y24     zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y24     zybo_receiver_i/o_buf_controller/inst/addr_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y30     zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28     zybo_receiver_i/o_buf_controller/inst/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28     zybo_receiver_i/o_buf_controller/inst/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28     zybo_receiver_i/o_buf_controller/inst/h_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28     zybo_receiver_i/o_buf_controller/inst/h_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     zybo_receiver_i/o_buf_controller/inst/h_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y25    zybo_receiver_i/o_buf_controller/inst/hsync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clkfbout_zybo_receiver_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  zybo_receiver_i/ref_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.766ns (24.506%)  route 2.360ns (75.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y98         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           1.109    -0.578    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124    -0.454 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.646     0.192    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.316 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.604     0.920    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.766ns (24.506%)  route 2.360ns (75.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y98         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           1.109    -0.578    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124    -0.454 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.646     0.192    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.316 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.604     0.920    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  1.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X35Y95         FDPE (Hold_fdpe_C_D)         0.075    -0.310    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.236    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.075    -0.293    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X40Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.294    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X34Y95         FDPE (Hold_fdpe_C_D)         0.060    -0.325    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.309    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.062    -0.243    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.099    -0.144 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X40Y73         FDPE (Hold_fdpe_C_D)         0.091    -0.277    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.084    -0.221    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X41Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.122 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.122    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.092    -0.276    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.118%)  route 0.194ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.194    -0.098    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.420    
                         clock uncertainty            0.065    -0.355    
    SLICE_X40Y73         FDPE (Hold_fdpe_C_D)         0.075    -0.280    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDSE (Prop_fdse_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.108    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg__0[1]
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.043    -0.065 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.065    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_2_n_0
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X40Y74         FDSE (Hold_fdse_C_D)         0.107    -0.262    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.583    -0.426    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.165    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.057 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.057    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]_i_1__1_n_4
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.852    -0.190    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.236    -0.426    
                         clock uncertainty            0.065    -0.361    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.105    -0.256    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.663ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.952ns (14.035%)  route 5.831ns (85.965%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 38.187 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.832    -0.906    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.782 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.820     0.038    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.162 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.715     1.876    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.000 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=2, routed)           1.807     3.808    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X9Y26          LUT4 (Prop_lut4_I3_O)        0.124     3.932 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.657     4.588    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.537    38.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.785    
                         clock uncertainty           -0.090    37.695    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.252    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.252    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                 32.663    

Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.551    

Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.551    

Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.551    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.722ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 0.828ns (17.254%)  route 3.971ns (82.746%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.618     2.604    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y51         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 34.722    

Slack (MET) :             34.723ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.828ns (17.257%)  route 3.970ns (82.743%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.617     2.603    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y51         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                 34.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/Q
                         net (fo=1, routed)           0.056    -0.252    zybo_receiver_i/o_buf_controller/inst/vsync_next
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
                         clock pessimism             -0.236    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.075    -0.284    zybo_receiver_i/o_buf_controller/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.626%)  route 0.221ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=3, routed)           0.221    -0.069    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
                         clock uncertainty            0.090    -0.307    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.124    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.773%)  route 0.259ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.259    -0.031    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vde_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  zybo_receiver_i/o_buf_controller/inst/vde_next_reg/Q
                         net (fo=1, routed)           0.116    -0.192    zybo_receiver_i/o_buf_controller/inst/vde_next
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_reg/C
                         clock pessimism             -0.236    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.066    -0.293    zybo_receiver_i/o_buf_controller/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.855%)  route 0.281ns (63.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.281    -0.009    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
                         clock uncertainty            0.090    -0.307    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.124    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.086%)  route 0.303ns (64.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=3, routed)           0.303     0.014    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.557%)  route 0.285ns (63.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=3, routed)           0.285    -0.005    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
                         clock uncertainty            0.090    -0.307    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.124    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.885%)  route 0.320ns (66.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.320     0.030    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.419%)  route 0.327ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=3, routed)           0.327     0.037    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.866    -0.176    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.375    
                         clock uncertainty            0.090    -0.285    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.102    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.321 r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/Q
                         net (fo=1, routed)           0.119    -0.201    zybo_receiver_i/rgb2vga_0/U0/rgb_pVSync
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/rgb2vga_0/U0/PixelClk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/C
                         clock pessimism             -0.236    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.012    -0.347    zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.704ns (21.678%)  route 2.544ns (78.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 3.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.754     1.114    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.556     3.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y84         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.365     2.840    
                         clock uncertainty           -0.065     2.775    
    SLICE_X37Y84         FDRE (Setup_fdre_C_CE)      -0.205     2.570    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.570    
                         arrival time                          -1.114    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.704ns (22.677%)  route 2.400ns (77.323%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.134ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.733    -2.134    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y85         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.678 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/Q
                         net (fo=2, routed)           0.952    -0.726    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][7]
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.602 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_2__3/O
                         net (fo=2, routed)           0.837     0.235    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_1
    SLICE_X36Y87         LUT4 (Prop_lut4_I0_O)        0.124     0.359 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.611     0.971    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.557     3.207    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y86         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y86         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.766ns (24.506%)  route 2.360ns (75.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y98         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           1.109    -0.578    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124    -0.454 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.646     0.192    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.316 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.604     0.920    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.766ns (24.506%)  route 2.360ns (75.494%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 3.137 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.206ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.661    -2.206    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y98         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.518    -1.688 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/Q
                         net (fo=2, routed)           1.109    -0.578    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23][22]
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.124    -0.454 f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__1/O
                         net (fo=2, routed)           0.646     0.192    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X33Y95         LUT4 (Prop_lut4_I1_O)        0.124     0.316 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.604     0.920    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.487     3.137    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X32Y95         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.368     2.768    
                         clock uncertainty           -0.065     2.703    
    SLICE_X32Y95         FDRE (Setup_fdre_C_CE)      -0.169     2.534    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.534    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  1.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X35Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X35Y95         FDPE (Hold_fdpe_C_D)         0.075    -0.310    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.236    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.075    -0.293    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X40Y75         FDPE (Hold_fdpe_C_D)         0.075    -0.294    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.559    -0.450    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDPE (Prop_fdpe_C_Q)         0.164    -0.286 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.230    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.829    -0.213    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y95         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X34Y95         FDPE (Hold_fdpe_C_D)         0.060    -0.325    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.309    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.062    -0.243    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.099    -0.144 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X40Y73         FDPE (Hold_fdpe_C_D)         0.091    -0.277    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.128    -0.305 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.084    -0.221    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X41Y73         LUT2 (Prop_lut2_I0_O)        0.099    -0.122 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000    -0.122    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync_n_1
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.234    -0.433    
                         clock uncertainty            0.065    -0.368    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.092    -0.276    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.118%)  route 0.194ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.576    -0.433    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y73         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.194    -0.098    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.420    
                         clock uncertainty            0.065    -0.355    
    SLICE_X40Y73         FDPE (Hold_fdpe_C_D)         0.075    -0.280    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDSE (Prop_fdse_C_Q)         0.141    -0.293 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/Q
                         net (fo=5, routed)           0.185    -0.108    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg__0[1]
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.043    -0.065 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.065    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_2_n_0
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y74         FDSE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X40Y74         FDSE (Hold_fdse_C_D)         0.107    -0.262    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.583    -0.426    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.165    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.057 r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.057    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]_i_1__1_n_4
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.852    -0.190    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y87         FDRE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.236    -0.426    
                         clock uncertainty            0.065    -0.361    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.105    -0.256    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out2_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       32.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.663ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.952ns (14.035%)  route 5.831ns (85.965%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.813ns = ( 38.187 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 f  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.832    -0.906    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT6 (Prop_lut6_I0_O)        0.124    -0.782 f  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_8/O
                         net (fo=1, routed)           0.820     0.038    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_8_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.162 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4/O
                         net (fo=2, routed)           1.715     1.876    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_4_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.000 r  zybo_receiver_i/o_buf_controller/inst/vde_next_i_1/O
                         net (fo=2, routed)           1.807     3.808    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt
    SLICE_X9Y26          LUT4 (Prop_lut4_I3_O)        0.124     3.932 r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.657     4.588    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.537    38.187    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.402    37.785    
                         clock uncertainty           -0.090    37.695    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.252    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         37.252    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                 32.663    

Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.551    

Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.551    

Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 0.828ns (16.659%)  route 4.142ns (83.341%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.790     2.776    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y50         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                 34.551    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.582ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.828ns (16.766%)  route 4.111ns (83.234%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.758     2.744    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y52         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.744    
  -------------------------------------------------------------------
                         slack                                 34.582    

Slack (MET) :             34.722ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 0.828ns (17.254%)  route 3.971ns (82.746%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.618     2.604    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X18Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X18Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X18Y51         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.604    
  -------------------------------------------------------------------
                         slack                                 34.722    

Slack (MET) :             34.723ns  (required time - arrival time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@40.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.828ns (17.257%)  route 3.970ns (82.743%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.195ns
    Clock Pessimism Removal (CPR):    -0.517ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.672    -2.195    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X9Y30          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456    -1.739 r  zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=3, routed)           0.851    -0.887    zybo_receiver_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X8Y29          LUT3 (Prop_lut3_I2_O)        0.124    -0.763 r  zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5/O
                         net (fo=3, routed)           0.677    -0.086    zybo_receiver_i/o_buf_controller/inst/o_data[7]_i_5_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.038 r  zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5/O
                         net (fo=3, routed)           0.824     0.862    zybo_receiver_i/o_buf_controller/inst/addr[31]_i_5_n_0
    SLICE_X8Y27          LUT5 (Prop_lut5_I0_O)        0.124     0.986 r  zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1/O
                         net (fo=13, routed)          1.617     2.603    zybo_receiver_i/o_buf_controller/inst/v_count[12]_i_1_n_0
    SLICE_X17Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    L16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.440    35.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.559    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          1.488    38.138    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y51         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]/C
                         clock pessimism             -0.517    37.621    
                         clock uncertainty           -0.090    37.531    
    SLICE_X17Y51         FDRE (Setup_fdre_C_CE)      -0.205    37.326    zybo_receiver_i/o_buf_controller/inst/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         37.326    
                         arrival time                          -2.603    
  -------------------------------------------------------------------
                         slack                                 34.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  zybo_receiver_i/o_buf_controller/inst/vsync_next_reg/Q
                         net (fo=1, routed)           0.056    -0.252    zybo_receiver_i/o_buf_controller/inst/vsync_next
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
                         clock pessimism             -0.236    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.075    -0.284    zybo_receiver_i/o_buf_controller/inst/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.626%)  route 0.221ns (57.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=3, routed)           0.221    -0.069    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
                         clock uncertainty            0.090    -0.307    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.124    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.773%)  route 0.259ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[8]/Q
                         net (fo=3, routed)           0.259    -0.031    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vde_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_buf_controller/inst/vde_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.308 r  zybo_receiver_i/o_buf_controller/inst/vde_next_reg/Q
                         net (fo=1, routed)           0.116    -0.192    zybo_receiver_i/o_buf_controller/inst/vde_next
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X15Y50         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vde_reg/C
                         clock pessimism             -0.236    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.066    -0.293    zybo_receiver_i/o_buf_controller/inst/vde_reg
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.855%)  route 0.281ns (63.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[10]/Q
                         net (fo=3, routed)           0.281    -0.009    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
                         clock uncertainty            0.090    -0.307    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.124    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.086%)  route 0.303ns (64.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[6]/Q
                         net (fo=3, routed)           0.303     0.014    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.557%)  route 0.285ns (63.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[12]/Q
                         net (fo=3, routed)           0.285    -0.005    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.397    
                         clock uncertainty            0.090    -0.307    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.124    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.885%)  route 0.320ns (66.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y24          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[7]/Q
                         net (fo=3, routed)           0.320     0.030    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.863    -0.179    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.378    
                         clock uncertainty            0.090    -0.288    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.105    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.419%)  route 0.327ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.555    -0.454    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X6Y25          FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.290 r  zybo_receiver_i/o_buf_controller/inst/addr_reg[11]/Q
                         net (fo=3, routed)           0.327     0.037    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.866    -0.176    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.200    -0.375    
                         clock uncertainty            0.090    -0.285    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.102    zybo_receiver_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_zybo_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out2_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.560    -0.449    zybo_receiver_i/o_buf_controller/inst/pclk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.321 r  zybo_receiver_i/o_buf_controller/inst/vsync_reg/Q
                         net (fo=1, routed)           0.119    -0.201    zybo_receiver_i/rgb2vga_0/U0/rgb_pVSync
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out2_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout2_buf/O
                         net (fo=70, routed)          0.829    -0.213    zybo_receiver_i/rgb2vga_0/U0/PixelClk
    SLICE_X17Y52         FDRE                                         r  zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg/C
                         clock pessimism             -0.236    -0.449    
                         clock uncertainty            0.090    -0.359    
    SLICE_X17Y52         FDRE (Hold_fdre_C_D)         0.012    -0.347    zybo_receiver_i/rgb2vga_0/U0/vga_pVSync_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        3.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.419ns (18.722%)  route 1.819ns (81.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 10.829 - 6.060 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.811     5.205    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X40Y81         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDPE (Prop_fdpe_C_Q)         0.419     5.624 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.819     7.443    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X36Y96         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.762    10.829    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X36Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    11.216    
                         clock uncertainty           -0.053    11.163    
    SLICE_X36Y96         FDPE (Recov_fdpe_C_PRE)     -0.534    10.629    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.419ns (21.755%)  route 1.507ns (78.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 10.829 - 6.060 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.811     5.205    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X40Y81         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDPE (Prop_fdpe_C_Q)         0.419     5.624 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.507     7.131    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X43Y96         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.762    10.829    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X43Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    11.251    
                         clock uncertainty           -0.053    11.198    
    SLICE_X43Y96         FDPE (Recov_fdpe_C_PRE)     -0.534    10.664    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -7.131    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             4.259ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.419ns (34.961%)  route 0.779ns (65.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 10.828 - 6.060 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.811     5.205    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X40Y81         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDPE (Prop_fdpe_C_Q)         0.419     5.624 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.779     6.404    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X41Y91         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.761    10.828    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X41Y91         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    11.250    
                         clock uncertainty           -0.053    11.197    
    SLICE_X41Y91         FDPE (Recov_fdpe_C_PRE)     -0.534    10.663    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.663    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  4.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.128ns (27.919%)  route 0.330ns (72.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.256     1.827    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X40Y81         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.955 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.330     2.286    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X41Y91         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.299     2.161    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X41Y91         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.849    
    SLICE_X41Y91         FDPE (Remov_fdpe_C_PRE)     -0.149     1.700    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.128ns (17.275%)  route 0.613ns (82.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.256     1.827    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X40Y81         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.955 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.613     2.568    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X43Y96         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X43Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.850    
    SLICE_X43Y96         FDPE (Remov_fdpe_C_PRE)     -0.149     1.701    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.128ns (14.952%)  route 0.728ns (85.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.256     1.827    zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X40Y81         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.955 f  zybo_receiver_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.728     2.684    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X36Y96         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=368, routed)         0.300     2.162    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X36Y96         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.871    
    SLICE_X36Y96         FDPE (Remov_fdpe_C_PRE)     -0.149     1.722    zybo_receiver_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.961    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 0.580ns (7.926%)  route 6.738ns (92.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.744     3.052    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y51         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.315     6.823    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.947 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         3.423    10.370    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y40          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.545    12.737    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y40          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X0Y40          FDPE (Recov_fdpe_C_PRE)     -0.361    12.338    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.318ns  (logic 0.580ns (7.926%)  route 6.738ns (92.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.744     3.052    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y51         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.315     6.823    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.947 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         3.423    10.370    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y40          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.545    12.737    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y40          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X0Y40          FDPE (Recov_fdpe_C_PRE)     -0.319    12.380    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 0.580ns (8.429%)  route 6.301ns (91.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.744     3.052    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y51         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.315     6.823    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.947 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.986     9.933    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y36          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.542    12.734    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y36          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X1Y36          FDPE (Recov_fdpe_C_PRE)     -0.359    12.337    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 0.580ns (8.429%)  route 6.301ns (91.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.744     3.052    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y51         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.315     6.823    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.947 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.986     9.933    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X1Y36          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.542    12.734    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y36          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X1Y36          FDPE (Recov_fdpe_C_PRE)     -0.359    12.337    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.744     3.052    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y51         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.315     6.823    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.947 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.775     9.722    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y29          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.540    12.733    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y29          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X2Y29          FDPE (Recov_fdpe_C_PRE)     -0.359    12.335    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.580ns (8.696%)  route 6.090ns (91.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.744     3.052    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y51         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.315     6.823    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.947 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.775     9.722    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X2Y29          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.540    12.733    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y29          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X2Y29          FDPE (Recov_fdpe_C_PRE)     -0.359    12.335    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             3.176ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.580ns (9.563%)  route 5.485ns (90.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.744     3.052    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y51         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.315     6.823    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.947 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.170     9.117    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y33          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.500    12.692    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y33          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X8Y33          FDPE (Recov_fdpe_C_PRE)     -0.361    12.293    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.580ns (9.563%)  route 5.485ns (90.437%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.744     3.052    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y51         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.315     6.823    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.947 f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.170     9.117    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y33          FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.500    12.692    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y33          FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.808    
                         clock uncertainty           -0.154    12.654    
    SLICE_X8Y33          FDPE (Recov_fdpe_C_PRE)     -0.319    12.335    zybo_receiver_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.580ns (10.020%)  route 5.209ns (89.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.744     3.052    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y51         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.663     7.171    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.295 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.546     8.841    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y2          FDPE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.508    12.700    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y2          FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X10Y2          FDPE (Recov_fdpe_C_PRE)     -0.361    12.301    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.580ns (10.020%)  route 5.209ns (89.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.744     3.052    zybo_receiver_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y51         FDRE                                         r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     3.508 r  zybo_receiver_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          3.663     7.171    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.295 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.546     8.841    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y2          FDPE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        1.508    12.700    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y2          FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X10Y2          FDPE (Recov_fdpe_C_PRE)     -0.361    12.301    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.301    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  3.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.619%)  route 0.242ns (65.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.564     0.905    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y48         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.033 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.242     1.274    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y50         FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.831     1.201    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X14Y50         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDPE (Remov_fdpe_C_PRE)     -0.149     1.023    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.157%)  route 0.140ns (49.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.140     1.184    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X15Y41         FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.830     1.200    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X15Y41         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.262     0.938    
    SLICE_X15Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.392%)  route 0.144ns (50.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.144     1.188    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X14Y41         FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.830     1.200    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X14Y41         FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X14Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.392%)  route 0.144ns (50.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.144     1.188    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X14Y41         FDCE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.830     1.200    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X14Y41         FDCE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X14Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.392%)  route 0.144ns (50.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.144     1.188    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X14Y41         FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.830     1.200    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X14Y41         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.262     0.938    
    SLICE_X14Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.392%)  route 0.144ns (50.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.562     0.903    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y41         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.144     1.188    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X14Y41         FDPE                                         f  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.830     1.200    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X14Y41         FDPE                                         r  zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.262     0.938    
    SLICE_X14Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    zybo_receiver_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.693%)  route 0.174ns (55.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.567     0.908    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y2          FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.174     1.223    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X8Y2           FDCE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.835     1.205    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y2           FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.943    
    SLICE_X8Y2           FDCE (Remov_fdce_C_CLR)     -0.067     0.876    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.693%)  route 0.174ns (55.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.567     0.908    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y2          FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDPE (Prop_fdpe_C_Q)         0.141     1.049 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.174     1.223    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Q[0]
    SLICE_X8Y2           FDCE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.835     1.205    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y2           FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.262     0.943    
    SLICE_X8Y2           FDCE (Remov_fdce_C_CLR)     -0.067     0.876    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.416%)  route 0.133ns (48.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.559     0.900    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y8          FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.133     1.174    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X22Y8          FDCE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.827     1.197    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y8          FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.281     0.916    
    SLICE_X22Y8          FDCE (Remov_fdce_C_CLR)     -0.092     0.824    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.416%)  route 0.133ns (48.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.559     0.900    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y8          FDPE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.041 f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.133     1.174    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X22Y8          FDCE                                         f  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_receiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_receiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_receiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7982, routed)        0.827     1.197    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X22Y8          FDCE                                         r  zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.916    
    SLICE_X22Y8          FDCE (Remov_fdce_C_CLR)     -0.092     0.824    zybo_receiver_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.350    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.054%)  route 0.577ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.577    -1.150    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.402     2.795    
                         clock uncertainty           -0.065     2.730    
    SLICE_X40Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     2.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.054%)  route 0.577ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.577    -1.150    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.402     2.795    
                         clock uncertainty           -0.065     2.730    
    SLICE_X40Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     2.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.478ns (48.768%)  route 0.502ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.167    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.546     3.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.831    
                         clock uncertainty           -0.065     2.766    
    SLICE_X41Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.190    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  3.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.121    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.421    
    SLICE_X41Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.566    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.022%)  route 0.227ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.227    -0.078    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.201    -0.400    
    SLICE_X40Y73         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.549    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.022%)  route 0.227ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.227    -0.078    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.201    -0.400    
    SLICE_X40Y73         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.549    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.054%)  route 0.577ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.577    -1.150    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.402     2.795    
                         clock uncertainty           -0.065     2.730    
    SLICE_X40Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     2.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.054%)  route 0.577ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.577    -1.150    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.402     2.795    
                         clock uncertainty           -0.065     2.730    
    SLICE_X40Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     2.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.478ns (48.768%)  route 0.502ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.167    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.546     3.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.831    
                         clock uncertainty           -0.065     2.766    
    SLICE_X41Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.190    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  3.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.121    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.421    
                         clock uncertainty            0.065    -0.356    
    SLICE_X41Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.501    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.022%)  route 0.227ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.227    -0.078    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.201    -0.400    
                         clock uncertainty            0.065    -0.335    
    SLICE_X40Y73         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.484    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.022%)  route 0.227ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.227    -0.078    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.201    -0.400    
                         clock uncertainty            0.065    -0.335    
    SLICE_X40Y73         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.484    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.054%)  route 0.577ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.577    -1.150    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.402     2.795    
                         clock uncertainty           -0.065     2.730    
    SLICE_X40Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     2.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.054%)  route 0.577ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.577    -1.150    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.402     2.795    
                         clock uncertainty           -0.065     2.730    
    SLICE_X40Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     2.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.196    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.478ns (48.768%)  route 0.502ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.167    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.546     3.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.831    
                         clock uncertainty           -0.065     2.766    
    SLICE_X41Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.190    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.190    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  3.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.121    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.421    
                         clock uncertainty            0.065    -0.356    
    SLICE_X41Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.501    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.022%)  route 0.227ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.227    -0.078    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.201    -0.400    
                         clock uncertainty            0.065    -0.335    
    SLICE_X40Y73         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.484    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.022%)  route 0.227ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.227    -0.078    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.201    -0.400    
                         clock uncertainty            0.065    -0.335    
    SLICE_X40Y73         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.484    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.054%)  route 0.577ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.577    -1.150    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.402     2.795    
                         clock uncertainty           -0.065     2.731    
    SLICE_X40Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     2.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.197    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.054%)  route 0.577ns (57.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.802ns = ( 3.198 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419    -1.728 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.577    -1.150    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.548     3.198    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.402     2.795    
                         clock uncertainty           -0.065     2.731    
    SLICE_X40Y73         FDPE (Recov_fdpe_C_PRE)     -0.534     2.197    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.197    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.478ns (48.768%)  route 0.502ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 3.196 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.720    -2.147    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.167    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         1.546     3.196    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.831    
                         clock uncertainty           -0.065     2.767    
    SLICE_X41Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.191    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.191    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  3.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.121    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y75         FDCE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.842    -0.200    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y75         FDCE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.421    
    SLICE_X41Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.566    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.022%)  route 0.227ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.227    -0.078    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.201    -0.400    
    SLICE_X40Y73         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.549    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.022%)  route 0.227ns (63.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.199ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.575    -0.434    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X40Y75         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.306 f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.227    -0.078    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X40Y73         FDPE                                         f  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_receiver_i/ref_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_receiver_i/ref_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_receiver_i/ref_clk_gen/inst/clk_in1_zybo_receiver_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_receiver_i/ref_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_receiver_i/ref_clk_gen/inst/clk_out1_zybo_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_receiver_i/ref_clk_gen/inst/clkout1_buf/O
                         net (fo=101, routed)         0.843    -0.199    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X40Y73         FDPE                                         r  zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.201    -0.400    
    SLICE_X40Y73         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.549    zybo_receiver_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.470    





