|sramandio
sram_data[0] => thirtytwobitregister:outport.input[0]
sram_data[0] => SRAM:sram_mem.data[0]
sram_data[1] => thirtytwobitregister:outport.input[1]
sram_data[1] => SRAM:sram_mem.data[1]
sram_data[2] => thirtytwobitregister:outport.input[2]
sram_data[2] => SRAM:sram_mem.data[2]
sram_data[3] => thirtytwobitregister:outport.input[3]
sram_data[3] => SRAM:sram_mem.data[3]
sram_data[4] => thirtytwobitregister:outport.input[4]
sram_data[4] => SRAM:sram_mem.data[4]
sram_data[5] => thirtytwobitregister:outport.input[5]
sram_data[5] => SRAM:sram_mem.data[5]
sram_data[6] => thirtytwobitregister:outport.input[6]
sram_data[6] => SRAM:sram_mem.data[6]
sram_data[7] => thirtytwobitregister:outport.input[7]
sram_data[7] => SRAM:sram_mem.data[7]
sram_data[8] => thirtytwobitregister:outport.input[8]
sram_data[8] => SRAM:sram_mem.data[8]
sram_data[9] => thirtytwobitregister:outport.input[9]
sram_data[9] => SRAM:sram_mem.data[9]
sram_data[10] => thirtytwobitregister:outport.input[10]
sram_data[10] => SRAM:sram_mem.data[10]
sram_data[11] => thirtytwobitregister:outport.input[11]
sram_data[11] => SRAM:sram_mem.data[11]
sram_data[12] => thirtytwobitregister:outport.input[12]
sram_data[12] => SRAM:sram_mem.data[12]
sram_data[13] => thirtytwobitregister:outport.input[13]
sram_data[13] => SRAM:sram_mem.data[13]
sram_data[14] => thirtytwobitregister:outport.input[14]
sram_data[14] => SRAM:sram_mem.data[14]
sram_data[15] => thirtytwobitregister:outport.input[15]
sram_data[15] => SRAM:sram_mem.data[15]
sram_data[16] => thirtytwobitregister:outport.input[16]
sram_data[16] => SRAM:sram_mem.data[16]
sram_data[17] => thirtytwobitregister:outport.input[17]
sram_data[17] => SRAM:sram_mem.data[17]
sram_data[18] => thirtytwobitregister:outport.input[18]
sram_data[18] => SRAM:sram_mem.data[18]
sram_data[19] => thirtytwobitregister:outport.input[19]
sram_data[19] => SRAM:sram_mem.data[19]
sram_data[20] => thirtytwobitregister:outport.input[20]
sram_data[20] => SRAM:sram_mem.data[20]
sram_data[21] => thirtytwobitregister:outport.input[21]
sram_data[21] => SRAM:sram_mem.data[21]
sram_data[22] => thirtytwobitregister:outport.input[22]
sram_data[22] => SRAM:sram_mem.data[22]
sram_data[23] => thirtytwobitregister:outport.input[23]
sram_data[23] => SRAM:sram_mem.data[23]
sram_data[24] => thirtytwobitregister:outport.input[24]
sram_data[24] => SRAM:sram_mem.data[24]
sram_data[25] => thirtytwobitregister:outport.input[25]
sram_data[25] => SRAM:sram_mem.data[25]
sram_data[26] => thirtytwobitregister:outport.input[26]
sram_data[26] => SRAM:sram_mem.data[26]
sram_data[27] => thirtytwobitregister:outport.input[27]
sram_data[27] => SRAM:sram_mem.data[27]
sram_data[28] => thirtytwobitregister:outport.input[28]
sram_data[28] => SRAM:sram_mem.data[28]
sram_data[29] => thirtytwobitregister:outport.input[29]
sram_data[29] => SRAM:sram_mem.data[29]
sram_data[30] => thirtytwobitregister:outport.input[30]
sram_data[30] => SRAM:sram_mem.data[30]
sram_data[31] => thirtytwobitregister:outport.input[31]
sram_data[31] => SRAM:sram_mem.data[31]
address[0] => Equal0.IN31
address[0] => Equal1.IN31
address[0] => Equal2.IN31
address[0] => Equal3.IN31
address[1] => Equal0.IN30
address[1] => Equal1.IN30
address[1] => Equal2.IN30
address[1] => Equal3.IN30
address[2] => SRAM:sram_mem.address[0]
address[2] => Equal0.IN29
address[2] => Equal1.IN13
address[2] => Equal2.IN29
address[2] => Equal3.IN13
address[3] => SRAM:sram_mem.address[1]
address[3] => Equal0.IN12
address[3] => Equal1.IN12
address[3] => Equal2.IN12
address[3] => Equal3.IN12
address[4] => SRAM:sram_mem.address[2]
address[4] => Equal0.IN11
address[4] => Equal1.IN11
address[4] => Equal2.IN11
address[4] => Equal3.IN11
address[5] => SRAM:sram_mem.address[3]
address[5] => Equal0.IN10
address[5] => Equal1.IN10
address[5] => Equal2.IN10
address[5] => Equal3.IN10
address[6] => SRAM:sram_mem.address[4]
address[6] => Equal0.IN9
address[6] => Equal1.IN9
address[6] => Equal2.IN9
address[6] => Equal3.IN9
address[7] => SRAM:sram_mem.address[5]
address[7] => Equal0.IN8
address[7] => Equal1.IN8
address[7] => Equal2.IN8
address[7] => Equal3.IN8
address[8] => Equal0.IN7
address[8] => Equal1.IN7
address[8] => Equal2.IN7
address[8] => Equal3.IN7
address[9] => Equal0.IN6
address[9] => Equal1.IN6
address[9] => Equal2.IN6
address[9] => Equal3.IN6
address[10] => Equal0.IN5
address[10] => Equal1.IN5
address[10] => Equal2.IN5
address[10] => Equal3.IN5
address[11] => Equal0.IN4
address[11] => Equal1.IN4
address[11] => Equal2.IN4
address[11] => Equal3.IN4
address[12] => Equal0.IN3
address[12] => Equal1.IN3
address[12] => Equal2.IN3
address[12] => Equal3.IN3
address[13] => Equal0.IN2
address[13] => Equal1.IN2
address[13] => Equal2.IN2
address[13] => Equal3.IN2
address[14] => Equal0.IN1
address[14] => Equal1.IN1
address[14] => Equal2.IN1
address[14] => Equal3.IN1
address[15] => Equal0.IN0
address[15] => Equal1.IN0
address[15] => Equal2.IN0
address[15] => Equal3.IN0
address[16] => Equal0.IN28
address[16] => Equal1.IN29
address[16] => Equal2.IN28
address[16] => Equal3.IN29
address[17] => Equal0.IN27
address[17] => Equal1.IN28
address[17] => Equal2.IN27
address[17] => Equal3.IN28
address[18] => Equal0.IN26
address[18] => Equal1.IN27
address[18] => Equal2.IN26
address[18] => Equal3.IN27
address[19] => Equal0.IN25
address[19] => Equal1.IN26
address[19] => Equal2.IN25
address[19] => Equal3.IN26
address[20] => Equal0.IN24
address[20] => Equal1.IN25
address[20] => Equal2.IN24
address[20] => Equal3.IN25
address[21] => Equal0.IN23
address[21] => Equal1.IN24
address[21] => Equal2.IN23
address[21] => Equal3.IN24
address[22] => Equal0.IN22
address[22] => Equal1.IN23
address[22] => Equal2.IN22
address[22] => Equal3.IN23
address[23] => Equal0.IN21
address[23] => Equal1.IN22
address[23] => Equal2.IN21
address[23] => Equal3.IN22
address[24] => Equal0.IN20
address[24] => Equal1.IN21
address[24] => Equal2.IN20
address[24] => Equal3.IN21
address[25] => Equal0.IN19
address[25] => Equal1.IN20
address[25] => Equal2.IN19
address[25] => Equal3.IN20
address[26] => Equal0.IN18
address[26] => Equal1.IN19
address[26] => Equal2.IN18
address[26] => Equal3.IN19
address[27] => Equal0.IN17
address[27] => Equal1.IN18
address[27] => Equal2.IN17
address[27] => Equal3.IN18
address[28] => Equal0.IN16
address[28] => Equal1.IN17
address[28] => Equal2.IN16
address[28] => Equal3.IN17
address[29] => Equal0.IN15
address[29] => Equal1.IN16
address[29] => Equal2.IN15
address[29] => Equal3.IN16
address[30] => Equal0.IN14
address[30] => Equal1.IN15
address[30] => Equal2.IN14
address[30] => Equal3.IN15
address[31] => Equal0.IN13
address[31] => Equal1.IN14
address[31] => Equal2.IN13
address[31] => Equal3.IN14
read_en => thirtytwobitregister:dff.enable
read_en => SRAM:sram_mem.rden
write_en => sram_enable_logic.IN1
write_en => sram_en.OUTPUTSELECT
write_en => outport_en.OUTPUTSELECT
clk => thirtytwobitregister:inport0.clk
clk => thirtytwobitregister:inport1.clk
clk => thirtytwobitregister:outport.clk
clk => thirtytwobitregister:dff.clk
clk => SRAM:sram_mem.clock
reset => ~NO_FANOUT~
inport_en => inport0_en.IN0
inport_en => inport1_en.IN0
inport_input[0] => thirtytwobitregister:inport0.input[0]
inport_input[0] => thirtytwobitregister:inport1.input[0]
inport_input[1] => thirtytwobitregister:inport0.input[1]
inport_input[1] => thirtytwobitregister:inport1.input[1]
inport_input[2] => thirtytwobitregister:inport0.input[2]
inport_input[2] => thirtytwobitregister:inport1.input[2]
inport_input[3] => thirtytwobitregister:inport0.input[3]
inport_input[3] => thirtytwobitregister:inport1.input[3]
inport_input[4] => thirtytwobitregister:inport0.input[4]
inport_input[4] => thirtytwobitregister:inport1.input[4]
inport_input[5] => thirtytwobitregister:inport0.input[5]
inport_input[5] => thirtytwobitregister:inport1.input[5]
inport_input[6] => thirtytwobitregister:inport0.input[6]
inport_input[6] => thirtytwobitregister:inport1.input[6]
inport_input[7] => thirtytwobitregister:inport0.input[7]
inport_input[7] => thirtytwobitregister:inport1.input[7]
inport_input[8] => thirtytwobitregister:inport0.input[8]
inport_input[8] => thirtytwobitregister:inport1.input[8]
inport_input[9] => thirtytwobitregister:inport0.input[9]
inport_input[9] => thirtytwobitregister:inport1.input[9]
inport_input[10] => thirtytwobitregister:inport0.input[10]
inport_input[10] => thirtytwobitregister:inport1.input[10]
inport_input[11] => thirtytwobitregister:inport0.input[11]
inport_input[11] => thirtytwobitregister:inport1.input[11]
inport_input[12] => thirtytwobitregister:inport0.input[12]
inport_input[12] => thirtytwobitregister:inport1.input[12]
inport_input[13] => thirtytwobitregister:inport0.input[13]
inport_input[13] => thirtytwobitregister:inport1.input[13]
inport_input[14] => thirtytwobitregister:inport0.input[14]
inport_input[14] => thirtytwobitregister:inport1.input[14]
inport_input[15] => thirtytwobitregister:inport0.input[15]
inport_input[15] => thirtytwobitregister:inport1.input[15]
inport_input[16] => thirtytwobitregister:inport0.input[16]
inport_input[16] => thirtytwobitregister:inport1.input[16]
inport_input[17] => thirtytwobitregister:inport0.input[17]
inport_input[17] => thirtytwobitregister:inport1.input[17]
inport_input[18] => thirtytwobitregister:inport0.input[18]
inport_input[18] => thirtytwobitregister:inport1.input[18]
inport_input[19] => thirtytwobitregister:inport0.input[19]
inport_input[19] => thirtytwobitregister:inport1.input[19]
inport_input[20] => thirtytwobitregister:inport0.input[20]
inport_input[20] => thirtytwobitregister:inport1.input[20]
inport_input[21] => thirtytwobitregister:inport0.input[21]
inport_input[21] => thirtytwobitregister:inport1.input[21]
inport_input[22] => thirtytwobitregister:inport0.input[22]
inport_input[22] => thirtytwobitregister:inport1.input[22]
inport_input[23] => thirtytwobitregister:inport0.input[23]
inport_input[23] => thirtytwobitregister:inport1.input[23]
inport_input[24] => thirtytwobitregister:inport0.input[24]
inport_input[24] => thirtytwobitregister:inport1.input[24]
inport_input[25] => thirtytwobitregister:inport0.input[25]
inport_input[25] => thirtytwobitregister:inport1.input[25]
inport_input[26] => thirtytwobitregister:inport0.input[26]
inport_input[26] => thirtytwobitregister:inport1.input[26]
inport_input[27] => thirtytwobitregister:inport0.input[27]
inport_input[27] => thirtytwobitregister:inport1.input[27]
inport_input[28] => thirtytwobitregister:inport0.input[28]
inport_input[28] => thirtytwobitregister:inport1.input[28]
inport_input[29] => thirtytwobitregister:inport0.input[29]
inport_input[29] => thirtytwobitregister:inport1.input[29]
inport_input[30] => thirtytwobitregister:inport0.input[30]
inport_input[30] => thirtytwobitregister:inport1.input[30]
inport_input[31] => thirtytwobitregister:inport0.input[31]
inport_input[31] => thirtytwobitregister:inport1.input[31]
switchten => inport1_en.IN1
switchten => inport0_en.IN1
output[0] <= thirtytwobitregister:dff.output[0]
output[1] <= thirtytwobitregister:dff.output[1]
output[2] <= thirtytwobitregister:dff.output[2]
output[3] <= thirtytwobitregister:dff.output[3]
output[4] <= thirtytwobitregister:dff.output[4]
output[5] <= thirtytwobitregister:dff.output[5]
output[6] <= thirtytwobitregister:dff.output[6]
output[7] <= thirtytwobitregister:dff.output[7]
output[8] <= thirtytwobitregister:dff.output[8]
output[9] <= thirtytwobitregister:dff.output[9]
output[10] <= thirtytwobitregister:dff.output[10]
output[11] <= thirtytwobitregister:dff.output[11]
output[12] <= thirtytwobitregister:dff.output[12]
output[13] <= thirtytwobitregister:dff.output[13]
output[14] <= thirtytwobitregister:dff.output[14]
output[15] <= thirtytwobitregister:dff.output[15]
output[16] <= thirtytwobitregister:dff.output[16]
output[17] <= thirtytwobitregister:dff.output[17]
output[18] <= thirtytwobitregister:dff.output[18]
output[19] <= thirtytwobitregister:dff.output[19]
output[20] <= thirtytwobitregister:dff.output[20]
output[21] <= thirtytwobitregister:dff.output[21]
output[22] <= thirtytwobitregister:dff.output[22]
output[23] <= thirtytwobitregister:dff.output[23]
output[24] <= thirtytwobitregister:dff.output[24]
output[25] <= thirtytwobitregister:dff.output[25]
output[26] <= thirtytwobitregister:dff.output[26]
output[27] <= thirtytwobitregister:dff.output[27]
output[28] <= thirtytwobitregister:dff.output[28]
output[29] <= thirtytwobitregister:dff.output[29]
output[30] <= thirtytwobitregister:dff.output[30]
output[31] <= thirtytwobitregister:dff.output[31]
outport_output[0] <= thirtytwobitregister:outport.output[0]
outport_output[1] <= thirtytwobitregister:outport.output[1]
outport_output[2] <= thirtytwobitregister:outport.output[2]
outport_output[3] <= thirtytwobitregister:outport.output[3]
outport_output[4] <= thirtytwobitregister:outport.output[4]
outport_output[5] <= thirtytwobitregister:outport.output[5]
outport_output[6] <= thirtytwobitregister:outport.output[6]
outport_output[7] <= thirtytwobitregister:outport.output[7]
outport_output[8] <= thirtytwobitregister:outport.output[8]
outport_output[9] <= thirtytwobitregister:outport.output[9]
outport_output[10] <= thirtytwobitregister:outport.output[10]
outport_output[11] <= thirtytwobitregister:outport.output[11]
outport_output[12] <= thirtytwobitregister:outport.output[12]
outport_output[13] <= thirtytwobitregister:outport.output[13]
outport_output[14] <= thirtytwobitregister:outport.output[14]
outport_output[15] <= thirtytwobitregister:outport.output[15]
outport_output[16] <= thirtytwobitregister:outport.output[16]
outport_output[17] <= thirtytwobitregister:outport.output[17]
outport_output[18] <= thirtytwobitregister:outport.output[18]
outport_output[19] <= thirtytwobitregister:outport.output[19]
outport_output[20] <= thirtytwobitregister:outport.output[20]
outport_output[21] <= thirtytwobitregister:outport.output[21]
outport_output[22] <= thirtytwobitregister:outport.output[22]
outport_output[23] <= thirtytwobitregister:outport.output[23]
outport_output[24] <= thirtytwobitregister:outport.output[24]
outport_output[25] <= thirtytwobitregister:outport.output[25]
outport_output[26] <= thirtytwobitregister:outport.output[26]
outport_output[27] <= thirtytwobitregister:outport.output[27]
outport_output[28] <= thirtytwobitregister:outport.output[28]
outport_output[29] <= thirtytwobitregister:outport.output[29]
outport_output[30] <= thirtytwobitregister:outport.output[30]
outport_output[31] <= thirtytwobitregister:outport.output[31]


|sramandio|thirtytwobitregister:inport0
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|sramandio|thirtytwobitregister:inport1
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|sramandio|thirtytwobitregister:outport
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|sramandio|thirtytwobitregister:dff
input[0] => sigout[0].DATAIN
input[1] => sigout[1].DATAIN
input[2] => sigout[2].DATAIN
input[3] => sigout[3].DATAIN
input[4] => sigout[4].DATAIN
input[5] => sigout[5].DATAIN
input[6] => sigout[6].DATAIN
input[7] => sigout[7].DATAIN
input[8] => sigout[8].DATAIN
input[9] => sigout[9].DATAIN
input[10] => sigout[10].DATAIN
input[11] => sigout[11].DATAIN
input[12] => sigout[12].DATAIN
input[13] => sigout[13].DATAIN
input[14] => sigout[14].DATAIN
input[15] => sigout[15].DATAIN
input[16] => sigout[16].DATAIN
input[17] => sigout[17].DATAIN
input[18] => sigout[18].DATAIN
input[19] => sigout[19].DATAIN
input[20] => sigout[20].DATAIN
input[21] => sigout[21].DATAIN
input[22] => sigout[22].DATAIN
input[23] => sigout[23].DATAIN
input[24] => sigout[24].DATAIN
input[25] => sigout[25].DATAIN
input[26] => sigout[26].DATAIN
input[27] => sigout[27].DATAIN
input[28] => sigout[28].DATAIN
input[29] => sigout[29].DATAIN
input[30] => sigout[30].DATAIN
input[31] => sigout[31].DATAIN
clk => sigout[0].CLK
clk => sigout[1].CLK
clk => sigout[2].CLK
clk => sigout[3].CLK
clk => sigout[4].CLK
clk => sigout[5].CLK
clk => sigout[6].CLK
clk => sigout[7].CLK
clk => sigout[8].CLK
clk => sigout[9].CLK
clk => sigout[10].CLK
clk => sigout[11].CLK
clk => sigout[12].CLK
clk => sigout[13].CLK
clk => sigout[14].CLK
clk => sigout[15].CLK
clk => sigout[16].CLK
clk => sigout[17].CLK
clk => sigout[18].CLK
clk => sigout[19].CLK
clk => sigout[20].CLK
clk => sigout[21].CLK
clk => sigout[22].CLK
clk => sigout[23].CLK
clk => sigout[24].CLK
clk => sigout[25].CLK
clk => sigout[26].CLK
clk => sigout[27].CLK
clk => sigout[28].CLK
clk => sigout[29].CLK
clk => sigout[30].CLK
clk => sigout[31].CLK
enable => sigout[31].ENA
enable => sigout[30].ENA
enable => sigout[29].ENA
enable => sigout[28].ENA
enable => sigout[27].ENA
enable => sigout[26].ENA
enable => sigout[25].ENA
enable => sigout[24].ENA
enable => sigout[23].ENA
enable => sigout[22].ENA
enable => sigout[21].ENA
enable => sigout[20].ENA
enable => sigout[19].ENA
enable => sigout[18].ENA
enable => sigout[17].ENA
enable => sigout[16].ENA
enable => sigout[15].ENA
enable => sigout[14].ENA
enable => sigout[13].ENA
enable => sigout[12].ENA
enable => sigout[11].ENA
enable => sigout[10].ENA
enable => sigout[9].ENA
enable => sigout[8].ENA
enable => sigout[7].ENA
enable => sigout[6].ENA
enable => sigout[5].ENA
enable => sigout[4].ENA
enable => sigout[3].ENA
enable => sigout[2].ENA
enable => sigout[1].ENA
enable => sigout[0].ENA
reset => sigout[0].ACLR
reset => sigout[1].ACLR
reset => sigout[2].ACLR
reset => sigout[3].ACLR
reset => sigout[4].ACLR
reset => sigout[5].ACLR
reset => sigout[6].ACLR
reset => sigout[7].ACLR
reset => sigout[8].ACLR
reset => sigout[9].ACLR
reset => sigout[10].ACLR
reset => sigout[11].ACLR
reset => sigout[12].ACLR
reset => sigout[13].ACLR
reset => sigout[14].ACLR
reset => sigout[15].ACLR
reset => sigout[16].ACLR
reset => sigout[17].ACLR
reset => sigout[18].ACLR
reset => sigout[19].ACLR
reset => sigout[20].ACLR
reset => sigout[21].ACLR
reset => sigout[22].ACLR
reset => sigout[23].ACLR
reset => sigout[24].ACLR
reset => sigout[25].ACLR
reset => sigout[26].ACLR
reset => sigout[27].ACLR
reset => sigout[28].ACLR
reset => sigout[29].ACLR
reset => sigout[30].ACLR
reset => sigout[31].ACLR
output[0] <= sigout[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= sigout[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= sigout[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= sigout[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= sigout[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= sigout[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= sigout[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= sigout[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= sigout[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= sigout[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= sigout[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= sigout[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= sigout[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= sigout[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= sigout[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= sigout[15].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= sigout[16].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= sigout[17].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= sigout[18].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= sigout[19].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= sigout[20].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= sigout[21].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= sigout[22].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= sigout[23].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= sigout[24].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= sigout[25].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= sigout[26].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= sigout[27].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= sigout[28].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= sigout[29].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= sigout[30].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= sigout[31].DB_MAX_OUTPUT_PORT_TYPE


|sramandio|SRAM:sram_mem
aclr => altsyncram:altsyncram_component.aclr0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|sramandio|SRAM:sram_mem|altsyncram:altsyncram_component
wren_a => altsyncram_gpt3:auto_generated.wren_a
rden_a => altsyncram_gpt3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gpt3:auto_generated.data_a[0]
data_a[1] => altsyncram_gpt3:auto_generated.data_a[1]
data_a[2] => altsyncram_gpt3:auto_generated.data_a[2]
data_a[3] => altsyncram_gpt3:auto_generated.data_a[3]
data_a[4] => altsyncram_gpt3:auto_generated.data_a[4]
data_a[5] => altsyncram_gpt3:auto_generated.data_a[5]
data_a[6] => altsyncram_gpt3:auto_generated.data_a[6]
data_a[7] => altsyncram_gpt3:auto_generated.data_a[7]
data_a[8] => altsyncram_gpt3:auto_generated.data_a[8]
data_a[9] => altsyncram_gpt3:auto_generated.data_a[9]
data_a[10] => altsyncram_gpt3:auto_generated.data_a[10]
data_a[11] => altsyncram_gpt3:auto_generated.data_a[11]
data_a[12] => altsyncram_gpt3:auto_generated.data_a[12]
data_a[13] => altsyncram_gpt3:auto_generated.data_a[13]
data_a[14] => altsyncram_gpt3:auto_generated.data_a[14]
data_a[15] => altsyncram_gpt3:auto_generated.data_a[15]
data_a[16] => altsyncram_gpt3:auto_generated.data_a[16]
data_a[17] => altsyncram_gpt3:auto_generated.data_a[17]
data_a[18] => altsyncram_gpt3:auto_generated.data_a[18]
data_a[19] => altsyncram_gpt3:auto_generated.data_a[19]
data_a[20] => altsyncram_gpt3:auto_generated.data_a[20]
data_a[21] => altsyncram_gpt3:auto_generated.data_a[21]
data_a[22] => altsyncram_gpt3:auto_generated.data_a[22]
data_a[23] => altsyncram_gpt3:auto_generated.data_a[23]
data_a[24] => altsyncram_gpt3:auto_generated.data_a[24]
data_a[25] => altsyncram_gpt3:auto_generated.data_a[25]
data_a[26] => altsyncram_gpt3:auto_generated.data_a[26]
data_a[27] => altsyncram_gpt3:auto_generated.data_a[27]
data_a[28] => altsyncram_gpt3:auto_generated.data_a[28]
data_a[29] => altsyncram_gpt3:auto_generated.data_a[29]
data_a[30] => altsyncram_gpt3:auto_generated.data_a[30]
data_a[31] => altsyncram_gpt3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gpt3:auto_generated.address_a[0]
address_a[1] => altsyncram_gpt3:auto_generated.address_a[1]
address_a[2] => altsyncram_gpt3:auto_generated.address_a[2]
address_a[3] => altsyncram_gpt3:auto_generated.address_a[3]
address_a[4] => altsyncram_gpt3:auto_generated.address_a[4]
address_a[5] => altsyncram_gpt3:auto_generated.address_a[5]
address_a[6] => altsyncram_gpt3:auto_generated.address_a[6]
address_a[7] => altsyncram_gpt3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gpt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_gpt3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gpt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_gpt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_gpt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_gpt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_gpt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_gpt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_gpt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_gpt3:auto_generated.q_a[7]
q_a[8] <= altsyncram_gpt3:auto_generated.q_a[8]
q_a[9] <= altsyncram_gpt3:auto_generated.q_a[9]
q_a[10] <= altsyncram_gpt3:auto_generated.q_a[10]
q_a[11] <= altsyncram_gpt3:auto_generated.q_a[11]
q_a[12] <= altsyncram_gpt3:auto_generated.q_a[12]
q_a[13] <= altsyncram_gpt3:auto_generated.q_a[13]
q_a[14] <= altsyncram_gpt3:auto_generated.q_a[14]
q_a[15] <= altsyncram_gpt3:auto_generated.q_a[15]
q_a[16] <= altsyncram_gpt3:auto_generated.q_a[16]
q_a[17] <= altsyncram_gpt3:auto_generated.q_a[17]
q_a[18] <= altsyncram_gpt3:auto_generated.q_a[18]
q_a[19] <= altsyncram_gpt3:auto_generated.q_a[19]
q_a[20] <= altsyncram_gpt3:auto_generated.q_a[20]
q_a[21] <= altsyncram_gpt3:auto_generated.q_a[21]
q_a[22] <= altsyncram_gpt3:auto_generated.q_a[22]
q_a[23] <= altsyncram_gpt3:auto_generated.q_a[23]
q_a[24] <= altsyncram_gpt3:auto_generated.q_a[24]
q_a[25] <= altsyncram_gpt3:auto_generated.q_a[25]
q_a[26] <= altsyncram_gpt3:auto_generated.q_a[26]
q_a[27] <= altsyncram_gpt3:auto_generated.q_a[27]
q_a[28] <= altsyncram_gpt3:auto_generated.q_a[28]
q_a[29] <= altsyncram_gpt3:auto_generated.q_a[29]
q_a[30] <= altsyncram_gpt3:auto_generated.q_a[30]
q_a[31] <= altsyncram_gpt3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated
aclr0 => altsyncram_r5r2:altsyncram1.aclr0
address_a[0] => altsyncram_r5r2:altsyncram1.address_a[0]
address_a[1] => altsyncram_r5r2:altsyncram1.address_a[1]
address_a[2] => altsyncram_r5r2:altsyncram1.address_a[2]
address_a[3] => altsyncram_r5r2:altsyncram1.address_a[3]
address_a[4] => altsyncram_r5r2:altsyncram1.address_a[4]
address_a[5] => altsyncram_r5r2:altsyncram1.address_a[5]
address_a[6] => altsyncram_r5r2:altsyncram1.address_a[6]
address_a[7] => altsyncram_r5r2:altsyncram1.address_a[7]
clock0 => altsyncram_r5r2:altsyncram1.clock0
data_a[0] => altsyncram_r5r2:altsyncram1.data_a[0]
data_a[1] => altsyncram_r5r2:altsyncram1.data_a[1]
data_a[2] => altsyncram_r5r2:altsyncram1.data_a[2]
data_a[3] => altsyncram_r5r2:altsyncram1.data_a[3]
data_a[4] => altsyncram_r5r2:altsyncram1.data_a[4]
data_a[5] => altsyncram_r5r2:altsyncram1.data_a[5]
data_a[6] => altsyncram_r5r2:altsyncram1.data_a[6]
data_a[7] => altsyncram_r5r2:altsyncram1.data_a[7]
data_a[8] => altsyncram_r5r2:altsyncram1.data_a[8]
data_a[9] => altsyncram_r5r2:altsyncram1.data_a[9]
data_a[10] => altsyncram_r5r2:altsyncram1.data_a[10]
data_a[11] => altsyncram_r5r2:altsyncram1.data_a[11]
data_a[12] => altsyncram_r5r2:altsyncram1.data_a[12]
data_a[13] => altsyncram_r5r2:altsyncram1.data_a[13]
data_a[14] => altsyncram_r5r2:altsyncram1.data_a[14]
data_a[15] => altsyncram_r5r2:altsyncram1.data_a[15]
data_a[16] => altsyncram_r5r2:altsyncram1.data_a[16]
data_a[17] => altsyncram_r5r2:altsyncram1.data_a[17]
data_a[18] => altsyncram_r5r2:altsyncram1.data_a[18]
data_a[19] => altsyncram_r5r2:altsyncram1.data_a[19]
data_a[20] => altsyncram_r5r2:altsyncram1.data_a[20]
data_a[21] => altsyncram_r5r2:altsyncram1.data_a[21]
data_a[22] => altsyncram_r5r2:altsyncram1.data_a[22]
data_a[23] => altsyncram_r5r2:altsyncram1.data_a[23]
data_a[24] => altsyncram_r5r2:altsyncram1.data_a[24]
data_a[25] => altsyncram_r5r2:altsyncram1.data_a[25]
data_a[26] => altsyncram_r5r2:altsyncram1.data_a[26]
data_a[27] => altsyncram_r5r2:altsyncram1.data_a[27]
data_a[28] => altsyncram_r5r2:altsyncram1.data_a[28]
data_a[29] => altsyncram_r5r2:altsyncram1.data_a[29]
data_a[30] => altsyncram_r5r2:altsyncram1.data_a[30]
data_a[31] => altsyncram_r5r2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_r5r2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_r5r2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_r5r2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_r5r2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_r5r2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_r5r2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_r5r2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_r5r2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_r5r2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_r5r2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_r5r2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_r5r2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_r5r2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_r5r2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_r5r2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_r5r2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_r5r2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_r5r2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_r5r2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_r5r2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_r5r2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_r5r2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_r5r2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_r5r2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_r5r2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_r5r2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_r5r2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_r5r2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_r5r2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_r5r2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_r5r2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_r5r2:altsyncram1.q_a[31]
rden_a => altsyncram_r5r2:altsyncram1.rden_a
wren_a => altsyncram_r5r2:altsyncram1.wren_a


|sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1
aclr0 => ram_block3a0.CLR0
aclr0 => ram_block3a1.CLR0
aclr0 => ram_block3a2.CLR0
aclr0 => ram_block3a3.CLR0
aclr0 => ram_block3a4.CLR0
aclr0 => ram_block3a5.CLR0
aclr0 => ram_block3a6.CLR0
aclr0 => ram_block3a7.CLR0
aclr0 => ram_block3a8.CLR0
aclr0 => ram_block3a9.CLR0
aclr0 => ram_block3a10.CLR0
aclr0 => ram_block3a11.CLR0
aclr0 => ram_block3a12.CLR0
aclr0 => ram_block3a13.CLR0
aclr0 => ram_block3a14.CLR0
aclr0 => ram_block3a15.CLR0
aclr0 => ram_block3a16.CLR0
aclr0 => ram_block3a17.CLR0
aclr0 => ram_block3a18.CLR0
aclr0 => ram_block3a19.CLR0
aclr0 => ram_block3a20.CLR0
aclr0 => ram_block3a21.CLR0
aclr0 => ram_block3a22.CLR0
aclr0 => ram_block3a23.CLR0
aclr0 => ram_block3a24.CLR0
aclr0 => ram_block3a25.CLR0
aclr0 => ram_block3a26.CLR0
aclr0 => ram_block3a27.CLR0
aclr0 => ram_block3a28.CLR0
aclr0 => ram_block3a29.CLR0
aclr0 => ram_block3a30.CLR0
aclr0 => ram_block3a31.CLR0
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|sramandio|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


