vhdl xil_defaultlib "AESL_sim_pkg.vhd"
sv xil_defaultlib "ip/xil_defaultlib/example_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v"
sv xil_defaultlib "ip/xil_defaultlib/example_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v"
sv work "glbl.v"
vhdl xil_defaultlib "AESL_automem_A.vhd"
vhdl xil_defaultlib "AESL_automem_B.vhd"
vhdl xil_defaultlib "example.autotb.vhd"
vhdl xil_defaultlib "example.vhd"
vhdl xil_defaultlib "example_faddfsub_32ns_32ns_32_7_full_dsp_1.vhd"
vhdl xil_defaultlib "example_fcmp_32ns_32ns_1_2_no_dsp_1.vhd"
vhdl xil_defaultlib "example_flow_control_loop_pipe.vhd"

