Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Mar 26 14:47:35 2024
| Host         : ee-beholder1 running 64-bit Red Hat Enterprise Linux 9.3 (Plow)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcu280
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             101 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4140 |          562 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------------------------------------------------------------------------------+---------------------+------------------+----------------+
|    Clock Signal    |                                                 Enable Signal                                                |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------------------------------------------------------------------------------------+---------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[2].fixed_accumulator_inst/register_slice/fill                           | sys_rst_IBUF_inst/O |                8 |             32 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[3].fixed_accumulator_inst/register_slice/fill                           | sys_rst_IBUF_inst/O |                7 |             32 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/register_slice/fill                           | sys_rst_IBUF_inst/O |                8 |             32 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[2].fixed_accumulator_inst/register_slice/data_out_wren                  | sys_rst_IBUF_inst/O |                8 |             32 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/register_slice/data_out_wren                  | sys_rst_IBUF_inst/O |                8 |             32 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[0].fixed_accumulator_inst/register_slice/fill                           | sys_rst_IBUF_inst/O |                8 |             32 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[3].fixed_accumulator_inst/register_slice/data_out_wren                  | sys_rst_IBUF_inst/O |                7 |             32 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[0].fixed_accumulator_inst/register_slice/data_out_wren                  | sys_rst_IBUF_inst/O |                8 |             32 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/fill          | sys_rst_IBUF_inst/O |                9 |             66 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_wren | sys_rst_IBUF_inst/O |                9 |             66 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/fill          | sys_rst_IBUF_inst/O |                9 |             66 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_wren | sys_rst_IBUF_inst/O |                9 |             66 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/fill          | sys_rst_IBUF_inst/O |                9 |             66 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_wren | sys_rst_IBUF_inst/O |                9 |             66 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/data_out_wren | sys_rst_IBUF_inst/O |                9 |             66 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[1].register_slice/fill          | sys_rst_IBUF_inst/O |                9 |             66 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[3].fixed_accumulator_inst/register_slice/data_out_valid_reg_0           | sys_rst_IBUF_inst/O |               10 |             67 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[1].fixed_accumulator_inst/register_slice/data_out_valid_reg_0           | sys_rst_IBUF_inst/O |               10 |             67 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[2].fixed_accumulator_inst/register_slice/data_out_valid_reg_0           | sys_rst_IBUF_inst/O |               10 |             67 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[0].fixed_accumulator_inst/register_slice/data_out_valid_reg_1           | sys_rst_IBUF_inst/O |               10 |             67 |
|  sys_clk_IBUF_BUFG |                                                                                                              | sys_rst_IBUF_inst/O |               36 |            101 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/fill          | sys_rst_IBUF_inst/O |               18 |            130 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[2].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_wren | sys_rst_IBUF_inst/O |               20 |            130 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/fill          | sys_rst_IBUF_inst/O |               18 |            130 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/fill          | sys_rst_IBUF_inst/O |               18 |            130 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[3].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_wren | sys_rst_IBUF_inst/O |               20 |            130 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/fill          | sys_rst_IBUF_inst/O |               18 |            130 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[1].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_wren | sys_rst_IBUF_inst/O |               20 |            130 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[0].fdp_inst/fixed_adder_tree_inst/level[0].register_slice/data_out_wren | sys_rst_IBUF_inst/O |               17 |            130 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren         | sys_rst_IBUF_inst/O |               54 |            256 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[2].fdp_inst/fixed_vector_mult_inst/register_slice/fill                  | sys_rst_IBUF_inst/O |               46 |            256 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren         | sys_rst_IBUF_inst/O |               51 |            256 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[3].fdp_inst/fixed_vector_mult_inst/register_slice/fill                  | sys_rst_IBUF_inst/O |               43 |            256 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[1].fdp_inst/fixed_vector_mult_inst/register_slice/fill                  | sys_rst_IBUF_inst/O |               41 |            256 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[1].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren         | sys_rst_IBUF_inst/O |               45 |            256 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[0].fdp_inst/fixed_vector_mult_inst/register_slice/fill                  | sys_rst_IBUF_inst/O |               39 |            256 |
|  sys_clk_IBUF_BUFG | llm_int/high_precision_linear/linear[0].fdp_inst/fixed_vector_mult_inst/register_slice/data_out_wren         | sys_rst_IBUF_inst/O |               41 |            256 |
+--------------------+--------------------------------------------------------------------------------------------------------------+---------------------+------------------+----------------+


