// Seed: 1486507108
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input wire id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    output tri1 id_6#(
        .id_9 (1 === {~1{1}}),
        .id_10(1'b0),
        .id_11(1),
        .id_12(1 == 1),
        .id_13(-1'b0),
        .id_14(!1)
    ),
    output tri id_7
);
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_9 = -1'd0;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd69
) (
    output uwire id_0,
    input wor _id_1,
    input wor id_2,
    input tri id_3,
    output tri id_4,
    input supply0 id_5
);
  wire [1 'b0 : id_1] id_7;
  wire id_8 = id_5;
  wire id_9;
  localparam id_10 = -1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_5,
      id_3,
      id_4,
      id_3,
      id_0,
      id_0
  );
endmodule
