#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 23 13:01:55 2024
# Process ID: 15208
# Current directory: C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5780 C:\Users\kazza\Documents\FPGA\Lab\5\3\Dr_Moghim_template\bram_test.xpr
# Log file: C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/vivado.log
# Journal file: C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.xpr
INFO: [Project 1-313] Project file moved from 'F:/intel_project/AX7010/06_bram_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 913.402 ; gain = 156.871
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 23 13:02:31 2024] Launched impl_1...
Run output will be captured here: C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 371 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/.Xil/Vivado-15208-DESKTOP-H51LNNA/dcp0/top_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/.Xil/Vivado-15208-DESKTOP-H51LNNA/dcp0/top_wrapper_board.xdc]
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/.Xil/Vivado-15208-DESKTOP-H51LNNA/dcp0/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/.Xil/Vivado-15208-DESKTOP-H51LNNA/dcp0/top_wrapper_early.xdc]
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/.Xil/Vivado-15208-DESKTOP-H51LNNA/dcp0/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/intel_project/AX7010/06_bram_test/bram_test.runs/impl_1/.Xil/Vivado-5208-DESKTOP-DH1FU73/dbg_hub_CV.0/out/xsdbm.xdc:10]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1885.965 ; gain = 566.422
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/.Xil/Vivado-15208-DESKTOP-H51LNNA/dcp0/top_wrapper.xdc]
Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/.Xil/Vivado-15208-DESKTOP-H51LNNA/dcp0/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/.Xil/Vivado-15208-DESKTOP-H51LNNA/dcp0/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1911.891 ; gain = 19.527
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1911.891 ; gain = 19.527
Generating merged BMM file for the design top 'top_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 114 instances

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2074.148 ; gain = 1142.418
file mkdir C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.sdk
file copy -force C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.runs/impl_1/top_wrapper.sysdef C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.sdk/top_wrapper.hdf

launch_sdk -workspace C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.sdk -hwspec C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.sdk/top_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.sdk -hwspec C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.sdk/top_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.srcs/sources_1/bd/top/top.bd}
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:user:pl_ram_ctrl:2.0 - pl_ram_ctrl_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <top> from BD file <C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.srcs/sources_1/bd/top/top.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2185.086 ; gain = 65.133
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
open_bd_design {C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.srcs/sources_1/bd/top/top.bd}
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
regenerate_bd_layout
open_bd_design {C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.srcs/sources_1/bd/top/top.bd}
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name pl_ram_ctrl_v2_0_project -directory C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.tmp/pl_ram_ctrl_v2_0_project c:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/ip_repo/pl_ram_ctrl_2.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kazza/documents/fpga/lab/5/3/dr_moghim_template/bram_test.tmp/pl_ram_ctrl_v2_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name pl_ram_ctrl_v2_0_project -directory C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.tmp/pl_ram_ctrl_v2_0_project c:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/ip_repo/pl_ram_ctrl_2.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kazza/documents/fpga/lab/5/3/dr_moghim_template/bram_test.tmp/pl_ram_ctrl_v2_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/kazza/Documents/FPGA/Lab/5/3/Dr_Moghim_template/bram_test.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 15:59:16 2024...
