<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE Document [


<!ELEMENT Document (Net*, Globals*, Lb+)>
<!ATTLIST Document
	Version CDATA #REQUIRED
	Module CDATA #REQUIRED
	Date CDATA #REQUIRED
	Device CDATA #REQUIRED
        Stepping CDATA #IMPLIED
>

<!ELEMENT Globals (InBuf*, GlblBuf*, ClkDiv*, SDot*)>

<!ELEMENT Net (Activity?)>
<!ATTLIST Net
	NNm CDATA #REQUIRED
	IoT (in | out | bidi | none) #REQUIRED
	Loc CDATA #IMPLIED
	ClkT (G | U) #IMPLIED
	SNm CDATA #IMPLIED
>

<!ELEMENT Activity EMPTY>
<!ATTLIST Activity
	Freq CDATA #IMPLIED
	DutyCycle CDATA #IMPLIED
>



<!ELEMENT InBuf (IPort, OPort*)>
<!ATTLIST InBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
	DataGate (Y | N) #REQUIRED
>

<!ELEMENT GlblBuf (IPort)>
<!ATTLIST GlblBuf
	Nm CDATA #REQUIRED
	GType (GOE | GSR | GCK | GCK2 | CDRST | GDGATE) #REQUIRED
>

<!ELEMENT ClkDiv (IPort, OPort)>
<!ATTLIST ClkDiv
	Nm CDATA #REQUIRED
	DivideBy (2 | 4 | 6 | 8 | 10 | 12 | 14 | 16) #REQUIRED
>

<!ELEMENT SDot (IPort, OPort)>
<!ATTLIST SDot
	Nm CDATA #REQUIRED
>


<!ELEMENT Lb (LbT*, Mc*, SDot*)>
<!ATTLIST Lb
	Nm CDATA #REQUIRED
>

<!ELEMENT LbT (OPort, IPort+)>
<!ATTLIST LbT
	Nm CDATA #REQUIRED
	PtT (XBR_A | XBR_B | XBR_C | XBR_CT | XBR_CT_X) #REQUIRED
>

<!ELEMENT Mc (RMux*, ClkMux?, XorMux?, OeMux?, FbMux*, InBuf?, OutBuf?, DFlop?, Or?, SDot*)>
<!ATTLIST Mc
	Nm CDATA #REQUIRED
>

<!ELEMENT Or (OPort, IPort+)>
<!ATTLIST Or
	Nm CDATA #REQUIRED
>

<!ELEMENT ClkMux (IPort, OPort)>
<!ATTLIST ClkMux
	Nm CDATA #REQUIRED
	Rate (1 | 2) #IMPLIED
>

<!ELEMENT RMux (IPort)>
<!ATTLIST RMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OeMux (IPort)>
<!ATTLIST OeMux
	Nm CDATA #REQUIRED
>

<!ELEMENT XorMux (IPort)>
<!ATTLIST XorMux
	Nm CDATA #REQUIRED
>

<!ELEMENT FbMux (IPort)>
<!ATTLIST FbMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OutBuf (IPort, OPort, CntlPort*)>
<!ATTLIST OutBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
>

<!ELEMENT DFlop (FlopPort+)>
<!ATTLIST DFlop
	Nm CDATA #REQUIRED
>


<!ELEMENT FlopPort EMPTY>
<!ATTLIST FlopPort
	NNm CDATA #REQUIRED
	Port (D | CLK | Q | RST | PST | CE) #REQUIRED
>

<!ELEMENT IPort EMPTY>
<!ATTLIST IPort
	NNm CDATA #REQUIRED
>

<!ELEMENT OPort EMPTY>
<!ATTLIST OPort
	NNm CDATA #REQUIRED
>

<!ELEMENT CntlPort EMPTY>
<!ATTLIST CntlPort
	NNm CDATA #REQUIRED
>
]>
<Document Date="Jan 16 18:15:43 2012" Device="XC2C32A-4CV64" Module="CPx" Stepping="0" Version="3"><Net IoT="none" NNm="FB1_PT10" SNm="BANK0_MC.Q"/><Net IoT="in" Loc="FB2_4" NNm="N_M1" SNm="N_M1"/><Net IoT="out" Loc="FB1_12" NNm="NMAP" SNm="NMAP"/><Net IoT="in" Loc="FB2_7" NNm="N_RESET" SNm="N_RESET"/><Net IoT="out" Loc="FB1_14" NNm="N_ROMCS" SNm="N_ROMCS"/><Net IoT="none" NNm="FB2_4_I" SNm="N_M1_II/UIM"/><Net IoT="none" NNm="FB2_7_I" SNm="N_RESET_II/UIM"/><Net IoT="in" Loc="FB2_6" NNm="N_RD" SNm="N_RD"/><Net IoT="out" Loc="FB1_1" NNm="BANK0" SNm="BANK0"/><Net IoT="out" Loc="FB1_2" NNm="BANK1" SNm="BANK1"/><Net IoT="none" NNm="FB2_6_I" SNm="N_RD_II/UIM"/><Net IoT="in" Loc="FB2_8" NNm="N_WR" SNm="N_WR"/><Net IoT="none" NNm="FB2_8_I" SNm="N_WR_II/UIM"/><Net IoT="in" Loc="FB2_3" NNm="CLOCK" SNm="CLOCK"/><Net IoT="none" NNm="FB2_3_I" SNm="CLOCK_II/UIM"/><Net IoT="out" Loc="FB1_15" NNm="SEL&lt;0&gt;" SNm="SEL&lt;0&gt;"/><Net IoT="out" Loc="FB1_16" NNm="SEL&lt;1&gt;" SNm="SEL&lt;1&gt;"/><Net IoT="out" Loc="FB2_1" NNm="SEL&lt;2&gt;" SNm="SEL&lt;2&gt;"/><Net IoT="out" Loc="FB1_13" NNm="N_NMI" SNm="N_NMI"/><Net IoT="out" Loc="FB2_2" NNm="SEL&lt;3&gt;" SNm="SEL&lt;3&gt;"/><Net IoT="none" NNm="PT_GND" SNm="SEL&lt;1&gt;_MC.Q"/><Net IoT="in" Loc="FB2_5" NNm="N_MREQ" SNm="N_MREQ"/><Net IoT="out" Loc="FB1_11" NNm="INT" SNm="INT"/><Net IoT="out" Loc="FB1_3" NNm="D&lt;0&gt;" SNm="D&lt;0&gt;"/><Net IoT="out" Loc="FB1_4" NNm="D&lt;1&gt;" SNm="D&lt;1&gt;"/><Net IoT="none" NNm="FB2_5_I" SNm="N_MREQ_II/UIM"/><Net IoT="out" Loc="FB1_5" NNm="D&lt;2&gt;" SNm="D&lt;2&gt;"/><Net IoT="out" Loc="FB1_6" NNm="D&lt;3&gt;" SNm="D&lt;3&gt;"/><Net IoT="out" Loc="FB1_7" NNm="D&lt;4&gt;" SNm="D&lt;4&gt;"/><Net IoT="out" Loc="FB1_8" NNm="D&lt;5&gt;" SNm="D&lt;5&gt;"/><Net IoT="out" Loc="FB1_9" NNm="D&lt;6&gt;" SNm="D&lt;6&gt;"/><Net IoT="out" Loc="FB1_10" NNm="D&lt;7&gt;" SNm="D&lt;7&gt;"/><Globals/><Lb Nm="FB1"><LbT Nm="FB1_PT10" PtT="XBR_C"><OPort NNm="FB1_PT10"/><IPort NNm="FB2_8_I"/><IPort NNm="FB2_7_I"/><IPort NNm="FB2_6_I"/><IPort NNm="FB2_5_I"/><IPort NNm="FB2_4_I"/><IPort NNm="FB2_3_I"/></LbT><Mc Nm="FB1_1"><XorMux Nm="FB1_1_AND"><IPort NNm="FB1_PT10"/></XorMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_1_I"><IPort NNm="BANK0"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_1_O"><IPort NNm="FB1_PT10"/><OPort NNm="BANK0"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_2"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_2_I"><IPort NNm="BANK1"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_2_O"><IPort NNm="PT_GND"/><OPort NNm="BANK1"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_3"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_3_I"><IPort NNm="D&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_3_O"><IPort NNm="PT_GND"/><OPort NNm="D&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_4"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_4_I"><IPort NNm="D&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_4_O"><IPort NNm="PT_GND"/><OPort NNm="D&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_5"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_5_I"><IPort NNm="D&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_5_O"><IPort NNm="PT_GND"/><OPort NNm="D&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_6"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_6_I"><IPort NNm="D&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_6_O"><IPort NNm="PT_GND"/><OPort NNm="D&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_7"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_7_I"><IPort NNm="D&lt;4&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_7_O"><IPort NNm="PT_GND"/><OPort NNm="D&lt;4&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_8"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_8_I"><IPort NNm="D&lt;5&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_8_O"><IPort NNm="PT_GND"/><OPort NNm="D&lt;5&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_9"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_9_I"><IPort NNm="D&lt;6&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_9_O"><IPort NNm="PT_GND"/><OPort NNm="D&lt;6&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_10"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_10_I"><IPort NNm="D&lt;7&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_10_O"><IPort NNm="PT_GND"/><OPort NNm="D&lt;7&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_11"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_11_I"><IPort NNm="INT"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_11_O"><IPort NNm="PT_GND"/><OPort NNm="INT"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_12"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_12_I"><IPort NNm="NMAP"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_12_O"><IPort NNm="PT_GND"/><OPort NNm="NMAP"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_13"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_13_I"><IPort NNm="N_NMI"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_13_O"><IPort NNm="PT_GND"/><OPort NNm="N_NMI"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_14"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_14_I"><IPort NNm="N_ROMCS"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_14_O"><IPort NNm="PT_GND"/><OPort NNm="N_ROMCS"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_15"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_15_I"><IPort NNm="SEL&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_15_O"><IPort NNm="PT_GND"/><OPort NNm="SEL&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_16"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB1_16_I"><IPort NNm="SEL&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB1_16_O"><IPort NNm="PT_GND"/><OPort NNm="SEL&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc></Lb><Lb Nm="FB2"><Mc Nm="FB2_1"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_1_I"><IPort NNm="SEL&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB2_1_O"><IPort NNm="PT_GND"/><OPort NNm="SEL&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB2_2"><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_2_I"><IPort NNm="SEL&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS18" Nm="FB2_2_O"><IPort NNm="PT_GND"/><OPort NNm="SEL&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB2_3"><FbMux Nm="FB2_3_P"><IPort NNm="FB2_3_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_3_I"><IPort NNm="CLOCK"/><OPort NNm="FB2_3_I"/></InBuf></Mc><Mc Nm="FB2_4"><FbMux Nm="FB2_4_P"><IPort NNm="FB2_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_4_I"><IPort NNm="N_M1"/><OPort NNm="FB2_4_I"/></InBuf></Mc><Mc Nm="FB2_5"><FbMux Nm="FB2_5_P"><IPort NNm="FB2_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_5_I"><IPort NNm="N_MREQ"/><OPort NNm="FB2_5_I"/></InBuf></Mc><Mc Nm="FB2_6"><FbMux Nm="FB2_6_P"><IPort NNm="FB2_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_6_I"><IPort NNm="N_RD"/><OPort NNm="FB2_6_I"/></InBuf></Mc><Mc Nm="FB2_7"><FbMux Nm="FB2_7_P"><IPort NNm="FB2_7_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_7_I"><IPort NNm="N_RESET"/><OPort NNm="FB2_7_I"/></InBuf></Mc><Mc Nm="FB2_8"><FbMux Nm="FB2_8_P"><IPort NNm="FB2_8_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS18" Nm="FB2_8_I"><IPort NNm="N_WR"/><OPort NNm="FB2_8_I"/></InBuf></Mc><Mc Nm="FB2_9"/><Mc Nm="FB2_10"/><Mc Nm="FB2_11"/><Mc Nm="FB2_12"/><Mc Nm="FB2_13"/><Mc Nm="FB2_14"/><Mc Nm="FB2_15"/><Mc Nm="FB2_16"/></Lb></Document>
