================================================================================ 
Commit: 7347218352b1e73d85761ac87ed5a327e41ad554 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:22:58 2021 +0530 
-------------------------------------------------------------------------------- 
Udated SiPkg.dec file for ADL BIOS 2217.00
Removed redundand files

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS14Rvp.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplSPcieClocks.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 842dabbd57a6c325a35707dbc82a3b163d6f685f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:57 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] System not booting to OS [Hung] when Reset with D18Q GFx card present due to overwriting of GPIO set by PcieCardSelect menu option"

This reverts commit 15da0c14de9cb928247fd01a968719afc37c8446.

Hsd-es-id: 16013393710
Original commit date: Wed May 26 14:02:15 2021 +0530
Change-Id: I0d89c842d8ea8d3ced029d7818545323af5372cf
Original commit hash: fb1df56cb640268b9a1d0214931ec58c0310edc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: db7c0217372a70c6aef30808177af572e9b1f555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:55 2021 +0530 
-------------------------------------------------------------------------------- 
SW Drips and HW drips are not showing in sleep study because of WWAN active

Hsd-es-id: 16013371791
Original commit date: Mon May 24 12:40:48 2021 +0300
Change-Id: I4fd748ded3ec8fe5937d92b2e09d29e580dcd5db
Original commit hash: 60905397d59d3480b7dea3d4bca6a4e8ec244468

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h

================================================================================ 
Commit: 15cc253b064a792a25a0813cc5686b1fd19826ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:53 2021 +0530 
-------------------------------------------------------------------------------- 
CS not Hitting with WWAN connected along OEMx Gfx Card connected on HSIO Lp4x RVP

Hsd-es-id: 16013358539
Original commit date: Mon May 24 12:20:04 2021 +0300
Change-Id: I1fc0c71da5e25cc22f72b0fd7dcf0115875cc905
Original commit hash: 96ee149812eeb79075afdb514734f57070e83d7b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPHsioRvpRtd3.asl

================================================================================ 
Commit: 9760b1995d7e4a9afdf51c096c3b684c74ec0ffb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:52 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.32

(cherry picked from commit eaa3a7b5077b80bd384fc78cd41666c0f5e06c61)

Mon May 24 05:11:35 2021 +0000
Original commit date: Mon May 24 05:11:35 2021 +0000
Original commit hash: 4da113f830645677ab33f66bf9f6310f39889624

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac8b7aa7ee6556f493eb63942deeb80413047144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P ADL-M][LP5] Disable Round Trip Latency Training for LPDDR-5

Hsd-es-id: 22012130920
Original commit date: Mon May 24 08:32:00 2021 +0530
Change-Id: I9c8b84d12d856ae09e0ed8521a35c7cbca86e755
Original commit hash: 4f03abe1506dfd49835cf7e70458423c7f323d82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b2ae484027c93862e4ddb65a65bd65a87315dd41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:49 2021 +0530 
-------------------------------------------------------------------------------- 
AlderlakeBoardPkg/BoardInit: Removing the GPIO programming of CLK OEB

Removed the CLK OEB GPIO programming.

Hsd-es-id: 16013233348
Original commit date: Fri May 21 16:59:33 2021 +0530
Change-Id: Ic469fa8f5948ebf1e6d1e46d208a239e1cc4cc65
Original commit hash: d89a4f0dbee6c824f228411e0ddea61898bab610

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: 630c94ba82727958142a0a35eef31bd41cf5dc11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:47 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "ADL_G0 Production patchID 0x00000219"

This reverts commit db5200b5f76b87471df78ce817c1cde6337c8ade.

Hsd-es-id: 16013241790 16013301534
Original commit date: Sun May 23 20:23:14 2021 +0800
Change-Id: I15c3753043acc270659d547098befb1f340cbc7e
Original commit hash: 4b750f86c6374d35ff240cf040242105e2b7f098

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8ed2b2d8339dca9f0cba25edd2424cc84cc5f054 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:45 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Gcc: [ADL-S/RPL-S] Fix build failure

Fix build failure for bash BuildIafw.sh gcc
Fix build failure for bash BuildIafw.sh rpls gcc
Fix build failure for bash BuildIafw.sh fspapi gcc
Fix build failure for bash BuildIafw.sh rpls fspapi gcc

Hsd-es-id: N/A
Original commit date: Sun May 23 08:41:10 2021 +0800
Change-Id: Ib50518b28c486ecc0b4a75ef88d4e91406e9ae2c
Original commit hash: 1ddc229c84ccbb919db05a4cda5d893232a162c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/PostBuild.sh
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 418b33c6d06053877c169b03942af5d8cf4216af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:42 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.31

(cherry picked from commit 90da62a0b6989c72caa541c20f7775bbf66765ac)

Sun May 23 17:07:22 2021 +0000
Original commit date: Sun May 23 17:07:22 2021 +0000
Original commit hash: d948e10747f658ee7487f9b805d753e2473fa3df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9da7e72bb638bad8873764b356622200e40af6e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509177822][RPLS] MRC can identify the board and switch freq according to board capability

Description:
  ADL-S reuse board is designed for 4800. so, the maximum freq for  RPL-s CPU + ADL-s reuse board is 4800.

Solution:
  1.Add a policy ReuseAdlDdr5Board
  2.When setting max frequency, check whether rpl is being used on adl ddr5 board.

Hsd-es-id: 1509177822
Original commit date: Sat May 8 16:08:36 2021 +0800
Change-Id: I5d1995e48e97e200a125f2917990613ecc912f45
Original commit hash: ec8f9db4e77a6d3242d5dad1ed64dd48e637f2ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b027c232539a73fb7bcf577bc680a47c92b1d4c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:38 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2217_00

Hsd-es-id: N/A
Original commit date: Sun May 23 08:49:16 2021 -0700
Change-Id: I2a495830c57a0d0a86a05d571cf05a7bb909eb05
Original commit hash: 4d7f5fea08faa950b7b60aa4a56a18e42238717f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fc46236a078ceecddcc40b633a07127c92102fc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:37 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun May 23 01:23:20 2021 -0700
Change-Id: I12eb6195a98dfdee288e8117dd5a85b153b5e913
Original commit hash: 3bb580f832e3a8d0407166a80ba6c42e30cd5da4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 712a6b06cb17809c7993b79c80d3e849723d4b17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:35 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2216_00

Hsd-es-id: N/A
Original commit date: Sat May 22 08:49:06 2021 -0700
Change-Id: If1a49c4cec63bf46f34a31bec2ae6c8a8353f806
Original commit hash: 6e4c518c16fdcafb28a61b3383d8b28c30ff58d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0eacacff9e05f1fdd43050766d82c28f18b37a7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:34 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat May 22 01:23:46 2021 -0700
Change-Id: I5da8534b7d43e03b6c8af4ff37d212fc3bf53628
Original commit hash: 6a55acea8f689e928259cc8b79ac14b29dfcb919

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: af74067c80b248a2d2d76dfb3a7bd8f49ff51a14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:32 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.30

(cherry picked from commit 40ac0670bc7f8863ff9e0b415839e9e9307718f9)

Sat May 22 07:06:21 2021 +0000
Original commit date: Sat May 22 07:06:21 2021 +0000
Original commit hash: cceba55ecf821471a2cd89c159ba20931b0fdf29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0823932f973d53f3114704386fac0ef3b70ed688 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:30 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012130920][ADL-M ADL-P | LP5] Round Trip Latency Optimization

Changes:
-> WckPi needs to be shifted along with ClkPi for RoundTrip Latency Training
-> Skip BlockTrainResetToggle for LPDDR-5
-> Perform IoReset after shifting Clk, Wck, Cmd and Ctl Pi values
-> While calculating optimal offset for Round Trip Delay, Ignore LPDDR MC subchannel check
-> Enable Round Trip Optimization for Gear2 LP5

Hsd-es-id: 22012130920
Original commit date: Mon Mar 22 21:51:40 2021 +0530
Change-Id: I0ad0bed3116f5519f1c5578324e56e0a244829eb
Original commit hash: 8f3cfeef9be24f11ede6e8ef5973594d14937661

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 426d29f64e132112d35b7679e30d951a27b36802 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:28 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.29

(cherry picked from commit ecfc11da0a4eb4aff64dca95de1b5a7122fd53f3)

Fri May 21 20:39:04 2021 +0000
Original commit date: Fri May 21 20:39:04 2021 +0000
Original commit hash: 512555330a5be16b863dc1711bbaa2a4e9705168

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2fcabbd5b5486e038743cd810f37b6bdb73a8c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013132273][MRC][ADL-P | LP5 ] Memory controller require MRC to use Dec_tcwl-1 when tCWL/Gear - dec_tcwl + add_tcwl <= 3.

When condition tCWL/Gear - dec_tcwl + add_tcwl <= 3 met for any Frequency/Gear, MRC to reduce dec_tcwl-1 and increase tcwl4txdqfifowren

Hsd-es-id: 16013132273
Original commit date: Thu Apr 8 18:59:17 2021 +0530
Change-Id: I557e3b24ba55e3ed2b785ba65c45335c06f6a96d
Original commit hash: 0abb50243357764c36c0d7320b831ab4c8007823

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7d639cd5d98b887e9206507addb8e64fb28f1bb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2215_00

Hsd-es-id: N/A
Original commit date: Fri May 21 08:49:28 2021 -0700
Change-Id: Ia6702eb62a446762aa1e15c2f3ac56515906d48a
Original commit hash: 63052e8acc619922e40470e6f16e17439a63c15a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6f708efda14fc44537233a4828a135dbcb329925 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:21 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Add ADL FUSA Support

Integrate FUSA locksteps and BIST features
for atom cores.

Hsd-es-id: 1509196928
Original commit date: Fri Apr 30 12:49:29 2021 +0800
Change-Id: I673ba979a773bb62227ac55ca8ad1f8da548ab60
Original commit hash: c4f741a96e3ca471ddee82ba8b698d958e27d68d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/FusaSetup.hfr
AlderLakePlatSamplePkg/Setup/FusaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/AdlMsr.h
ClientOneSiliconPkg/Include/ConfigBlock/Fusa/FusaConfig.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 30f20b90453ca9281495b8c6fb9825b0d24998cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:15 2021 +0530 
-------------------------------------------------------------------------------- 
Policy  mismatch with respect to setup option

UFS 0 should be disabled in poilcy
Ext Vnn and V1p05 IccMaximum should be set as per recomendation

Hsd-es-id: 16013290676
Original commit date: Wed May 19 19:12:27 2021 +0530
Change-Id: Id1485ba45f9b8cbd4620d5f171615fa81db25a0a
Original commit hash: 7c0665602bc46316b1d0d798035afa1f3d4fcc72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: b34c996b791faecaf0171a535ca12c01ef341e21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri May 21 01:42:30 2021 -0700
Change-Id: I0188988076fbc898ef8dfeaa8a32166c42298f61
Original commit hash: 0c463cf1c49af32f179c8b099f7b7de279a58a7b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 22964070b2d9564995b7bb0eb20f2af74c3ff4d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:12 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/AdlPch: Add Pmc and Psf Support for eMMC IP

Added Pmc and Psf functions in AdlPch Fru code so that eMMC IP code can
check, enable or disable in Pmc and Psf.

Hsd-es-id: 16012743684
Original commit date: Thu May 20 16:09:38 2021 +0530
Change-Id: Ic76b24b034569b1ff51afc11f938006c67472d51
Original commit hash: 46a1f0ab4465c1f9dca98af2a5543d84f49ff862

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PmcSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PsfSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PmcRegsAdpP.h
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PsfRegsAdpP.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPsfSocLib/PsfSocLibAdlP.c

================================================================================ 
Commit: dea55ab01da20fc65ee25301a544e631801dd7a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:10 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Itss: Add interrupt support for eMMC IP.

Added interrupt support to enable eMMC OS driver to use the eMMC interrupts.

Hsd-es-id: 16012743684
Original commit date: Thu May 20 12:10:52 2021 +0530
Change-Id: I923eff5eb834c659fbab78eb3cb11beb6f5fd25c
Original commit hash: 3899a954971b2a7f2b684aa70cb959120c224c9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer2.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer4.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.inf

================================================================================ 
Commit: eab69b20130934668dfff89d47cd8edc261cb815 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:09 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.28

(cherry picked from commit 251ddf220075a0a9fb4e5d44bc9b141491d78fec)

Fri May 21 05:47:40 2021 +0000
Original commit date: Fri May 21 05:47:40 2021 +0000
Original commit hash: 397467cb161e0f40f497c81f18f7ed5b06214ce4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce80d008b57581ae97e2d3f63cd9e8ee1db6ca76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:07 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16013352067][ADL-P][LP5] [Gear4] Jedec Wck Training fails when Early Command Training is enabled on Lp5 Gear4

  Issue:
    Jedec Wck Training fails when Early Command Training is enabled on Lp5 Gear4

  Root cause:
    In Deselect mode MC configures CADB Clk ratio to 2'b01, for CADB this means only
    one phase (Ph0) is valid and Ph1 is ignored, this in turn prevents CADB_BUF.CA
    data to be driven on CA[ph1]. Means CADB will drive configured data patterns only on
    CA[ph0], CA[ph1] will retain some irrelevant constant value driven by MC. But
    MC still utilizes this irrelevant value of CA[ph1] and transmits it to DDR resulting
    in wrong CA timing.

  Fix:
    In LP5 Gear4, MC should configure CADB_CLK_RATIO = 2'b10 and  CLOCKRATIO_OVERRIDE = 1'b1
    to let CADB know that ph1 also matters and should be driven.

  Other changes:
    - Enable G4-2667 ECT, LCT, CMDVC, RMT, RmtPerTask for LP4 Gear4
    - Update CCC PIs LP4 and LP5 to enable ECT on all frequencies and gears
    - Optimize ECT CS-CMD 2D sweep arrays based on per gear ClkPi value to reduce 2D sweep time and update
      Wck2Ck sweep starting value to match updated ClkPi value
    - MrcResetSequence: JedecReset resets FSP-OP pointer to FSP-OP[0]. Switch FSP-OP pointer to FSP-OP[1]
      after every reset thorough MrcLpddrSwitchToHigh irrespective of current frequency is low/high frequency.

Hsd-es-id: 16013352067
Original commit date: Wed Mar 31 07:16:45 2021 +0530
Change-Id: I67cc38d989e47ca9021edb282da498a1ce1e482b
Original commit hash: 8fba1affaf59c6cb4da7cf845ca9bd00e4b827f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: a615933f449eaa69fb371b811108b2cd384500e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:05 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/AlderLakeRestrictedPkg: [ADL PCH] Moving beyond TDP

Resolution: To update several of power parameters description in BIOS UEFI help menu

Hsd-es-id: 22013120514
Original commit date: Tue May 18 15:07:09 2021 +0800
Change-Id: I17ed00e6771af89ebbf7f78ff7ba48c4838b9433
Original commit hash: 2dbc79e945886c3eb585df029a230b0de6fff974

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: ae917bf8f43519b4394ab80ed68626bdc649e2a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:03 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Code Improvement - Remove WHEA related setup code

Unused WHEA setup code must be removed from BIOS.

Hsd-es-id: 1509214251
Original commit date: Fri May 21 08:23:46 2021 +0800
Change-Id: I98f19307b314cb3870fe6e7cc4401b1ca295a121
Original commit hash: 2129a394eb092994c21aee001f16bf251654c291

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/WheaSetup.h
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/AcpiSetup.uni
AlderLakePlatSamplePkg/Setup/Advanced.vfr
AlderLakePlatSamplePkg/Setup/HiiConfigAccess.c

================================================================================ 
Commit: f1c10764fae9f243434c3dd656ac30eaed4326fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:02 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.27

(cherry picked from commit 121ca176e5419ada24d2878165818a640aea5b84)

Fri May 21 00:41:20 2021 +0000
Original commit date: Fri May 21 00:41:20 2021 +0000
Original commit hash: 70e2aee3d02af8186b4fef0e17aac6d8015b7d6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5937918dcf9b5335952ff849f6d7bd1b17aea4d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:11:00 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16013330709]SUT fails to boot and remain stuck at MRC task Early ReadMPR Timing Centering 2D when attempt to boot with SAGV G4 enabled

Modify settings in SetupMcMprConfig() to resolve RDMPR failures in SAGV flow with LP4 Gear4 4267:
- Set MPR_TEST_REQ_DBLR to 1 for LP4 Gear4
- Set trdrd_sg and trdrd_dg to 16 instead of 8

Hsd-es-id: 16013330709
Original commit date: Fri May 21 00:53:49 2021 +0530
Change-Id: I74edee38883115a68883d7e3081740112b2176a6
Original commit hash: 21cf24bcbf8eb3e4b88f4fea2b523cfe4c78cfff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 2756c3d38d5f2f222fefe89f3e939e5721fc37c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:57 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.26

(cherry picked from commit e0125f1ec8b196f1e7c115ae3fdc7a4b9e7ed045)

Thu May 20 18:20:27 2021 +0000
Original commit date: Thu May 20 18:20:27 2021 +0000
Original commit hash: 3c450c10fbcf5a2f85d6d40ffb487b647bd5c194

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 790075323f2d7487719c85adbf935b1a6b38620c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:55 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][22013103882][ADLS] ADL KW issue in MRC found in 2191_00_137

Description:
  Operands in a bitwise operation have different size.

Solution:
  change SSKPD_PCU_SKPD_MRC_RUNNING and SSKPD_PCU_SKPD_MEM_BASICMEMORYTEST_FAIL to 64bit unsigned int.

Hsd-es-id: 22013103882
Original commit date: Fri May 7 18:40:15 2021 +0800
Change-Id: I50a49d044c073e545dc8f49bd421b98803b324a6
Original commit hash: b2676d2d19fc3b9270437e251242bd2bc80deb04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h

================================================================================ 
Commit: c00a76d16b703c3541119d22f143f7ae955d1f06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:53 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2214_00

Hsd-es-id: N/A
Original commit date: Thu May 20 08:49:30 2021 -0700
Change-Id: Ice7fd089eedd77cd5cd881665de7ae768022a5fd
Original commit hash: 6de99b263a5dac8a9f18ad8c6da0a5c7e1859017

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1a8e2ec43aa8a582498dc4c8d623d8c8c3363aa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:52 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][S14] USBC support: USB split mode

Added support for S14 board.

Hsd-es-id: 1509133049
Original commit date: Fri May 7 23:50:07 2021 +0800
Change-Id: Ia8afa643b58850983732f4689cd614a84afc5d8b
Original commit hash: 1fed7e703b4157c589eaafb839105f0f42ee3592

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS14Rvp.asl

================================================================================ 
Commit: b7ca620f3a137b5df49c1b964b56fdf6e64e9889 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:48 2021 +0530 
-------------------------------------------------------------------------------- 
Update UEFI WiFi binaries to ADL-S and ADL-P/M separately

1.Updated UEFI WiFi Core61/1.2.5.21161 to ADL-S
2.Updated UEFI WiFi Core62-22/1.2.6.21191 to ADL-P/M

Hsd-es-id: 22012512195, 22013008372
Original commit date: Thu May 20 11:07:48 2021 +0800
Change-Id: Icb8b1c9642c52c8a80d9002470dc61c74742af52
Original commit hash: 7e23ee6048e909169d945fe2a772567b61958a82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlp.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf

================================================================================ 
Commit: 43000895a41df7822bf3949072500edaf01e5b9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Update the microcode patch

  Update ADL_C0 patch to 0x00000004

Hsd-es-id: N/A
Original commit date: Thu May 20 17:15:29 2021 +0800
Change-Id: I5c6f92ab0b241d3e83c8cdd52ea2a00d82694a6a
Original commit hash: b4663b62e731a773126a73e47ae31ec2cb147d25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e4987cc0773daf1432e016026fdb239b67e7aecc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:45 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu May 20 01:34:08 2021 -0700
Change-Id: I8925694c50a2c99766fcafddc8b627c5a3b6333f
Original commit hash: 3291d19de251b5997df1ecaa2e4eeeabef85a9a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 075f2c30a1b0f1744fefeab52f1519a60b35f4e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:43 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.25

(cherry picked from commit 35d8e2e70c5d068655afa2bd4e777a5d83d2d59d)

Thu May 20 06:37:55 2021 +0000
Original commit date: Thu May 20 06:37:55 2021 +0000
Original commit hash: c00a6b982e81acdda762ef6cc587c54b140b5a54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cbe9dabc3326933912b1177157724f8532fc4c49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:40 2021 +0530 
-------------------------------------------------------------------------------- 
[Bug][16013360334][ADL-P | DDR5] Disable Write DQ DQS Retraining
- Temporarily disable WriteDqDqsReTraining for ADL-P/M DDR-5

Hsd-es-id: 16013360334
Original commit date: Wed May 19 20:26:50 2021 +0530
Change-Id: I48589e3357367d9d9ab56eb32d5af59039c0c402
Original commit hash: b59fa9c7d9baebc2363c4a4b4e6176b4b5566088

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: bab32e3d86c444d39ad082d95b2b691c36a45b38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] remove patch table entries for PCIe

Hsd-es-id: 16013355368
Original commit date: Wed May 5 15:31:44 2021 +0530
Change-Id: Idf20af9292246f6e0a87c5d44327766454f90fbe
Original commit hash: a4a73734851c0b98c33d9adfd79e4bcb1e94a7e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: c511b7438bdfcbbf88e57e1e2c4b5e46faea7afb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:37 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL] PCIe BWG 1.9 implementation.

Hsd-es-id: 16013209977
Original commit date: Fri Apr 23 14:52:26 2021 +0530
Change-Id: I35e6be40d9a65bd557b9a786de41f3b309ced646
Original commit hash: 3a9286227c9a5275b0f6de4683a4a18cc19f1031

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: cf03ac2ee37527205a4d4bf000fc8f5d671b8811 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.24

(cherry picked from commit a32f3edc322421d751161de75f82a3e3a72ef888)

Thu May 20 01:19:21 2021 +0000
Original commit date: Thu May 20 01:19:21 2021 +0000
Original commit hash: 736bd5ea776882bf7e67b6c6451630a86d069262

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8166a97f42d108de5a4c4bf07f78e3eb115b3860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012130074][ADL-M ADL-P | LP4 LP5 DDR4 DDR5 ] Need vccddq LVR for early DVFS in comp block

Initialize new comp LVR per design recommendations, for Q0 and later steppings.

Hsd-es-id: 22012130074
Original commit date: Thu Mar 11 22:57:46 2021 +0530
Change-Id: Ia73196c22ac52c9bdea7150df9d7c3d83de0272d
Original commit hash: cb156b96d67418c9e3e0d78251a9540ca0e594a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 967d764f84533249ee5eacb89010c8836a406d70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:32 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.23

(cherry picked from commit aac3be50039987901b7a86e9c3bbe6f6e5b05cd4)

Wed May 19 22:02:17 2021 +0000
Original commit date: Wed May 19 22:02:17 2021 +0000
Original commit hash: e4ccb465bcd73038cf4adf103c073ed8150e8701

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9eda2e634bff89586320d24b48520c840217acf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:31 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][14014163075][ADL-S][C0][DDR5][2DPC] Early/Late Command Voltage Centering fails on 2R-2R DDR5

Issue:
 One byte shows zero margin during early or late CMDVC step on 2R-2R DDR5 at 4000/G2.
 If CMDVC is skipped, system boots fine.
 At 3600 this byte shows speckling during CMDVC.

Root cause:
 CMDVC / DQTimeCentering1D resets CmdV to 0 before the 1D sweep, so that offsets are relative to 0.
 This assumes that CmdVref offset of 0 is inside a passing eye.
 This value is used for JEDEC resets after each RunIOTest during the sweep.
 When we have low CmdV margin at high speeds, offset 0 might be outside of the passing eye.
 This breaks JEDEC Reset and causes speckling / zero margin during the sweep.
 RMT uses GetBERMarginCh which does not reset CmdV, and uses the current (good) value for JEDEC resets,
 hence RMT was working fine.

Solution:
 Do not reset CmdV value before the 1D sweep - keep the current working value which was trained in ECT.
 Adjust the CmdV sweep range according to the current value for each rank, to avoid JEDEC range overflow.

Hsd-es-id: 14014163075
Original commit date: Wed May 19 00:04:49 2021 -0700
Change-Id: I90c759814c1bac55db98ddc59ac299b1ca600fc0
Original commit hash: 0a0ceab446e8d14fb5ef9f69c188cfd4f2ee3e34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7c79a430f7973bf2d6b979a66c906fc718db5640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:29 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.22

(cherry picked from commit b93ea008168abe713a1fff39d23f009eae93f37d)

Wed May 19 20:13:23 2021 +0000
Original commit date: Wed May 19 20:13:23 2021 +0000
Original commit hash: 49b6bda5b255c8dbc9b9c68b12ebc1911b8414b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 26c56abccb6e0e49d9e57b7c2e24b7a4cd9edf17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013351848][ADL-P ADL-M | LP5] Set Forward Clock Offset to 0Ps for LP5
  - Set Forward Clock Offset to 0Ps for LP5
  Other Change:
  - Print LP5 DQ/DQS Swizzle table during ECT.

Hsd-es-id: 16013351848
Original commit date: Tue May 18 15:56:19 2021 +0530
Change-Id: I7ef352da932bb1bb3afd47d57b33f790436552ef
Original commit hash: 9a2660cc2c1f13cf4b1ca1578d76fe7e9d9f4517

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a6cdd6b14a2c707bb6e8fd22d9f73c1c3dd64c41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:26 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.21

(cherry picked from commit 4ed8c501a77c939d185ad4ef35a61c9b9a2a111c)

Wed May 19 19:55:53 2021 +0000
Original commit date: Wed May 19 19:55:53 2021 +0000
Original commit hash: 6f7a7debfe3f3dbe897aa6534581a876ebc6f942

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0a752b2d8945f1c78fdfb04577450fc06480b205 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:25 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509166975][ADL-P/M] Diff DCC: LP5 only run CLK1 and LP4 only run CLK0, and skip DQS alignment and DCC for LP5.

Changes:
Diff DCC :
1. LP5 only run CLK1 and LP4 only run CLK0
2. Not run DQS alignment and DCC for LP5.

Hsd-es-id: 1509166975
Original commit date: Fri Apr 30 16:50:01 2021 +0800
Change-Id: I70af98da18fa188f7a0e5ee17dd019c308f742df
Original commit hash: c6e676aa1b9aaa1eea9880351a4eebe45765cfd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: b352b4ff7f81a99e296e9fb7677a311d6caba971 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] - Can't get L1ss on Peg60 when limiting in BIOS the link speed to Gen2

Hsd-es-id: 16013350653
Original commit date: Tue May 18 21:45:17 2021 +0530
Change-Id: I7c9f6beab24dde7f7c2f070801dc09356a15b69b
Original commit hash: f0c5e7dd4460d72cbfd8de1ecd45d93b6569f24c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 48bbecc1c3ff6a287092fa4d5e7333aea2d1b720 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:20 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S + ADP-S ][REGRESSION][20H2][COBALT]: Display Not Observed with On board HDMI when Primary Display set to HG in BIOS page

Hsd-es-id: 16013345659
Original commit date: Tue May 18 20:14:19 2021 +0530
Change-Id: I0717c88ddf3ddbc1d21415e27578d845bf091270
Original commit hash: a4c6331f4d8d1900f184bda318edd75f85e10dc3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 234bbbf1b3edd33546b9b73857ab78770991b347 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:19 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2213_01

Hsd-es-id: N/A
Original commit date: Wed May 19 08:50:29 2021 -0700
Change-Id: I9e2a6aa75f179bafd445fd3ac14c62dd0ff17a19
Original commit hash: 2703e769643ac56b62cac37ab807e67a587ec8ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e5608b4a6430f0308cc58864c086f5dd93e75cee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:18 2021 +0530 
-------------------------------------------------------------------------------- 
[RPE] RPE SATA SSD erase actions randomly fails (50/50 pass/fail)
[RPE] Observing Exception error, after completing the RPE Erase Actions Successfully

Issue: 1. ATA device frozen bit is locked, which causes secure erase failed.
       2. When RPE driver is invoked, the console device is not ready.
Solution: 1. If there are SATA port power pins and M.2 SSD power pins assigned, de-assert these pins to turn off power and perform cold reset.
             If the pin is not assigned, request user to perform G3.
          2. Register a Graphic Output protocol callback for displaying user messages.

Original commit date: Wed May 12 14:01:59 2021 +0800
Change-Id: I14cb5ee6aa8842f627670199f43ae42a7f6b38d0
Original commit hash: 9375f306ee5ec83c74231e6e731c8605b3cce425

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.inf
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SimulatedSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.h
AlderLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h

================================================================================ 
Commit: 8aa2a8cca6594da3f79ae201f84c65aac7ab1c01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:16 2021 +0530 
-------------------------------------------------------------------------------- 
[FIX][ADL][XmlCli]: Incremental build changes

- Disable default code change behavior causing incremental builds to not take updated changes

Hsd-es-id: 22012745041
Original commit date: Wed May 19 10:51:08 2021 +0530
Change-Id: If2485101def454beda2614d718a43ac79d171136
Original commit hash: a2ee940d3a6c00a3d22bd23690296420519a148b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: f3c654e52320f827e3dd16ebc1c88d787a75205b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:15 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2213_00

Hsd-es-id: N/A
Original commit date: Wed May 19 02:59:22 2021 -0700
Change-Id: I7d61c6c79f33825a84cb6f2e0442c4e7b8fc22af
Original commit hash: 49fc4e4ce680ab10123690c4bb9a79f91ad08652

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4c136c67ba5b7cea3aee78547be1c4edbf85e3b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:13 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieClock:  Adding Gpio override check for CheckClkReq

CheckClkReq function will set the CLKREQ GPIO to gpio mode to read its state.
It shouldnt change the GPIO config if gpio override is enabled.

Hsd-es-id: 22013026094
Original commit date: Tue May 18 16:04:50 2021 +0530
Change-Id: Iaffeedba038bd33907620f76fbad5592b54e738f
Original commit hash: b2c9b8c51ae1d9ee9080ed282e411b582868d2e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibVer2.inf

================================================================================ 
Commit: d4bdbfd98ef7b70fcd0a46084b873f484f945cc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:12 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed May 19 02:04:06 2021 -0700
Change-Id: I2fdd79dbdc6508e6f4fa424e7f639fe15ceade1c
Original commit hash: f11b751e221c920c55e76d5a5dbc66e7cd2deca9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0524ca45d180ad8fd86d40ea5f2bf142db5461ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:08 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] BIOS board porting for S-14 ERB - part2

1.Aligned S17 and S20 Simics config with RPL-S SKU.
2.Aligned S17 board config with S8.
3.Corrected S20 RVP name.

Hsd-es-id: 1509091624
Original commit date: Wed May 19 12:44:19 2021 +0800
Change-Id: I44debbe35b20f3244e740fd9f0001e28d515e04d
Original commit hash: 20e97b29dda69efbfa0e491a1667fcf1fe0edc92

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: e059dd4b16d97a045ca6a584f7a008e575b0d53c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:05 2021 +0530 
-------------------------------------------------------------------------------- 
[Athos] PhysicalAddressBits should be set in MinPlatform or ClientOneSilicon.

Move the current BoardPkg instance of ReportCpuHob Lib to C1S. Use the instance of C1S FRU for ADL build

Hsd-es-id: 22012619601
Original commit date: Tue Apr 6 18:01:02 2021 +0800
Change-Id: I4660c44bcfaeb6c531421a84c11aa84bd3e787ee
Original commit hash: 778b7e60d0d38e2ada0b23a7abc0a38694c9fd59

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.c
ClientOneSiliconPkg/Fru/AdlCpu/PeiReportCpuHob/Library/PeiReportCpuHobLib/PeiReportCpuHobLib.inf

================================================================================ 
Commit: b258bcc396eb1e15f447ac1168b8a6ee323d5f9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:04 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][CNV][WIFI] Remove Wi-Fi PHY Filter Configuration from Intel SampleCode packages

Keep the WPFC ASL code restricted; hence moving it under TestMenu
as then the options wouldn't be exposed in external bios build.

Hsd-es-id: 16013032657
Original commit date: Wed Apr 14 16:10:47 2021 +0530
Change-Id: I4959588742ac06e74fd57f8111e207c070bb7eb1
Original commit hash: 855e3aa74798a2c1b94ff43b00cd60e2037438ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 2b7cf98d578c1b01d6e87281dba6d61ab50b8ac5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]Bios to enable ADL-P MR PEG1 DG2 Support.

Hsd-es-id: 16013304378
Original commit date: Mon May 10 15:43:43 2021 +0530
Change-Id: I5f953011e388589bb13ea49217e94ac501f12558
Original commit hash: 0a802b6a5ec1d1c92189be94ff3ce33945e0f271

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: 6b451b8961f41c31595789b469896c0e253b83ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:10:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S+ADP-S][HID]:HID Event Filter Driver Enable/Disable option is missing in BIOS

Remove the suppress condition for item display

Hsd-es-id: 16011564953
Original commit date: Thu May 13 16:24:22 2021 +0800
Change-Id: I21b1f04c1985c0e201158b75f8d768ea2d68febb
Original commit hash: 7c83f144f34ad8cfd80f97c84c1bbd6e8a5e9f9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 386e6abdfe8a93f605e7b5483c298ccd1f096869 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:59 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.20

(cherry picked from commit 9312c56607920db78a30a99a4a4d7e330d774fe6)

Wed May 19 03:22:17 2021 +0000
Original commit date: Wed May 19 03:22:17 2021 +0000
Original commit hash: fd19e5e7c70affe5b7bd9606893600d519fe3292

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d07deb0915098c87b98441e1c2a3afd6fd85ab88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509209122]MRC: Use f10000 as MemoryClockMax if XMP profile is not the current MemoryProfile when parsing spd file

[Title]
 Use f10000 as MemoryClockMax if XMP profile is not the current MemoryProfile when parsing SPD
 This is done in order to show the real tCK of XMP profiles in MRC log and Setup menu.
 Without this change, the tCK of XMP profiles is clamped by default profile value.

Additional changes:
 - Clean up some old code / comments

[Impacted Platform]
ADL ALL.

Hsd-es-id: 1509209122
Original commit date: Thu May 13 16:23:00 2021 +0800
Change-Id: I44489986699cc557d920a453235285df5293da0d
Original commit hash: 2d0f0f90b1b8b8734b4107529e83feda47a59c01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: d1bc600d3c9d229cf5245d8494f6f52bb598c382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:56 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.19

(cherry picked from commit 4ad50df0552c9f2264fc797188e833662182b192)

Tue May 18 23:10:30 2021 +0000
Original commit date: Tue May 18 23:10:30 2021 +0000
Original commit hash: ba9fb9b0cee21c566009d2a4f2cf5b5e1110955e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3aba7438b7f8f83dfafa4dbf1ef9826f77cf1437 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012129721]Overclocking: Memory Frequency/Ratio

[Title]
Support DDR5 ratio limits to 10000 MT/s

Additional changes:
 - MrcMcCapabilityPreSpd: Do not limit FreqMax in Auto case if we are in Overclocking mode
 - Skip Roundtrip Latency Optimization in Gear4, it's not enabled yet.

[Impacted Platform]
ADL ALL.

Hsd-es-id: 22012129721
Original commit date: Tue Feb 2 23:19:57 2021 +0800
Change-Id: I35dbeaaa23a545fd38248bfe4041351b55f80334
Original commit hash: 443f099650496fcaa92bebdc728a6f1a31b13128

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 2de09dff98b033be6a3f5e8f649d8ac5125f9b80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2212_00

Hsd-es-id: N/A
Original commit date: Tue May 18 08:52:03 2021 -0700
Change-Id: I9739c7fd353ab2aea25f7ac990099332ab97e11e
Original commit hash: 92c96183721a864d88dfc01883e6c31121cf6ecc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b8ba4de89ab5336b7192aaa68738c6765aad206c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S 601] SV HDA Menu configuration: Missing VC selection Knobs

Add VC type option to PCH HD AUdio setup.

Hsd-es-id: 16013237641
Original commit date: Mon May 10 10:30:40 2021 +0200
Change-Id: I623ab37ed8734a59ece055d55d16de53208b1193
Original commit hash: 2eddd9cb440ec52887dbcc8387856455ab260833

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c

================================================================================ 
Commit: 536fe93ad9bcf9905e7584acb103d8b824d4cd22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL_P][UX5400BB] Use DGPU on PEG [0:6:2] location

Hsd-es-id: 1509119019
Original commit date: Tue Apr 27 15:09:44 2021 +0530
Change-Id: Id5027bb9603a14a9a362e22ee6703648cde0003c
Original commit hash: 61944ad8dacb6634430caf873f49f6d570f5917d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/HybridGraphics/Library/PeiDxeSmmHybridGraphicsInfoFruLib/HybridGraphicsInfoFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/Include/Library/HybridGraphicsInfoFruLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c

================================================================================ 
Commit: 1472ff4cf98ef886bc9b185bbd337407a90b025d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Rollback the microcode patch

Rollback ADL_B1 patch to 0x00000019

Hsd-es-id: 16013334466
Original commit date: Tue May 18 14:57:28 2021 +0800
Change-Id: I05de030236453d5b7346011776a7f3abbe6b8d04
Original commit hash: d990a327aae9facb625c71b391a83b1e9bde3c0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: bdae42134c9fbfba7f5609aee1e853b8c956474d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:45 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue May 18 01:24:16 2021 -0700
Change-Id: I4391e2da87ff1dd22c06ffe9e8b2be7db6c4b592
Original commit hash: b972b52fcb68047b09a2bfad29af32c7e976a912

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ffb1bce7622562cdc783a1624cf9b7510690ed10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] Fix GPIO config for GPPC_B2 (impact to PROCHOT)

GPP_B2 i.e PROCHOT pin should be Native pin and not the GPIO. Enabled PCD to program it to Native and remove GPIO config from Gpio tables.

Hsd-es-id: 14014077569
Original commit date: Wed May 12 11:06:27 2021 +0800
Change-Id: I5ece771b18587cf584837c4f9716447f101ee221
Original commit hash: 9fc84ef9821d366d2bc026319394decd119297e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 989daa2acdf5606f8b9ebb10164bcf4a277190b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP][AEP] Rtd3 filesclean up and Rtd3 support for Marble Beach

Rtd3 files clean up for ADLP DG128 AEP and ADLP DG384 AEP
1)Rename file
2)Remove touch panel code and not rtd3 for touch panel not supported on AEP
3)Sync to latest RVP Rtd3 file
4)Add support for Marble Beach with ADLP DG 128 rtd3 file

Hsd-es-id: 16013346451
Original commit date: Tue May 11 12:45:49 2021 +0530
Change-Id: I69515c8534d02ef0940b0bcf65dc6c2f0b451e36
Original commit hash: bd2c186fa46588205e249c0a2ef8409967e44120

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDg128Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPAepDgRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 268d7e6dfe3779c2aaedfad4d68cd450fdbe6301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:40 2021 +0530 
-------------------------------------------------------------------------------- 
ADL (282) Clamshell (LP5) -M AEP Bios support
Updated SPD data as DDR IC changed to 1R configuration to support 6400 MT speed

Hsd-es-id: 16013332904
Original commit date: Thu May 13 12:56:53 2021 +0530
Change-Id: I505f38803993308a946513c2c54d838ebbf73153
Original commit hash: 04637ce80231758d67e9c36ca1527f6c46053746

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMSpdMap.dsc

================================================================================ 
Commit: d54df8679c05a587a2a2db08a400a9c434d88fae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:39 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] BIOS board porting for S-14 ERB

Updated Board IDs, GPIO tables, board config patch tables,
clock usage mapping table and VBT settings for S14-ERB.

Hsd-es-id: 1509091624
Original commit date: Tue May 11 10:45:57 2021 +0800
Change-Id: Ib64f720ba0251a82eb0c24242781d06fb2c7d70c
Original commit hash: 56794273aed590ef0883222c15bdd06c74b4c3c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplSPcieClocks.dsc

================================================================================ 
Commit: d1356c29dd17c06871aee48d081304d5633b2f1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:37 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Cleanup unused headers in ADL branch

Remove unused BootguardLib headers. ADL uses:
ClientOneSiliconPkg/Include/Library/BootGuardLibVer1.h

Hsd-es-id: 22012454096
Original commit date: Wed May 5 08:29:30 2021 -0700
Change-Id: I5a964f1772ada39a4c5cc6937b2ec96b25fb10de
Original commit hash: d279911174dbb18841f6cf0687c904e4b8fc0ebf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/Library/BootGuardLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLibNull/BootGuardLibraryNull.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: 9b43ba15991613c5fa1638c27fd2fc8097758ba7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:34 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2211_00

Hsd-es-id: N/A
Original commit date: Mon May 17 08:52:04 2021 -0700
Change-Id: I342023a2f4b31bae4574ec75bbd5f95da122735e
Original commit hash: 52d37f50c79942beb41c24270f01c75bc3e36d68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1960dfc03816af16bd86ccff39b2a5205d9749f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:32 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:DMI: PCH DMI Controller BWG programming (DOUGLAS 2) is not done by BIOS

This change is a merge of Ib95d78dd210cde5ca2816c2281dc14182c574a86

Hsd-es-id: 22012209425
Original commit date: Fri May 14 15:04:33 2021 +0200
Change-Id: Ib8b2d8b724daebf951aa077f5f5088e1b00d3e1c
Original commit hash: e0fd4ab7fa5aeed0d2c602dfe570b15679128eee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h

================================================================================ 
Commit: be6626d805e25a0e5adb5afbddcf408d5a84fd3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Jun 10 17:09:28 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-S] Rollback the microcode patch"

This reverts commit 7e7d2a5c8c4cd99b53673237f707e0293fd10bba.

(cherry picked from commit 673752767258601024a2ff8a6253cc46884fe913)

Mon May 24 16:52:17 2021 +0530
Original commit date: Mon May 24 16:52:17 2021 +0530
Original commit hash: a22d3eb06d6809322a449f98ce84e138fc8bba59

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
