Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 01:03:54 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.496        0.000                      0                 1084        0.047        0.000                      0                 1084       48.750        0.000                       0                   419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              81.496        0.000                      0                 1080        0.047        0.000                      0                 1080       48.750        0.000                       0                   419  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.213        0.000                      0                    4        1.103        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       81.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.496ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.630ns  (logic 2.998ns (17.005%)  route 14.632ns (82.995%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  sm/D_states_q_reg[5]/Q
                         net (fo=199, routed)         4.337     9.932    sm/D_states_q_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.152    10.084 f  sm/ram_reg_i_44/O
                         net (fo=9, routed)           0.767    10.851    sm/ram_reg_i_44_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.348    11.199 f  sm/D_registers_d_reg[7]_i_63/O
                         net (fo=2, routed)           0.957    12.156    sm/D_registers_d_reg[7]_i_63_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.280 f  sm/out_sig0_carry_i_48/O
                         net (fo=1, routed)           0.658    12.938    sm/out_sig0_carry_i_48_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.062 f  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.568    13.630    sm/out_sig0_carry_i_45_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.754 f  sm/out_sig0_carry_i_30/O
                         net (fo=16, routed)          1.874    15.628    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.152    15.780 r  sm/out_sig0_carry__1_i_18/O
                         net (fo=12, routed)          1.633    17.413    L_reg/D_registers_q_reg[7][9]_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326    17.739 r  L_reg/out_sig0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.739    alum/ram_reg_i_65_0[2]
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.137 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.137    alum/out_sig0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.359 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.862    19.221    alum/p_1_in
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.299    19.520 r  alum/ram_reg_i_50/O
                         net (fo=1, routed)           0.634    20.154    sm/ram_reg_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.278 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.406    21.684    sm/D_states_q_reg[2]_rep_7
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.149    21.833 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.936    22.769    brams/bram2/ram_reg_1[12]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.491   104.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.075    
                         clock uncertainty           -0.035   105.040    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.774   104.266    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.266    
                         arrival time                         -22.769    
  -------------------------------------------------------------------
                         slack                                 81.496    

Slack (MET) :             81.915ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.217ns  (logic 2.963ns (17.210%)  route 14.254ns (82.790%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  sm/D_states_q_reg[5]/Q
                         net (fo=199, routed)         4.337     9.932    sm/D_states_q_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.152    10.084 f  sm/ram_reg_i_44/O
                         net (fo=9, routed)           0.767    10.851    sm/ram_reg_i_44_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.348    11.199 f  sm/D_registers_d_reg[7]_i_63/O
                         net (fo=2, routed)           0.957    12.156    sm/D_registers_d_reg[7]_i_63_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.280 f  sm/out_sig0_carry_i_48/O
                         net (fo=1, routed)           0.658    12.938    sm/out_sig0_carry_i_48_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.062 f  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.568    13.630    sm/out_sig0_carry_i_45_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.754 f  sm/out_sig0_carry_i_30/O
                         net (fo=16, routed)          1.874    15.628    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.152    15.780 r  sm/out_sig0_carry__1_i_18/O
                         net (fo=12, routed)          1.486    17.266    L_reg/D_registers_q_reg[7][9]_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I4_O)        0.326    17.592 r  L_reg/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000    17.592    alum/ram_reg_i_65_2[1]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.170 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.540    18.711    alum/data1[10]
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.301    19.012 r  alum/ram_reg_i_61/O
                         net (fo=1, routed)           0.667    19.679    sm/ram_reg_5
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.803 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           1.391    21.194    sm/D_registers_q_reg[3][10]
    SLICE_X48Y35         LUT5 (Prop_lut5_I4_O)        0.154    21.348 r  sm/ram_reg_i_3__0/O
                         net (fo=1, routed)           1.007    22.356    brams/bram2/ram_reg_1[10]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.491   104.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.075    
                         clock uncertainty           -0.035   105.040    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.769   104.271    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.271    
                         arrival time                         -22.356    
  -------------------------------------------------------------------
                         slack                                 81.915    

Slack (MET) :             82.072ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.262ns  (logic 2.973ns (17.222%)  route 14.289ns (82.778%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  sm/D_states_q_reg[5]/Q
                         net (fo=199, routed)         4.337     9.932    sm/D_states_q_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.152    10.084 f  sm/ram_reg_i_44/O
                         net (fo=9, routed)           0.767    10.851    sm/ram_reg_i_44_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.348    11.199 f  sm/D_registers_d_reg[7]_i_63/O
                         net (fo=2, routed)           0.957    12.156    sm/D_registers_d_reg[7]_i_63_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.280 f  sm/out_sig0_carry_i_48/O
                         net (fo=1, routed)           0.658    12.938    sm/out_sig0_carry_i_48_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.062 f  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.568    13.630    sm/out_sig0_carry_i_45_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.754 f  sm/out_sig0_carry_i_30/O
                         net (fo=16, routed)          1.874    15.628    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.152    15.780 r  sm/out_sig0_carry__1_i_18/O
                         net (fo=12, routed)          1.633    17.413    L_reg/D_registers_q_reg[7][9]_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326    17.739 r  L_reg/out_sig0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.739    alum/ram_reg_i_65_0[2]
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.137 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.137    alum/out_sig0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.359 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.862    19.221    alum/p_1_in
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.299    19.520 r  alum/ram_reg_i_50/O
                         net (fo=1, routed)           0.634    20.154    sm/ram_reg_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.278 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.406    21.684    display/ram_reg
    SLICE_X48Y35         LUT5 (Prop_lut5_I2_O)        0.124    21.808 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.593    22.401    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.491   104.895    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.075    
                         clock uncertainty           -0.035   105.040    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   104.474    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.474    
                         arrival time                         -22.401    
  -------------------------------------------------------------------
                         slack                                 82.072    

Slack (MET) :             82.423ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.158ns  (logic 2.999ns (17.479%)  route 14.159ns (82.521%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  sm/D_states_q_reg[5]/Q
                         net (fo=199, routed)         4.337     9.932    sm/D_states_q_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.152    10.084 f  sm/ram_reg_i_44/O
                         net (fo=9, routed)           0.767    10.851    sm/ram_reg_i_44_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.348    11.199 f  sm/D_registers_d_reg[7]_i_63/O
                         net (fo=2, routed)           0.957    12.156    sm/D_registers_d_reg[7]_i_63_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.280 f  sm/out_sig0_carry_i_48/O
                         net (fo=1, routed)           0.658    12.938    sm/out_sig0_carry_i_48_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.062 f  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.568    13.630    sm/out_sig0_carry_i_45_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.754 f  sm/out_sig0_carry_i_30/O
                         net (fo=16, routed)          1.874    15.628    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.152    15.780 r  sm/out_sig0_carry__1_i_18/O
                         net (fo=12, routed)          1.633    17.413    L_reg/D_registers_q_reg[7][9]_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326    17.739 r  L_reg/out_sig0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.739    alum/ram_reg_i_65_0[2]
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.137 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.137    alum/out_sig0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.359 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.862    19.221    alum/p_1_in
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.299    19.520 r  alum/ram_reg_i_50/O
                         net (fo=1, routed)           0.634    20.154    sm/ram_reg_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.278 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.949    21.228    sm/D_states_q_reg[2]_rep_7
    SLICE_X48Y42         LUT2 (Prop_lut2_I0_O)        0.150    21.378 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           0.919    22.297    L_reg/D[12]
    SLICE_X45Y40         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.446   104.851    L_reg/clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
                         clock pessimism              0.179   105.030    
                         clock uncertainty           -0.035   104.995    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.275   104.720    L_reg/D_registers_q_reg[3][12]
  -------------------------------------------------------------------
                         required time                        104.720    
                         arrival time                         -22.297    
  -------------------------------------------------------------------
                         slack                                 82.423    

Slack (MET) :             82.480ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.646ns  (logic 3.029ns (18.196%)  route 13.617ns (81.804%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  sm/D_states_q_reg[5]/Q
                         net (fo=199, routed)         4.337     9.932    sm/D_states_q_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.152    10.084 f  sm/ram_reg_i_44/O
                         net (fo=9, routed)           0.767    10.851    sm/ram_reg_i_44_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.348    11.199 f  sm/D_registers_d_reg[7]_i_63/O
                         net (fo=2, routed)           0.957    12.156    sm/D_registers_d_reg[7]_i_63_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.280 f  sm/out_sig0_carry_i_48/O
                         net (fo=1, routed)           0.658    12.938    sm/out_sig0_carry_i_48_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.062 f  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.568    13.630    sm/out_sig0_carry_i_45_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.754 f  sm/out_sig0_carry_i_30/O
                         net (fo=16, routed)          1.874    15.628    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.152    15.780 r  sm/out_sig0_carry__1_i_18/O
                         net (fo=12, routed)          1.486    17.266    L_reg/D_registers_q_reg[7][9]_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I4_O)        0.326    17.592 r  L_reg/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000    17.592    alum/ram_reg_i_65_2[1]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.235 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.961    19.197    sm/ram_reg_i_20_0[4]
    SLICE_X47Y42         LUT4 (Prop_lut4_I1_O)        0.307    19.504 r  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.154    19.658    sm/ram_reg_i_59_n_0
    SLICE_X47Y42         LUT6 (Prop_lut6_I5_O)        0.124    19.782 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           1.083    20.865    sm/D_registers_q_reg[3][11]
    SLICE_X48Y34         LUT5 (Prop_lut5_I4_O)        0.149    21.014 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.772    21.785    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.491   104.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.075    
                         clock uncertainty           -0.035   105.040    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774   104.266    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.266    
                         arrival time                         -21.785    
  -------------------------------------------------------------------
                         slack                                 82.480    

Slack (MET) :             82.522ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.060ns  (logic 2.999ns (17.579%)  route 14.061ns (82.421%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 104.852 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  sm/D_states_q_reg[5]/Q
                         net (fo=199, routed)         4.337     9.932    sm/D_states_q_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.152    10.084 f  sm/ram_reg_i_44/O
                         net (fo=9, routed)           0.767    10.851    sm/ram_reg_i_44_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.348    11.199 f  sm/D_registers_d_reg[7]_i_63/O
                         net (fo=2, routed)           0.957    12.156    sm/D_registers_d_reg[7]_i_63_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.280 f  sm/out_sig0_carry_i_48/O
                         net (fo=1, routed)           0.658    12.938    sm/out_sig0_carry_i_48_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.062 f  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.568    13.630    sm/out_sig0_carry_i_45_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.754 f  sm/out_sig0_carry_i_30/O
                         net (fo=16, routed)          1.874    15.628    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.152    15.780 r  sm/out_sig0_carry__1_i_18/O
                         net (fo=12, routed)          1.633    17.413    L_reg/D_registers_q_reg[7][9]_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326    17.739 r  L_reg/out_sig0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.739    alum/ram_reg_i_65_0[2]
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.137 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.137    alum/out_sig0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.359 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.862    19.221    alum/p_1_in
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.299    19.520 r  alum/ram_reg_i_50/O
                         net (fo=1, routed)           0.634    20.154    sm/ram_reg_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.278 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.949    21.228    sm/D_states_q_reg[2]_rep_7
    SLICE_X48Y42         LUT2 (Prop_lut2_I0_O)        0.150    21.378 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           0.821    22.199    L_reg/D[12]
    SLICE_X47Y42         FDRE                                         r  L_reg/D_registers_q_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.447   104.852    L_reg/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  L_reg/D_registers_q_reg[0][12]/C
                         clock pessimism              0.179   105.031    
                         clock uncertainty           -0.035   104.996    
    SLICE_X47Y42         FDRE (Setup_fdre_C_D)       -0.275   104.721    L_reg/D_registers_q_reg[0][12]
  -------------------------------------------------------------------
                         required time                        104.721    
                         arrival time                         -22.199    
  -------------------------------------------------------------------
                         slack                                 82.522    

Slack (MET) :             82.557ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.574ns  (logic 2.816ns (16.990%)  route 13.758ns (83.010%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  sm/D_states_q_reg[5]/Q
                         net (fo=199, routed)         4.337     9.932    sm/D_states_q_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.152    10.084 f  sm/ram_reg_i_44/O
                         net (fo=9, routed)           0.767    10.851    sm/ram_reg_i_44_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.348    11.199 f  sm/D_registers_d_reg[7]_i_63/O
                         net (fo=2, routed)           0.957    12.156    sm/D_registers_d_reg[7]_i_63_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.280 f  sm/out_sig0_carry_i_48/O
                         net (fo=1, routed)           0.658    12.938    sm/out_sig0_carry_i_48_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.062 f  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.568    13.630    sm/out_sig0_carry_i_45_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.754 f  sm/out_sig0_carry_i_30/O
                         net (fo=16, routed)          1.874    15.628    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.152    15.780 r  sm/out_sig0_carry__1_i_18/O
                         net (fo=12, routed)          1.488    17.268    L_reg/D_registers_q_reg[7][9]_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I4_O)        0.326    17.594 r  L_reg/i__carry__1_i_8__3/O
                         net (fo=1, routed)           0.000    17.594    alum/ram_reg_i_65_2[0]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.021 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.434    18.456    sm/ram_reg_i_20_0[3]
    SLICE_X44Y41         LUT6 (Prop_lut6_I2_O)        0.306    18.762 f  sm/ram_reg_i_63/O
                         net (fo=1, routed)           1.008    19.769    sm/ram_reg_i_63_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.893 r  sm/ram_reg_i_24/O
                         net (fo=2, routed)           0.935    20.828    sm/D_states_q_reg[0]_rep_2
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.153    20.981 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.732    21.713    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.491   104.895    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y15         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.075    
                         clock uncertainty           -0.035   105.040    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.769   104.271    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.271    
                         arrival time                         -21.713    
  -------------------------------------------------------------------
                         slack                                 82.557    

Slack (MET) :             82.560ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.774ns  (logic 2.933ns (17.485%)  route 13.841ns (82.515%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 104.895 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  sm/D_states_q_reg[5]/Q
                         net (fo=199, routed)         4.337     9.932    sm/D_states_q_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.152    10.084 f  sm/ram_reg_i_44/O
                         net (fo=9, routed)           0.767    10.851    sm/ram_reg_i_44_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.348    11.199 f  sm/D_registers_d_reg[7]_i_63/O
                         net (fo=2, routed)           0.957    12.156    sm/D_registers_d_reg[7]_i_63_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.280 f  sm/out_sig0_carry_i_48/O
                         net (fo=1, routed)           0.658    12.938    sm/out_sig0_carry_i_48_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.062 f  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.568    13.630    sm/out_sig0_carry_i_45_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.754 f  sm/out_sig0_carry_i_30/O
                         net (fo=16, routed)          1.874    15.628    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.152    15.780 r  sm/out_sig0_carry__1_i_18/O
                         net (fo=12, routed)          1.486    17.266    L_reg/D_registers_q_reg[7][9]_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I4_O)        0.326    17.592 r  L_reg/i__carry__1_i_7__3/O
                         net (fo=1, routed)           0.000    17.592    alum/ram_reg_i_65_2[1]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    18.170 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.540    18.711    alum/data1[10]
    SLICE_X45Y40         LUT4 (Prop_lut4_I0_O)        0.301    19.012 r  alum/ram_reg_i_61/O
                         net (fo=1, routed)           0.667    19.679    sm/ram_reg_5
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124    19.803 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           1.391    21.194    display/ram_reg_2
    SLICE_X48Y35         LUT5 (Prop_lut5_I2_O)        0.124    21.318 r  display/ram_reg_i_3/O
                         net (fo=1, routed)           0.595    21.913    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.491   104.895    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.075    
                         clock uncertainty           -0.035   105.040    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   104.474    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.474    
                         arrival time                         -21.913    
  -------------------------------------------------------------------
                         slack                                 82.560    

Slack (MET) :             82.580ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        17.040ns  (logic 2.999ns (17.599%)  route 14.041ns (82.401%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDSE (Prop_fdse_C_Q)         0.456     5.595 r  sm/D_states_q_reg[5]/Q
                         net (fo=199, routed)         4.337     9.932    sm/D_states_q_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.152    10.084 f  sm/ram_reg_i_44/O
                         net (fo=9, routed)           0.767    10.851    sm/ram_reg_i_44_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.348    11.199 f  sm/D_registers_d_reg[7]_i_63/O
                         net (fo=2, routed)           0.957    12.156    sm/D_registers_d_reg[7]_i_63_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.280 f  sm/out_sig0_carry_i_48/O
                         net (fo=1, routed)           0.658    12.938    sm/out_sig0_carry_i_48_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.062 f  sm/out_sig0_carry_i_45/O
                         net (fo=1, routed)           0.568    13.630    sm/out_sig0_carry_i_45_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.124    13.754 f  sm/out_sig0_carry_i_30/O
                         net (fo=16, routed)          1.874    15.628    sm/M_sm_bsel[0]
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.152    15.780 r  sm/out_sig0_carry__1_i_18/O
                         net (fo=12, routed)          1.633    17.413    L_reg/D_registers_q_reg[7][9]_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I4_O)        0.326    17.739 r  L_reg/out_sig0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.739    alum/ram_reg_i_65_0[2]
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.137 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.137    alum/out_sig0_carry__1_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.359 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.862    19.221    alum/p_1_in
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.299    19.520 r  alum/ram_reg_i_50/O
                         net (fo=1, routed)           0.634    20.154    sm/ram_reg_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.124    20.278 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.949    21.228    sm/D_states_q_reg[2]_rep_7
    SLICE_X48Y42         LUT2 (Prop_lut2_I0_O)        0.150    21.378 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           0.802    22.179    L_reg/D[12]
    SLICE_X46Y40         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.446   104.851    L_reg/clk_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
                         clock pessimism              0.179   105.030    
                         clock uncertainty           -0.035   104.995    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)       -0.236   104.759    L_reg/D_registers_q_reg[2][12]
  -------------------------------------------------------------------
                         required time                        104.759    
                         arrival time                         -22.179    
  -------------------------------------------------------------------
                         slack                                 82.580    

Slack (MET) :             82.622ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.969ns  (logic 3.211ns (18.923%)  route 13.758ns (81.077%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 104.855 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X40Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[5]/Q
                         net (fo=199, routed)         4.337     9.932    sm/D_states_q_reg_n_0_[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I0_O)        0.152    10.084 r  sm/ram_reg_i_44/O
                         net (fo=9, routed)           0.767    10.851    sm/ram_reg_i_44_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I2_O)        0.348    11.199 r  sm/D_registers_d_reg[7]_i_63/O
                         net (fo=2, routed)           1.062    12.260    sm/D_registers_d_reg[7]_i_63_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124    12.384 r  sm/D_registers_d_reg[7]_i_25/O
                         net (fo=2, routed)           0.300    12.685    sm/D_registers_d_reg[7]_i_25_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.809 r  sm/ram_reg_i_85/O
                         net (fo=37, routed)          1.895    14.704    L_reg/M_sm_ra1[1]
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.828 f  L_reg/out_sig0_carry_i_9/O
                         net (fo=10, routed)          1.175    16.003    L_reg/out_sig0_carry_i_9_n_0
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.150    16.153 r  L_reg/i__carry_i_1/O
                         net (fo=3, routed)           0.733    16.886    alum/ram_reg_i_92_0[3]
    SLICE_X46Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    17.486 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.486    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.809 r  alum/out_sig0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.631    18.440    alum/data1[5]
    SLICE_X45Y40         LUT3 (Prop_lut3_I2_O)        0.332    18.772 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.685    19.457    sm/ram_reg_13
    SLICE_X48Y38         LUT6 (Prop_lut6_I4_O)        0.326    19.783 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           1.062    20.845    sm/D_states_q_reg[2]_rep_6
    SLICE_X47Y36         LUT5 (Prop_lut5_I4_O)        0.152    20.997 r  sm/D_registers_q[7][5]_i_1/O
                         net (fo=8, routed)           1.111    22.108    L_reg/D[5]
    SLICE_X51Y39         FDRE                                         r  L_reg/D_registers_q_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.450   104.855    L_reg/clk_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  L_reg/D_registers_q_reg[0][5]/C
                         clock pessimism              0.179   105.034    
                         clock uncertainty           -0.035   104.999    
    SLICE_X51Y39         FDRE (Setup_fdre_C_D)       -0.269   104.730    L_reg/D_registers_q_reg[0][5]
  -------------------------------------------------------------------
                         required time                        104.730    
                         arrival time                         -22.108    
  -------------------------------------------------------------------
                         slack                                 82.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.875    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y42         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y42         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.875    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y42         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y42         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.875    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y42         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y42         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.875    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y42         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.831     2.021    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y42         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_gamecounter_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  D_gamecounter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  D_gamecounter_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.787    D_gamecounter_q_reg_n_0_[14]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.943 r  D_gamecounter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    D_gamecounter_q_reg[12]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.997 r  D_gamecounter_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    D_gamecounter_q_reg[16]_i_1_n_7
    SLICE_X46Y50         FDRE                                         r  D_gamecounter_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.833     2.022    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  D_gamecounter_q_reg[16]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.911    D_gamecounter_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_gamecounter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  D_gamecounter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  D_gamecounter_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.787    D_gamecounter_q_reg_n_0_[14]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.943 r  D_gamecounter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    D_gamecounter_q_reg[12]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.010 r  D_gamecounter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    D_gamecounter_q_reg[16]_i_1_n_5
    SLICE_X46Y50         FDRE                                         r  D_gamecounter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.833     2.022    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  D_gamecounter_q_reg[18]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.911    D_gamecounter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_gamecounter_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  D_gamecounter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  D_gamecounter_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.787    D_gamecounter_q_reg_n_0_[14]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.943 r  D_gamecounter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    D_gamecounter_q_reg[12]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.033 r  D_gamecounter_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    D_gamecounter_q_reg[16]_i_1_n_6
    SLICE_X46Y50         FDRE                                         r  D_gamecounter_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.833     2.022    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  D_gamecounter_q_reg[17]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.911    D_gamecounter_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_gamecounter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  D_gamecounter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  D_gamecounter_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.787    D_gamecounter_q_reg_n_0_[14]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.943 r  D_gamecounter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    D_gamecounter_q_reg[12]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.035 r  D_gamecounter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    D_gamecounter_q_reg[16]_i_1_n_4
    SLICE_X46Y50         FDRE                                         r  D_gamecounter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.833     2.022    clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  D_gamecounter_q_reg[19]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.911    D_gamecounter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_gamecounter_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.565     1.509    clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  D_gamecounter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  D_gamecounter_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.787    D_gamecounter_q_reg_n_0_[14]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.943 r  D_gamecounter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    D_gamecounter_q_reg[12]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.984 r  D_gamecounter_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    D_gamecounter_q_reg[16]_i_1_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.037 r  D_gamecounter_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.037    D_gamecounter_q_reg[20]_i_1_n_7
    SLICE_X46Y51         FDRE                                         r  D_gamecounter_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.833     2.022    clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  D_gamecounter_q_reg[20]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.134     1.911    D_gamecounter_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.561     1.505    forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.704    forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X36Y55         FDRE                                         r  forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.829     2.019    forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.071     1.576    forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y14   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y15   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y46   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X46Y48   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y42   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y42   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y43   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y42   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y42   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.213ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.704ns (13.344%)  route 4.572ns (86.656%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[4]/Q
                         net (fo=212, routed)         2.117     7.717    sm/D_states_q_reg_n_0_[4]
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.841 r  sm/D_stage_q[3]_i_3/O
                         net (fo=13, routed)          1.454     9.296    sm/D_stage_q[3]_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.420 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.000    10.420    fifo_reset_cond/AS[0]
    SLICE_X41Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.443   104.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179   105.027    
                         clock uncertainty           -0.035   104.992    
    SLICE_X41Y37         FDPE (Recov_fdpe_C_PRE)     -0.359   104.633    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.633    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                 94.213    

Slack (MET) :             94.213ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.704ns (13.344%)  route 4.572ns (86.656%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[4]/Q
                         net (fo=212, routed)         2.117     7.717    sm/D_states_q_reg_n_0_[4]
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.841 r  sm/D_stage_q[3]_i_3/O
                         net (fo=13, routed)          1.454     9.296    sm/D_stage_q[3]_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.420 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.000    10.420    fifo_reset_cond/AS[0]
    SLICE_X41Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.443   104.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179   105.027    
                         clock uncertainty           -0.035   104.992    
    SLICE_X41Y37         FDPE (Recov_fdpe_C_PRE)     -0.359   104.633    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.633    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                 94.213    

Slack (MET) :             94.345ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 0.704ns (13.685%)  route 4.440ns (86.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[4]/Q
                         net (fo=212, routed)         2.117     7.717    sm/D_states_q_reg_n_0_[4]
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.841 r  sm/D_stage_q[3]_i_3/O
                         net (fo=13, routed)          1.454     9.296    sm/D_stage_q[3]_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.420 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.869    10.288    fifo_reset_cond/AS[0]
    SLICE_X45Y36         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.443   104.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y36         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179   105.027    
                         clock uncertainty           -0.035   104.992    
    SLICE_X45Y36         FDPE (Recov_fdpe_C_PRE)     -0.359   104.633    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.633    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                 94.345    

Slack (MET) :             94.345ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 0.704ns (13.685%)  route 4.440ns (86.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  sm/D_states_q_reg[4]/Q
                         net (fo=212, routed)         2.117     7.717    sm/D_states_q_reg_n_0_[4]
    SLICE_X49Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.841 r  sm/D_stage_q[3]_i_3/O
                         net (fo=13, routed)          1.454     9.296    sm/D_stage_q[3]_i_3_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.420 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.869    10.288    fifo_reset_cond/AS[0]
    SLICE_X45Y36         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.443   104.848    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y36         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179   105.027    
                         clock uncertainty           -0.035   104.992    
    SLICE_X45Y36         FDPE (Recov_fdpe_C_PRE)     -0.359   104.633    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.633    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                 94.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.231ns (22.216%)  route 0.809ns (77.784%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X40Y43         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=154, routed)         0.284     1.932    sm/D_states_q_reg[7]_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.977 r  sm/D_stage_q[3]_i_2/O
                         net (fo=26, routed)          0.180     2.157    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.202 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.345     2.546    fifo_reset_cond/AS[0]
    SLICE_X45Y36         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y36         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X45Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.231ns (22.216%)  route 0.809ns (77.784%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X40Y43         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=154, routed)         0.284     1.932    sm/D_states_q_reg[7]_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.977 r  sm/D_stage_q[3]_i_2/O
                         net (fo=26, routed)          0.180     2.157    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.202 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.345     2.546    fifo_reset_cond/AS[0]
    SLICE_X45Y36         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X45Y36         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X45Y36         FDPE (Remov_fdpe_C_PRE)     -0.095     1.444    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.231ns (21.248%)  route 0.856ns (78.752%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X40Y43         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=154, routed)         0.284     1.932    sm/D_states_q_reg[7]_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.977 r  sm/D_stage_q[3]_i_2/O
                         net (fo=26, routed)          0.180     2.157    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.202 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.392     2.594    fifo_reset_cond/AS[0]
    SLICE_X41Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X41Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.424    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.231ns (21.248%)  route 0.856ns (78.752%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X40Y43         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[7]/Q
                         net (fo=154, routed)         0.284     1.932    sm/D_states_q_reg[7]_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.977 r  sm/D_stage_q[3]_i_2/O
                         net (fo=26, routed)          0.180     2.157    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.202 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.392     2.594    fifo_reset_cond/AS[0]
    SLICE_X41Y37         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X41Y37         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X41Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     1.424    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  1.170    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.190ns  (logic 11.133ns (32.562%)  route 23.057ns (67.438%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.568     7.197    L_reg/Q[7]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.327     7.524 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.700     8.224    L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.833     9.405    L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.529 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.421    10.950    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I2_O)        0.146    11.096 r  L_reg/L_078b71cf_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.991    12.087    L_reg/L_078b71cf_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y32         LUT4 (Prop_lut4_I2_O)        0.328    12.415 r  L_reg/L_078b71cf_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.415    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.965 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.965    timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.299 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           1.037    14.336    L_reg/L_078b71cf_remainder0_3[5]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.297    14.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.706    15.340    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.326    15.666 r  L_reg/i__carry__0_i_26__0/O
                         net (fo=1, routed)           0.433    16.099    L_reg/i__carry__0_i_26__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.223 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=5, routed)           1.110    17.333    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.457 r  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.424    17.881    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.823    18.827    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.951 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.743    19.694    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    19.818 r  L_reg/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    19.818    timerseg_driver/decimal_renderer/i__carry__0_i_12__4_0[2]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.198 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.198    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.513 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.350    L_reg/L_078b71cf_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.307    21.657 r  L_reg/i__carry_i_23__1/O
                         net (fo=12, routed)          0.605    22.262    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X53Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.386 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=2, routed)           0.997    23.383    L_reg/i__carry_i_9__3_1
    SLICE_X53Y29         LUT6 (Prop_lut6_I5_O)        0.124    23.507 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.605    24.112    L_reg/i__carry_i_14__2_n_0
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.124    24.236 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.824    25.060    L_reg/i__carry_i_9__3_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.152    25.212 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.382    25.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.192 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.192    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.309 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.309    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.624 f  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    27.483    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.307    27.790 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    28.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X53Y29         LUT5 (Prop_lut5_I4_O)        0.124    28.347 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.840    29.187    L_reg/timerseg_OBUF[10]_inst_i_5_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.311 f  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.323    29.634    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.124    29.758 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.619    30.377    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.501 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.053    31.554    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I2_O)        0.150    31.704 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.891    35.594    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.746    39.340 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.340    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.906ns  (logic 10.908ns (32.171%)  route 22.998ns (67.829%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.568     7.197    L_reg/Q[7]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.327     7.524 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.700     8.224    L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.833     9.405    L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.529 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.421    10.950    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I2_O)        0.146    11.096 r  L_reg/L_078b71cf_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.991    12.087    L_reg/L_078b71cf_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y32         LUT4 (Prop_lut4_I2_O)        0.328    12.415 r  L_reg/L_078b71cf_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.415    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.965 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.965    timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.299 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           1.037    14.336    L_reg/L_078b71cf_remainder0_3[5]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.297    14.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.706    15.340    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.326    15.666 r  L_reg/i__carry__0_i_26__0/O
                         net (fo=1, routed)           0.433    16.099    L_reg/i__carry__0_i_26__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.223 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=5, routed)           1.110    17.333    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.457 r  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.424    17.881    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.823    18.827    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.951 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.743    19.694    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    19.818 r  L_reg/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    19.818    timerseg_driver/decimal_renderer/i__carry__0_i_12__4_0[2]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.198 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.198    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.513 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.350    L_reg/L_078b71cf_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.307    21.657 r  L_reg/i__carry_i_23__1/O
                         net (fo=12, routed)          0.605    22.262    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X53Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.386 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=2, routed)           0.997    23.383    L_reg/i__carry_i_9__3_1
    SLICE_X53Y29         LUT6 (Prop_lut6_I5_O)        0.124    23.507 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.605    24.112    L_reg/i__carry_i_14__2_n_0
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.124    24.236 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.824    25.060    L_reg/i__carry_i_9__3_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.152    25.212 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.382    25.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.192 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.192    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.309 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.309    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.624 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    27.483    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.307    27.790 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    28.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X53Y29         LUT5 (Prop_lut5_I4_O)        0.124    28.347 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.840    29.187    L_reg/timerseg_OBUF[10]_inst_i_5_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.311 r  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.323    29.634    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.124    29.758 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.619    30.377    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.501 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.206    31.707    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y32         LUT3 (Prop_lut3_I2_O)        0.124    31.831 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.678    35.509    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.056 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.056    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.527ns  (logic 10.887ns (32.472%)  route 22.640ns (67.528%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.568     7.197    L_reg/Q[7]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.327     7.524 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.700     8.224    L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.833     9.405    L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.529 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.421    10.950    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I2_O)        0.146    11.096 r  L_reg/L_078b71cf_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.991    12.087    L_reg/L_078b71cf_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y32         LUT4 (Prop_lut4_I2_O)        0.328    12.415 r  L_reg/L_078b71cf_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.415    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.965 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.965    timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.299 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           1.037    14.336    L_reg/L_078b71cf_remainder0_3[5]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.297    14.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.706    15.340    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.326    15.666 r  L_reg/i__carry__0_i_26__0/O
                         net (fo=1, routed)           0.433    16.099    L_reg/i__carry__0_i_26__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.223 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=5, routed)           1.110    17.333    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.457 r  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.424    17.881    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.823    18.827    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.951 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.743    19.694    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    19.818 r  L_reg/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    19.818    timerseg_driver/decimal_renderer/i__carry__0_i_12__4_0[2]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.198 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.198    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.513 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.350    L_reg/L_078b71cf_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.307    21.657 r  L_reg/i__carry_i_23__1/O
                         net (fo=12, routed)          0.605    22.262    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X53Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.386 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=2, routed)           0.997    23.383    L_reg/i__carry_i_9__3_1
    SLICE_X53Y29         LUT6 (Prop_lut6_I5_O)        0.124    23.507 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.605    24.112    L_reg/i__carry_i_14__2_n_0
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.124    24.236 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.824    25.060    L_reg/i__carry_i_9__3_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.152    25.212 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.382    25.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.192 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.192    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.309 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.309    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.624 f  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    27.483    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.307    27.790 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    28.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X53Y29         LUT5 (Prop_lut5_I4_O)        0.124    28.347 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.840    29.187    L_reg/timerseg_OBUF[10]_inst_i_5_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.311 f  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.323    29.634    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.124    29.758 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.619    30.377    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.501 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.045    31.546    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    31.670 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.482    35.152    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    38.677 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.677    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.312ns  (logic 10.940ns (32.842%)  route 22.372ns (67.158%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.568     7.197    L_reg/Q[7]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.327     7.524 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.700     8.224    L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.833     9.405    L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.529 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.421    10.950    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I2_O)        0.146    11.096 r  L_reg/L_078b71cf_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.991    12.087    L_reg/L_078b71cf_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y32         LUT4 (Prop_lut4_I2_O)        0.328    12.415 r  L_reg/L_078b71cf_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.415    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.965 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.965    timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.299 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           1.037    14.336    L_reg/L_078b71cf_remainder0_3[5]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.297    14.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.706    15.340    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.326    15.666 r  L_reg/i__carry__0_i_26__0/O
                         net (fo=1, routed)           0.433    16.099    L_reg/i__carry__0_i_26__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.223 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=5, routed)           1.110    17.333    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.457 r  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.424    17.881    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.823    18.827    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.951 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.743    19.694    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    19.818 r  L_reg/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    19.818    timerseg_driver/decimal_renderer/i__carry__0_i_12__4_0[2]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.198 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.198    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.513 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.350    L_reg/L_078b71cf_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.307    21.657 r  L_reg/i__carry_i_23__1/O
                         net (fo=12, routed)          0.605    22.262    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X53Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.386 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=2, routed)           0.997    23.383    L_reg/i__carry_i_9__3_1
    SLICE_X53Y29         LUT6 (Prop_lut6_I5_O)        0.124    23.507 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.605    24.112    L_reg/i__carry_i_14__2_n_0
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.124    24.236 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.824    25.060    L_reg/i__carry_i_9__3_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.152    25.212 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.382    25.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.192 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.192    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.309 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.309    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.624 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    27.483    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.307    27.790 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    28.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X53Y29         LUT5 (Prop_lut5_I4_O)        0.124    28.347 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.840    29.187    L_reg/timerseg_OBUF[10]_inst_i_5_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.311 r  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.323    29.634    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.124    29.758 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.619    30.377    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.501 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.985    31.486    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.124    31.610 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.273    34.883    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    38.462 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.462    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.260ns  (logic 11.054ns (33.235%)  route 22.206ns (66.765%))
  Logic Levels:           29  (CARRY4=7 LUT2=5 LUT3=1 LUT4=5 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=21, routed)          1.422     7.027    L_reg/D_registers_q_reg[2][12]_0[4]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.179 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.310     7.490    L_reg/L_078b71cf_remainder0__0_carry__1_i_11_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.348     7.838 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.695     8.533    L_reg/L_078b71cf_remainder0__0_carry__1_i_8_n_0
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.657 r  L_reg/L_078b71cf_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           1.019     9.676    L_reg/L_078b71cf_remainder0__0_carry__1_i_6_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.800 r  L_reg/L_078b71cf_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.999    10.798    L_reg/L_078b71cf_remainder0__0_carry_i_10_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.922 r  L_reg/L_078b71cf_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.922    aseg_driver/decimal_renderer/i__carry__0_i_27[1]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.472 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.472    aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.586 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.586    aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.920 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.857    12.778    L_reg/L_078b71cf_remainder0[9]
    SLICE_X41Y41         LUT5 (Prop_lut5_I3_O)        0.303    13.081 r  L_reg/i__carry__0_i_20/O
                         net (fo=6, routed)           0.744    13.824    L_reg/i__carry__0_i_20_n_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.150    13.974 r  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           1.439    15.413    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.326    15.739 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=6, routed)           0.962    16.701    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.153    16.854 r  L_reg/i__carry_i_18__0/O
                         net (fo=4, routed)           1.004    17.858    L_reg/i__carry_i_18__0_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I3_O)        0.327    18.185 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.984    19.169    L_reg/i__carry_i_11__4_n_0
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.124    19.293 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.340    19.633    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    20.170 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry/O[2]
                         net (fo=5, routed)           0.842    21.012    L_reg/i__carry__0_i_7_0[2]
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.324    21.336 r  L_reg/i__carry_i_16/O
                         net (fo=14, routed)          1.208    22.544    L_reg/i__carry_i_16_n_0
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.328    22.872 r  L_reg/aseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.832    23.704    L_reg/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124    23.828 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.679    24.507    L_reg/aseg_OBUF[10]_inst_i_25_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.631 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.670    25.301    L_reg/i__carry_i_12_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.425 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.425    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.975 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.975    aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.089 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.089    aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.402 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.953    27.355    aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.306    27.661 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.658    28.320    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.124    28.444 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.831    29.274    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.825    30.249    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.328    30.577 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.202    31.780    L_reg/aseg[9]
    SLICE_X46Y35         LUT4 (Prop_lut4_I0_O)        0.152    31.932 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.731    34.662    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.747    38.409 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.409    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.147ns  (logic 10.935ns (32.989%)  route 22.212ns (67.011%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.568     7.197    L_reg/Q[7]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.327     7.524 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.700     8.224    L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.833     9.405    L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.529 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.421    10.950    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I2_O)        0.146    11.096 r  L_reg/L_078b71cf_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.991    12.087    L_reg/L_078b71cf_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y32         LUT4 (Prop_lut4_I2_O)        0.328    12.415 r  L_reg/L_078b71cf_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.415    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.965 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.965    timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.299 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           1.037    14.336    L_reg/L_078b71cf_remainder0_3[5]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.297    14.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.706    15.340    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.326    15.666 r  L_reg/i__carry__0_i_26__0/O
                         net (fo=1, routed)           0.433    16.099    L_reg/i__carry__0_i_26__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.223 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=5, routed)           1.110    17.333    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.457 r  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.424    17.881    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.823    18.827    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.951 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.743    19.694    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    19.818 r  L_reg/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    19.818    timerseg_driver/decimal_renderer/i__carry__0_i_12__4_0[2]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.198 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.198    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.513 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.350    L_reg/L_078b71cf_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.307    21.657 r  L_reg/i__carry_i_23__1/O
                         net (fo=12, routed)          0.605    22.262    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X53Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.386 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=2, routed)           0.997    23.383    L_reg/i__carry_i_9__3_1
    SLICE_X53Y29         LUT6 (Prop_lut6_I5_O)        0.124    23.507 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.605    24.112    L_reg/i__carry_i_14__2_n_0
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.124    24.236 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.824    25.060    L_reg/i__carry_i_9__3_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.152    25.212 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.382    25.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.192 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.192    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.309 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.309    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.624 f  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    27.483    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.307    27.790 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    28.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X53Y29         LUT5 (Prop_lut5_I4_O)        0.124    28.347 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.840    29.187    L_reg/timerseg_OBUF[10]_inst_i_5_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.311 f  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.323    29.634    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.124    29.758 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.619    30.377    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.501 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.053    31.554    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I0_O)        0.124    31.678 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.046    34.723    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    38.297 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.297    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.094ns  (logic 11.033ns (33.338%)  route 22.061ns (66.662%))
  Logic Levels:           29  (CARRY4=7 LUT2=5 LUT3=1 LUT4=5 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=21, routed)          1.422     7.027    L_reg/D_registers_q_reg[2][12]_0[4]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.179 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.310     7.490    L_reg/L_078b71cf_remainder0__0_carry__1_i_11_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.348     7.838 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.695     8.533    L_reg/L_078b71cf_remainder0__0_carry__1_i_8_n_0
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.657 r  L_reg/L_078b71cf_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           1.019     9.676    L_reg/L_078b71cf_remainder0__0_carry__1_i_6_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.800 r  L_reg/L_078b71cf_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.999    10.798    L_reg/L_078b71cf_remainder0__0_carry_i_10_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.922 r  L_reg/L_078b71cf_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.922    aseg_driver/decimal_renderer/i__carry__0_i_27[1]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.472 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.472    aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.586 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.586    aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.920 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.857    12.778    L_reg/L_078b71cf_remainder0[9]
    SLICE_X41Y41         LUT5 (Prop_lut5_I3_O)        0.303    13.081 r  L_reg/i__carry__0_i_20/O
                         net (fo=6, routed)           0.744    13.824    L_reg/i__carry__0_i_20_n_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.150    13.974 r  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           1.439    15.413    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.326    15.739 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=6, routed)           0.962    16.701    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.153    16.854 r  L_reg/i__carry_i_18__0/O
                         net (fo=4, routed)           1.004    17.858    L_reg/i__carry_i_18__0_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I3_O)        0.327    18.185 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.984    19.169    L_reg/i__carry_i_11__4_n_0
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.124    19.293 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.340    19.633    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    20.170 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry/O[2]
                         net (fo=5, routed)           0.842    21.012    L_reg/i__carry__0_i_7_0[2]
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.324    21.336 r  L_reg/i__carry_i_16/O
                         net (fo=14, routed)          1.208    22.544    L_reg/i__carry_i_16_n_0
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.328    22.872 r  L_reg/aseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.832    23.704    L_reg/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124    23.828 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.679    24.507    L_reg/aseg_OBUF[10]_inst_i_25_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.631 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.670    25.301    L_reg/i__carry_i_12_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.425 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.425    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.975 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.975    aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.089 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.089    aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.402 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.953    27.355    aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.306    27.661 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.658    28.320    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.124    28.444 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.831    29.274    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.825    30.249    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.328    30.577 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.212    31.790    L_reg/aseg[9]
    SLICE_X46Y35         LUT4 (Prop_lut4_I0_O)        0.150    31.940 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.576    34.516    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    38.244 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.244    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.039ns  (logic 11.114ns (33.639%)  route 21.925ns (66.361%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.568     7.197    L_reg/Q[7]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.327     7.524 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.700     8.224    L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.833     9.405    L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.529 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.421    10.950    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I2_O)        0.146    11.096 r  L_reg/L_078b71cf_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.991    12.087    L_reg/L_078b71cf_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y32         LUT4 (Prop_lut4_I2_O)        0.328    12.415 r  L_reg/L_078b71cf_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.415    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.965 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.965    timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.299 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           1.037    14.336    L_reg/L_078b71cf_remainder0_3[5]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.297    14.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.706    15.340    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.326    15.666 r  L_reg/i__carry__0_i_26__0/O
                         net (fo=1, routed)           0.433    16.099    L_reg/i__carry__0_i_26__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.223 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=5, routed)           1.110    17.333    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.457 r  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.424    17.881    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.823    18.827    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.951 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.743    19.694    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    19.818 r  L_reg/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    19.818    timerseg_driver/decimal_renderer/i__carry__0_i_12__4_0[2]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.198 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.198    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.513 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.350    L_reg/L_078b71cf_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.307    21.657 r  L_reg/i__carry_i_23__1/O
                         net (fo=12, routed)          0.605    22.262    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X53Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.386 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=2, routed)           0.997    23.383    L_reg/i__carry_i_9__3_1
    SLICE_X53Y29         LUT6 (Prop_lut6_I5_O)        0.124    23.507 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.605    24.112    L_reg/i__carry_i_14__2_n_0
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.124    24.236 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.824    25.060    L_reg/i__carry_i_9__3_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.152    25.212 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.382    25.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.192 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.192    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.309 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.309    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.624 f  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    27.483    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.307    27.790 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    28.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X53Y29         LUT5 (Prop_lut5_I4_O)        0.124    28.347 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.840    29.187    L_reg/timerseg_OBUF[10]_inst_i_5_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.311 f  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.323    29.634    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.124    29.758 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.619    30.377    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.501 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.045    31.546    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.152    31.698 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.766    34.464    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    38.189 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.189    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.005ns  (logic 11.116ns (33.679%)  route 21.889ns (66.321%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X52Y36         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y36         FDRE (Prop_fdre_C_Q)         0.478     5.628 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.568     7.197    L_reg/Q[7]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.327     7.524 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0/O
                         net (fo=2, routed)           0.700     8.224    L_reg/L_078b71cf_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X52Y33         LUT5 (Prop_lut5_I1_O)        0.348     8.572 r  L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.833     9.405    L_reg/L_078b71cf_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X52Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.529 f  L_reg/timerseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           1.421    10.950    L_reg/timerseg_OBUF[10]_inst_i_13_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I2_O)        0.146    11.096 r  L_reg/L_078b71cf_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           0.991    12.087    L_reg/L_078b71cf_remainder0__0_carry_i_9__1_n_0
    SLICE_X51Y32         LUT4 (Prop_lut4_I2_O)        0.328    12.415 r  L_reg/L_078b71cf_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.415    timerseg_driver/decimal_renderer/i__carry_i_5__5_0[1]
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.965 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.965    timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.299 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           1.037    14.336    L_reg/L_078b71cf_remainder0_3[5]
    SLICE_X48Y30         LUT3 (Prop_lut3_I2_O)        0.297    14.633 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=5, routed)           0.706    15.340    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.326    15.666 r  L_reg/i__carry__0_i_26__0/O
                         net (fo=1, routed)           0.433    16.099    L_reg/i__carry__0_i_26__0_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.223 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=5, routed)           1.110    17.333    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.124    17.457 r  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.424    17.881    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=2, routed)           0.823    18.827    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I3_O)        0.124    18.951 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=2, routed)           0.743    19.694    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.124    19.818 r  L_reg/i__carry__0_i_6__5/O
                         net (fo=1, routed)           0.000    19.818    timerseg_driver/decimal_renderer/i__carry__0_i_12__4_0[2]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.198 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.198    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.513 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.837    21.350    L_reg/L_078b71cf_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.307    21.657 r  L_reg/i__carry_i_23__1/O
                         net (fo=12, routed)          0.605    22.262    timerseg_driver/decimal_renderer/i__carry_i_14__2
    SLICE_X53Y31         LUT5 (Prop_lut5_I0_O)        0.124    22.386 f  timerseg_driver/decimal_renderer/i__carry__0_i_10__1/O
                         net (fo=2, routed)           0.997    23.383    L_reg/i__carry_i_9__3_1
    SLICE_X53Y29         LUT6 (Prop_lut6_I5_O)        0.124    23.507 f  L_reg/i__carry_i_14__2/O
                         net (fo=4, routed)           0.605    24.112    L_reg/i__carry_i_14__2_n_0
    SLICE_X53Y28         LUT4 (Prop_lut4_I2_O)        0.124    24.236 f  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.824    25.060    L_reg/i__carry_i_9__3_n_0
    SLICE_X53Y27         LUT2 (Prop_lut2_I1_O)        0.152    25.212 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.382    25.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X52Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    26.192 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.192    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.309 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.309    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.624 r  timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    27.483    timerseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.307    27.790 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.433    28.223    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_37_n_0
    SLICE_X53Y29         LUT5 (Prop_lut5_I4_O)        0.124    28.347 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=2, routed)           0.840    29.187    L_reg/timerseg_OBUF[10]_inst_i_5_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I5_O)        0.124    29.311 r  L_reg/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.323    29.634    L_reg/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.124    29.758 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.619    30.377    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    30.501 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.985    31.486    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y32         LUT4 (Prop_lut4_I1_O)        0.153    31.639 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.790    34.430    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.726    38.155 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.155    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.885ns  (logic 10.801ns (32.844%)  route 22.084ns (67.156%))
  Logic Levels:           29  (CARRY4=7 LUT2=5 LUT3=1 LUT4=5 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X49Y36         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=21, routed)          1.422     7.027    L_reg/D_registers_q_reg[2][12]_0[4]
    SLICE_X42Y38         LUT2 (Prop_lut2_I0_O)        0.152     7.179 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.310     7.490    L_reg/L_078b71cf_remainder0__0_carry__1_i_11_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I3_O)        0.348     7.838 f  L_reg/L_078b71cf_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.695     8.533    L_reg/L_078b71cf_remainder0__0_carry__1_i_8_n_0
    SLICE_X41Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.657 r  L_reg/L_078b71cf_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           1.019     9.676    L_reg/L_078b71cf_remainder0__0_carry__1_i_6_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.800 r  L_reg/L_078b71cf_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.999    10.798    L_reg/L_078b71cf_remainder0__0_carry_i_10_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.922 r  L_reg/L_078b71cf_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.922    aseg_driver/decimal_renderer/i__carry__0_i_27[1]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.472 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.472    aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.586 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.586    aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__0_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.920 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0__0_carry__1/O[1]
                         net (fo=5, routed)           0.857    12.778    L_reg/L_078b71cf_remainder0[9]
    SLICE_X41Y41         LUT5 (Prop_lut5_I3_O)        0.303    13.081 r  L_reg/i__carry__0_i_20/O
                         net (fo=6, routed)           0.744    13.824    L_reg/i__carry__0_i_20_n_0
    SLICE_X43Y38         LUT4 (Prop_lut4_I0_O)        0.150    13.974 r  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           1.439    15.413    L_reg/i__carry__0_i_24_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I0_O)        0.326    15.739 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=6, routed)           0.962    16.701    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I0_O)        0.153    16.854 r  L_reg/i__carry_i_18__0/O
                         net (fo=4, routed)           1.004    17.858    L_reg/i__carry_i_18__0_n_0
    SLICE_X42Y36         LUT5 (Prop_lut5_I3_O)        0.327    18.185 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.984    19.169    L_reg/i__carry_i_11__4_n_0
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.124    19.293 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.340    19.633    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    20.170 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__0/i__carry/O[2]
                         net (fo=5, routed)           0.842    21.012    L_reg/i__carry__0_i_7_0[2]
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.324    21.336 r  L_reg/i__carry_i_16/O
                         net (fo=14, routed)          1.208    22.544    L_reg/i__carry_i_16_n_0
    SLICE_X36Y35         LUT3 (Prop_lut3_I1_O)        0.328    22.872 r  L_reg/aseg_OBUF[10]_inst_i_25/O
                         net (fo=3, routed)           0.832    23.704    L_reg/aseg_OBUF[10]_inst_i_25_n_0
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.124    23.828 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=2, routed)           0.679    24.507    L_reg/aseg_OBUF[10]_inst_i_25_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.631 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.670    25.301    L_reg/i__carry_i_12_n_0
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.124    25.425 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.425    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.975 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    25.975    aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.089 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.089    aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.402 r  aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.953    27.355    aseg_driver/decimal_renderer/L_078b71cf_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.306    27.661 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.658    28.320    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.124    28.444 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.831    29.274    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y35         LUT4 (Prop_lut4_I0_O)        0.150    29.424 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.825    30.249    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.328    30.577 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.212    31.790    L_reg/aseg[9]
    SLICE_X46Y35         LUT4 (Prop_lut4_I1_O)        0.124    31.914 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.599    34.513    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    38.035 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.035    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.414ns (79.976%)  route 0.354ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDPE (Prop_fdpe_C_Q)         0.128     1.665 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.354     2.019    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.305 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.305    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.416ns (73.941%)  route 0.499ns (26.059%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     1.777    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X59Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.400     2.222    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.452 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.452    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1989002569[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.921ns  (logic 1.415ns (73.699%)  route 0.505ns (26.301%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.537    forLoop_idx_0_1989002569[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  forLoop_idx_0_1989002569[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1989002569[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.109     1.787    forLoop_idx_0_1989002569[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X62Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.832 r  forLoop_idx_0_1989002569[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.396     2.228    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.457 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.457    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1989002569[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.444ns (73.545%)  route 0.519ns (26.455%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.594     1.538    forLoop_idx_0_1989002569[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_1989002569[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  forLoop_idx_0_1989002569[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     1.796    forLoop_idx_0_1989002569[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  forLoop_idx_0_1989002569[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=16, routed)          0.425     2.266    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.501 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.501    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.386ns (61.849%)  route 0.855ns (38.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.855     2.503    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.748 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.748    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.383ns (59.258%)  route 0.951ns (40.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.951     2.598    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.840 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.840    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1974681538[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.642ns  (logic 1.615ns (34.787%)  route 3.027ns (65.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.027     4.518    forLoop_idx_0_1974681538[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.642 r  forLoop_idx_0_1974681538[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.642    forLoop_idx_0_1974681538[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X36Y55         FDRE                                         r  forLoop_idx_0_1974681538[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.435     4.839    forLoop_idx_0_1974681538[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  forLoop_idx_0_1974681538[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 1.619ns (36.115%)  route 2.863ns (63.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.863     4.358    forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y55         LUT1 (Prop_lut1_I0_O)        0.124     4.482 r  forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.482    forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X36Y55         FDRE                                         r  forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.435     4.839    forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  forLoop_idx_0_1974681538[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 1.628ns (37.115%)  route 2.758ns (62.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.122     3.626    reset_cond/butt_reset_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.750 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.636     4.386    reset_cond/M_reset_cond_in
    SLICE_X62Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 1.628ns (37.115%)  route 2.758ns (62.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.122     3.626    reset_cond/butt_reset_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.750 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.636     4.386    reset_cond/M_reset_cond_in
    SLICE_X62Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 1.628ns (37.115%)  route 2.758ns (62.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.122     3.626    reset_cond/butt_reset_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.750 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.636     4.386    reset_cond/M_reset_cond_in
    SLICE_X62Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 1.628ns (37.115%)  route 2.758ns (62.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.122     3.626    reset_cond/butt_reset_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.750 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.636     4.386    reset_cond/M_reset_cond_in
    SLICE_X62Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 1.628ns (37.115%)  route 2.758ns (62.885%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.122     3.626    reset_cond/butt_reset_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.750 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.636     4.386    reset_cond/M_reset_cond_in
    SLICE_X62Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.240ns  (logic 1.617ns (38.141%)  route 2.623ns (61.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.623     4.116    forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.124     4.240 r  forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.240    forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X40Y59         FDRE                                         r  forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.435     4.839    forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.972ns  (logic 1.625ns (40.908%)  route 2.347ns (59.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.347     3.848    forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.972 r  forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.972    forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.506     4.910    forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.540ns  (logic 1.622ns (45.837%)  route 1.917ns (54.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.917     3.416    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.124     3.540 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.540    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1989002569[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.307ns (36.073%)  route 0.544ns (63.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.544     0.806    forLoop_idx_0_1989002569[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.851 r  forLoop_idx_0_1989002569[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.851    forLoop_idx_0_1989002569[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1989002569[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     2.051    forLoop_idx_0_1989002569[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1989002569[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1989002569[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.300ns (31.469%)  route 0.653ns (68.531%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.653     0.907    forLoop_idx_0_1989002569[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     0.952 r  forLoop_idx_0_1989002569[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.952    forLoop_idx_0_1989002569[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1989002569[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.053    forLoop_idx_0_1989002569[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  forLoop_idx_0_1989002569[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.311ns (28.907%)  route 0.765ns (71.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.031    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.045     1.076 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.076    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.260ns  (logic 0.313ns (24.865%)  route 0.947ns (75.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.947     1.215    forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.260 r  forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.260    forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     2.051    forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  forLoop_idx_0_1974681538[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.316ns (22.354%)  route 1.099ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.139    reset_cond/butt_reset_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.232     1.415    reset_cond/M_reset_cond_in
    SLICE_X62Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.316ns (22.354%)  route 1.099ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.139    reset_cond/butt_reset_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.232     1.415    reset_cond/M_reset_cond_in
    SLICE_X62Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.316ns (22.354%)  route 1.099ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.139    reset_cond/butt_reset_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.232     1.415    reset_cond/M_reset_cond_in
    SLICE_X62Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.316ns (22.354%)  route 1.099ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.139    reset_cond/butt_reset_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.232     1.415    reset_cond/M_reset_cond_in
    SLICE_X62Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.316ns (22.354%)  route 1.099ns (77.646%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.867     1.139    reset_cond/butt_reset_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.184 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.232     1.415    reset_cond/M_reset_cond_in
    SLICE_X62Y55         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y55         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.306ns (20.148%)  route 1.213ns (79.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.213     1.474    forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.519 r  forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.519    forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X40Y59         FDRE                                         r  forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.830     2.019    forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  forLoop_idx_0_1974681538[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





