<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-u300 › clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * arch/arm/mach-u300/clock.c</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2009 ST-Ericsson AB</span>
<span class="cm"> * License terms: GNU General Public License (GPL) version 2</span>
<span class="cm"> * Define clocks in the app platform.</span>
<span class="cm"> * Author: Linus Walleij &lt;linus.walleij@stericsson.com&gt;</span>
<span class="cm"> * Author: Jonas Aaberg &lt;jonas.aberg@stericsson.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/debugfs.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/syscon.h&gt;</span>

<span class="cp">#include &quot;clock.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * TODO:</span>
<span class="cm"> * - move all handling of the CCR register into this file and create</span>
<span class="cm"> *   a spinlock for the CCR register</span>
<span class="cm"> * - switch to the clkdevice lookup mechanism that maps clocks to</span>
<span class="cm"> *   device ID:s instead when it becomes available in kernel 2.6.29.</span>
<span class="cm"> * - implement rate get/set for all clocks that need it.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Syscon clock I/O registers lock so clock requests don&#39;t collide</span>
<span class="cm"> * NOTE: this is a local lock only used to lock access to clock and</span>
<span class="cm"> * reset registers in syscon.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">syscon_clkreg_lock</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">syscon_resetreg_lock</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * The clocking hierarchy currently looks like this.</span>
<span class="cm"> * NOTE: the idea is NOT to show how the clocks are routed on the chip!</span>
<span class="cm"> * The ideas is to show dependencies, so a clock higher up in the</span>
<span class="cm"> * hierarchy has to be on in order for another clock to be on. Now,</span>
<span class="cm"> * both CPU and DMA can actually be on top of the hierarchy, and that</span>
<span class="cm"> * is not modeled currently. Instead we have the backbone AMBA bus on</span>
<span class="cm"> * top. This bus cannot be programmed in any way but conceptually it</span>
<span class="cm"> * needs to be active for the bridges and devices to transport data.</span>
<span class="cm"> *</span>
<span class="cm"> * Please be aware that a few clocks are hw controlled, which mean that</span>
<span class="cm"> * the hw itself can turn on/off or change the rate of the clock when</span>
<span class="cm"> * needed!</span>
<span class="cm"> *</span>
<span class="cm"> *  AMBA bus</span>
<span class="cm"> *  |</span>
<span class="cm"> *  +- CPU</span>
<span class="cm"> *  +- FSMC NANDIF NAND Flash interface</span>
<span class="cm"> *  +- SEMI Shared Memory interface</span>
<span class="cm"> *  +- ISP Image Signal Processor (U335 only)</span>
<span class="cm"> *  +- CDS (U335 only)</span>
<span class="cm"> *  +- DMA Direct Memory Access Controller</span>
<span class="cm"> *  +- AAIF APP/ACC Inteface (Mobile Scalable Link, MSL)</span>
<span class="cm"> *  +- APEX</span>
<span class="cm"> *  +- VIDEO_ENC AVE2/3 Video Encoder</span>
<span class="cm"> *  +- XGAM Graphics Accelerator Controller</span>
<span class="cm"> *  +- AHB</span>
<span class="cm"> *  |</span>
<span class="cm"> *  +- ahb:0 AHB Bridge</span>
<span class="cm"> *  |  |</span>
<span class="cm"> *  |  +- ahb:1 INTCON Interrupt controller</span>
<span class="cm"> *  |  +- ahb:3 MSPRO  Memory Stick Pro controller</span>
<span class="cm"> *  |  +- ahb:4 EMIF   External Memory interface</span>
<span class="cm"> *  |</span>
<span class="cm"> *  +- fast:0 FAST bridge</span>
<span class="cm"> *  |  |</span>
<span class="cm"> *  |  +- fast:1 MMCSD MMC/SD card reader controller</span>
<span class="cm"> *  |  +- fast:2 I2S0  PCM I2S channel 0 controller</span>
<span class="cm"> *  |  +- fast:3 I2S1  PCM I2S channel 1 controller</span>
<span class="cm"> *  |  +- fast:4 I2C0  I2C channel 0 controller</span>
<span class="cm"> *  |  +- fast:5 I2C1  I2C channel 1 controller</span>
<span class="cm"> *  |  +- fast:6 SPI   SPI controller</span>
<span class="cm"> *  |  +- fast:7 UART1 Secondary UART (U335 only)</span>
<span class="cm"> *  |</span>
<span class="cm"> *  +- slow:0 SLOW bridge</span>
<span class="cm"> *     |</span>
<span class="cm"> *     +- slow:1 SYSCON (not possible to control)</span>
<span class="cm"> *     +- slow:2 WDOG Watchdog</span>
<span class="cm"> *     +- slow:3 UART0 primary UART</span>
<span class="cm"> *     +- slow:4 TIMER_APP Application timer - used in Linux</span>
<span class="cm"> *     +- slow:5 KEYPAD controller</span>
<span class="cm"> *     +- slow:6 GPIO controller</span>
<span class="cm"> *     +- slow:7 RTC controller</span>
<span class="cm"> *     +- slow:8 BT Bus Tracer (not used currently)</span>
<span class="cm"> *     +- slow:9 EH Event Handler (not used currently)</span>
<span class="cm"> *     +- slow:a TIMER_ACC Access style timer (not used currently)</span>
<span class="cm"> *     +- slow:b PPM (U335 only, what is that?)</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Reset control functions. We remember if a block has been</span>
<span class="cm"> * taken out of reset and don&#39;t remove the reset assertion again</span>
<span class="cm"> * and vice versa. Currently we only remove resets so the</span>
<span class="cm"> * enablement function is defined out.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">syscon_block_reset_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="cm">/* Not all blocks support resetting */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">res_reg</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">res_mask</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_resetreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">res_reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">res_mask</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">res_reg</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_resetreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">reset</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">syscon_block_reset_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="cm">/* Not all blocks support resetting */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">res_reg</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">res_mask</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_resetreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">res_reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">res_mask</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">res_reg</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_resetreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">reset</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">__clk_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* The MMC and MSPRO clocks need some special set-up */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;MCLK&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Set default MMC clock divisor to 18.9 MHz */</span>
		<span class="n">writew</span><span class="p">(</span><span class="mh">0x0054U</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_MMF0R</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_MMCR</span><span class="p">);</span>
		<span class="cm">/* Disable the MMC feedback clock */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">U300_SYSCON_MMCR_MMC_FB_CLK_SEL_ENABLE</span><span class="p">;</span>
		<span class="cm">/* Disable MSPRO frequency */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">U300_SYSCON_MMCR_MSPRO_FREQSEL_ENABLE</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_MMCR</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;MSPRO&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_MMCR</span><span class="p">);</span>
		<span class="cm">/* Disable the MMC feedback clock */</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">U300_SYSCON_MMCR_MMC_FB_CLK_SEL_ENABLE</span><span class="p">;</span>
		<span class="cm">/* Enable MSPRO frequency */</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">U300_SYSCON_MMCR_MSPRO_FREQSEL_ENABLE</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_MMCR</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">__clk_get</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">__clk_put</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">__clk_put</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">syscon_clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="cm">/* Don&#39;t touch the hardware controlled clocks */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">hw_ctrld</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">clk_val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_SBCDR</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">syscon_clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="cm">/* Don&#39;t touch the hardware controlled clocks */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">hw_ctrld</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">clk_val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_SBCER</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">syscon_clk_get_rate</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_MASK</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_MACH_U300_USE_I2S_AS_MASTER</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_i2s0_vcxo</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="cm">/* Set I2S0 to use the VCXO 26 MHz clock */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">U300_SYSCON_CCR_TURN_VCXO_ON</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">U300_SYSCON_CCR_I2S0_USE_VCXO</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CEFR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">U300_SYSCON_CEFR_I2S0_CLK_EN</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CEFR</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_i2s1_vcxo</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="cm">/* Set I2S1 to use the VCXO 26 MHz clock */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">U300_SYSCON_CCR_TURN_VCXO_ON</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">U300_SYSCON_CCR_I2S1_USE_VCXO</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CEFR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">U300_SYSCON_CEFR_I2S1_CLK_EN</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CEFR</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_i2s0_vcxo</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="cm">/* Disable I2S0 use of the VCXO 26 MHz clock */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">U300_SYSCON_CCR_I2S0_USE_VCXO</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="cm">/* Deactivate VCXO if no one else is using VCXO */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">U300_SYSCON_CCR_I2S1_USE_VCXO</span><span class="p">))</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">U300_SYSCON_CCR_TURN_VCXO_ON</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CEFR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">U300_SYSCON_CEFR_I2S0_CLK_EN</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CEFR</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_i2s1_vcxo</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="cm">/* Disable I2S1 use of the VCXO 26 MHz clock */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">U300_SYSCON_CCR_I2S1_USE_VCXO</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="cm">/* Deactivate VCXO if no one else is using VCXO */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">U300_SYSCON_CCR_I2S0_USE_VCXO</span><span class="p">))</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">U300_SYSCON_CCR_TURN_VCXO_ON</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CEFR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">U300_SYSCON_CEFR_I2S0_CLK_EN</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CEFR</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_MACH_U300_USE_I2S_AS_MASTER */</span><span class="cp"></span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">syscon_clk_rate_set_mclk</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">18900000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mh">0x0054</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">20800000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mh">0x0044</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">23100000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mh">0x0043</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">26000000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mh">0x0033</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">29700000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mh">0x0032</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">34700000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mh">0x0022</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">41600000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mh">0x0021</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">52000000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mh">0x0011</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">104000000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="mh">0x0000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Trying to set MCLK to unknown speed! %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rate</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_MMF0R</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="n">U300_SYSCON_MMF0R_MASK</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">reg</span> <span class="o">|</span> <span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_MMF0R</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">syscon_clk_rate_set_cpuclk</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">13000000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW_POWER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">52000000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_INTERMEDIATE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">104000000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_HIGH</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">208000000</span>:
		<span class="n">val</span> <span class="o">=</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_BEST</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_MASK</span> <span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">syscon_clkreg_lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">syscon_clk_rate_set_cpuclk</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="o">--</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* some blocks lack clocking registers and cannot be disabled */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">)</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">))</span>
			<span class="n">clk_disable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#ifdef CONFIG_MACH_U300_USE_I2S_AS_MASTER</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;I2S0&quot;</span><span class="p">)))</span>
		<span class="n">disable_i2s0_vcxo</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;I2S1&quot;</span><span class="p">)))</span>
		<span class="n">disable_i2s1_vcxo</span><span class="p">();</span>
<span class="cp">#endif</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_disable</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span><span class="o">++</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">))</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
			<span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span><span class="o">--</span><span class="p">;</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* remove reset line (we never enable reset again) */</span>
			<span class="n">syscon_block_reset_disable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
			<span class="cm">/* clocks without enable function are always on */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">)</span>
				<span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_MACH_U300_USE_I2S_AS_MASTER</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;I2S0&quot;</span><span class="p">)))</span>
				<span class="n">enable_i2s0_vcxo</span><span class="p">();</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;I2S1&quot;</span><span class="p">)))</span>
				<span class="n">enable_i2s1_vcxo</span><span class="p">();</span>
<span class="cp">#endif</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_enable</span><span class="p">);</span>

<span class="cm">/* Returns the clock rate in Hz */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate_cpuclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">syscon_clk_get_rate</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW_POWER</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW</span>:
		<span class="k">return</span> <span class="mi">13000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_INTERMEDIATE</span>:
		<span class="k">return</span> <span class="mi">52000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_HIGH</span>:
		<span class="k">return</span> <span class="mi">104000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_BEST</span>:
		<span class="k">return</span> <span class="mi">208000000</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate_ahb_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">syscon_clk_get_rate</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW_POWER</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW</span>:
		<span class="k">return</span> <span class="mi">6500000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_INTERMEDIATE</span>:
		<span class="k">return</span> <span class="mi">26000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_HIGH</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_BEST</span>:
		<span class="k">return</span> <span class="mi">52000000</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate_emif_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">syscon_clk_get_rate</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW_POWER</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW</span>:
		<span class="k">return</span> <span class="mi">13000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_INTERMEDIATE</span>:
		<span class="k">return</span> <span class="mi">52000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_HIGH</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_BEST</span>:
		<span class="k">return</span> <span class="mi">104000000</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate_xgamclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">syscon_clk_get_rate</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW_POWER</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW</span>:
		<span class="k">return</span> <span class="mi">6500000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_INTERMEDIATE</span>:
		<span class="k">return</span> <span class="mi">26000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_HIGH</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_BEST</span>:
		<span class="k">return</span> <span class="mi">52000000</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate_mclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">syscon_clk_get_rate</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW_POWER</span>:
		<span class="cm">/*</span>
<span class="cm">		 * Here, the 208 MHz PLL gets shut down and the always</span>
<span class="cm">		 * on 13 MHz PLL used for RTC etc kicks into use</span>
<span class="cm">		 * instead.</span>
<span class="cm">		 */</span>
		<span class="k">return</span> <span class="mi">13000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_INTERMEDIATE</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_HIGH</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_BEST</span>:
	<span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * This clock is under program control. The register is</span>
<span class="cm">		 * divided in two nybbles, bit 7-4 gives cycles-1 to count</span>
<span class="cm">		 * high, bit 3-0 gives cycles-1 to count low. Distribute</span>
<span class="cm">		 * these with no more than 1 cycle difference between</span>
<span class="cm">		 * low and high and add low and high to get the actual</span>
<span class="cm">		 * divisor. The base PLL is 208 MHz. Writing 0x00 will</span>
<span class="cm">		 * divide by 1 and 1 so the highest frequency possible</span>
<span class="cm">		 * is 104 MHz.</span>
<span class="cm">		 *</span>
<span class="cm">		 * e.g. 0x54 =&gt;</span>
<span class="cm">		 * f = 208 / ((5+1) + (4+1)) = 208 / 11 = 18.9 MHz</span>
<span class="cm">		 */</span>
		<span class="n">u16</span> <span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_MMF0R</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">U300_SYSCON_MMF0R_MASK</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x0054</span>:
			<span class="k">return</span> <span class="mi">18900000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0044</span>:
			<span class="k">return</span> <span class="mi">20800000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0043</span>:
			<span class="k">return</span> <span class="mi">23100000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0033</span>:
			<span class="k">return</span> <span class="mi">26000000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0032</span>:
			<span class="k">return</span> <span class="mi">29700000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0022</span>:
			<span class="k">return</span> <span class="mi">34700000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0021</span>:
			<span class="k">return</span> <span class="mi">41600000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0011</span>:
			<span class="k">return</span> <span class="mi">52000000</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x0000</span>:
			<span class="k">return</span> <span class="mi">104000000</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate_i2s_i2c_spi</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">syscon_clk_get_rate</span><span class="p">();</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW_POWER</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW</span>:
		<span class="k">return</span> <span class="mi">13000000</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_INTERMEDIATE</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_HIGH</span>:
	<span class="k">case</span> <span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_BEST</span>:
		<span class="k">return</span> <span class="mi">26000000</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_get_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_round_rate_mclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">18900000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">18900000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">20800000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">20800000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">23100000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">23100000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">26000000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">26000000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">29700000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">29700000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">34700000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">34700000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">41600000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">41600000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">52000000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">52000000</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_round_rate_cpuclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">13000000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">13000000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">52000000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">52000000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">104000000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">104000000</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&lt;=</span> <span class="mi">208000000</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">208000000</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This adjusts a requested rate to the closest exact rate</span>
<span class="cm"> * a certain clock can provide. For a fixed clock it&#39;s</span>
<span class="cm"> * mostly clk-&gt;rate.</span>
<span class="cm"> */</span>
<span class="kt">long</span> <span class="nf">clk_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* TODO: get appropriate switches for EMIFCLK, AHBCLK and MCLK */</span>
	<span class="cm">/* Else default to fixed value */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">round_rate</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;clock: Failed to round rate of %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_round_rate</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_set_rate_mclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">syscon_clk_rate_set_mclk</span><span class="p">(</span><span class="n">clk_round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_set_rate_cpuclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">syscon_clk_rate_set_cpuclk</span><span class="p">(</span><span class="n">clk_round_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">clk_set_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* TODO: set for EMIFCLK and AHBCLK */</span>
	<span class="cm">/* Else assume the clock is fixed and fail */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">set_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;clock: Failed to set %s to %ld hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">rate</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clk_set_rate</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Clock definitions. The clock parents are set to respective</span>
<span class="cm"> * bridge and the clock framework makes sure that the clocks have</span>
<span class="cm"> * parents activated and are brought out of reset when in use.</span>
<span class="cm"> *</span>
<span class="cm"> * Clocks that have hw_ctrld = true are hw controlled, and the hw</span>
<span class="cm"> * can by itself turn these clocks on and off.</span>
<span class="cm"> * So in other words, we don&#39;t really have to care about them.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">amba_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;AMBA&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">52000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">amba_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * These blocks are connected directly to the AMBA bus</span>
<span class="cm"> * with no bridge.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cpu_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;CPU&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">208000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_CPU_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>   <span class="o">=</span> <span class="n">clk_set_rate_cpuclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>   <span class="o">=</span> <span class="n">clk_get_rate_cpuclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span> <span class="o">=</span> <span class="n">clk_round_rate_cpuclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">cpu_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">nandif_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;FSMC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_NANDIF_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_NANDIF_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">nandif_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">semi_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;SEMI&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* FIXME */</span>
	<span class="cm">/* It is not possible to reset SEMI */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_SEMI_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">semi_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">isp_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;ISP&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* FIXME */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_ISP_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_ISP_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">isp_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">cds_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;CDS&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* FIXME */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_CDS_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_CDS_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">cds_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dma_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;DMA&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">52000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_DMAC_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_DMAC_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">dma_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">aaif_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;AAIF&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">52000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_AAIF_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_AAIF_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">aaif_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">apex_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;APEX&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* FIXME */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_APEX_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_APEX_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">apex_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">video_enc_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;VIDEO_ENC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">208000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="cm">/* This has XGAM in the name but refers to the video encoder */</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_XGAM_VC_SYNC_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_VIDEO_ENC_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">video_enc_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">xgam_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;XGAMCLK&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">52000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_XGAM_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_XGAM_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>   <span class="o">=</span> <span class="n">clk_get_rate_xgamclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">xgam_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* This clock is used to activate the video encoder */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ahb_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;AHB&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">52000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span> <span class="cm">/* This one is set to false due to HW bug */</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_AHB_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_AHB_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>   <span class="o">=</span> <span class="n">clk_get_rate_ahb_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">ahb_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Clocks on the AHB bridge</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ahb_subsys_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;AHB_SUBSYS&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">52000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_AHB_SUBSYS_BRIDGE_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>   <span class="o">=</span> <span class="n">clk_get_rate_ahb_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">ahb_subsys_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">intcon_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;INTCON&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">ahb_subsys_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">52000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_INTCON_RESET_EN</span><span class="p">,</span>
	<span class="cm">/* INTCON can be reset but not clock-gated */</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">intcon_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>

<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mspro_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;MSPRO&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">ahb_subsys_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* FIXME */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_MSPRO_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_MSPRO_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">mspro_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">emif_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;EMIF&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">ahb_subsys_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">104000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RRR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RRR_EMIF_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_EMIF_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>   <span class="o">=</span> <span class="n">clk_get_rate_emif_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">emif_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Clocks on the FAST bridge</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">fast_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;FAST_BRIDGE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">13000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RFR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RFR_FAST_BRIDGE_RESET_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_FAST_BRIDGE_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">fast_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The MMCI apb_pclk is hardwired to the same terminal as the</span>
<span class="cm"> * external MCI clock. Thus this will be referenced twice.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmcsd_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;MCLK&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">fast_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">18900000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RFR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RFR_MMC_RESET_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_MMC_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>   <span class="o">=</span> <span class="n">clk_get_rate_mclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_rate</span>   <span class="o">=</span> <span class="n">clk_set_rate_mclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">round_rate</span> <span class="o">=</span> <span class="n">clk_round_rate_mclk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">mmcsd_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2s0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;i2s0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">fast_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">26000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RFR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RFR_PCM_I2S0_RESET_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_I2S0_CORE_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>   <span class="o">=</span> <span class="n">clk_get_rate_i2s_i2c_spi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">i2s0_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2s1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;i2s1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">fast_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">26000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RFR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RFR_PCM_I2S1_RESET_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_I2S1_CORE_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>   <span class="o">=</span> <span class="n">clk_get_rate_i2s_i2c_spi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">i2s1_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;I2C0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">fast_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">26000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RFR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RFR_I2C0_RESET_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_I2C0_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>   <span class="o">=</span> <span class="n">clk_get_rate_i2s_i2c_spi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">i2c0_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">i2c1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;I2C1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">fast_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">26000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RFR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RFR_I2C1_RESET_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_I2C1_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>   <span class="o">=</span> <span class="n">clk_get_rate_i2s_i2c_spi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">i2c1_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The SPI apb_pclk is hardwired to the same terminal as the</span>
<span class="cm"> * external SPI clock. Thus this will be referenced twice.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;SPI&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">fast_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">26000000</span><span class="p">,</span> <span class="cm">/* this varies! */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RFR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RFR_SPI_RESET_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_SPI_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_rate</span>   <span class="o">=</span> <span class="n">clk_get_rate_i2s_i2c_spi</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">spi_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_pclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;UART1_PCLK&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">fast_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RFR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RFR_UART1_RESET_ENABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_UART1_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">uart1_pclk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* This one is hardwired to PLL13 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;UART1_CLK&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">13000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">uart1_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>
<span class="cp">#endif</span>


<span class="cm">/*</span>
<span class="cm"> * Clocks on the SLOW bridge</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">slow_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;SLOW_BRIDGE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">13000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RSR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RSR_SLOW_BRIDGE_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_SLOW_BRIDGE_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">slow_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* TODO: implement SYSCON clock? */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">wdog_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;WDOG&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="cm">/* This is always on, cannot be enabled/disabled or reset */</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">wdog_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart0_pclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;UART0_PCLK&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RSR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RSR_UART_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_UART_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">uart0_pclk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* This one is hardwired to PLL13 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;UART0_CLK&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">13000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">uart0_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">keypad_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;KEYPAD&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RSR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RSR_KEYPAD_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_KEYPAD_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">keypad_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gpio_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;GPIO&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">13000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RSR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RSR_GPIO_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_GPIO_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">gpio_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">rtc_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;RTC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RSR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RSR_RTC_RESET_EN</span><span class="p">,</span>
	<span class="cm">/* This clock is always on, cannot be enabled/disabled */</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">rtc_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">bustr_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;BUSTR&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">13000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RSR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RSR_BTR_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_BTR_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">bustr_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">evhist_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;EVHIST&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">13000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RSR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RSR_EH_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_EH_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">evhist_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">timer_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;TIMER&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">13000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RSR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RSR_ACC_TMR_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_ACC_TMR_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">timer_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * There is a binary divider in the hardware that divides</span>
<span class="cm"> * the 13MHz PLL by 13 down to 1 MHz.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">app_timer_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>       <span class="o">=</span> <span class="s">&quot;TIMER_APP&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>       <span class="o">=</span> <span class="mi">1000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RSR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RSR_APP_TMR_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_APP_TMR_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">app_timer_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ppm_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	    <span class="o">=</span> <span class="s">&quot;PPM&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>	    <span class="o">=</span> <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate</span>	    <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* FIXME */</span>
	<span class="p">.</span><span class="n">hw_ctrld</span>   <span class="o">=</span> <span class="nb">true</span><span class="p">,</span> <span class="cm">/* TODO: Look up if it is hw ctrld or not */</span>
	<span class="p">.</span><span class="n">reset</span>	    <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_reg</span>    <span class="o">=</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_RSR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">res_mask</span>   <span class="o">=</span> <span class="n">U300_SYSCON_RSR_PPM_RESET_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clk_val</span>    <span class="o">=</span> <span class="n">U300_SYSCON_SBCER_PPM_CLK_EN</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>     <span class="o">=</span> <span class="n">syscon_clk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>    <span class="o">=</span> <span class="n">syscon_clk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>       <span class="o">=</span> <span class="n">__SPIN_LOCK_UNLOCKED</span><span class="p">(</span><span class="n">ppm_clk</span><span class="p">.</span><span class="n">lock</span><span class="p">),</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="cp">#define DEF_LOOKUP(devid, clkref)		\</span>
<span class="cp">	{					\</span>
<span class="cp">	.dev_id = devid,			\</span>
<span class="cp">	.clk = clkref,				\</span>
<span class="cp">	}</span>

<span class="cp">#define DEF_LOOKUP_CON(devid, conid, clkref)	\</span>
<span class="cp">	{					\</span>
<span class="cp">	.dev_id = devid,			\</span>
<span class="cp">	.con_id = conid,			\</span>
<span class="cp">	.clk = clkref,				\</span>
<span class="cp">	}</span>

<span class="cm">/*</span>
<span class="cm"> * Here we only define clocks that are meaningful to</span>
<span class="cm"> * look up through clockdevice.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Connected directly to the AMBA bus */</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;amba&quot;</span><span class="p">,</span>      <span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;cpu&quot;</span><span class="p">,</span>       <span class="o">&amp;</span><span class="n">cpu_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;fsmc-nand&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">nandif_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;semi&quot;</span><span class="p">,</span>      <span class="o">&amp;</span><span class="n">semi_clk</span><span class="p">),</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;isp&quot;</span><span class="p">,</span>       <span class="o">&amp;</span><span class="n">isp_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;cds&quot;</span><span class="p">,</span>       <span class="o">&amp;</span><span class="n">cds_clk</span><span class="p">),</span>
<span class="cp">#endif</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;dma&quot;</span><span class="p">,</span>       <span class="o">&amp;</span><span class="n">dma_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;msl&quot;</span><span class="p">,</span>       <span class="o">&amp;</span><span class="n">aaif_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;apex&quot;</span><span class="p">,</span>      <span class="o">&amp;</span><span class="n">apex_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;video_enc&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">video_enc_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;xgam&quot;</span><span class="p">,</span>      <span class="o">&amp;</span><span class="n">xgam_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;ahb&quot;</span><span class="p">,</span>       <span class="o">&amp;</span><span class="n">ahb_clk</span><span class="p">),</span>
	<span class="cm">/* AHB bridge clocks */</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;ahb_subsys&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ahb_subsys_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;intcon&quot;</span><span class="p">,</span>    <span class="o">&amp;</span><span class="n">intcon_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP_CON</span><span class="p">(</span><span class="s">&quot;intcon&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intcon_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;mspro&quot;</span><span class="p">,</span>     <span class="o">&amp;</span><span class="n">mspro_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;pl172&quot;</span><span class="p">,</span>     <span class="o">&amp;</span><span class="n">emif_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP_CON</span><span class="p">(</span><span class="s">&quot;pl172&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">emif_clk</span><span class="p">),</span>
	<span class="cm">/* FAST bridge clocks */</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;fast&quot;</span><span class="p">,</span>      <span class="o">&amp;</span><span class="n">fast_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;mmci&quot;</span><span class="p">,</span>      <span class="o">&amp;</span><span class="n">mmcsd_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP_CON</span><span class="p">(</span><span class="s">&quot;mmci&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mmcsd_clk</span><span class="p">),</span>
	<span class="cm">/*</span>
<span class="cm">	 * The .0 and .1 identifiers on these comes from the platform device</span>
<span class="cm">	 * .id field and are assigned when the platform devices are registered.</span>
<span class="cm">	 */</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;i2s.0&quot;</span><span class="p">,</span>     <span class="o">&amp;</span><span class="n">i2s0_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;i2s.1&quot;</span><span class="p">,</span>     <span class="o">&amp;</span><span class="n">i2s1_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;stu300.0&quot;</span><span class="p">,</span>  <span class="o">&amp;</span><span class="n">i2c0_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;stu300.1&quot;</span><span class="p">,</span>  <span class="o">&amp;</span><span class="n">i2c1_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;pl022&quot;</span><span class="p">,</span>     <span class="o">&amp;</span><span class="n">spi_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP_CON</span><span class="p">(</span><span class="s">&quot;pl022&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spi_clk</span><span class="p">),</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;uart1&quot;</span><span class="p">,</span>     <span class="o">&amp;</span><span class="n">uart1_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP_CON</span><span class="p">(</span><span class="s">&quot;uart1&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart1_pclk</span><span class="p">),</span>
<span class="cp">#endif</span>
	<span class="cm">/* SLOW bridge clocks */</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;slow&quot;</span><span class="p">,</span>      <span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;coh901327_wdog&quot;</span><span class="p">,</span>      <span class="o">&amp;</span><span class="n">wdog_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;uart0&quot;</span><span class="p">,</span>     <span class="o">&amp;</span><span class="n">uart0_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP_CON</span><span class="p">(</span><span class="s">&quot;uart0&quot;</span><span class="p">,</span> <span class="s">&quot;apb_pclk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uart0_pclk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;apptimer&quot;</span><span class="p">,</span>  <span class="o">&amp;</span><span class="n">app_timer_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;coh901461-keypad&quot;</span><span class="p">,</span>    <span class="o">&amp;</span><span class="n">keypad_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;u300-gpio&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpio_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;rtc-coh901331&quot;</span><span class="p">,</span>      <span class="o">&amp;</span><span class="n">rtc_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;bustr&quot;</span><span class="p">,</span>     <span class="o">&amp;</span><span class="n">bustr_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;evhist&quot;</span><span class="p">,</span>    <span class="o">&amp;</span><span class="n">evhist_clk</span><span class="p">),</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;timer&quot;</span><span class="p">,</span>     <span class="o">&amp;</span><span class="n">timer_clk</span><span class="p">),</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
	<span class="n">DEF_LOOKUP</span><span class="p">(</span><span class="s">&quot;ppm&quot;</span><span class="p">,</span>       <span class="o">&amp;</span><span class="n">ppm_clk</span><span class="p">),</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">clk_register</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Register the lookups */</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">lookups</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lookups</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#if (defined(CONFIG_DEBUG_FS) &amp;&amp; defined(CONFIG_U300_DEBUG))</span>
<span class="cm">/*</span>
<span class="cm"> * The following makes it possible to view the status (especially</span>
<span class="cm"> * reference count and reset status) for the clocks in the platform</span>
<span class="cm"> * by looking into the special file &lt;debugfs&gt;/u300_clocks</span>
<span class="cm"> */</span>

<span class="cm">/* A list of all clocks in the platform */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Top node clock for the AMBA bus */</span>
	<span class="o">&amp;</span><span class="n">amba_clk</span><span class="p">,</span>
	<span class="cm">/* Connected directly to the AMBA bus */</span>
	<span class="o">&amp;</span><span class="n">cpu_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">nandif_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">semi_clk</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
	<span class="o">&amp;</span><span class="n">isp_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cds_clk</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="o">&amp;</span><span class="n">dma_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">aaif_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">apex_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">video_enc_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">xgam_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ahb_clk</span><span class="p">,</span>

	<span class="cm">/* AHB bridge clocks */</span>
	<span class="o">&amp;</span><span class="n">ahb_subsys_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">intcon_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mspro_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">emif_clk</span><span class="p">,</span>
	<span class="cm">/* FAST bridge clocks */</span>
	<span class="o">&amp;</span><span class="n">fast_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mmcsd_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2s0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2s1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spi_clk</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
	<span class="o">&amp;</span><span class="n">uart1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart1_pclk</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="cm">/* SLOW bridge clocks */</span>
	<span class="o">&amp;</span><span class="n">slow_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">wdog_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart0_pclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">app_timer_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">keypad_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gpio_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rtc_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">bustr_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">evhist_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">timer_clk</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_MACH_U300_BS335</span>
	<span class="o">&amp;</span><span class="n">ppm_clk</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">u300_clocks_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">s</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot;CLOCK           DEVICE          RESET STATE</span><span class="se">\t</span><span class="s">&quot;</span> \
		   <span class="s">&quot;ACTIVE</span><span class="se">\t</span><span class="s">USERS</span><span class="se">\t</span><span class="s">HW CTRL FREQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot;---------------------------------------------&quot;</span> \
		   <span class="s">&quot;-----------------------------------------</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clks</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">clks</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">!=</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOENT</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* Format clock and device name nicely */</span>
			<span class="kt">char</span> <span class="n">cdp</span><span class="p">[</span><span class="mi">33</span><span class="p">];</span>
			<span class="kt">int</span> <span class="n">chars</span><span class="p">;</span>

			<span class="n">chars</span> <span class="o">=</span> <span class="n">snprintf</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cdp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mi">17</span><span class="p">,</span> <span class="s">&quot;%s&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">chars</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cdp</span><span class="p">[</span><span class="n">chars</span><span class="p">]</span> <span class="o">=</span> <span class="sc">&#39; &#39;</span><span class="p">;</span>
				<span class="n">chars</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">chars</span> <span class="o">=</span> <span class="n">snprintf</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cdp</span><span class="p">[</span><span class="mi">16</span><span class="p">],</span> <span class="mi">17</span><span class="p">,</span> <span class="s">&quot;%s&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">?</span>
					 <span class="n">dev_name</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;N/A&quot;</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">chars</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cdp</span><span class="p">[</span><span class="n">chars</span><span class="o">+</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="sc">&#39; &#39;</span><span class="p">;</span>
				<span class="n">chars</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">cdp</span><span class="p">[</span><span class="mi">32</span><span class="p">]</span> <span class="o">=</span> <span class="sc">&#39;\0&#39;</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">get_rate</span> <span class="o">||</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span>
					   <span class="s">&quot;%s%s</span><span class="se">\t</span><span class="s">%s</span><span class="se">\t</span><span class="s">%d</span><span class="se">\t</span><span class="s">%s</span><span class="se">\t</span><span class="s">%lu Hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">cdp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
					   <span class="n">clk</span><span class="o">-&gt;</span><span class="n">reset</span> <span class="o">?</span>
					   <span class="s">&quot;ASSERTED&quot;</span> <span class="o">:</span> <span class="s">&quot;RELEASED&quot;</span><span class="p">,</span>
					   <span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span> <span class="o">?</span> <span class="s">&quot;ON&quot;</span> <span class="o">:</span> <span class="s">&quot;OFF&quot;</span><span class="p">,</span>
					   <span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span><span class="p">,</span>
					   <span class="n">clk</span><span class="o">-&gt;</span><span class="n">hw_ctrld</span>  <span class="o">?</span> <span class="s">&quot;YES&quot;</span> <span class="o">:</span> <span class="s">&quot;NO &quot;</span><span class="p">,</span>
					   <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">));</span>
			<span class="k">else</span>
				<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span>
					   <span class="s">&quot;%s%s</span><span class="se">\t</span><span class="s">%s</span><span class="se">\t</span><span class="s">%d</span><span class="se">\t</span><span class="s">%s</span><span class="se">\t</span><span class="s">&quot;</span> \
					   <span class="s">&quot;(unknown rate)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">cdp</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
					   <span class="n">clk</span><span class="o">-&gt;</span><span class="n">reset</span> <span class="o">?</span>
					   <span class="s">&quot;ASSERTED&quot;</span> <span class="o">:</span> <span class="s">&quot;RELEASED&quot;</span><span class="p">,</span>
					   <span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span> <span class="o">?</span> <span class="s">&quot;ON&quot;</span> <span class="o">:</span> <span class="s">&quot;OFF&quot;</span><span class="p">,</span>
					   <span class="n">clk</span><span class="o">-&gt;</span><span class="n">usecount</span><span class="p">,</span>
					   <span class="n">clk</span><span class="o">-&gt;</span><span class="n">hw_ctrld</span>  <span class="o">?</span> <span class="s">&quot;YES&quot;</span> <span class="o">:</span> <span class="s">&quot;NO &quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">u300_clocks_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">file</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">single_open</span><span class="p">(</span><span class="n">file</span><span class="p">,</span> <span class="n">u300_clocks_show</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">u300_clocks_operations</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">u300_clocks_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">seq_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">llseek</span>		<span class="o">=</span> <span class="n">seq_lseek</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release</span>	<span class="o">=</span> <span class="n">single_release</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">init_clk_read_debugfs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Expose a simple debugfs interface to view all clocks */</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">debugfs_create_file</span><span class="p">(</span><span class="s">&quot;u300_clocks&quot;</span><span class="p">,</span> <span class="n">S_IFREG</span> <span class="o">|</span> <span class="n">S_IRUGO</span><span class="p">,</span>
				   <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
				   <span class="o">&amp;</span><span class="n">u300_clocks_operations</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cm">/*</span>
<span class="cm"> * This needs to come in after the core_initcall() for the</span>
<span class="cm"> * overall clocks, because debugfs is not available until</span>
<span class="cm"> * the subsystems come up.</span>
<span class="cm"> */</span>
<span class="n">module_init</span><span class="p">(</span><span class="n">init_clk_read_debugfs</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">u300_clock_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * FIXME: shall all this powermanagement stuff really live here???</span>
<span class="cm">	 */</span>

	<span class="cm">/* Set system to run at PLL208, max performance, a known state. */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">U300_SYSCON_CCR_CLKING_PERFORMANCE_MASK</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CCR</span><span class="p">);</span>
	<span class="cm">/* Wait for the PLL208 to lock if not locked in yet */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_CSR</span><span class="p">)</span> <span class="o">&amp;</span>
		 <span class="n">U300_SYSCON_CSR_PLL208_LOCK_IND</span><span class="p">));</span>

	<span class="cm">/* Power management enable */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_PMCR</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">U300_SYSCON_PMCR_PWR_MGNT_ENABLE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">U300_SYSCON_VBASE</span> <span class="o">+</span> <span class="n">U300_SYSCON_PMCR</span><span class="p">);</span>

	<span class="n">clk_register</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * Some of these may be on when we boot the system so make sure they</span>
<span class="cm">	 * are turned OFF.</span>
<span class="cm">	 */</span>
	<span class="n">syscon_block_reset_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timer_clk</span><span class="p">);</span>
	<span class="n">timer_clk</span><span class="p">.</span><span class="n">disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">timer_clk</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * These shall be turned on by default when we boot the system</span>
<span class="cm">	 * so make sure they are ON. (Adding CPU here is a bit too much.)</span>
<span class="cm">	 * These clocks will be claimed by drivers later.</span>
<span class="cm">	 */</span>
	<span class="n">syscon_block_reset_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">semi_clk</span><span class="p">);</span>
	<span class="n">syscon_block_reset_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">emif_clk</span><span class="p">);</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">semi_clk</span><span class="p">);</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">emif_clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
