xrun(64): 22.09-s013: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s013: Started on Dec 02, 2024 at 12:30:29 -03
xrun
	-64bit
	register32_bank_tb.sv
	register32_bank.sv
	register32.sv
Loading snapshot worklib.register32_bank_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /home/tools/cadence/installs/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,DVEXACC: some objects excluded from $dumpvars due to access restrictions, use +access+r on command line for access to all objects.
            File: ./register32_bank_tb.sv, line = 40, pos = 16
           Scope: register32_bank_tb
            Time: 0 FS + 0

Simulation complete via $finish(1) at time 1875 NS + 0
./register32_bank_tb.sv:102         $finish;
xcelium> exit
TOOL:	xrun(64)	22.09-s013: Exiting on Dec 02, 2024 at 12:30:30 -03  (total: 00:00:01)
