// Seed: 2317404652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd87
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout reg id_3;
  output wire id_2;
  output wire _id_1;
  supply0 [1 : id_1] id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_4,
      id_4
  );
  parameter id_6 = {1'b0, 1};
  wire id_7 = id_7;
  if (id_6 == id_6)
    always @(posedge id_5 - id_6 & 1 or id_5 * -1'b0) begin : LABEL_0
      if (-1) assign id_7 = id_6;
      else begin : LABEL_1
        id_3 = id_3;
      end
    end
endmodule
