
*** Running vivado
    with args -log Network.rds -m32 -mode batch -messageDb vivado.pb -source Network.tcl


****** Vivado v2013.4
  **** SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source Network.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files c:/Users/kowalsif/Desktop/neural/neural_network/Neural_Network.srcs/sources_1/imports/Verilog/rom.coe
# add_files c:/Users/kowalsif/Desktop/neural/neural_network/Verilog/weights.coe
# read_ip c:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/ip/rom_blk/rom_blk.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2013.4/data/ip'.
# set_property used_in_implementation false [get_files c:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/ip/rom_blk/rom_blk.dcp]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files c:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/ip/rom_blk/rom_blk.xci]
# read_ip c:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/ip/RAM/RAM.xci
# set_property used_in_implementation false [get_files c:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/ip/RAM/RAM.dcp]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files c:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/ip/RAM/RAM.xci]
# read_ip c:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
# set_property used_in_implementation false [get_files c:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files c:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
# read_verilog {
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/DelayLoop.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Shifter.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/LayerMux.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Elliot_Activation.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ClockedOneShot.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ram_access.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAMMux.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Neural_Unit.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network_Controller.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v
#   C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network.v
# }
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.data/wt [current_project]
# set_property parent.project_dir C:/Users/kowalsif/Desktop/neural/neural_network/project_1 [current_project]
# synth_design -top Network -part xc7z010clg400-1
Command: synth_design -top Network -part xc7z010clg400-1

Starting synthesis...

INFO: [IP_Flow 19-2162] IP 'rom_blk' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
INFO: [IP_Flow 19-2162] IP 'RAM' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 342.422 ; gain = 84.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Network' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network.v:9]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Network_Controller' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network_Controller.v:21]
WARNING: [Synth 8-567] referenced signal 'layer' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network_Controller.v:42]
INFO: [Synth 8-226] default block is never used [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network_Controller.v:58]
INFO: [Synth 8-256] done synthesizing module 'Network_Controller' (2#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network_Controller.v:21]
INFO: [Synth 8-638] synthesizing module 'DataRegBank' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:9]
INFO: [Synth 8-226] default block is never used [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:17]
INFO: [Synth 8-256] done synthesizing module 'DataRegBank' (3#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v:9]
INFO: [Synth 8-638] synthesizing module 'NeuralUnit' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Neural_Unit.v:9]
INFO: [Synth 8-638] synthesizing module 'WeightRegBank' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:9]
INFO: [Synth 8-226] default block is never used [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:17]
INFO: [Synth 8-256] done synthesizing module 'WeightRegBank' (4#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v:9]
INFO: [Synth 8-638] synthesizing module 'Elliot_Activation' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Elliot_Activation.v:23]
	Parameter s bound to: 8'b00000001 
INFO: [Synth 8-638] synthesizing module 'Denominator' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v:23]
INFO: [Synth 8-256] done synthesizing module 'Denominator' (5#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v:23]
INFO: [Synth 8-638] synthesizing module 'Divisor_non_restoring' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:23]
INFO: [Synth 8-256] done synthesizing module 'Divisor_non_restoring' (6#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:23]
INFO: [Synth 8-256] done synthesizing module 'Elliot_Activation' (7#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Elliot_Activation.v:23]
INFO: [Synth 8-638] synthesizing module 'MultiSum' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:10]
INFO: [Synth 8-256] done synthesizing module 'MultiSum' (8#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:10]
INFO: [Synth 8-638] synthesizing module 'LayerMux' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/LayerMux.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/LayerMux.v:34]
INFO: [Synth 8-256] done synthesizing module 'LayerMux' (9#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/LayerMux.v:23]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Shifter.v:19]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (10#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Shifter.v:19]
INFO: [Synth 8-256] done synthesizing module 'NeuralUnit' (11#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Neural_Unit.v:9]
INFO: [Synth 8-638] synthesizing module 'MassAnd_py' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v:10]
INFO: [Synth 8-638] synthesizing module 'ClockedOneShot' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ClockedOneShot.v:6]
	Parameter State0 bound to: 0 - type: integer 
	Parameter State1 bound to: 1 - type: integer 
	Parameter State2 bound to: 2 - type: integer 
	Parameter State3 bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockedOneShot' (12#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ClockedOneShot.v:6]
WARNING: [Synth 8-3848] Net andDone in module/entity MassAnd_py does not have driver. [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v:21]
WARNING: [Synth 8-3848] Net reset in module/entity MassAnd_py does not have driver. [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v:21]
INFO: [Synth 8-256] done synthesizing module 'MassAnd_py' (13#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v:10]
INFO: [Synth 8-638] synthesizing module 'RAMMux_py' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAMMux.v:10]
INFO: [Synth 8-256] done synthesizing module 'RAMMux_py' (14#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAMMux.v:10]
WARNING: [Synth 8-689] width (2) of port connection 'unit_sel' does not match port width (3) of module 'RAMMux_py' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network.v:43]
INFO: [Synth 8-638] synthesizing module 'RAM_Read_Driver' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:10]
WARNING: [Synth 8-567] referenced signal 'layer' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:25]
WARNING: [Synth 8-567] referenced signal 'RAM_address' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:25]
WARNING: [Synth 8-567] referenced signal 'unit_sel' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:25]
WARNING: [Synth 8-567] referenced signal 'unit_address' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:25]
WARNING: [Synth 8-567] referenced signal 'count' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:25]
WARNING: [Synth 8-567] referenced signal 'unitcount' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:25]
INFO: [Synth 8-256] done synthesizing module 'RAM_Read_Driver' (15#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:10]
WARNING: [Synth 8-689] width (10) of port connection 'RAM_address' does not match port width (32) of module 'RAM_Read_Driver' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network.v:45]
INFO: [Synth 8-638] synthesizing module 'ram_access' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ram_access.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (16#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_access' (17#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ram_access.v:23]
INFO: [Synth 8-638] synthesizing module 'ROM_Controller' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'DebouncerWithoutLatch' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:9]
	Parameter State0 bound to: 0 - type: integer 
	Parameter State1 bound to: 1 - type: integer 
	Parameter State2 bound to: 2 - type: integer 
	Parameter State3 bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DelayLoop' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/DelayLoop.v:7]
	Parameter Divider bound to: 3 - type: integer 
	Parameter NumberOfBits bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DelayLoop' (18#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/DelayLoop.v:7]
INFO: [Synth 8-256] done synthesizing module 'DebouncerWithoutLatch' (19#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v:9]
INFO: [Synth 8-638] synthesizing module 'rom_blk' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/rom_blk_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_blk' (20#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/realtime/rom_blk_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:51]
WARNING: [Synth 8-567] referenced signal 'rom_data' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:50]
WARNING: [Synth 8-567] referenced signal 'rom_addr' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:50]
WARNING: [Synth 8-567] referenced signal 'address' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:50]
WARNING: [Synth 8-567] referenced signal 'currentUnit' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:50]
WARNING: [Synth 8-567] referenced signal 'rom_output' should be on the sensitivity list [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:50]
INFO: [Synth 8-256] done synthesizing module 'ROM_Controller' (21#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'Network' (22#1) [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 366.426 ; gain = 108.375
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin shot:InputPulse to constant 0 [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v:21]
WARNING: [Synth 8-3295] tying undriven pin shot:Reset to constant 0 [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v:21]
Loading clock regions from C:/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/dcp_3/clk_wiz_0_in_context.xdc] for cell 'clock'
Finished Parsing XDC File [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/.Xil/Vivado-6936-KOWALSIF-1/dcp_3/clk_wiz_0_in_context.xdc] for cell 'clock'
Parsing XDC File [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_touch.xdc]
Parsing XDC File [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_buffer.xdc, line 6).
Applied set_property BUFFER_TYPE = NONE. (constraint file  C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.runs/synth_1/dont_buffer.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 491.699 ; gain = 233.648
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 491.699 ; gain = 233.648
---------------------------------------------------------------------------------

INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'divisor_reg' and it is trimmed from '32' to '16' bits. [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v:66]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v:19]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MultiSum'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RAM_Read_Driver'
WARNING: [Synth 8-327] inferring latch for variable 'layer_reg' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Network_Controller.v:44]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MultiSum'
WARNING: [Synth 8-3848] Net andDone in module/entity MassAnd_py does not have driver. [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v:21]
WARNING: [Synth 8-3848] Net reset in module/entity MassAnd_py does not have driver. [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/MassAnd_py.v:21]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'RAM_Read_Driver'
WARNING: [Synth 8-327] inferring latch for variable 'RAM_address_reg' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'unit_sel_reg' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'unit_address_reg' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'unitcount_reg' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'rom_output_reg' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'address_reg' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'currentUnit_reg' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_reg' [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/ROM_Controller.v:53]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:01:19 . Memory (MB): peak = 527.871 ; gain = 269.820
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   3 Input     16 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 36    
	                8 Bit    Registers := 16    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 44    
	   2 Input     16 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 29    
	   8 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 12    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Network 
Detailed RTL Component Info : 
Module Network_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module DataRegBank 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module WeightRegBank 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module Denominator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module Divisor_non_restoring 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module Elliot_Activation 
Detailed RTL Component Info : 
Module MultiSum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module LayerMux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Shifter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NeuralUnit 
Detailed RTL Component Info : 
Module ClockedOneShot 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MassAnd_py 
Detailed RTL Component Info : 
Module RAMMux_py 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      1 Bit        Muxes := 4     
Module RAM_Read_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module ram_access 
Detailed RTL Component Info : 
Module DelayLoop 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module DebouncerWithoutLatch 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ROM_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[31] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[30] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[29] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[28] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[27] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[26] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[25] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[24] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[23] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[22] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[21] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[20] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[19] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[18] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[17] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[16] ) is unused and will be removed from module Elliot_Activation__1.
WARNING: [Synth 8-3936] Found unconnected internal register 'denominator/denom_reg' and it is trimmed from '32' to '16' bits. [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v:34]
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[31] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[30] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[29] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[28] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[27] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[26] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[25] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[24] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[23] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[22] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[21] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[20] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[19] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[18] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[17] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[16] ) is unused and will be removed from module Elliot_Activation__2.
WARNING: [Synth 8-3936] Found unconnected internal register 'denominator/denom_reg' and it is trimmed from '32' to '16' bits. [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v:34]
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[31] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[30] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[29] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[28] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[27] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[26] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[25] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[24] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[23] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[22] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[21] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[20] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[19] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[18] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[17] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[16] ) is unused and will be removed from module Elliot_Activation__3.
WARNING: [Synth 8-3936] Found unconnected internal register 'denominator/denom_reg' and it is trimmed from '32' to '16' bits. [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v:34]
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[31] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[30] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[29] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[28] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[27] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[26] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[25] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[24] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[23] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[22] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[21] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[20] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[19] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[18] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[17] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3332] Sequential element (\denominator/denom_reg[16] ) is unused and will be removed from module Elliot_Activation.
WARNING: [Synth 8-3936] Found unconnected internal register 'denominator/denom_reg' and it is trimmed from '32' to '16' bits. [C:/Users/kowalsif/Desktop/neural/neural_network/project_1/project_1.srcs/sources_1/imports/Verilog/Denominator.v:34]
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[31] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[30] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[29] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[28] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[27] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[26] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[25] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[24] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[23] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[22] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[21] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[20] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[19] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[18] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[17] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[16] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[15] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[14] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[13] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[12] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[11] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[10] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[9] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight0_reg[8] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[31] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[30] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[29] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[28] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[27] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[26] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[25] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[24] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[23] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[22] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[21] ) is unused and will be removed from module RAMMux_py.
WARNING: [Synth 8-3332] Sequential element (\weight1_reg[20] ) is unused and will be removed from module RAMMux_py.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:21 . Memory (MB): peak = 534.625 ; gain = 276.574
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n0/elliot /\divisor/remainderhl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3/elliot /\divisor/remainderhl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1/elliot /\divisor/remainderhl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n2/elliot /\divisor/remainderhl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n2/summer /i_0/\FSM_onehot_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1/summer /i_0/\FSM_onehot_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3/summer /i_0/\FSM_onehot_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n0/summer /i_0/\FSM_onehot_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a0/shot/State_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n0/elliot /\divisor/remainderlh_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3/elliot /\divisor/remainderlh_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1/elliot /\divisor/remainderlh_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n2/elliot /\divisor/remainderlh_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n0/elliot /\divisor/remainderhl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3/elliot /\divisor/remainderhl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1/elliot /\divisor/remainderhl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n2/elliot /\divisor/remainderhl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n0/elliot /\divisor/remainderlh_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n3/elliot /\divisor/remainderlh_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n1/elliot /\divisor/remainderlh_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\n2/elliot /\divisor/remainderlh_reg[1] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:41 . Memory (MB): peak = 561.453 ; gain = 303.402
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:41 . Memory (MB): peak = 561.453 ; gain = 303.402
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:44 . Memory (MB): peak = 561.453 ; gain = 303.402
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:03 . Memory (MB): peak = 669.563 ; gain = 411.512
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 669.563 ; gain = 411.512
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:04 . Memory (MB): peak = 669.563 ; gain = 411.512
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 669.563 ; gain = 411.512
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |RAM           |         1|
|3     |rom_blk       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |RAM       |     1|
|2     |clk_wiz_0 |     1|
|3     |rom_blk   |     1|
|4     |BUFG      |     1|
|5     |CARRY4    |   151|
|6     |INV       |     8|
|7     |LUT1      |   358|
|8     |LUT2      |   229|
|9     |LUT3      |   292|
|10    |LUT4      |   298|
|11    |LUT5      |   385|
|12    |LUT6      |  2891|
|13    |FDRE      |  1532|
|14    |FDSE      |     1|
|15    |LD        |    63|
|16    |LDC       |     2|
|17    |IBUF      |     1|
|18    |OBUF      |     2|
+------+----------+------+

Report Instance Areas: 
+------+------------------+-------------------------+------+
|      |Instance          |Module                   |Cells |
+------+------------------+-------------------------+------+
|1     |top               |                         |  6280|
|2     |  mux             |RAMMux_py                |    36|
|3     |  n0              |NeuralUnit               |  1236|
|4     |    elliot        |Elliot_Activation_24     |   336|
|5     |      divisor     |Divisor_non_restoring_31 |   282|
|6     |      denominator |Denominator_32           |    54|
|7     |    summer        |MultiSum_25              |   212|
|8     |    bank          |WeightRegBank_26         |   560|
|9     |    shifter0      |Shifter_27               |    32|
|10    |    shifter1      |Shifter_28               |    32|
|11    |    shifter2      |Shifter_29               |    32|
|12    |    shifter3      |Shifter_30               |    32|
|13    |  n1              |NeuralUnit_0             |  1236|
|14    |    elliot        |Elliot_Activation_15     |   336|
|15    |      divisor     |Divisor_non_restoring_22 |   282|
|16    |      denominator |Denominator_23           |    54|
|17    |    summer        |MultiSum_16              |   212|
|18    |    bank          |WeightRegBank_17         |   560|
|19    |    shifter0      |Shifter_18               |    32|
|20    |    shifter1      |Shifter_19               |    32|
|21    |    shifter2      |Shifter_20               |    32|
|22    |    shifter3      |Shifter_21               |    32|
|23    |  n2              |NeuralUnit_1             |  1236|
|24    |    elliot        |Elliot_Activation_6      |   336|
|25    |      divisor     |Divisor_non_restoring_13 |   282|
|26    |      denominator |Denominator_14           |    54|
|27    |    summer        |MultiSum_7               |   212|
|28    |    bank          |WeightRegBank_8          |   560|
|29    |    shifter0      |Shifter_9                |    32|
|30    |    shifter1      |Shifter_10               |    32|
|31    |    shifter2      |Shifter_11               |    32|
|32    |    shifter3      |Shifter_12               |    32|
|33    |  bank            |DataRegBank              |   785|
|34    |  n3              |NeuralUnit_2             |  1236|
|35    |    elliot        |Elliot_Activation        |   336|
|36    |      divisor     |Divisor_non_restoring    |   282|
|37    |      denominator |Denominator              |    54|
|38    |    summer        |MultiSum                 |   212|
|39    |    bank          |WeightRegBank            |   560|
|40    |    shifter0      |Shifter                  |    32|
|41    |    shifter1      |Shifter_3                |    32|
|42    |    shifter2      |Shifter_4                |    32|
|43    |    shifter3      |Shifter_5                |    32|
|44    |  reader          |RAM_Read_Driver          |   130|
|45    |  ram             |ram_access               |    32|
|46    |  rom             |ROM_Controller           |   336|
|47    |    debounce      |DebouncerWithoutLatch    |    75|
|48    |      Timer       |DelayLoop                |    69|
|49    |    oneShot       |ClockedOneShot           |     5|
|50    |  cont            |Network_Controller       |    11|
+------+------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 669.563 ; gain = 411.512
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 321 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:02:05 . Memory (MB): peak = 669.563 ; gain = 411.512
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 348 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LD => LDCE: 63 instances
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:56 ; elapsed = 00:02:04 . Memory (MB): peak = 796.332 ; gain = 482.699
# write_checkpoint Network.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file Network_utilization_synth.rpt -pb Network_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 796.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 18 23:53:05 2014...
