Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan 24 13:08:54 2020
| Host         : 104PC17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.363        0.000                      0                   22        0.212        0.000                      0                   22        3.000        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.363        0.000                      0                   22        0.212        0.000                      0                   22       19.500        0.000                       0                    15  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.363ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_40/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.828ns (24.724%)  route 2.521ns (75.276%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.627    -0.885    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X63Y31         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  digsel/slowit/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.831     0.402    digsel/slowit/XLXI_38/I_Q2_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     0.526 r  digsel/slowit/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.658     1.185    digsel/slowit/XLXI_38/I_36_31_n_0
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.309 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.436     1.745    digsel/slowit/XLXI_39/CE
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.124     1.869 r  digsel/slowit/XLXI_39/I_36_67/O
                         net (fo=1, routed)           0.596     2.464    digsel/slowit/XLXI_40/I_Q0/CE
    SLICE_X64Y29         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X64Y29         FDCE (Setup_fdce_C_CE)      -0.169    38.827    digsel/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -2.464    
  -------------------------------------------------------------------
                         slack                                 36.363    

Slack (MET) :             36.727ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.704ns (23.874%)  route 2.245ns (76.126%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.627    -0.885    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X63Y31         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  digsel/slowit/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.831     0.402    digsel/slowit/XLXI_38/I_Q2_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     0.526 r  digsel/slowit/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.658     1.185    digsel/slowit/XLXI_38/I_36_31_n_0
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.309 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.755     2.064    digsel/slowit/XLXI_39/I_Q0/CE
    SLICE_X62Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X62Y29         FDCE (Setup_fdce_C_CE)      -0.205    38.791    digsel/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.727    

Slack (MET) :             36.727ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.704ns (23.874%)  route 2.245ns (76.126%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.627    -0.885    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X63Y31         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  digsel/slowit/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.831     0.402    digsel/slowit/XLXI_38/I_Q2_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     0.526 r  digsel/slowit/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.658     1.185    digsel/slowit/XLXI_38/I_36_31_n_0
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.309 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.755     2.064    digsel/slowit/XLXI_39/I_Q2/CE
    SLICE_X62Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_39/I_Q2/C
    SLICE_X62Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X62Y29         FDCE (Setup_fdce_C_CE)      -0.205    38.791    digsel/slowit/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.727    

Slack (MET) :             36.916ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.704ns (25.512%)  route 2.056ns (74.488%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.627    -0.885    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X63Y31         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  digsel/slowit/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.831     0.402    digsel/slowit/XLXI_38/I_Q2_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     0.526 r  digsel/slowit/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.658     1.185    digsel/slowit/XLXI_38/I_36_31_n_0
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.309 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.566     1.875    digsel/slowit/XLXI_39/I_Q1/CE
    SLICE_X63Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_39/I_Q1/C
    SLICE_X63Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X63Y29         FDCE (Setup_fdce_C_CE)      -0.205    38.791    digsel/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                 36.916    

Slack (MET) :             36.916ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.704ns (25.512%)  route 2.056ns (74.488%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.627    -0.885    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X63Y31         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  digsel/slowit/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.831     0.402    digsel/slowit/XLXI_38/I_Q2_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I1_O)        0.124     0.526 r  digsel/slowit/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.658     1.185    digsel/slowit/XLXI_38/I_36_31_n_0
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.124     1.309 r  digsel/slowit/XLXI_38/I_36_67/O
                         net (fo=5, routed)           0.566     1.875    digsel/slowit/XLXI_39/I_Q3/CE
    SLICE_X63Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X63Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X63Y29         FDCE (Setup_fdce_C_CE)      -0.205    38.791    digsel/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                 36.916    

Slack (MET) :             37.763ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.580ns (30.567%)  route 1.317ns (69.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q3/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.816     0.388    digsel/slowit/XLXI_37/I_Q3_n_0
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.512 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.502     1.014    digsel/slowit/XLXI_38/I_Q3/CE
    SLICE_X63Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_38/I_Q3/C
    SLICE_X63Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X63Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.777    digsel/slowit/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.777    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                 37.763    

Slack (MET) :             37.825ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.704ns (33.687%)  route 1.386ns (66.313%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.625    -0.887    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  digsel/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.719     0.288    digsel/slowit/XLXI_39/I_Q0_n_0
    SLICE_X63Y29         LUT3 (Prop_lut3_I2_O)        0.124     0.412 r  digsel/slowit/XLXI_39/I_36_32/O
                         net (fo=1, routed)           0.667     1.079    digsel/slowit/XLXI_39/I_Q3/T
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.124     1.203 r  digsel/slowit/XLXI_39/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.203    digsel/slowit/XLXI_39/I_Q3/TQ
    SLICE_X63Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X63Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.579    39.091    
                         clock uncertainty           -0.094    38.997    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.031    39.028    digsel/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.028    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                 37.825    

Slack (MET) :             37.913ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.580ns (33.170%)  route 1.169ns (66.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q3/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.816     0.388    digsel/slowit/XLXI_37/I_Q3_n_0
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.512 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.353     0.865    digsel/slowit/XLXI_38/I_Q2/CE
    SLICE_X63Y31         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.509    38.514    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X63Y31         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X63Y31         FDCE (Setup_fdce_C_CE)      -0.205    38.778    digsel/slowit/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.778    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                 37.913    

Slack (MET) :             37.919ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.580ns (33.298%)  route 1.162ns (66.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q3/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.816     0.388    digsel/slowit/XLXI_37/I_Q3_n_0
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.512 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.346     0.858    digsel/slowit/XLXI_38/I_Q0/CE
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X62Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.777    digsel/slowit/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.777    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 37.919    

Slack (MET) :             37.919ns  (required time - arrival time)
  Source:                 digsel/slowit/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.580ns (33.298%)  route 1.162ns (66.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.628    -0.884    digsel/slowit/XLXI_37/I_Q3/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.456    -0.428 r  digsel/slowit/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.816     0.388    digsel/slowit/XLXI_37/I_Q3_n_0
    SLICE_X62Y32         LUT4 (Prop_lut4_I0_O)        0.124     0.512 r  digsel/slowit/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.346     0.858    digsel/slowit/XLXI_38/I_Q1/CE
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          1.508    38.513    digsel/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X62Y30         FDCE (Setup_fdce_C_CE)      -0.205    38.777    digsel/slowit/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.777    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 37.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.881%)  route 0.130ns (41.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  digsel/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.130    -0.324    digsel/slowit/XLXI_39/I_Q1/Q0
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.279 r  digsel/slowit/XLXI_39/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.279    digsel/slowit/XLXI_39/I_Q1/TQ
    SLICE_X63Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.855    -0.835    digsel/slowit/XLXI_39/I_Q1/C
    SLICE_X63Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.252    -0.582    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.091    -0.491    digsel/slowit/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.587    -0.594    digsel/slowit/XLXI_38/I_Q3/C
    SLICE_X63Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  digsel/slowit/XLXI_38/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.168    -0.285    digsel/slowit/XLXI_38/I_Q3/Q
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.240 r  digsel/slowit/XLXI_38/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.240    digsel/slowit/XLXI_38/I_Q3/TQ
    SLICE_X63Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    digsel/slowit/XLXI_38/I_Q3/C
    SLICE_X63Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.239    -0.594    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.091    -0.503    digsel/slowit/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.588    -0.593    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  digsel/slowit/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.168    -0.284    digsel/slowit/XLXI_37/I_Q0/Q
    SLICE_X61Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.239 r  digsel/slowit/XLXI_37/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.239    digsel/slowit/XLXI_37/I_Q0/TQ
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    digsel/slowit/XLXI_37/I_Q0/C
    SLICE_X61Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q0/I_36_35/C
                         clock pessimism              0.240    -0.593    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.091    -0.502    digsel/slowit/XLXI_37/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.588    -0.593    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X63Y31         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  digsel/slowit/XLXI_38/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.168    -0.284    digsel/slowit/XLXI_38/I_Q2/Q
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  digsel/slowit/XLXI_38/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000    -0.239    digsel/slowit/XLXI_38/I_Q2/TQ
    SLICE_X63Y31         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.857    -0.833    digsel/slowit/XLXI_38/I_Q2/C
    SLICE_X63Y31         FDCE                                         r  digsel/slowit/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.239    -0.593    
    SLICE_X63Y31         FDCE (Hold_fdce_C_D)         0.091    -0.502    digsel/slowit/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_40/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  digsel/slowit/XLXI_40/I_Q0/I_36_35/Q
                         net (fo=10, routed)          0.187    -0.244    digsel/slowit/XLXI_40/I_Q0/Q
    SLICE_X64Y29         LUT1 (Prop_lut1_I0_O)        0.045    -0.199 r  digsel/slowit/XLXI_40/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.199    digsel/slowit/XLXI_40/I_Q0/TQ
    SLICE_X64Y29         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.855    -0.835    digsel/slowit/XLXI_40/I_Q0/C
    SLICE_X64Y29         FDCE                                         r  digsel/slowit/XLXI_40/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.120    -0.475    digsel/slowit/XLXI_40/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_37/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.589    -0.592    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  digsel/slowit/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.196    -0.256    digsel/slowit/XLXI_37/I_Q1/Q
    SLICE_X62Y32         LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  digsel/slowit/XLXI_37/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.211    digsel/slowit/XLXI_37/I_Q1/TQ
    SLICE_X62Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.858    -0.832    digsel/slowit/XLXI_37/I_Q1/C
    SLICE_X62Y32         FDCE                                         r  digsel/slowit/XLXI_37/I_Q1/I_36_35/C
                         clock pessimism              0.239    -0.592    
    SLICE_X62Y32         FDCE (Hold_fdce_C_D)         0.091    -0.501    digsel/slowit/XLXI_37/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.462%)  route 0.206ns (52.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.587    -0.594    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.206    -0.247    digsel/slowit/XLXI_38/I_Q1/Q0
    SLICE_X62Y30         LUT2 (Prop_lut2_I0_O)        0.045    -0.202 r  digsel/slowit/XLXI_38/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.202    digsel/slowit/XLXI_38/I_Q1/TQ
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    digsel/slowit/XLXI_38/I_Q1/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.239    -0.594    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.092    -0.502    digsel/slowit/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_38/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.176%)  route 0.217ns (53.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.587    -0.594    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.453 f  digsel/slowit/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.217    -0.237    digsel/slowit/XLXI_38/I_Q0/Q
    SLICE_X62Y30         LUT1 (Prop_lut1_I0_O)        0.045    -0.192 r  digsel/slowit/XLXI_38/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.192    digsel/slowit/XLXI_38/I_Q0/TQ
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.856    -0.834    digsel/slowit/XLXI_38/I_Q0/C
    SLICE_X62Y30         FDCE                                         r  digsel/slowit/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.594    
    SLICE_X62Y30         FDCE (Hold_fdce_C_D)         0.091    -0.503    digsel/slowit/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.176%)  route 0.217ns (53.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 f  digsel/slowit/XLXI_39/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.217    -0.238    digsel/slowit/XLXI_39/I_Q0/Q
    SLICE_X62Y29         LUT1 (Prop_lut1_I0_O)        0.045    -0.193 r  digsel/slowit/XLXI_39/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.193    digsel/slowit/XLXI_39/I_Q0/TQ
    SLICE_X62Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.855    -0.835    digsel/slowit/XLXI_39/I_Q0/C
    SLICE_X62Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.239    -0.595    
    SLICE_X62Y29         FDCE (Hold_fdce_C_D)         0.091    -0.504    digsel/slowit/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            digsel/slowit/XLXI_39/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.586    -0.595    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X63Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  digsel/slowit/XLXI_39/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.230    -0.224    digsel/slowit/XLXI_39/I_Q3/Q
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.179 r  digsel/slowit/XLXI_39/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.179    digsel/slowit/XLXI_39/I_Q3/TQ
    SLICE_X63Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    digsel/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  digsel/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    digsel/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    digsel/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  digsel/my_clk_inst/clkout1_buf/O
                         net (fo=13, routed)          0.855    -0.835    digsel/slowit/XLXI_39/I_Q3/C
    SLICE_X63Y29         FDCE                                         r  digsel/slowit/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.239    -0.595    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.092    -0.503    digsel/slowit/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    digsel/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y32     digsel/slowit/XLXI_37/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y30     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y30     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y31     digsel/slowit/XLXI_38/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y30     digsel/slowit/XLXI_38/I_Q3/I_36_35/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y31     digsel/slowit/XLXI_38/I_Q2/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y30     digsel/slowit/XLXI_38/I_Q3/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y32     digsel/slowit/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X61Y32     digsel/slowit/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     digsel/slowit/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y30     digsel/slowit/XLXI_38/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y31     digsel/slowit/XLXI_38/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X63Y31     digsel/slowit/XLXI_38/I_Q2/I_36_35/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    digsel/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  digsel/my_clk_inst/mmcm_adv_inst/CLKFBOUT



