\indexentry{ðŸ§  STM32 Driver Development@{ðŸ§  STM32 Driver Development}|hyperpage}{1}
\indexentry{Memory Segmentation@{Memory Segmentation}|hyperpage}{11}
\indexentry{Memory Segmentation@{Memory Segmentation}!AHB1\_PERIPHERAL\_BASEADDR@{AHB1\_PERIPHERAL\_BASEADDR}|hyperpage}{11}
\indexentry{AHB1\_PERIPHERAL\_BASEADDR@{AHB1\_PERIPHERAL\_BASEADDR}!Memory Segmentation@{Memory Segmentation}|hyperpage}{11}
\indexentry{Memory Segmentation@{Memory Segmentation}!AHB2\_PERIPHERAL\_BASEADDR@{AHB2\_PERIPHERAL\_BASEADDR}|hyperpage}{11}
\indexentry{AHB2\_PERIPHERAL\_BASEADDR@{AHB2\_PERIPHERAL\_BASEADDR}!Memory Segmentation@{Memory Segmentation}|hyperpage}{11}
\indexentry{Memory Segmentation@{Memory Segmentation}!APB1\_PERIPHERAL\_BASEADDR@{APB1\_PERIPHERAL\_BASEADDR}|hyperpage}{11}
\indexentry{APB1\_PERIPHERAL\_BASEADDR@{APB1\_PERIPHERAL\_BASEADDR}!Memory Segmentation@{Memory Segmentation}|hyperpage}{11}
\indexentry{Memory Segmentation@{Memory Segmentation}!APB2\_PERIPHERAL\_BASEADDR@{APB2\_PERIPHERAL\_BASEADDR}|hyperpage}{11}
\indexentry{APB2\_PERIPHERAL\_BASEADDR@{APB2\_PERIPHERAL\_BASEADDR}!Memory Segmentation@{Memory Segmentation}|hyperpage}{11}
\indexentry{Memory Segmentation@{Memory Segmentation}!FLASH\_BASEADDR@{FLASH\_BASEADDR}|hyperpage}{12}
\indexentry{FLASH\_BASEADDR@{FLASH\_BASEADDR}!Memory Segmentation@{Memory Segmentation}|hyperpage}{12}
\indexentry{Memory Segmentation@{Memory Segmentation}!PERIPHERAL\_BASEADDR@{PERIPHERAL\_BASEADDR}|hyperpage}{12}
\indexentry{PERIPHERAL\_BASEADDR@{PERIPHERAL\_BASEADDR}!Memory Segmentation@{Memory Segmentation}|hyperpage}{12}
\indexentry{Memory Segmentation@{Memory Segmentation}!ROM\_BASEADDR@{ROM\_BASEADDR}|hyperpage}{12}
\indexentry{ROM\_BASEADDR@{ROM\_BASEADDR}!Memory Segmentation@{Memory Segmentation}|hyperpage}{12}
\indexentry{Memory Segmentation@{Memory Segmentation}!SRAM@{SRAM}|hyperpage}{12}
\indexentry{SRAM@{SRAM}!Memory Segmentation@{Memory Segmentation}|hyperpage}{12}
\indexentry{Memory Segmentation@{Memory Segmentation}!SRAM1\_BASEADDR@{SRAM1\_BASEADDR}|hyperpage}{12}
\indexentry{SRAM1\_BASEADDR@{SRAM1\_BASEADDR}!Memory Segmentation@{Memory Segmentation}|hyperpage}{12}
\indexentry{Memory Segmentation@{Memory Segmentation}!SRAM2\_BASEADDR@{SRAM2\_BASEADDR}|hyperpage}{12}
\indexentry{SRAM2\_BASEADDR@{SRAM2\_BASEADDR}!Memory Segmentation@{Memory Segmentation}|hyperpage}{12}
\indexentry{Memory Segmentation@{Memory Segmentation}!SRAM3\_BASEADDR@{SRAM3\_BASEADDR}|hyperpage}{12}
\indexentry{SRAM3\_BASEADDR@{SRAM3\_BASEADDR}!Memory Segmentation@{Memory Segmentation}|hyperpage}{12}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{12}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!BKPSRAM\_BASEADDR@{BKPSRAM\_BASEADDR}|hyperpage}{13}
\indexentry{BKPSRAM\_BASEADDR@{BKPSRAM\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{13}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!CRC\_BASEADDR@{CRC\_BASEADDR}|hyperpage}{13}
\indexentry{CRC\_BASEADDR@{CRC\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{13}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!DMA1\_BASEADDR@{DMA1\_BASEADDR}|hyperpage}{13}
\indexentry{DMA1\_BASEADDR@{DMA1\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{13}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!DMA2\_BASEADDR@{DMA2\_BASEADDR}|hyperpage}{13}
\indexentry{DMA2\_BASEADDR@{DMA2\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{13}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!DMA2D\_BASEADDR@{DMA2D\_BASEADDR}|hyperpage}{13}
\indexentry{DMA2D\_BASEADDR@{DMA2D\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{13}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!ETHERNET\_MAC\_BASEADDR@{ETHERNET\_MAC\_BASEADDR}|hyperpage}{13}
\indexentry{ETHERNET\_MAC\_BASEADDR@{ETHERNET\_MAC\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{13}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!FLASH\_IF\_REG\_BASEADDR@{FLASH\_IF\_REG\_BASEADDR}|hyperpage}{14}
\indexentry{FLASH\_IF\_REG\_BASEADDR@{FLASH\_IF\_REG\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{14}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!GPIOA\_BASEADDR@{GPIOA\_BASEADDR}|hyperpage}{14}
\indexentry{GPIOA\_BASEADDR@{GPIOA\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{14}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!GPIOB\_BASEADDR@{GPIOB\_BASEADDR}|hyperpage}{14}
\indexentry{GPIOB\_BASEADDR@{GPIOB\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{14}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!GPIOC\_BASEADDR@{GPIOC\_BASEADDR}|hyperpage}{14}
\indexentry{GPIOC\_BASEADDR@{GPIOC\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{14}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!GPIOD\_BASEADDR@{GPIOD\_BASEADDR}|hyperpage}{14}
\indexentry{GPIOD\_BASEADDR@{GPIOD\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{14}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!GPIOE\_BASEADDR@{GPIOE\_BASEADDR}|hyperpage}{14}
\indexentry{GPIOE\_BASEADDR@{GPIOE\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{14}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!GPIOF\_BASEADDR@{GPIOF\_BASEADDR}|hyperpage}{14}
\indexentry{GPIOF\_BASEADDR@{GPIOF\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{14}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!GPIOG\_BASEADDR@{GPIOG\_BASEADDR}|hyperpage}{14}
\indexentry{GPIOG\_BASEADDR@{GPIOG\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{14}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!GPIOH\_BASEADDR@{GPIOH\_BASEADDR}|hyperpage}{14}
\indexentry{GPIOH\_BASEADDR@{GPIOH\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{14}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!GPIOI\_BASEADDR@{GPIOI\_BASEADDR}|hyperpage}{14}
\indexentry{GPIOI\_BASEADDR@{GPIOI\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{14}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!GPIOJ\_BASEADDR@{GPIOJ\_BASEADDR}|hyperpage}{15}
\indexentry{GPIOJ\_BASEADDR@{GPIOJ\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{15}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!GPIOK\_BASEADDR@{GPIOK\_BASEADDR}|hyperpage}{15}
\indexentry{GPIOK\_BASEADDR@{GPIOK\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{15}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!RCC\_BASEADDR@{RCC\_BASEADDR}|hyperpage}{15}
\indexentry{RCC\_BASEADDR@{RCC\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{15}
\indexentry{AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}!USB\_OTG\_HS\_BASEADDR@{USB\_OTG\_HS\_BASEADDR}|hyperpage}{15}
\indexentry{USB\_OTG\_HS\_BASEADDR@{USB\_OTG\_HS\_BASEADDR}!AHB1 Bus Peripheral Base Addresses@{AHB1 Bus Peripheral Base Addresses}|hyperpage}{15}
\indexentry{AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}|hyperpage}{15}
\indexentry{AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}!CRYP\_BASEADDR@{CRYP\_BASEADDR}|hyperpage}{15}
\indexentry{CRYP\_BASEADDR@{CRYP\_BASEADDR}!AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}|hyperpage}{15}
\indexentry{AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}!DCMI\_BASEADDR@{DCMI\_BASEADDR}|hyperpage}{15}
\indexentry{DCMI\_BASEADDR@{DCMI\_BASEADDR}!AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}|hyperpage}{15}
\indexentry{AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}!FSMC\_CR\_BASEADDR@{FSMC\_CR\_BASEADDR}|hyperpage}{15}
\indexentry{FSMC\_CR\_BASEADDR@{FSMC\_CR\_BASEADDR}!AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}|hyperpage}{15}
\indexentry{AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}!HASH\_BASEADDR@{HASH\_BASEADDR}|hyperpage}{16}
\indexentry{HASH\_BASEADDR@{HASH\_BASEADDR}!AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}|hyperpage}{16}
\indexentry{AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}!RNG\_BASEADDR@{RNG\_BASEADDR}|hyperpage}{16}
\indexentry{RNG\_BASEADDR@{RNG\_BASEADDR}!AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}|hyperpage}{16}
\indexentry{AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}!USB\_OTG\_FS\_BASEADDR@{USB\_OTG\_FS\_BASEADDR}|hyperpage}{16}
\indexentry{USB\_OTG\_FS\_BASEADDR@{USB\_OTG\_FS\_BASEADDR}!AHB2 Bus Peripheral Base Addresses@{AHB2 Bus Peripheral Base Addresses}|hyperpage}{16}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{16}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!CAN1\_BASEADDR@{CAN1\_BASEADDR}|hyperpage}{17}
\indexentry{CAN1\_BASEADDR@{CAN1\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{17}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!CAN2\_BASEADDR@{CAN2\_BASEADDR}|hyperpage}{17}
\indexentry{CAN2\_BASEADDR@{CAN2\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{17}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!DAC\_BASEADDR@{DAC\_BASEADDR}|hyperpage}{17}
\indexentry{DAC\_BASEADDR@{DAC\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{17}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!I2C1\_BASEADDR@{I2C1\_BASEADDR}|hyperpage}{17}
\indexentry{I2C1\_BASEADDR@{I2C1\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{17}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!I2C2\_BASEADDR@{I2C2\_BASEADDR}|hyperpage}{17}
\indexentry{I2C2\_BASEADDR@{I2C2\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{17}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!I2C3\_BASEADDR@{I2C3\_BASEADDR}|hyperpage}{17}
\indexentry{I2C3\_BASEADDR@{I2C3\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{17}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!I2S2ext\_BASEADDR@{I2S2ext\_BASEADDR}|hyperpage}{17}
\indexentry{I2S2ext\_BASEADDR@{I2S2ext\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{17}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!I2S3ext\_BASEADDR@{I2S3ext\_BASEADDR}|hyperpage}{17}
\indexentry{I2S3ext\_BASEADDR@{I2S3ext\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{17}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!IWDG\_BASEADDR@{IWDG\_BASEADDR}|hyperpage}{17}
\indexentry{IWDG\_BASEADDR@{IWDG\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{17}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!PWR\_BASEADDR@{PWR\_BASEADDR}|hyperpage}{17}
\indexentry{PWR\_BASEADDR@{PWR\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{17}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!RTC\_BKP\_REG\_BASEADDR@{RTC\_BKP\_REG\_BASEADDR}|hyperpage}{18}
\indexentry{RTC\_BKP\_REG\_BASEADDR@{RTC\_BKP\_REG\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{18}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!SPI2\_I2S2\_BASEADDR@{SPI2\_I2S2\_BASEADDR}|hyperpage}{18}
\indexentry{SPI2\_I2S2\_BASEADDR@{SPI2\_I2S2\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{18}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!SPI3\_I2S3\_BASEADDR@{SPI3\_I2S3\_BASEADDR}|hyperpage}{18}
\indexentry{SPI3\_I2S3\_BASEADDR@{SPI3\_I2S3\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{18}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!TIM12\_BASEADDR@{TIM12\_BASEADDR}|hyperpage}{18}
\indexentry{TIM12\_BASEADDR@{TIM12\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{18}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!TIM13\_BASEADDR@{TIM13\_BASEADDR}|hyperpage}{18}
\indexentry{TIM13\_BASEADDR@{TIM13\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{18}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!TIM14\_BASEADDR@{TIM14\_BASEADDR}|hyperpage}{18}
\indexentry{TIM14\_BASEADDR@{TIM14\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{18}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!TIM2\_BASEADDR@{TIM2\_BASEADDR}|hyperpage}{18}
\indexentry{TIM2\_BASEADDR@{TIM2\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{18}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!TIM3\_BASEADDR@{TIM3\_BASEADDR}|hyperpage}{18}
\indexentry{TIM3\_BASEADDR@{TIM3\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{18}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!TIM4\_BASEADDR@{TIM4\_BASEADDR}|hyperpage}{18}
\indexentry{TIM4\_BASEADDR@{TIM4\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{18}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!TIM5\_BASEADDR@{TIM5\_BASEADDR}|hyperpage}{18}
\indexentry{TIM5\_BASEADDR@{TIM5\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{18}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!TIM6\_BASEADDR@{TIM6\_BASEADDR}|hyperpage}{19}
\indexentry{TIM6\_BASEADDR@{TIM6\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{19}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!TIM7\_BASEADDR@{TIM7\_BASEADDR}|hyperpage}{19}
\indexentry{TIM7\_BASEADDR@{TIM7\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{19}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!UART4\_BASEADDR@{UART4\_BASEADDR}|hyperpage}{19}
\indexentry{UART4\_BASEADDR@{UART4\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{19}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!UART5\_BASEADDR@{UART5\_BASEADDR}|hyperpage}{19}
\indexentry{UART5\_BASEADDR@{UART5\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{19}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!UART7\_BASEADDR@{UART7\_BASEADDR}|hyperpage}{19}
\indexentry{UART7\_BASEADDR@{UART7\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{19}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!UART8\_BASEADDR@{UART8\_BASEADDR}|hyperpage}{19}
\indexentry{UART8\_BASEADDR@{UART8\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{19}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!USART2\_BASEADDR@{USART2\_BASEADDR}|hyperpage}{19}
\indexentry{USART2\_BASEADDR@{USART2\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{19}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!USART3\_BASEADDR@{USART3\_BASEADDR}|hyperpage}{19}
\indexentry{USART3\_BASEADDR@{USART3\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{19}
\indexentry{APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}!WWDG\_BASEADDR@{WWDG\_BASEADDR}|hyperpage}{19}
\indexentry{WWDG\_BASEADDR@{WWDG\_BASEADDR}!APB1 Bus Peripheral Base Addresses@{APB1 Bus Peripheral Base Addresses}|hyperpage}{19}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{20}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!ADC123\_BASEADDR@{ADC123\_BASEADDR}|hyperpage}{20}
\indexentry{ADC123\_BASEADDR@{ADC123\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{20}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!EXTI\_BASEADDR@{EXTI\_BASEADDR}|hyperpage}{20}
\indexentry{EXTI\_BASEADDR@{EXTI\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{20}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!LCD\_TFT\_BASEADDR@{LCD\_TFT\_BASEADDR}|hyperpage}{20}
\indexentry{LCD\_TFT\_BASEADDR@{LCD\_TFT\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{20}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!SAI1\_BASEADDR@{SAI1\_BASEADDR}|hyperpage}{20}
\indexentry{SAI1\_BASEADDR@{SAI1\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{20}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!SDIO\_BASEADDR@{SDIO\_BASEADDR}|hyperpage}{20}
\indexentry{SDIO\_BASEADDR@{SDIO\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{20}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!SPI1\_BASEADDR@{SPI1\_BASEADDR}|hyperpage}{20}
\indexentry{SPI1\_BASEADDR@{SPI1\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{20}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!SPI4\_BASEADDR@{SPI4\_BASEADDR}|hyperpage}{21}
\indexentry{SPI4\_BASEADDR@{SPI4\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{21}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!SPI5\_BASEADDR@{SPI5\_BASEADDR}|hyperpage}{21}
\indexentry{SPI5\_BASEADDR@{SPI5\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{21}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!SPI6\_BASEADDR@{SPI6\_BASEADDR}|hyperpage}{21}
\indexentry{SPI6\_BASEADDR@{SPI6\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{21}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!SYSCFG\_BASEADDR@{SYSCFG\_BASEADDR}|hyperpage}{21}
\indexentry{SYSCFG\_BASEADDR@{SYSCFG\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{21}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!TIM10\_BASEADDR@{TIM10\_BASEADDR}|hyperpage}{21}
\indexentry{TIM10\_BASEADDR@{TIM10\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{21}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!TIM11\_BASEADDR@{TIM11\_BASEADDR}|hyperpage}{21}
\indexentry{TIM11\_BASEADDR@{TIM11\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{21}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!TIM1\_BASEADDR@{TIM1\_BASEADDR}|hyperpage}{21}
\indexentry{TIM1\_BASEADDR@{TIM1\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{21}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!TIM8\_BASEADDR@{TIM8\_BASEADDR}|hyperpage}{21}
\indexentry{TIM8\_BASEADDR@{TIM8\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{21}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!TIM9\_BASEADDR@{TIM9\_BASEADDR}|hyperpage}{21}
\indexentry{TIM9\_BASEADDR@{TIM9\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{21}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!USART1\_BASEADDR@{USART1\_BASEADDR}|hyperpage}{21}
\indexentry{USART1\_BASEADDR@{USART1\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{21}
\indexentry{APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}!USART6\_BASEADDR@{USART6\_BASEADDR}|hyperpage}{22}
\indexentry{USART6\_BASEADDR@{USART6\_BASEADDR}!APB2 Bus Peripheral Base Addresses@{APB2 Bus Peripheral Base Addresses}|hyperpage}{22}
\indexentry{Projects/000\_Hello\_World Directory Reference@{Projects/000\_Hello\_World Directory Reference}|hyperpage}{23}
\indexentry{Projects/001\_STM\_CLOCK\_ENABLE Directory Reference@{Projects/001\_STM\_CLOCK\_ENABLE Directory Reference}|hyperpage}{23}
\indexentry{Projects/002\_User\_button\_interrupt Directory Reference@{Projects/002\_User\_button\_interrupt Directory Reference}|hyperpage}{24}
\indexentry{Driver Directory Reference@{Driver Directory Reference}|hyperpage}{24}
\indexentry{Driver/inc Directory Reference@{Driver/inc Directory Reference}|hyperpage}{24}
\indexentry{Projects Directory Reference@{Projects Directory Reference}|hyperpage}{25}
\indexentry{Projects/000\_Hello\_World/Src Directory Reference@{Projects/000\_Hello\_World/Src Directory Reference}|hyperpage}{25}
\indexentry{Projects/001\_STM\_CLOCK\_ENABLE/Src Directory Reference@{Projects/001\_STM\_CLOCK\_ENABLE/Src Directory Reference}|hyperpage}{25}
\indexentry{Projects/002\_User\_button\_interrupt/Src Directory Reference@{Projects/002\_User\_button\_interrupt/Src Directory Reference}|hyperpage}{26}
\indexentry{Driver/inc/stm32f407xx.h@{Driver/inc/stm32f407xx.h}|hyperpage}{27}
\indexentry{Driver/inc/stm32f407xx.h@{Driver/inc/stm32f407xx.h}|hyperpage}{29}
\indexentry{Projects/000\_Hello\_World/Src/main.c@{Projects/000\_Hello\_World/Src/main.c}|hyperpage}{30}
\indexentry{main.c@{main.c}!main@{main}|hyperpage}{31}
\indexentry{main@{main}!main.c@{main.c}|hyperpage}{31}
\indexentry{Projects/000\_Hello\_World/Src/main.c@{Projects/000\_Hello\_World/Src/main.c}|hyperpage}{31}
\indexentry{Projects/001\_STM\_CLOCK\_ENABLE/Src/main.c@{Projects/001\_STM\_CLOCK\_ENABLE/Src/main.c}|hyperpage}{32}
\indexentry{main.c@{main.c}!GPIOA\_AFRL\_ADDRESS@{GPIOA\_AFRL\_ADDRESS}|hyperpage}{33}
\indexentry{GPIOA\_AFRL\_ADDRESS@{GPIOA\_AFRL\_ADDRESS}!main.c@{main.c}|hyperpage}{33}
\indexentry{main.c@{main.c}!GPIOA\_BASE\_ADDRESS@{GPIOA\_BASE\_ADDRESS}|hyperpage}{33}
\indexentry{GPIOA\_BASE\_ADDRESS@{GPIOA\_BASE\_ADDRESS}!main.c@{main.c}|hyperpage}{33}
\indexentry{main.c@{main.c}!GPIOA\_MODER@{GPIOA\_MODER}|hyperpage}{33}
\indexentry{GPIOA\_MODER@{GPIOA\_MODER}!main.c@{main.c}|hyperpage}{33}
\indexentry{main.c@{main.c}!RCC\_AHB1ENR@{RCC\_AHB1ENR}|hyperpage}{33}
\indexentry{RCC\_AHB1ENR@{RCC\_AHB1ENR}!main.c@{main.c}|hyperpage}{33}
\indexentry{main.c@{main.c}!RCC\_BASE\_ADDRESS@{RCC\_BASE\_ADDRESS}|hyperpage}{33}
\indexentry{RCC\_BASE\_ADDRESS@{RCC\_BASE\_ADDRESS}!main.c@{main.c}|hyperpage}{33}
\indexentry{main.c@{main.c}!RCC\_CFGR@{RCC\_CFGR}|hyperpage}{33}
\indexentry{RCC\_CFGR@{RCC\_CFGR}!main.c@{main.c}|hyperpage}{33}
\indexentry{main.c@{main.c}!RCC\_CR@{RCC\_CR}|hyperpage}{33}
\indexentry{RCC\_CR@{RCC\_CR}!main.c@{main.c}|hyperpage}{33}
\indexentry{main.c@{main.c}!main@{main}|hyperpage}{33}
\indexentry{main@{main}!main.c@{main.c}|hyperpage}{33}
\indexentry{Projects/001\_STM\_CLOCK\_ENABLE/Src/main.c@{Projects/001\_STM\_CLOCK\_ENABLE/Src/main.c}|hyperpage}{34}
\indexentry{Projects/002\_User\_button\_interrupt/Src/main.c@{Projects/002\_User\_button\_interrupt/Src/main.c}|hyperpage}{34}
\indexentry{main.c@{main.c}!EXTI\_BASE\_ADDRESS@{EXTI\_BASE\_ADDRESS}|hyperpage}{36}
\indexentry{EXTI\_BASE\_ADDRESS@{EXTI\_BASE\_ADDRESS}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!EXTI\_IMR@{EXTI\_IMR}|hyperpage}{36}
\indexentry{EXTI\_IMR@{EXTI\_IMR}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!EXTI\_PR@{EXTI\_PR}|hyperpage}{36}
\indexentry{EXTI\_PR@{EXTI\_PR}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!EXTI\_RTSR@{EXTI\_RTSR}|hyperpage}{36}
\indexentry{EXTI\_RTSR@{EXTI\_RTSR}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!GPIOA\_BASE\_ADDRESS@{GPIOA\_BASE\_ADDRESS}|hyperpage}{36}
\indexentry{GPIOA\_BASE\_ADDRESS@{GPIOA\_BASE\_ADDRESS}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!GPIOA\_IDR@{GPIOA\_IDR}|hyperpage}{36}
\indexentry{GPIOA\_IDR@{GPIOA\_IDR}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!GPIOA\_MODER@{GPIOA\_MODER}|hyperpage}{36}
\indexentry{GPIOA\_MODER@{GPIOA\_MODER}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!GPIOA\_PUPDR@{GPIOA\_PUPDR}|hyperpage}{36}
\indexentry{GPIOA\_PUPDR@{GPIOA\_PUPDR}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!GPIOD\_BASE\_ADDRESS@{GPIOD\_BASE\_ADDRESS}|hyperpage}{36}
\indexentry{GPIOD\_BASE\_ADDRESS@{GPIOD\_BASE\_ADDRESS}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!GPIOD\_MODER@{GPIOD\_MODER}|hyperpage}{36}
\indexentry{GPIOD\_MODER@{GPIOD\_MODER}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!GPIOD\_ODR@{GPIOD\_ODR}|hyperpage}{36}
\indexentry{GPIOD\_ODR@{GPIOD\_ODR}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!NVIC\_BASE\_ADDRESS@{NVIC\_BASE\_ADDRESS}|hyperpage}{36}
\indexentry{NVIC\_BASE\_ADDRESS@{NVIC\_BASE\_ADDRESS}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!NVIC\_ISER0@{NVIC\_ISER0}|hyperpage}{36}
\indexentry{NVIC\_ISER0@{NVIC\_ISER0}!main.c@{main.c}|hyperpage}{36}
\indexentry{main.c@{main.c}!RCC\_AHB1ENR@{RCC\_AHB1ENR}|hyperpage}{37}
\indexentry{RCC\_AHB1ENR@{RCC\_AHB1ENR}!main.c@{main.c}|hyperpage}{37}
\indexentry{main.c@{main.c}!RCC\_APB2ENR@{RCC\_APB2ENR}|hyperpage}{37}
\indexentry{RCC\_APB2ENR@{RCC\_APB2ENR}!main.c@{main.c}|hyperpage}{37}
\indexentry{main.c@{main.c}!RCC\_BASE\_ADDRESS@{RCC\_BASE\_ADDRESS}|hyperpage}{37}
\indexentry{RCC\_BASE\_ADDRESS@{RCC\_BASE\_ADDRESS}!main.c@{main.c}|hyperpage}{37}
\indexentry{main.c@{main.c}!SYSCFG\_BASE\_ADDRESS@{SYSCFG\_BASE\_ADDRESS}|hyperpage}{37}
\indexentry{SYSCFG\_BASE\_ADDRESS@{SYSCFG\_BASE\_ADDRESS}!main.c@{main.c}|hyperpage}{37}
\indexentry{main.c@{main.c}!SYSCFG\_EXTICR1@{SYSCFG\_EXTICR1}|hyperpage}{37}
\indexentry{SYSCFG\_EXTICR1@{SYSCFG\_EXTICR1}!main.c@{main.c}|hyperpage}{37}
\indexentry{main.c@{main.c}!EXTI0\_IRQHandler@{EXTI0\_IRQHandler}|hyperpage}{37}
\indexentry{EXTI0\_IRQHandler@{EXTI0\_IRQHandler}!main.c@{main.c}|hyperpage}{37}
\indexentry{main.c@{main.c}!main@{main}|hyperpage}{37}
\indexentry{main@{main}!main.c@{main.c}|hyperpage}{37}
\indexentry{Projects/002\_User\_button\_interrupt/Src/main.c@{Projects/002\_User\_button\_interrupt/Src/main.c}|hyperpage}{38}
\indexentry{Projects/000\_Hello\_World/Src/syscalls.c@{Projects/000\_Hello\_World/Src/syscalls.c}|hyperpage}{40}
\indexentry{syscalls.c@{syscalls.c}!DEMCR@{DEMCR}|hyperpage}{41}
\indexentry{DEMCR@{DEMCR}!syscalls.c@{syscalls.c}|hyperpage}{41}
\indexentry{syscalls.c@{syscalls.c}!ITM\_STIMULUS\_PORT0@{ITM\_STIMULUS\_PORT0}|hyperpage}{41}
\indexentry{ITM\_STIMULUS\_PORT0@{ITM\_STIMULUS\_PORT0}!syscalls.c@{syscalls.c}|hyperpage}{41}
\indexentry{syscalls.c@{syscalls.c}!ITM\_TRACE\_EN@{ITM\_TRACE\_EN}|hyperpage}{41}
\indexentry{ITM\_TRACE\_EN@{ITM\_TRACE\_EN}!syscalls.c@{syscalls.c}|hyperpage}{41}
\indexentry{syscalls.c@{syscalls.c}!\_\_attribute\_\_@{\_\_attribute\_\_}|hyperpage}{42}
\indexentry{\_\_attribute\_\_@{\_\_attribute\_\_}!syscalls.c@{syscalls.c}|hyperpage}{42}
\indexentry{syscalls.c@{syscalls.c}!\_\_io\_getchar@{\_\_io\_getchar}|hyperpage}{42}
\indexentry{\_\_io\_getchar@{\_\_io\_getchar}!syscalls.c@{syscalls.c}|hyperpage}{42}
\indexentry{syscalls.c@{syscalls.c}!\_\_io\_putchar@{\_\_io\_putchar}|hyperpage}{42}
\indexentry{\_\_io\_putchar@{\_\_io\_putchar}!syscalls.c@{syscalls.c}|hyperpage}{42}
\indexentry{syscalls.c@{syscalls.c}!\_close@{\_close}|hyperpage}{42}
\indexentry{\_close@{\_close}!syscalls.c@{syscalls.c}|hyperpage}{42}
\indexentry{syscalls.c@{syscalls.c}!\_execve@{\_execve}|hyperpage}{43}
\indexentry{\_execve@{\_execve}!syscalls.c@{syscalls.c}|hyperpage}{43}
\indexentry{syscalls.c@{syscalls.c}!\_exit@{\_exit}|hyperpage}{43}
\indexentry{\_exit@{\_exit}!syscalls.c@{syscalls.c}|hyperpage}{43}
\indexentry{syscalls.c@{syscalls.c}!\_fork@{\_fork}|hyperpage}{43}
\indexentry{\_fork@{\_fork}!syscalls.c@{syscalls.c}|hyperpage}{43}
\indexentry{syscalls.c@{syscalls.c}!\_fstat@{\_fstat}|hyperpage}{43}
\indexentry{\_fstat@{\_fstat}!syscalls.c@{syscalls.c}|hyperpage}{43}
\indexentry{syscalls.c@{syscalls.c}!\_getpid@{\_getpid}|hyperpage}{44}
\indexentry{\_getpid@{\_getpid}!syscalls.c@{syscalls.c}|hyperpage}{44}
\indexentry{syscalls.c@{syscalls.c}!\_isatty@{\_isatty}|hyperpage}{44}
\indexentry{\_isatty@{\_isatty}!syscalls.c@{syscalls.c}|hyperpage}{44}
\indexentry{syscalls.c@{syscalls.c}!\_kill@{\_kill}|hyperpage}{44}
\indexentry{\_kill@{\_kill}!syscalls.c@{syscalls.c}|hyperpage}{44}
\indexentry{syscalls.c@{syscalls.c}!\_link@{\_link}|hyperpage}{44}
\indexentry{\_link@{\_link}!syscalls.c@{syscalls.c}|hyperpage}{44}
\indexentry{syscalls.c@{syscalls.c}!\_lseek@{\_lseek}|hyperpage}{44}
\indexentry{\_lseek@{\_lseek}!syscalls.c@{syscalls.c}|hyperpage}{44}
\indexentry{syscalls.c@{syscalls.c}!\_open@{\_open}|hyperpage}{45}
\indexentry{\_open@{\_open}!syscalls.c@{syscalls.c}|hyperpage}{45}
\indexentry{syscalls.c@{syscalls.c}!\_stat@{\_stat}|hyperpage}{45}
\indexentry{\_stat@{\_stat}!syscalls.c@{syscalls.c}|hyperpage}{45}
\indexentry{syscalls.c@{syscalls.c}!\_times@{\_times}|hyperpage}{45}
\indexentry{\_times@{\_times}!syscalls.c@{syscalls.c}|hyperpage}{45}
\indexentry{syscalls.c@{syscalls.c}!\_unlink@{\_unlink}|hyperpage}{45}
\indexentry{\_unlink@{\_unlink}!syscalls.c@{syscalls.c}|hyperpage}{45}
\indexentry{syscalls.c@{syscalls.c}!\_wait@{\_wait}|hyperpage}{45}
\indexentry{\_wait@{\_wait}!syscalls.c@{syscalls.c}|hyperpage}{45}
\indexentry{syscalls.c@{syscalls.c}!initialise\_monitor\_handles@{initialise\_monitor\_handles}|hyperpage}{45}
\indexentry{initialise\_monitor\_handles@{initialise\_monitor\_handles}!syscalls.c@{syscalls.c}|hyperpage}{45}
\indexentry{syscalls.c@{syscalls.c}!ITM\_SendChar@{ITM\_SendChar}|hyperpage}{46}
\indexentry{ITM\_SendChar@{ITM\_SendChar}!syscalls.c@{syscalls.c}|hyperpage}{46}
\indexentry{syscalls.c@{syscalls.c}!environ@{environ}|hyperpage}{46}
\indexentry{environ@{environ}!syscalls.c@{syscalls.c}|hyperpage}{46}
\indexentry{Projects/000\_Hello\_World/Src/syscalls.c@{Projects/000\_Hello\_World/Src/syscalls.c}|hyperpage}{46}
\indexentry{Projects/001\_STM\_CLOCK\_ENABLE/Src/syscalls.c@{Projects/001\_STM\_CLOCK\_ENABLE/Src/syscalls.c}|hyperpage}{48}
\indexentry{syscalls.c@{syscalls.c}!\_\_attribute\_\_@{\_\_attribute\_\_}|hyperpage}{50}
\indexentry{\_\_attribute\_\_@{\_\_attribute\_\_}!syscalls.c@{syscalls.c}|hyperpage}{50}
\indexentry{syscalls.c@{syscalls.c}!\_\_io\_getchar@{\_\_io\_getchar}|hyperpage}{50}
\indexentry{\_\_io\_getchar@{\_\_io\_getchar}!syscalls.c@{syscalls.c}|hyperpage}{50}
\indexentry{syscalls.c@{syscalls.c}!\_\_io\_putchar@{\_\_io\_putchar}|hyperpage}{50}
\indexentry{\_\_io\_putchar@{\_\_io\_putchar}!syscalls.c@{syscalls.c}|hyperpage}{50}
\indexentry{syscalls.c@{syscalls.c}!\_close@{\_close}|hyperpage}{50}
\indexentry{\_close@{\_close}!syscalls.c@{syscalls.c}|hyperpage}{50}
\indexentry{syscalls.c@{syscalls.c}!\_execve@{\_execve}|hyperpage}{50}
\indexentry{\_execve@{\_execve}!syscalls.c@{syscalls.c}|hyperpage}{50}
\indexentry{syscalls.c@{syscalls.c}!\_exit@{\_exit}|hyperpage}{51}
\indexentry{\_exit@{\_exit}!syscalls.c@{syscalls.c}|hyperpage}{51}
\indexentry{syscalls.c@{syscalls.c}!\_fork@{\_fork}|hyperpage}{51}
\indexentry{\_fork@{\_fork}!syscalls.c@{syscalls.c}|hyperpage}{51}
\indexentry{syscalls.c@{syscalls.c}!\_fstat@{\_fstat}|hyperpage}{51}
\indexentry{\_fstat@{\_fstat}!syscalls.c@{syscalls.c}|hyperpage}{51}
\indexentry{syscalls.c@{syscalls.c}!\_getpid@{\_getpid}|hyperpage}{51}
\indexentry{\_getpid@{\_getpid}!syscalls.c@{syscalls.c}|hyperpage}{51}
\indexentry{syscalls.c@{syscalls.c}!\_isatty@{\_isatty}|hyperpage}{51}
\indexentry{\_isatty@{\_isatty}!syscalls.c@{syscalls.c}|hyperpage}{51}
\indexentry{syscalls.c@{syscalls.c}!\_kill@{\_kill}|hyperpage}{51}
\indexentry{\_kill@{\_kill}!syscalls.c@{syscalls.c}|hyperpage}{51}
\indexentry{syscalls.c@{syscalls.c}!\_link@{\_link}|hyperpage}{52}
\indexentry{\_link@{\_link}!syscalls.c@{syscalls.c}|hyperpage}{52}
\indexentry{syscalls.c@{syscalls.c}!\_lseek@{\_lseek}|hyperpage}{52}
\indexentry{\_lseek@{\_lseek}!syscalls.c@{syscalls.c}|hyperpage}{52}
\indexentry{syscalls.c@{syscalls.c}!\_open@{\_open}|hyperpage}{52}
\indexentry{\_open@{\_open}!syscalls.c@{syscalls.c}|hyperpage}{52}
\indexentry{syscalls.c@{syscalls.c}!\_stat@{\_stat}|hyperpage}{52}
\indexentry{\_stat@{\_stat}!syscalls.c@{syscalls.c}|hyperpage}{52}
\indexentry{syscalls.c@{syscalls.c}!\_times@{\_times}|hyperpage}{52}
\indexentry{\_times@{\_times}!syscalls.c@{syscalls.c}|hyperpage}{52}
\indexentry{syscalls.c@{syscalls.c}!\_unlink@{\_unlink}|hyperpage}{53}
\indexentry{\_unlink@{\_unlink}!syscalls.c@{syscalls.c}|hyperpage}{53}
\indexentry{syscalls.c@{syscalls.c}!\_wait@{\_wait}|hyperpage}{53}
\indexentry{\_wait@{\_wait}!syscalls.c@{syscalls.c}|hyperpage}{53}
\indexentry{syscalls.c@{syscalls.c}!initialise\_monitor\_handles@{initialise\_monitor\_handles}|hyperpage}{53}
\indexentry{initialise\_monitor\_handles@{initialise\_monitor\_handles}!syscalls.c@{syscalls.c}|hyperpage}{53}
\indexentry{syscalls.c@{syscalls.c}!environ@{environ}|hyperpage}{53}
\indexentry{environ@{environ}!syscalls.c@{syscalls.c}|hyperpage}{53}
\indexentry{Projects/001\_STM\_CLOCK\_ENABLE/Src/syscalls.c@{Projects/001\_STM\_CLOCK\_ENABLE/Src/syscalls.c}|hyperpage}{53}
\indexentry{Projects/002\_User\_button\_interrupt/Src/syscalls.c@{Projects/002\_User\_button\_interrupt/Src/syscalls.c}|hyperpage}{55}
\indexentry{syscalls.c@{syscalls.c}!DEMCR@{DEMCR}|hyperpage}{56}
\indexentry{DEMCR@{DEMCR}!syscalls.c@{syscalls.c}|hyperpage}{56}
\indexentry{syscalls.c@{syscalls.c}!ITM\_STIMULUS\_PORT0@{ITM\_STIMULUS\_PORT0}|hyperpage}{56}
\indexentry{ITM\_STIMULUS\_PORT0@{ITM\_STIMULUS\_PORT0}!syscalls.c@{syscalls.c}|hyperpage}{56}
\indexentry{syscalls.c@{syscalls.c}!ITM\_TRACE\_EN@{ITM\_TRACE\_EN}|hyperpage}{57}
\indexentry{ITM\_TRACE\_EN@{ITM\_TRACE\_EN}!syscalls.c@{syscalls.c}|hyperpage}{57}
\indexentry{syscalls.c@{syscalls.c}!\_\_attribute\_\_@{\_\_attribute\_\_}|hyperpage}{57}
\indexentry{\_\_attribute\_\_@{\_\_attribute\_\_}!syscalls.c@{syscalls.c}|hyperpage}{57}
\indexentry{syscalls.c@{syscalls.c}!\_\_io\_getchar@{\_\_io\_getchar}|hyperpage}{57}
\indexentry{\_\_io\_getchar@{\_\_io\_getchar}!syscalls.c@{syscalls.c}|hyperpage}{57}
\indexentry{syscalls.c@{syscalls.c}!\_\_io\_putchar@{\_\_io\_putchar}|hyperpage}{57}
\indexentry{\_\_io\_putchar@{\_\_io\_putchar}!syscalls.c@{syscalls.c}|hyperpage}{57}
\indexentry{syscalls.c@{syscalls.c}!\_close@{\_close}|hyperpage}{57}
\indexentry{\_close@{\_close}!syscalls.c@{syscalls.c}|hyperpage}{57}
\indexentry{syscalls.c@{syscalls.c}!\_execve@{\_execve}|hyperpage}{57}
\indexentry{\_execve@{\_execve}!syscalls.c@{syscalls.c}|hyperpage}{57}
\indexentry{syscalls.c@{syscalls.c}!\_exit@{\_exit}|hyperpage}{58}
\indexentry{\_exit@{\_exit}!syscalls.c@{syscalls.c}|hyperpage}{58}
\indexentry{syscalls.c@{syscalls.c}!\_fork@{\_fork}|hyperpage}{58}
\indexentry{\_fork@{\_fork}!syscalls.c@{syscalls.c}|hyperpage}{58}
\indexentry{syscalls.c@{syscalls.c}!\_fstat@{\_fstat}|hyperpage}{58}
\indexentry{\_fstat@{\_fstat}!syscalls.c@{syscalls.c}|hyperpage}{58}
\indexentry{syscalls.c@{syscalls.c}!\_getpid@{\_getpid}|hyperpage}{58}
\indexentry{\_getpid@{\_getpid}!syscalls.c@{syscalls.c}|hyperpage}{58}
\indexentry{syscalls.c@{syscalls.c}!\_isatty@{\_isatty}|hyperpage}{59}
\indexentry{\_isatty@{\_isatty}!syscalls.c@{syscalls.c}|hyperpage}{59}
\indexentry{syscalls.c@{syscalls.c}!\_kill@{\_kill}|hyperpage}{59}
\indexentry{\_kill@{\_kill}!syscalls.c@{syscalls.c}|hyperpage}{59}
\indexentry{syscalls.c@{syscalls.c}!\_link@{\_link}|hyperpage}{59}
\indexentry{\_link@{\_link}!syscalls.c@{syscalls.c}|hyperpage}{59}
\indexentry{syscalls.c@{syscalls.c}!\_lseek@{\_lseek}|hyperpage}{59}
\indexentry{\_lseek@{\_lseek}!syscalls.c@{syscalls.c}|hyperpage}{59}
\indexentry{syscalls.c@{syscalls.c}!\_open@{\_open}|hyperpage}{59}
\indexentry{\_open@{\_open}!syscalls.c@{syscalls.c}|hyperpage}{59}
\indexentry{syscalls.c@{syscalls.c}!\_stat@{\_stat}|hyperpage}{59}
\indexentry{\_stat@{\_stat}!syscalls.c@{syscalls.c}|hyperpage}{59}
\indexentry{syscalls.c@{syscalls.c}!\_times@{\_times}|hyperpage}{60}
\indexentry{\_times@{\_times}!syscalls.c@{syscalls.c}|hyperpage}{60}
\indexentry{syscalls.c@{syscalls.c}!\_unlink@{\_unlink}|hyperpage}{60}
\indexentry{\_unlink@{\_unlink}!syscalls.c@{syscalls.c}|hyperpage}{60}
\indexentry{syscalls.c@{syscalls.c}!\_wait@{\_wait}|hyperpage}{60}
\indexentry{\_wait@{\_wait}!syscalls.c@{syscalls.c}|hyperpage}{60}
\indexentry{syscalls.c@{syscalls.c}!initialise\_monitor\_handles@{initialise\_monitor\_handles}|hyperpage}{60}
\indexentry{initialise\_monitor\_handles@{initialise\_monitor\_handles}!syscalls.c@{syscalls.c}|hyperpage}{60}
\indexentry{syscalls.c@{syscalls.c}!ITM\_SendChar@{ITM\_SendChar}|hyperpage}{60}
\indexentry{ITM\_SendChar@{ITM\_SendChar}!syscalls.c@{syscalls.c}|hyperpage}{60}
\indexentry{syscalls.c@{syscalls.c}!environ@{environ}|hyperpage}{61}
\indexentry{environ@{environ}!syscalls.c@{syscalls.c}|hyperpage}{61}
\indexentry{Projects/002\_User\_button\_interrupt/Src/syscalls.c@{Projects/002\_User\_button\_interrupt/Src/syscalls.c}|hyperpage}{61}
\indexentry{Projects/000\_Hello\_World/Src/sysmem.c@{Projects/000\_Hello\_World/Src/sysmem.c}|hyperpage}{63}
\indexentry{sysmem.c@{sysmem.c}!\_sbrk@{\_sbrk}|hyperpage}{64}
\indexentry{\_sbrk@{\_sbrk}!sysmem.c@{sysmem.c}|hyperpage}{64}
\indexentry{sysmem.c@{sysmem.c}!\_\_sbrk\_heap\_end@{\_\_sbrk\_heap\_end}|hyperpage}{65}
\indexentry{\_\_sbrk\_heap\_end@{\_\_sbrk\_heap\_end}!sysmem.c@{sysmem.c}|hyperpage}{65}
\indexentry{Projects/000\_Hello\_World/Src/sysmem.c@{Projects/000\_Hello\_World/Src/sysmem.c}|hyperpage}{65}
\indexentry{Projects/001\_STM\_CLOCK\_ENABLE/Src/sysmem.c@{Projects/001\_STM\_CLOCK\_ENABLE/Src/sysmem.c}|hyperpage}{65}
\indexentry{sysmem.c@{sysmem.c}!\_sbrk@{\_sbrk}|hyperpage}{66}
\indexentry{\_sbrk@{\_sbrk}!sysmem.c@{sysmem.c}|hyperpage}{66}
\indexentry{sysmem.c@{sysmem.c}!\_\_sbrk\_heap\_end@{\_\_sbrk\_heap\_end}|hyperpage}{67}
\indexentry{\_\_sbrk\_heap\_end@{\_\_sbrk\_heap\_end}!sysmem.c@{sysmem.c}|hyperpage}{67}
\indexentry{Projects/001\_STM\_CLOCK\_ENABLE/Src/sysmem.c@{Projects/001\_STM\_CLOCK\_ENABLE/Src/sysmem.c}|hyperpage}{67}
\indexentry{Projects/002\_User\_button\_interrupt/Src/sysmem.c@{Projects/002\_User\_button\_interrupt/Src/sysmem.c}|hyperpage}{67}
\indexentry{sysmem.c@{sysmem.c}!\_sbrk@{\_sbrk}|hyperpage}{68}
\indexentry{\_sbrk@{\_sbrk}!sysmem.c@{sysmem.c}|hyperpage}{68}
\indexentry{sysmem.c@{sysmem.c}!\_\_sbrk\_heap\_end@{\_\_sbrk\_heap\_end}|hyperpage}{69}
\indexentry{\_\_sbrk\_heap\_end@{\_\_sbrk\_heap\_end}!sysmem.c@{sysmem.c}|hyperpage}{69}
\indexentry{Projects/002\_User\_button\_interrupt/Src/sysmem.c@{Projects/002\_User\_button\_interrupt/Src/sysmem.c}|hyperpage}{69}
\indexentry{README.md@{README.md}|hyperpage}{70}
