# SystemVerilog-sync-FIFO
Description of synchronous FIFO that consist of Dual Port RAM for FPGA implementation by using SystemVerilog

## Feature
- Interface are designed by VALID-READY handshake
- Don't use distributed RAM, but BRAM

## License
MIT
