Loading plugins phase: Elapsed time ==> 0s.396ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\PSoC5LPVGA.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.528ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.080ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC5LPVGA.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\PSoC5LPVGA.cyprj -dcpsoc3 PSoC5LPVGA.v -verilog
======================================================================

======================================================================
Compiling:  PSoC5LPVGA.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\PSoC5LPVGA.cyprj -dcpsoc3 PSoC5LPVGA.v -verilog
======================================================================

======================================================================
Compiling:  PSoC5LPVGA.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\PSoC5LPVGA.cyprj -dcpsoc3 -verilog PSoC5LPVGA.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jan 11 00:03:00 2016


======================================================================
Compiling:  PSoC5LPVGA.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC5LPVGA.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jan 11 00:03:00 2016

Flattening file 'C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC5LPVGA.ctl'.
C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 95, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 113, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 131, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 149, col 56):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 181, col 52):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 199, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 214, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 229, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 244, col 58):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v (line 279, col 75):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Note:  Using config. rule 'dsi_clock_in' to set csattribute 'clock_driver' on 'dsi_clock_in'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC5LPVGA.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\PSoC5LPVGA.cyprj -dcpsoc3 -verilog PSoC5LPVGA.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jan 11 00:03:01 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\codegentemp\PSoC5LPVGA.ctl'.
Linking 'C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\codegentemp\PSoC5LPVGA.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC5LPVGA.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\PSoC5LPVGA.cyprj -dcpsoc3 -verilog PSoC5LPVGA.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jan 11 00:03:01 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\codegentemp\PSoC5LPVGA.ctl'.
Linking 'C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\VideoCtrl_v1_0\VideoCtrl_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\codegentemp\PSoC5LPVGA.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.
Note:  Using config. rule 'dsi_clock_in' to set csattribute 'clock_driver' on 'dsi_clock_in'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\VideoCtrl_1:MODULE_1:g2:a0:b_10\
	\VideoCtrl_1:MODULE_1:g2:a0:b_9\
	\VideoCtrl_1:MODULE_1:g2:a0:b_8\
	\VideoCtrl_1:MODULE_1:g2:a0:b_7\
	\VideoCtrl_1:MODULE_1:g2:a0:b_6\
	\VideoCtrl_1:MODULE_1:g2:a0:b_5\
	\VideoCtrl_1:MODULE_1:g2:a0:b_4\
	\VideoCtrl_1:MODULE_1:g2:a0:b_3\
	\VideoCtrl_1:MODULE_1:g2:a0:b_2\
	\VideoCtrl_1:MODULE_1:g2:a0:b_1\
	\VideoCtrl_1:MODULE_1:g2:a0:b_0\
	\VideoCtrl_1:MODULE_2:g2:a0:b_9\
	\VideoCtrl_1:MODULE_2:g2:a0:b_8\
	\VideoCtrl_1:MODULE_2:g2:a0:b_7\
	\VideoCtrl_1:MODULE_2:g2:a0:b_6\
	\VideoCtrl_1:MODULE_2:g2:a0:b_5\
	\VideoCtrl_1:MODULE_2:g2:a0:b_4\
	\VideoCtrl_1:MODULE_2:g2:a0:b_3\
	\VideoCtrl_1:MODULE_2:g2:a0:b_2\
	\VideoCtrl_1:MODULE_2:g2:a0:b_1\
	\VideoCtrl_1:MODULE_2:g2:a0:b_0\
	\VideoCtrl_1:MODULE_3:g2:a0:b_9\
	\VideoCtrl_1:MODULE_3:g2:a0:b_8\
	\VideoCtrl_1:MODULE_3:g2:a0:b_7\
	\VideoCtrl_1:MODULE_3:g2:a0:b_6\
	\VideoCtrl_1:MODULE_3:g2:a0:b_5\
	\VideoCtrl_1:MODULE_3:g2:a0:b_4\
	\VideoCtrl_1:MODULE_3:g2:a0:b_3\
	\VideoCtrl_1:MODULE_3:g2:a0:b_2\
	\VideoCtrl_1:MODULE_3:g2:a0:b_1\
	\VideoCtrl_1:MODULE_3:g2:a0:b_0\
	\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_31\
	\PIXEL_SELECT:MODULE_5:b_31\
	\PIXEL_SELECT:MODULE_5:b_30\
	\PIXEL_SELECT:MODULE_5:b_29\
	\PIXEL_SELECT:MODULE_5:b_28\
	\PIXEL_SELECT:MODULE_5:b_27\
	\PIXEL_SELECT:MODULE_5:b_26\
	\PIXEL_SELECT:MODULE_5:b_25\
	\PIXEL_SELECT:MODULE_5:b_24\
	\PIXEL_SELECT:MODULE_5:b_23\
	\PIXEL_SELECT:MODULE_5:b_22\
	\PIXEL_SELECT:MODULE_5:b_21\
	\PIXEL_SELECT:MODULE_5:b_20\
	\PIXEL_SELECT:MODULE_5:b_19\
	\PIXEL_SELECT:MODULE_5:b_18\
	\PIXEL_SELECT:MODULE_5:b_17\
	\PIXEL_SELECT:MODULE_5:b_16\
	\PIXEL_SELECT:MODULE_5:b_15\
	\PIXEL_SELECT:MODULE_5:b_14\
	\PIXEL_SELECT:MODULE_5:b_13\
	\PIXEL_SELECT:MODULE_5:b_12\
	\PIXEL_SELECT:MODULE_5:b_11\
	\PIXEL_SELECT:MODULE_5:b_10\
	\PIXEL_SELECT:MODULE_5:b_9\
	\PIXEL_SELECT:MODULE_5:b_8\
	\PIXEL_SELECT:MODULE_5:b_7\
	\PIXEL_SELECT:MODULE_5:b_6\
	\PIXEL_SELECT:MODULE_5:b_5\
	\PIXEL_SELECT:MODULE_5:b_4\
	\PIXEL_SELECT:MODULE_5:b_3\
	\PIXEL_SELECT:MODULE_5:b_2\
	\PIXEL_SELECT:MODULE_5:b_1\
	\PIXEL_SELECT:MODULE_5:b_0\
	\PIXEL_SELECT:MODULE_5:g2:a0:a_31\
	\PIXEL_SELECT:MODULE_5:g2:a0:a_30\
	\PIXEL_SELECT:MODULE_5:g2:a0:a_29\
	\PIXEL_SELECT:MODULE_5:g2:a0:a_28\
	\PIXEL_SELECT:MODULE_5:g2:a0:a_27\
	\PIXEL_SELECT:MODULE_5:g2:a0:a_26\
	\PIXEL_SELECT:MODULE_5:g2:a0:a_25\
	\PIXEL_SELECT:MODULE_5:g2:a0:a_24\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_31\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_30\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_29\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_28\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_27\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_26\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_25\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_24\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_23\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_22\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_21\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_20\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_19\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_18\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_17\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_16\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_15\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_14\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_13\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_12\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_11\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_10\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_9\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_8\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_7\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_6\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_5\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_4\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_3\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_2\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_1\
	\PIXEL_SELECT:MODULE_5:g2:a0:b_0\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_31\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_30\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_29\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_28\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_27\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_26\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_25\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_24\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_23\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_22\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_21\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_20\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_19\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_18\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_17\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_16\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_15\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_14\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_13\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_12\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_11\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_10\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_9\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_8\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_7\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_6\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_5\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_4\
	\PIXEL_SELECT:MODULE_5:g2:a0:s_3\
	\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\FreqDiv_1:MODULE_6:b_31\
	\FreqDiv_1:MODULE_6:b_30\
	\FreqDiv_1:MODULE_6:b_29\
	\FreqDiv_1:MODULE_6:b_28\
	\FreqDiv_1:MODULE_6:b_27\
	\FreqDiv_1:MODULE_6:b_26\
	\FreqDiv_1:MODULE_6:b_25\
	\FreqDiv_1:MODULE_6:b_24\
	\FreqDiv_1:MODULE_6:b_23\
	\FreqDiv_1:MODULE_6:b_22\
	\FreqDiv_1:MODULE_6:b_21\
	\FreqDiv_1:MODULE_6:b_20\
	\FreqDiv_1:MODULE_6:b_19\
	\FreqDiv_1:MODULE_6:b_18\
	\FreqDiv_1:MODULE_6:b_17\
	\FreqDiv_1:MODULE_6:b_16\
	\FreqDiv_1:MODULE_6:b_15\
	\FreqDiv_1:MODULE_6:b_14\
	\FreqDiv_1:MODULE_6:b_13\
	\FreqDiv_1:MODULE_6:b_12\
	\FreqDiv_1:MODULE_6:b_11\
	\FreqDiv_1:MODULE_6:b_10\
	\FreqDiv_1:MODULE_6:b_9\
	\FreqDiv_1:MODULE_6:b_8\
	\FreqDiv_1:MODULE_6:b_7\
	\FreqDiv_1:MODULE_6:b_6\
	\FreqDiv_1:MODULE_6:b_5\
	\FreqDiv_1:MODULE_6:b_4\
	\FreqDiv_1:MODULE_6:b_3\
	\FreqDiv_1:MODULE_6:b_2\
	\FreqDiv_1:MODULE_6:b_1\
	\FreqDiv_1:MODULE_6:b_0\
	\FreqDiv_1:MODULE_6:g2:a0:a_31\
	\FreqDiv_1:MODULE_6:g2:a0:a_30\
	\FreqDiv_1:MODULE_6:g2:a0:a_29\
	\FreqDiv_1:MODULE_6:g2:a0:a_28\
	\FreqDiv_1:MODULE_6:g2:a0:a_27\
	\FreqDiv_1:MODULE_6:g2:a0:a_26\
	\FreqDiv_1:MODULE_6:g2:a0:a_25\
	\FreqDiv_1:MODULE_6:g2:a0:a_24\
	\FreqDiv_1:MODULE_6:g2:a0:b_31\
	\FreqDiv_1:MODULE_6:g2:a0:b_30\
	\FreqDiv_1:MODULE_6:g2:a0:b_29\
	\FreqDiv_1:MODULE_6:g2:a0:b_28\
	\FreqDiv_1:MODULE_6:g2:a0:b_27\
	\FreqDiv_1:MODULE_6:g2:a0:b_26\
	\FreqDiv_1:MODULE_6:g2:a0:b_25\
	\FreqDiv_1:MODULE_6:g2:a0:b_24\
	\FreqDiv_1:MODULE_6:g2:a0:b_23\
	\FreqDiv_1:MODULE_6:g2:a0:b_22\
	\FreqDiv_1:MODULE_6:g2:a0:b_21\
	\FreqDiv_1:MODULE_6:g2:a0:b_20\
	\FreqDiv_1:MODULE_6:g2:a0:b_19\
	\FreqDiv_1:MODULE_6:g2:a0:b_18\
	\FreqDiv_1:MODULE_6:g2:a0:b_17\
	\FreqDiv_1:MODULE_6:g2:a0:b_16\
	\FreqDiv_1:MODULE_6:g2:a0:b_15\
	\FreqDiv_1:MODULE_6:g2:a0:b_14\
	\FreqDiv_1:MODULE_6:g2:a0:b_13\
	\FreqDiv_1:MODULE_6:g2:a0:b_12\
	\FreqDiv_1:MODULE_6:g2:a0:b_11\
	\FreqDiv_1:MODULE_6:g2:a0:b_10\
	\FreqDiv_1:MODULE_6:g2:a0:b_9\
	\FreqDiv_1:MODULE_6:g2:a0:b_8\
	\FreqDiv_1:MODULE_6:g2:a0:b_7\
	\FreqDiv_1:MODULE_6:g2:a0:b_6\
	\FreqDiv_1:MODULE_6:g2:a0:b_5\
	\FreqDiv_1:MODULE_6:g2:a0:b_4\
	\FreqDiv_1:MODULE_6:g2:a0:b_3\
	\FreqDiv_1:MODULE_6:g2:a0:b_2\
	\FreqDiv_1:MODULE_6:g2:a0:b_1\
	\FreqDiv_1:MODULE_6:g2:a0:b_0\
	\FreqDiv_1:MODULE_6:g2:a0:s_31\
	\FreqDiv_1:MODULE_6:g2:a0:s_30\
	\FreqDiv_1:MODULE_6:g2:a0:s_29\
	\FreqDiv_1:MODULE_6:g2:a0:s_28\
	\FreqDiv_1:MODULE_6:g2:a0:s_27\
	\FreqDiv_1:MODULE_6:g2:a0:s_26\
	\FreqDiv_1:MODULE_6:g2:a0:s_25\
	\FreqDiv_1:MODULE_6:g2:a0:s_24\
	\FreqDiv_1:MODULE_6:g2:a0:s_23\
	\FreqDiv_1:MODULE_6:g2:a0:s_22\
	\FreqDiv_1:MODULE_6:g2:a0:s_21\
	\FreqDiv_1:MODULE_6:g2:a0:s_20\
	\FreqDiv_1:MODULE_6:g2:a0:s_19\
	\FreqDiv_1:MODULE_6:g2:a0:s_18\
	\FreqDiv_1:MODULE_6:g2:a0:s_17\
	\FreqDiv_1:MODULE_6:g2:a0:s_16\
	\FreqDiv_1:MODULE_6:g2:a0:s_15\
	\FreqDiv_1:MODULE_6:g2:a0:s_14\
	\FreqDiv_1:MODULE_6:g2:a0:s_13\
	\FreqDiv_1:MODULE_6:g2:a0:s_12\
	\FreqDiv_1:MODULE_6:g2:a0:s_11\
	\FreqDiv_1:MODULE_6:g2:a0:s_10\
	\FreqDiv_1:MODULE_6:g2:a0:s_9\
	\FreqDiv_1:MODULE_6:g2:a0:s_8\
	\FreqDiv_1:MODULE_6:g2:a0:s_7\
	\FreqDiv_1:MODULE_6:g2:a0:s_6\
	\FreqDiv_1:MODULE_6:g2:a0:s_5\
	\FreqDiv_1:MODULE_6:g2:a0:s_4\
	\FreqDiv_1:MODULE_6:g2:a0:s_3\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_31\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_30\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_29\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_28\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_27\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_26\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_25\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_24\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_23\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_22\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_21\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_20\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_19\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_18\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_17\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_16\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_15\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_14\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_13\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_12\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_11\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_10\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_9\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_8\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_7\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_6\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_5\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_4\
	\PIXEL_SELECT:add_vi_vv_MODGEN_5_3\
	\FreqDiv_1:add_vi_vv_MODGEN_6_31\
	\FreqDiv_1:add_vi_vv_MODGEN_6_30\
	\FreqDiv_1:add_vi_vv_MODGEN_6_29\
	\FreqDiv_1:add_vi_vv_MODGEN_6_28\
	\FreqDiv_1:add_vi_vv_MODGEN_6_27\
	\FreqDiv_1:add_vi_vv_MODGEN_6_26\
	\FreqDiv_1:add_vi_vv_MODGEN_6_25\
	\FreqDiv_1:add_vi_vv_MODGEN_6_24\
	\FreqDiv_1:add_vi_vv_MODGEN_6_23\
	\FreqDiv_1:add_vi_vv_MODGEN_6_22\
	\FreqDiv_1:add_vi_vv_MODGEN_6_21\
	\FreqDiv_1:add_vi_vv_MODGEN_6_20\
	\FreqDiv_1:add_vi_vv_MODGEN_6_19\
	\FreqDiv_1:add_vi_vv_MODGEN_6_18\
	\FreqDiv_1:add_vi_vv_MODGEN_6_17\
	\FreqDiv_1:add_vi_vv_MODGEN_6_16\
	\FreqDiv_1:add_vi_vv_MODGEN_6_15\
	\FreqDiv_1:add_vi_vv_MODGEN_6_14\
	\FreqDiv_1:add_vi_vv_MODGEN_6_13\
	\FreqDiv_1:add_vi_vv_MODGEN_6_12\
	\FreqDiv_1:add_vi_vv_MODGEN_6_11\
	\FreqDiv_1:add_vi_vv_MODGEN_6_10\
	\FreqDiv_1:add_vi_vv_MODGEN_6_9\
	\FreqDiv_1:add_vi_vv_MODGEN_6_8\
	\FreqDiv_1:add_vi_vv_MODGEN_6_7\
	\FreqDiv_1:add_vi_vv_MODGEN_6_6\
	\FreqDiv_1:add_vi_vv_MODGEN_6_5\
	\FreqDiv_1:add_vi_vv_MODGEN_6_4\
	\FreqDiv_1:add_vi_vv_MODGEN_6_3\

Deleted 248 User equations/components.
Deleted 58 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VideoCtrl_1:MODIN2_9\ to line_count_9
Aliasing \VideoCtrl_1:MODIN2_8\ to line_count_8
Aliasing \VideoCtrl_1:MODIN2_7\ to line_count_7
Aliasing \VideoCtrl_1:MODIN2_6\ to line_count_6
Aliasing \VideoCtrl_1:MODIN2_5\ to line_count_5
Aliasing \VideoCtrl_1:MODIN2_4\ to line_count_4
Aliasing \VideoCtrl_1:MODIN2_3\ to line_count_3
Aliasing \VideoCtrl_1:MODIN2_2\ to line_count_2
Aliasing \VideoCtrl_1:MODIN2_1\ to line_count_1
Aliasing \VideoCtrl_1:MODIN2_0\ to line_count_0
Aliasing \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_31\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_30\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_29\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_28\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_27\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_26\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_25\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_24\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_23\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_22\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_21\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_20\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_19\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_18\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_17\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_16\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_15\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_14\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_13\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_12\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:a_11\ to Net_786
Aliasing \VideoCtrl_1:MODIN4_10\ to \VideoCtrl_1:MODIN1_10\
Aliasing \VideoCtrl_1:MODIN4_9\ to \VideoCtrl_1:MODIN1_9\
Aliasing \VideoCtrl_1:MODIN4_8\ to \VideoCtrl_1:MODIN1_8\
Aliasing \VideoCtrl_1:MODIN4_7\ to \VideoCtrl_1:MODIN1_7\
Aliasing \VideoCtrl_1:MODIN4_6\ to \VideoCtrl_1:MODIN1_6\
Aliasing \VideoCtrl_1:MODIN4_5\ to \VideoCtrl_1:MODIN1_5\
Aliasing \VideoCtrl_1:MODIN4_4\ to \VideoCtrl_1:MODIN1_4\
Aliasing \VideoCtrl_1:MODIN4_3\ to \VideoCtrl_1:MODIN1_3\
Aliasing \VideoCtrl_1:MODIN4_2\ to \VideoCtrl_1:MODIN1_2\
Aliasing \VideoCtrl_1:MODIN4_1\ to \VideoCtrl_1:MODIN1_1\
Aliasing \VideoCtrl_1:MODIN4_0\ to \VideoCtrl_1:MODIN1_0\
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_31\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_30\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_29\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_28\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_27\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_26\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_25\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_24\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_23\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_22\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_21\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_20\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_19\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_18\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_17\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_16\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_15\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_14\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_13\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_12\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_11\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_10\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_9\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_8\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_7\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_6\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_5\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_4\ to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_3\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_2\ to Net_786
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_1\ to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \VideoCtrl_1:MODULE_4:g2:a0:b_0\ to Net_786
Aliasing tmpOE__HSYNC_net_0 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing zero to Net_786
Aliasing one to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__VSYNC_net_0 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__VGA_G_net_2 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__VGA_G_net_1 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__VGA_G_net_0 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__VGA_R_net_2 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__VGA_R_net_1 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__VGA_R_net_0 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__VGA_B_net_2 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__VGA_B_net_1 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__VGA_B_net_0 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_2660_3 to Net_786
Aliasing Net_2660_2 to Net_786
Aliasing Net_2660_1 to Net_786
Aliasing Net_2660_0 to Net_786
Aliasing tmpOE__DSI_CLK_IN_net_0 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \DMA_OUT:clk\ to Net_786
Aliasing \DMA_OUT:rst\ to Net_786
Aliasing \LINE_CNT_HI:status_7\ to Net_786
Aliasing \LINE_CNT_HI:status_6\ to Net_786
Aliasing \LINE_CNT_HI:status_5\ to Net_786
Aliasing \LINE_CNT_HI:status_4\ to Net_786
Aliasing \LINE_CNT_HI:status_3\ to Net_786
Aliasing \LINE_CNT_HI:status_2\ to Net_786
Aliasing Net_2329 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_1071 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_23\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_22\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_21\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_20\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_19\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_18\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_17\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_16\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_15\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_14\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_13\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_12\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_11\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_10\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_9\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_8\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_7\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_6\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_5\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_4\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:a_3\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_2334_3 to Net_786
Aliasing Net_2333_3 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_2334_2 to Net_786
Aliasing Net_2333_2 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_2334_1 to Net_786
Aliasing Net_2333_1 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_2334_0 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_2333_0 to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_23\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_22\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_21\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_20\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_19\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_18\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_17\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_16\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_15\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_14\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_13\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_12\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_11\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_10\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_9\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_8\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_7\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_6\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_5\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_4\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:a_3\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_1_10\[15] = \VideoCtrl_1:MODULE_1:g2:a0:s_10\[148]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_1_9\[16] = \VideoCtrl_1:MODULE_1:g2:a0:s_9\[149]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_1_8\[17] = \VideoCtrl_1:MODULE_1:g2:a0:s_8\[150]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_1_7\[18] = \VideoCtrl_1:MODULE_1:g2:a0:s_7\[151]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_1_6\[19] = \VideoCtrl_1:MODULE_1:g2:a0:s_6\[152]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_1_5\[20] = \VideoCtrl_1:MODULE_1:g2:a0:s_5\[153]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_1_4\[21] = \VideoCtrl_1:MODULE_1:g2:a0:s_4\[154]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_1_3\[22] = \VideoCtrl_1:MODULE_1:g2:a0:s_3\[155]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_1_2\[23] = \VideoCtrl_1:MODULE_1:g2:a0:s_2\[156]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_1_1\[24] = \VideoCtrl_1:MODULE_1:g2:a0:s_1\[157]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_1_0\[25] = \VideoCtrl_1:MODULE_1:g2:a0:s_0\[158]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_3_9\[39] = \VideoCtrl_1:MODULE_3:g2:a0:s_9\[256]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_3_8\[40] = \VideoCtrl_1:MODULE_3:g2:a0:s_8\[257]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_3_7\[41] = \VideoCtrl_1:MODULE_3:g2:a0:s_7\[258]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_3_6\[42] = \VideoCtrl_1:MODULE_3:g2:a0:s_6\[259]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_3_5\[43] = \VideoCtrl_1:MODULE_3:g2:a0:s_5\[260]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_3_4\[44] = \VideoCtrl_1:MODULE_3:g2:a0:s_4\[261]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_3_3\[45] = \VideoCtrl_1:MODULE_3:g2:a0:s_3\[262]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_3_2\[46] = \VideoCtrl_1:MODULE_3:g2:a0:s_2\[263]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_3_1\[47] = \VideoCtrl_1:MODULE_3:g2:a0:s_1\[264]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_3_0\[48] = \VideoCtrl_1:MODULE_3:g2:a0:s_0\[265]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_2_9\[50] = \VideoCtrl_1:MODULE_2:g2:a0:s_9\[203]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_2_8\[52] = \VideoCtrl_1:MODULE_2:g2:a0:s_8\[204]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_2_7\[54] = \VideoCtrl_1:MODULE_2:g2:a0:s_7\[205]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_2_6\[56] = \VideoCtrl_1:MODULE_2:g2:a0:s_6\[206]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_2_5\[58] = \VideoCtrl_1:MODULE_2:g2:a0:s_5\[207]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_2_4\[60] = \VideoCtrl_1:MODULE_2:g2:a0:s_4\[208]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_2_3\[62] = \VideoCtrl_1:MODULE_2:g2:a0:s_3\[209]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_2_2\[64] = \VideoCtrl_1:MODULE_2:g2:a0:s_2\[210]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_2_1\[66] = \VideoCtrl_1:MODULE_2:g2:a0:s_1\[211]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_2_0\[68] = \VideoCtrl_1:MODULE_2:g2:a0:s_0\[212]
Removing Rhs of wire line_count_9[72] = \VideoCtrl_1:line_cnt_r_9\[49]
Removing Rhs of wire line_count_8[73] = \VideoCtrl_1:line_cnt_r_8\[51]
Removing Rhs of wire line_count_7[74] = \VideoCtrl_1:line_cnt_r_7\[53]
Removing Rhs of wire line_count_6[75] = \VideoCtrl_1:line_cnt_r_6\[55]
Removing Rhs of wire line_count_5[76] = \VideoCtrl_1:line_cnt_r_5\[57]
Removing Rhs of wire line_count_4[77] = \VideoCtrl_1:line_cnt_r_4\[59]
Removing Rhs of wire line_count_3[78] = \VideoCtrl_1:line_cnt_r_3\[61]
Removing Rhs of wire line_count_2[79] = \VideoCtrl_1:line_cnt_r_2\[63]
Removing Rhs of wire line_count_1[80] = \VideoCtrl_1:line_cnt_r_1\[65]
Removing Rhs of wire line_count_0[81] = \VideoCtrl_1:line_cnt_r_0\[67]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_31\[83] = \VideoCtrl_1:MODULE_4:g2:a0:s_31\[354]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_30\[84] = \VideoCtrl_1:MODULE_4:g2:a0:s_30\[355]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_29\[85] = \VideoCtrl_1:MODULE_4:g2:a0:s_29\[356]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_28\[86] = \VideoCtrl_1:MODULE_4:g2:a0:s_28\[357]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_27\[87] = \VideoCtrl_1:MODULE_4:g2:a0:s_27\[358]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_26\[88] = \VideoCtrl_1:MODULE_4:g2:a0:s_26\[359]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_25\[89] = \VideoCtrl_1:MODULE_4:g2:a0:s_25\[360]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_24\[90] = \VideoCtrl_1:MODULE_4:g2:a0:s_24\[361]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_23\[91] = \VideoCtrl_1:MODULE_4:g2:a0:s_23\[362]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_22\[92] = \VideoCtrl_1:MODULE_4:g2:a0:s_22\[363]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_21\[93] = \VideoCtrl_1:MODULE_4:g2:a0:s_21\[364]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_20\[94] = \VideoCtrl_1:MODULE_4:g2:a0:s_20\[365]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_19\[95] = \VideoCtrl_1:MODULE_4:g2:a0:s_19\[366]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_18\[96] = \VideoCtrl_1:MODULE_4:g2:a0:s_18\[367]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_17\[97] = \VideoCtrl_1:MODULE_4:g2:a0:s_17\[368]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_16\[98] = \VideoCtrl_1:MODULE_4:g2:a0:s_16\[369]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_15\[99] = \VideoCtrl_1:MODULE_4:g2:a0:s_15\[370]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_14\[100] = \VideoCtrl_1:MODULE_4:g2:a0:s_14\[371]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_13\[101] = \VideoCtrl_1:MODULE_4:g2:a0:s_13\[372]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_12\[102] = \VideoCtrl_1:MODULE_4:g2:a0:s_12\[373]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_11\[103] = \VideoCtrl_1:MODULE_4:g2:a0:s_11\[374]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_10\[104] = \VideoCtrl_1:MODULE_4:g2:a0:s_10\[375]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_9\[105] = \VideoCtrl_1:MODULE_4:g2:a0:s_9\[376]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_8\[106] = \VideoCtrl_1:MODULE_4:g2:a0:s_8\[377]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_7\[107] = \VideoCtrl_1:MODULE_4:g2:a0:s_7\[378]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_6\[108] = \VideoCtrl_1:MODULE_4:g2:a0:s_6\[379]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_5\[109] = \VideoCtrl_1:MODULE_4:g2:a0:s_5\[380]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_4\[110] = \VideoCtrl_1:MODULE_4:g2:a0:s_4\[381]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_3\[111] = \VideoCtrl_1:MODULE_4:g2:a0:s_3\[382]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_2\[112] = \VideoCtrl_1:MODULE_4:g2:a0:s_2\[383]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_1\[113] = \VideoCtrl_1:MODULE_4:g2:a0:s_1\[384]
Removing Lhs of wire \VideoCtrl_1:add_vv_vv_MODGEN_4_0\[114] = \VideoCtrl_1:MODULE_4:g2:a0:s_0\[385]
Removing Lhs of wire \VideoCtrl_1:MODULE_1:g2:a0:a_10\[115] = \VideoCtrl_1:MODIN1_10\[116]
Removing Lhs of wire \VideoCtrl_1:MODIN1_10\[116] = \VideoCtrl_1:h_count_r_10\[4]
Removing Lhs of wire \VideoCtrl_1:MODULE_1:g2:a0:a_9\[117] = \VideoCtrl_1:MODIN1_9\[118]
Removing Lhs of wire \VideoCtrl_1:MODIN1_9\[118] = \VideoCtrl_1:h_count_r_9\[5]
Removing Lhs of wire \VideoCtrl_1:MODULE_1:g2:a0:a_8\[119] = \VideoCtrl_1:MODIN1_8\[120]
Removing Lhs of wire \VideoCtrl_1:MODIN1_8\[120] = \VideoCtrl_1:h_count_r_8\[6]
Removing Lhs of wire \VideoCtrl_1:MODULE_1:g2:a0:a_7\[121] = \VideoCtrl_1:MODIN1_7\[122]
Removing Lhs of wire \VideoCtrl_1:MODIN1_7\[122] = \VideoCtrl_1:h_count_r_7\[7]
Removing Lhs of wire \VideoCtrl_1:MODULE_1:g2:a0:a_6\[123] = \VideoCtrl_1:MODIN1_6\[124]
Removing Lhs of wire \VideoCtrl_1:MODIN1_6\[124] = \VideoCtrl_1:h_count_r_6\[8]
Removing Lhs of wire \VideoCtrl_1:MODULE_1:g2:a0:a_5\[125] = \VideoCtrl_1:MODIN1_5\[126]
Removing Lhs of wire \VideoCtrl_1:MODIN1_5\[126] = \VideoCtrl_1:h_count_r_5\[9]
Removing Lhs of wire \VideoCtrl_1:MODULE_1:g2:a0:a_4\[127] = \VideoCtrl_1:MODIN1_4\[128]
Removing Lhs of wire \VideoCtrl_1:MODIN1_4\[128] = \VideoCtrl_1:h_count_r_4\[10]
Removing Lhs of wire \VideoCtrl_1:MODULE_1:g2:a0:a_3\[129] = \VideoCtrl_1:MODIN1_3\[130]
Removing Lhs of wire \VideoCtrl_1:MODIN1_3\[130] = \VideoCtrl_1:h_count_r_3\[11]
Removing Lhs of wire \VideoCtrl_1:MODULE_1:g2:a0:a_2\[131] = \VideoCtrl_1:MODIN1_2\[132]
Removing Lhs of wire \VideoCtrl_1:MODIN1_2\[132] = \VideoCtrl_1:h_count_r_2\[12]
Removing Lhs of wire \VideoCtrl_1:MODULE_1:g2:a0:a_1\[133] = \VideoCtrl_1:MODIN1_1\[134]
Removing Lhs of wire \VideoCtrl_1:MODIN1_1\[134] = \VideoCtrl_1:h_count_r_1\[13]
Removing Lhs of wire \VideoCtrl_1:MODULE_1:g2:a0:a_0\[135] = \VideoCtrl_1:MODIN1_0\[136]
Removing Lhs of wire \VideoCtrl_1:MODIN1_0\[136] = \VideoCtrl_1:h_count_r_0\[14]
Removing Rhs of wire \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[171] = \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[172]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:a_9\[173] = line_count_9[72]
Removing Lhs of wire \VideoCtrl_1:MODIN2_9\[174] = line_count_9[72]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:a_8\[175] = line_count_8[73]
Removing Lhs of wire \VideoCtrl_1:MODIN2_8\[176] = line_count_8[73]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:a_7\[177] = line_count_7[74]
Removing Lhs of wire \VideoCtrl_1:MODIN2_7\[178] = line_count_7[74]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:a_6\[179] = line_count_6[75]
Removing Lhs of wire \VideoCtrl_1:MODIN2_6\[180] = line_count_6[75]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:a_5\[181] = line_count_5[76]
Removing Lhs of wire \VideoCtrl_1:MODIN2_5\[182] = line_count_5[76]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:a_4\[183] = line_count_4[77]
Removing Lhs of wire \VideoCtrl_1:MODIN2_4\[184] = line_count_4[77]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:a_3\[185] = line_count_3[78]
Removing Lhs of wire \VideoCtrl_1:MODIN2_3\[186] = line_count_3[78]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:a_2\[187] = line_count_2[79]
Removing Lhs of wire \VideoCtrl_1:MODIN2_2\[188] = line_count_2[79]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:a_1\[189] = line_count_1[80]
Removing Lhs of wire \VideoCtrl_1:MODIN2_1\[190] = line_count_1[80]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:a_0\[191] = line_count_0[81]
Removing Lhs of wire \VideoCtrl_1:MODIN2_0\[192] = line_count_0[81]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[224] = \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[171]
Removing Lhs of wire \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[225] = \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[171]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:a_9\[226] = \VideoCtrl_1:MODIN3_9\[227]
Removing Lhs of wire \VideoCtrl_1:MODIN3_9\[227] = \VideoCtrl_1:v_count_r_9\[29]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:a_8\[228] = \VideoCtrl_1:MODIN3_8\[229]
Removing Lhs of wire \VideoCtrl_1:MODIN3_8\[229] = \VideoCtrl_1:v_count_r_8\[30]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:a_7\[230] = \VideoCtrl_1:MODIN3_7\[231]
Removing Lhs of wire \VideoCtrl_1:MODIN3_7\[231] = \VideoCtrl_1:v_count_r_7\[31]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:a_6\[232] = \VideoCtrl_1:MODIN3_6\[233]
Removing Lhs of wire \VideoCtrl_1:MODIN3_6\[233] = \VideoCtrl_1:v_count_r_6\[32]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:a_5\[234] = \VideoCtrl_1:MODIN3_5\[235]
Removing Lhs of wire \VideoCtrl_1:MODIN3_5\[235] = \VideoCtrl_1:v_count_r_5\[33]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:a_4\[236] = \VideoCtrl_1:MODIN3_4\[237]
Removing Lhs of wire \VideoCtrl_1:MODIN3_4\[237] = \VideoCtrl_1:v_count_r_4\[34]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:a_3\[238] = \VideoCtrl_1:MODIN3_3\[239]
Removing Lhs of wire \VideoCtrl_1:MODIN3_3\[239] = \VideoCtrl_1:v_count_r_3\[35]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:a_2\[240] = \VideoCtrl_1:MODIN3_2\[241]
Removing Lhs of wire \VideoCtrl_1:MODIN3_2\[241] = \VideoCtrl_1:v_count_r_2\[36]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:a_1\[242] = \VideoCtrl_1:MODIN3_1\[243]
Removing Lhs of wire \VideoCtrl_1:MODIN3_1\[243] = \VideoCtrl_1:v_count_r_1\[37]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:a_0\[244] = \VideoCtrl_1:MODIN3_0\[245]
Removing Lhs of wire \VideoCtrl_1:MODIN3_0\[245] = \VideoCtrl_1:v_count_r_0\[38]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[277] = \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[171]
Removing Lhs of wire \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[278] = \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[171]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_31\[279] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_30\[280] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_29\[281] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_28\[282] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_27\[283] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_26\[284] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_25\[285] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_24\[286] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_23\[287] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_22\[288] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_21\[289] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_20\[290] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_19\[291] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_18\[292] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_17\[293] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_16\[294] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_15\[295] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_14\[296] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_13\[297] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_12\[298] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_11\[299] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_10\[300] = \VideoCtrl_1:h_count_r_10\[4]
Removing Lhs of wire \VideoCtrl_1:MODIN4_10\[301] = \VideoCtrl_1:h_count_r_10\[4]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_9\[302] = \VideoCtrl_1:h_count_r_9\[5]
Removing Lhs of wire \VideoCtrl_1:MODIN4_9\[303] = \VideoCtrl_1:h_count_r_9\[5]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_8\[304] = \VideoCtrl_1:h_count_r_8\[6]
Removing Lhs of wire \VideoCtrl_1:MODIN4_8\[305] = \VideoCtrl_1:h_count_r_8\[6]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_7\[306] = \VideoCtrl_1:h_count_r_7\[7]
Removing Lhs of wire \VideoCtrl_1:MODIN4_7\[307] = \VideoCtrl_1:h_count_r_7\[7]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_6\[308] = \VideoCtrl_1:h_count_r_6\[8]
Removing Lhs of wire \VideoCtrl_1:MODIN4_6\[309] = \VideoCtrl_1:h_count_r_6\[8]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_5\[310] = \VideoCtrl_1:h_count_r_5\[9]
Removing Lhs of wire \VideoCtrl_1:MODIN4_5\[311] = \VideoCtrl_1:h_count_r_5\[9]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_4\[312] = \VideoCtrl_1:h_count_r_4\[10]
Removing Lhs of wire \VideoCtrl_1:MODIN4_4\[313] = \VideoCtrl_1:h_count_r_4\[10]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_3\[314] = \VideoCtrl_1:h_count_r_3\[11]
Removing Lhs of wire \VideoCtrl_1:MODIN4_3\[315] = \VideoCtrl_1:h_count_r_3\[11]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_2\[316] = \VideoCtrl_1:h_count_r_2\[12]
Removing Lhs of wire \VideoCtrl_1:MODIN4_2\[317] = \VideoCtrl_1:h_count_r_2\[12]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_1\[318] = \VideoCtrl_1:h_count_r_1\[13]
Removing Lhs of wire \VideoCtrl_1:MODIN4_1\[319] = \VideoCtrl_1:h_count_r_1\[13]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:a_0\[320] = \VideoCtrl_1:h_count_r_0\[14]
Removing Lhs of wire \VideoCtrl_1:MODIN4_0\[321] = \VideoCtrl_1:h_count_r_0\[14]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_31\[322] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_30\[323] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_29\[324] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_28\[325] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_27\[326] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_26\[327] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_25\[328] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_24\[329] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_23\[330] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_22\[331] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_21\[332] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_20\[333] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_19\[334] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_18\[335] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_17\[336] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_16\[337] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_15\[338] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_14\[339] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_13\[340] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_12\[341] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_11\[342] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_10\[343] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_9\[344] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_8\[345] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_7\[346] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_6\[347] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_5\[348] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_4\[349] = \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[171]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_3\[350] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_2\[351] = Net_786[2]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_1\[352] = \VideoCtrl_1:MODULE_4:g2:a0:b_4\[349]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:b_0\[353] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_31\[354] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_30\[416]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_31\[354] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_30\[355] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_29\[415]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_30\[355] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_29\[356] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_28\[414]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_29\[356] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_28\[357] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_27\[413]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_28\[357] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_27\[358] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_26\[412]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_27\[358] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_26\[359] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_25\[411]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_26\[359] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_25\[360] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_24\[410]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_25\[360] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_24\[361] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_23\[409]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_24\[361] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_23\[362] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_22\[408]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_23\[362] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_22\[363] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_21\[407]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_22\[363] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_21\[364] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_20\[406]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_21\[364] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_20\[365] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_19\[405]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_20\[365] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_19\[366] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_18\[404]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_19\[366] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_18\[367] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_17\[403]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_18\[367] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_17\[368] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_16\[402]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_17\[368] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_16\[369] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_15\[401]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_16\[369] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_15\[370] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_14\[400]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_15\[370] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_14\[371] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_13\[399]
Removing Lhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_14\[371] = Net_786[2]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_13\[372] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_12\[398]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_12\[373] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_11\[397]
Removing Rhs of wire \VideoCtrl_1:MODULE_4:g2:a0:s_11\[374] = \VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_10\[396]
Removing Rhs of wire tmpOE__HSYNC_net_0[419] = \VideoCtrl_1:MODULE_4:g2:a0:b_4\[349]
Removing Lhs of wire zero[423] = Net_786[2]
Removing Lhs of wire one[424] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire tmpOE__VSYNC_net_0[427] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire tmpOE__VGA_G_net_2[434] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire tmpOE__VGA_G_net_1[435] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire tmpOE__VGA_G_net_0[436] = tmpOE__HSYNC_net_0[419]
Removing Rhs of wire rgb_out_1[437] = \mux_1:tmp__mux_1_reg_1\[479]
Removing Rhs of wire rgb_out_3[438] = \mux_1:tmp__mux_1_reg_3\[473]
Removing Lhs of wire tmpOE__VGA_R_net_2[448] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire tmpOE__VGA_R_net_1[449] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire tmpOE__VGA_R_net_0[450] = tmpOE__HSYNC_net_0[419]
Removing Rhs of wire rgb_out_2[451] = \mux_1:tmp__mux_1_reg_2\[476]
Removing Lhs of wire tmpOE__VGA_B_net_2[461] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire tmpOE__VGA_B_net_1[462] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire tmpOE__VGA_B_net_0[463] = tmpOE__HSYNC_net_0[419]
Removing Rhs of wire rgb_out_0[464] = \mux_1:tmp__mux_1_reg_0\[482]
Removing Lhs of wire Net_2660_3[474] = Net_786[2]
Removing Rhs of wire Net_1135_3[475] = \mux_3:tmp__mux_3_reg_3\[774]
Removing Lhs of wire Net_2660_2[477] = Net_786[2]
Removing Rhs of wire Net_1135_2[478] = \mux_3:tmp__mux_3_reg_2\[777]
Removing Lhs of wire Net_2660_1[480] = Net_786[2]
Removing Rhs of wire Net_1135_1[481] = \mux_3:tmp__mux_3_reg_1\[780]
Removing Lhs of wire Net_2660_0[483] = Net_786[2]
Removing Rhs of wire Net_1135_0[484] = \mux_3:tmp__mux_3_reg_0\[783]
Removing Lhs of wire Net_1135_0[484] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire tmpOE__DSI_CLK_IN_net_0[486] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire \DMA_OUT:clk\[494] = Net_786[2]
Removing Lhs of wire \DMA_OUT:rst\[495] = Net_786[2]
Removing Rhs of wire Net_957_7[496] = \DMA_OUT:control_out_7\[497]
Removing Rhs of wire Net_957_7[496] = \DMA_OUT:control_7\[513]
Removing Rhs of wire Net_957_6[498] = \DMA_OUT:control_out_6\[499]
Removing Rhs of wire Net_957_6[498] = \DMA_OUT:control_6\[514]
Removing Rhs of wire Net_957_5[500] = \DMA_OUT:control_out_5\[501]
Removing Rhs of wire Net_957_5[500] = \DMA_OUT:control_5\[515]
Removing Rhs of wire Net_957_4[502] = \DMA_OUT:control_out_4\[503]
Removing Rhs of wire Net_957_4[502] = \DMA_OUT:control_4\[516]
Removing Rhs of wire Net_957_3[504] = \DMA_OUT:control_out_3\[505]
Removing Rhs of wire Net_957_3[504] = \DMA_OUT:control_3\[517]
Removing Rhs of wire Net_957_2[506] = \DMA_OUT:control_out_2\[507]
Removing Rhs of wire Net_957_2[506] = \DMA_OUT:control_2\[518]
Removing Rhs of wire Net_957_1[508] = \DMA_OUT:control_out_1\[509]
Removing Rhs of wire Net_957_1[508] = \DMA_OUT:control_1\[519]
Removing Rhs of wire Net_957_0[510] = \DMA_OUT:control_out_0\[511]
Removing Rhs of wire Net_957_0[510] = \DMA_OUT:control_0\[520]
Removing Lhs of wire \LINE_CNT_LO:status_7\[521] = line_count_7[74]
Removing Lhs of wire \LINE_CNT_LO:status_6\[522] = line_count_6[75]
Removing Lhs of wire \LINE_CNT_LO:status_5\[523] = line_count_5[76]
Removing Lhs of wire \LINE_CNT_LO:status_4\[524] = line_count_4[77]
Removing Lhs of wire \LINE_CNT_LO:status_3\[525] = line_count_3[78]
Removing Lhs of wire \LINE_CNT_LO:status_2\[526] = line_count_2[79]
Removing Lhs of wire \LINE_CNT_LO:status_1\[527] = line_count_1[80]
Removing Lhs of wire \LINE_CNT_LO:status_0\[528] = line_count_0[81]
Removing Lhs of wire \LINE_CNT_HI:status_7\[530] = Net_786[2]
Removing Lhs of wire \LINE_CNT_HI:status_6\[531] = Net_786[2]
Removing Lhs of wire \LINE_CNT_HI:status_5\[532] = Net_786[2]
Removing Lhs of wire \LINE_CNT_HI:status_4\[533] = Net_786[2]
Removing Lhs of wire \LINE_CNT_HI:status_3\[534] = Net_786[2]
Removing Lhs of wire \LINE_CNT_HI:status_2\[535] = Net_786[2]
Removing Lhs of wire \LINE_CNT_HI:status_1\[536] = line_count_9[72]
Removing Lhs of wire \LINE_CNT_HI:status_0\[537] = line_count_8[73]
Removing Lhs of wire Net_2772_7[548] = cydff_1_7[540]
Removing Lhs of wire Net_2772_6[549] = cydff_1_6[541]
Removing Lhs of wire Net_2772_5[550] = cydff_1_5[542]
Removing Lhs of wire Net_2772_4[551] = cydff_1_4[543]
Removing Lhs of wire Net_2772_3[552] = cydff_1_3[544]
Removing Lhs of wire Net_2772_2[553] = cydff_1_2[545]
Removing Lhs of wire Net_2772_1[554] = cydff_1_1[546]
Removing Lhs of wire Net_2772_0[555] = cydff_1_0[547]
Removing Lhs of wire Net_2329[556] = tmpOE__HSYNC_net_0[419]
Removing Rhs of wire Net_2430[558] = cydff_3[992]
Removing Lhs of wire Net_1071[559] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire \PIXEL_SELECT:add_vi_vv_MODGEN_5_2\[560] = \PIXEL_SELECT:MODULE_5:g2:a0:s_2\[722]
Removing Lhs of wire \PIXEL_SELECT:add_vi_vv_MODGEN_5_1\[562] = \PIXEL_SELECT:MODULE_5:g2:a0:s_1\[723]
Removing Lhs of wire \PIXEL_SELECT:add_vi_vv_MODGEN_5_0\[564] = \PIXEL_SELECT:MODULE_5:g2:a0:s_0\[724]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_23\[605] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_22\[606] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_21\[607] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_20\[608] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_19\[609] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_18\[610] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_17\[611] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_16\[612] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_15\[613] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_14\[614] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_13\[615] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_12\[616] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_11\[617] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_10\[618] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_9\[619] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_8\[620] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_7\[621] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_6\[622] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_5\[623] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_4\[624] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_3\[625] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_2\[626] = \PIXEL_SELECT:MODIN5_2\[627]
Removing Lhs of wire \PIXEL_SELECT:MODIN5_2\[627] = Net_1085_2[557]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_1\[628] = \PIXEL_SELECT:MODIN5_1\[629]
Removing Lhs of wire \PIXEL_SELECT:MODIN5_1\[629] = Net_1085_1[561]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:a_0\[630] = \PIXEL_SELECT:MODIN5_0\[631]
Removing Lhs of wire \PIXEL_SELECT:MODIN5_0\[631] = Net_1085_0[563]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[762] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[763] = tmpOE__HSYNC_net_0[419]
Removing Rhs of wire pixel_bits_7[765] = cydff_5_7[995]
Removing Rhs of wire pixel_bits_6[766] = cydff_5_6[996]
Removing Rhs of wire pixel_bits_5[767] = cydff_5_5[997]
Removing Rhs of wire pixel_bits_4[768] = cydff_5_4[998]
Removing Rhs of wire pixel_bits_3[769] = cydff_5_3[999]
Removing Rhs of wire pixel_bits_2[770] = cydff_5_2[1000]
Removing Rhs of wire pixel_bits_1[771] = cydff_5_1[1001]
Removing Rhs of wire pixel_bits_0[772] = cydff_5_0[1002]
Removing Rhs of wire Net_1126[773] = \mux_2:tmp__mux_2_reg\[764]
Removing Lhs of wire Net_2334_3[775] = Net_786[2]
Removing Lhs of wire Net_2333_3[776] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire Net_2334_2[778] = Net_786[2]
Removing Lhs of wire Net_2333_2[779] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire Net_2334_1[781] = Net_786[2]
Removing Lhs of wire Net_2333_1[782] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire Net_2334_0[784] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire Net_2333_0[785] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_2\[790] = \FreqDiv_1:MODULE_6:g2:a0:s_2\[950]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_1\[791] = \FreqDiv_1:MODULE_6:g2:a0:s_1\[951]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_6_0\[792] = \FreqDiv_1:MODULE_6:g2:a0:s_0\[952]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_23\[833] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_22\[834] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_21\[835] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_20\[836] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_19\[837] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_18\[838] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_17\[839] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_16\[840] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_15\[841] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_14\[842] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_13\[843] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_12\[844] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_11\[845] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_10\[846] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_9\[847] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_8\[848] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_7\[849] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_6\[850] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_5\[851] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_4\[852] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_3\[853] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_2\[854] = \FreqDiv_1:MODIN6_2\[855]
Removing Lhs of wire \FreqDiv_1:MODIN6_2\[855] = \FreqDiv_1:count_2\[787]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_1\[856] = \FreqDiv_1:MODIN6_1\[857]
Removing Lhs of wire \FreqDiv_1:MODIN6_1\[857] = \FreqDiv_1:count_1\[788]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:a_0\[858] = \FreqDiv_1:MODIN6_0\[859]
Removing Lhs of wire \FreqDiv_1:MODIN6_0\[859] = \FreqDiv_1:count_0\[789]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[990] = tmpOE__HSYNC_net_0[419]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[991] = tmpOE__HSYNC_net_0[419]
Removing Rhs of wire Net_2279[993] = cydff_4[994]
Removing Lhs of wire cydff_1_7D[1044] = Net_957_7[496]
Removing Lhs of wire cydff_1_6D[1045] = Net_957_6[498]
Removing Lhs of wire cydff_1_5D[1046] = Net_957_5[500]
Removing Lhs of wire cydff_1_4D[1047] = Net_957_4[502]
Removing Lhs of wire cydff_1_3D[1048] = Net_957_3[504]
Removing Lhs of wire cydff_1_2D[1049] = Net_957_2[506]
Removing Lhs of wire cydff_1_1D[1050] = Net_957_1[508]
Removing Lhs of wire cydff_1_0D[1051] = Net_957_0[510]
Removing Lhs of wire cydff_3D[1059] = Net_2279[993]
Removing Lhs of wire cydff_4D[1060] = line_dma[82]
Removing Lhs of wire cydff_5_7D[1061] = cydff_1_7[540]
Removing Lhs of wire cydff_5_6D[1062] = cydff_1_6[541]
Removing Lhs of wire cydff_5_5D[1063] = cydff_1_5[542]
Removing Lhs of wire cydff_5_4D[1064] = cydff_1_4[543]
Removing Lhs of wire cydff_5_3D[1065] = cydff_1_3[544]
Removing Lhs of wire cydff_5_2D[1066] = cydff_1_2[545]
Removing Lhs of wire cydff_5_1D[1067] = cydff_1_1[546]
Removing Lhs of wire cydff_5_0D[1068] = cydff_1_0[547]

------------------------------------------------------
Aliased 0 equations, 426 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_786' (cost = 0):
Net_786 <=  ('0') ;

Note:  Expanding virtual equation for 'Net_211' (cost = 4):
Net_211 <= ((\VideoCtrl_1:h_state_r_1\ and \VideoCtrl_1:h_state_r_0\ and \VideoCtrl_1:v_state_r_1\ and \VideoCtrl_1:v_state_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_0\' (cost = 0):
\VideoCtrl_1:MODULE_4:g2:a0:s_0\ <= (\VideoCtrl_1:h_count_r_0\);

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:s_8\' (cost = 32):
\VideoCtrl_1:MODULE_1:g2:a0:s_8\ <= ((not \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoCtrl_1:h_count_r_8\)
	OR (not \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for 'tmpOE__HSYNC_net_0' (cost = 0):
tmpOE__HSYNC_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 3):
\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((line_count_8 and \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:s_8\' (cost = 2):
\VideoCtrl_1:MODULE_2:g2:a0:s_8\ <= ((not \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and line_count_8)
	OR (not line_count_8 and \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (line_count_0);

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:s_0\' (cost = 0):
\VideoCtrl_1:MODULE_2:g2:a0:s_0\ <= (not line_count_0);

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 3):
\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\VideoCtrl_1:v_count_r_8\ and \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:s_8\' (cost = 30):
\VideoCtrl_1:MODULE_3:g2:a0:s_8\ <= ((not \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoCtrl_1:v_count_r_8\)
	OR (not \VideoCtrl_1:v_count_r_8\ and \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VideoCtrl_1:v_count_r_0\);

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:s_0\' (cost = 0):
\VideoCtrl_1:MODULE_3:g2:a0:s_0\ <= (not \VideoCtrl_1:v_count_r_0\);

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_0\' (cost = 0):
\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_0\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1126' (cost = 72):
Net_1126 <= ((Net_1085_2 and Net_1085_1 and Net_1085_0 and pixel_bits_0)
	OR (not Net_1085_0 and Net_1085_2 and Net_1085_1 and pixel_bits_1)
	OR (not Net_1085_1 and Net_1085_2 and Net_1085_0 and pixel_bits_2)
	OR (not Net_1085_1 and not Net_1085_0 and Net_1085_2 and pixel_bits_3)
	OR (not Net_1085_2 and Net_1085_1 and Net_1085_0 and pixel_bits_4)
	OR (not Net_1085_2 and not Net_1085_0 and Net_1085_1 and pixel_bits_5)
	OR (not Net_1085_2 and not Net_1085_1 and Net_1085_0 and pixel_bits_6)
	OR (not Net_1085_2 and not Net_1085_1 and not Net_1085_0 and pixel_bits_7));

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_1085_0);

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:s_0\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:s_0\ <= (not Net_1085_0);

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_1\' (cost = 0):
\VideoCtrl_1:MODULE_4:g2:a0:s_1\ <= (not \VideoCtrl_1:h_count_r_1\);

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 4):
\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:s_9\' (cost = 51):
\VideoCtrl_1:MODULE_1:g2:a0:s_9\ <= ((not \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_9\)
	OR (not \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoCtrl_1:h_count_r_9\)
	OR (not \VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VideoCtrl_1:h_count_r_0\);

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\VideoCtrl_1:MODULE_1:g2:a0:s_0\ <= (not \VideoCtrl_1:h_count_r_0\);

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:s_9\' (cost = 3):
\VideoCtrl_1:MODULE_2:g2:a0:s_9\ <= ((not line_count_8 and line_count_9)
	OR (not \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and line_count_9)
	OR (not line_count_9 and line_count_8 and \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:s_1\' (cost = 2):
\VideoCtrl_1:MODULE_2:g2:a0:s_1\ <= ((not line_count_0 and line_count_1)
	OR (not line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:s_9\' (cost = 45):
\VideoCtrl_1:MODULE_3:g2:a0:s_9\ <= ((not \VideoCtrl_1:v_count_r_8\ and \VideoCtrl_1:v_count_r_9\)
	OR (not \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoCtrl_1:v_count_r_9\)
	OR (not \VideoCtrl_1:v_count_r_9\ and \VideoCtrl_1:v_count_r_8\ and \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:s_1\' (cost = 30):
\VideoCtrl_1:MODULE_3:g2:a0:s_1\ <= ((not \VideoCtrl_1:v_count_r_0\ and \VideoCtrl_1:v_count_r_1\)
	OR (not \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_3\' (cost = 7):
\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_3\ <= ((\VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_2\' (cost = 3):
\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_2\ <= ((\VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_1\' (cost = 0):
\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_1\ <= (\VideoCtrl_1:h_count_r_1\);

Note:  Expanding virtual equation for 'Net_1135_1' (cost = 8):
Net_1135_1 <= ((Net_1085_2 and Net_1085_1 and Net_1085_0 and pixel_bits_0)
	OR (not Net_1085_0 and Net_1085_2 and Net_1085_1 and pixel_bits_1)
	OR (not Net_1085_1 and Net_1085_2 and Net_1085_0 and pixel_bits_2)
	OR (not Net_1085_1 and not Net_1085_0 and Net_1085_2 and pixel_bits_3)
	OR (not Net_1085_2 and Net_1085_1 and Net_1085_0 and pixel_bits_4)
	OR (not Net_1085_2 and not Net_1085_0 and Net_1085_1 and pixel_bits_5)
	OR (not Net_1085_2 and not Net_1085_1 and Net_1085_0 and pixel_bits_6)
	OR (not Net_1085_2 and not Net_1085_1 and not Net_1085_0 and pixel_bits_7));

Note:  Expanding virtual equation for 'Net_1135_3' (cost = 8):
Net_1135_3 <= ((Net_1085_2 and Net_1085_1 and Net_1085_0 and pixel_bits_0)
	OR (not Net_1085_0 and Net_1085_2 and Net_1085_1 and pixel_bits_1)
	OR (not Net_1085_1 and Net_1085_2 and Net_1085_0 and pixel_bits_2)
	OR (not Net_1085_1 and not Net_1085_0 and Net_1085_2 and pixel_bits_3)
	OR (not Net_1085_2 and Net_1085_1 and Net_1085_0 and pixel_bits_4)
	OR (not Net_1085_2 and not Net_1085_0 and Net_1085_1 and pixel_bits_5)
	OR (not Net_1085_2 and not Net_1085_1 and Net_1085_0 and pixel_bits_6)
	OR (not Net_1085_2 and not Net_1085_1 and not Net_1085_0 and pixel_bits_7));

Note:  Expanding virtual equation for 'Net_1135_2' (cost = 8):
Net_1135_2 <= ((Net_1085_2 and Net_1085_1 and Net_1085_0 and pixel_bits_0)
	OR (not Net_1085_0 and Net_1085_2 and Net_1085_1 and pixel_bits_1)
	OR (not Net_1085_1 and Net_1085_2 and Net_1085_0 and pixel_bits_2)
	OR (not Net_1085_1 and not Net_1085_0 and Net_1085_2 and pixel_bits_3)
	OR (not Net_1085_2 and Net_1085_1 and Net_1085_0 and pixel_bits_4)
	OR (not Net_1085_2 and not Net_1085_0 and Net_1085_1 and pixel_bits_5)
	OR (not Net_1085_2 and not Net_1085_1 and Net_1085_0 and pixel_bits_6)
	OR (not Net_1085_2 and not Net_1085_1 and not Net_1085_0 and pixel_bits_7));

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_1085_1 and Net_1085_0));

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:s_1\' (cost = 2):
\PIXEL_SELECT:MODULE_5:g2:a0:s_1\ <= ((not Net_1085_0 and Net_1085_1)
	OR (not Net_1085_1 and Net_1085_0));

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_1085_2 and Net_1085_1 and Net_1085_0));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_1\' (cost = 6):
\FreqDiv_1:MODULE_6:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_4\' (cost = 4):
\VideoCtrl_1:MODULE_4:g2:a0:s_4\ <= ((not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_3\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_2\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_1\)
	OR (\VideoCtrl_1:h_count_r_4\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_3\' (cost = 9):
\VideoCtrl_1:MODULE_4:g2:a0:s_3\ <= ((not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_3\)
	OR (not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_3\)
	OR (not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_2\' (cost = 4):
\VideoCtrl_1:MODULE_4:g2:a0:s_2\ <= ((not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_2\)
	OR (not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:s_10\' (cost = 64):
\VideoCtrl_1:MODULE_1:g2:a0:s_10\ <= ((not \VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_10\)
	OR (not \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_10\)
	OR (not \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ and \VideoCtrl_1:h_count_r_10\)
	OR (not \VideoCtrl_1:h_count_r_10\ and \VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:s_1\' (cost = 34):
\VideoCtrl_1:MODULE_1:g2:a0:s_1\ <= ((not \VideoCtrl_1:h_count_r_0\ and \VideoCtrl_1:h_count_r_1\)
	OR (not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((line_count_2 and line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:s_2\' (cost = 3):
\VideoCtrl_1:MODULE_2:g2:a0:s_2\ <= ((not line_count_1 and line_count_2)
	OR (not line_count_0 and line_count_2)
	OR (not line_count_2 and line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:s_2\' (cost = 45):
\VideoCtrl_1:MODULE_3:g2:a0:s_2\ <= ((not \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_2\)
	OR (not \VideoCtrl_1:v_count_r_0\ and \VideoCtrl_1:v_count_r_2\)
	OR (not \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_6\' (cost = 52):
\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_6\ <= ((\VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (\VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_5\' (cost = 6):
\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_5\ <= ((\VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (\VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_4\' (cost = 5):
\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_4\ <= ((\VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR \VideoCtrl_1:h_count_r_4\);

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:s_2\' (cost = 3):
\PIXEL_SELECT:MODULE_5:g2:a0:s_2\ <= ((not Net_1085_1 and Net_1085_2)
	OR (not Net_1085_0 and Net_1085_2)
	OR (not Net_1085_2 and Net_1085_1 and Net_1085_0));

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:s_2\' (cost = 9):
\FreqDiv_1:MODULE_6:g2:a0:s_2\ <= ((not \FreqDiv_1:count_1\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_0\ and \FreqDiv_1:count_2\)
	OR (not \FreqDiv_1:count_2\ and \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_7\' (cost = 7):
\VideoCtrl_1:MODULE_4:g2:a0:s_7\ <= ((not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (not \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_6\' (cost = 6):
\VideoCtrl_1:MODULE_4:g2:a0:s_6\ <= ((not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_6\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_6\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_6\)
	OR (not \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_6\)
	OR (not \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (not \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_5\' (cost = 5):
\VideoCtrl_1:MODULE_4:g2:a0:s_5\ <= ((not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_5\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_5\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_5\)
	OR (not \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (not \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:s_2\' (cost = 48):
\VideoCtrl_1:MODULE_1:g2:a0:s_2\ <= ((not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_2\)
	OR (not \VideoCtrl_1:h_count_r_0\ and \VideoCtrl_1:h_count_r_2\)
	OR (not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((line_count_3 and line_count_2 and line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:s_3\' (cost = 4):
\VideoCtrl_1:MODULE_2:g2:a0:s_3\ <= ((not line_count_2 and line_count_3)
	OR (not line_count_1 and line_count_3)
	OR (not line_count_0 and line_count_3)
	OR (not line_count_3 and line_count_2 and line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:s_3\' (cost = 60):
\VideoCtrl_1:MODULE_3:g2:a0:s_3\ <= ((not \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_3\)
	OR (not \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_3\)
	OR (not \VideoCtrl_1:v_count_r_0\ and \VideoCtrl_1:v_count_r_3\)
	OR (not \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_9\' (cost = 48):
\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_9\ <= ((\VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (\VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_8\' (cost = 9):
\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_8\ <= ((\VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (\VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_7\' (cost = 8):
\VideoCtrl_1:MODULE_4:g2:a0:g1:z1:s0:g0:u0:c_7\ <= ((\VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (\VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_13\' (cost = 0):
\VideoCtrl_1:MODULE_4:g2:a0:s_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_12\' (cost = 0):
\VideoCtrl_1:MODULE_4:g2:a0:s_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_11\' (cost = 9):
\VideoCtrl_1:MODULE_4:g2:a0:s_11\ <= ((\VideoCtrl_1:h_count_r_10\ and \VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (\VideoCtrl_1:h_count_r_10\ and \VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_10\' (cost = 10):
\VideoCtrl_1:MODULE_4:g2:a0:s_10\ <= ((not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_10\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_10\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_10\)
	OR (not \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_10\)
	OR (not \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_10\)
	OR (not \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_10\)
	OR (not \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_10\)
	OR (not \VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_10\)
	OR (not \VideoCtrl_1:h_count_r_10\ and \VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (not \VideoCtrl_1:h_count_r_10\ and \VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_9\' (cost = 9):
\VideoCtrl_1:MODULE_4:g2:a0:s_9\ <= ((not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_9\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_9\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_9\)
	OR (not \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_9\)
	OR (not \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_9\)
	OR (not \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_9\)
	OR (not \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_9\)
	OR (not \VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (not \VideoCtrl_1:h_count_r_9\ and \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_4:g2:a0:s_8\' (cost = 8):
\VideoCtrl_1:MODULE_4:g2:a0:s_8\ <= ((not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_8\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_8\)
	OR (not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_8\)
	OR (not \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_8\)
	OR (not \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_8\)
	OR (not \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_8\)
	OR (not \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\)
	OR (not \VideoCtrl_1:h_count_r_8\ and \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:s_3\' (cost = 68):
\VideoCtrl_1:MODULE_1:g2:a0:s_3\ <= ((not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_3\)
	OR (not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_3\)
	OR (not \VideoCtrl_1:h_count_r_0\ and \VideoCtrl_1:h_count_r_3\)
	OR (not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((line_count_4 and line_count_3 and line_count_2 and line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:s_4\' (cost = 5):
\VideoCtrl_1:MODULE_2:g2:a0:s_4\ <= ((not line_count_3 and line_count_4)
	OR (not line_count_2 and line_count_4)
	OR (not line_count_1 and line_count_4)
	OR (not line_count_0 and line_count_4)
	OR (not line_count_4 and line_count_3 and line_count_2 and line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\VideoCtrl_1:v_count_r_4\ and \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:s_4\' (cost = 75):
\VideoCtrl_1:MODULE_3:g2:a0:s_4\ <= ((not \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_4\)
	OR (not \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_4\)
	OR (not \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_4\)
	OR (not \VideoCtrl_1:v_count_r_0\ and \VideoCtrl_1:v_count_r_4\)
	OR (not \VideoCtrl_1:v_count_r_4\ and \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Virtual signal line_dma with ( cost: 135 or cost_inv: 15)  > 90 or with size: 1 > 102 has been made a (soft) node.
line_dma <= ((not \VideoCtrl_1:h_state_r_0\ and not \VideoCtrl_1:h_count_r_10\ and not \VideoCtrl_1:h_count_r_9\ and not \VideoCtrl_1:h_count_r_8\ and not \VideoCtrl_1:h_count_r_7\ and not \VideoCtrl_1:h_count_r_5\ and not \VideoCtrl_1:h_count_r_4\ and not \VideoCtrl_1:h_count_r_3\ and not \VideoCtrl_1:h_count_r_0\ and \VideoCtrl_1:h_state_r_1\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:v_state_r_1\ and \VideoCtrl_1:v_state_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\VideoCtrl_1:h_count_r_4\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:s_4\' (cost = 80):
\VideoCtrl_1:MODULE_1:g2:a0:s_4\ <= ((not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_4\)
	OR (not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_4\)
	OR (not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_4\)
	OR (not \VideoCtrl_1:h_count_r_0\ and \VideoCtrl_1:h_count_r_4\)
	OR (not \VideoCtrl_1:h_count_r_4\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((line_count_5 and line_count_4 and line_count_3 and line_count_2 and line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:s_5\' (cost = 6):
\VideoCtrl_1:MODULE_2:g2:a0:s_5\ <= ((not line_count_4 and line_count_5)
	OR (not line_count_3 and line_count_5)
	OR (not line_count_2 and line_count_5)
	OR (not line_count_1 and line_count_5)
	OR (not line_count_0 and line_count_5)
	OR (not line_count_5 and line_count_4 and line_count_3 and line_count_2 and line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\VideoCtrl_1:v_count_r_5\ and \VideoCtrl_1:v_count_r_4\ and \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:s_5\' (cost = 90):
\VideoCtrl_1:MODULE_3:g2:a0:s_5\ <= ((not \VideoCtrl_1:v_count_r_4\ and \VideoCtrl_1:v_count_r_5\)
	OR (not \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_5\)
	OR (not \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_5\)
	OR (not \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_5\)
	OR (not \VideoCtrl_1:v_count_r_0\ and \VideoCtrl_1:v_count_r_5\)
	OR (not \VideoCtrl_1:v_count_r_5\ and \VideoCtrl_1:v_count_r_4\ and \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Virtual signal \VideoCtrl_1:MODULE_1:g2:a0:s_5\ with ( cost: 102 or cost_inv: -1)  > 90 or with size: 6 > 102 has been made a (soft) node.
\VideoCtrl_1:MODULE_1:g2:a0:s_5\ <= ((not \VideoCtrl_1:h_count_r_4\ and \VideoCtrl_1:h_count_r_5\)
	OR (not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_5\)
	OR (not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_5\)
	OR (not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_5\)
	OR (not \VideoCtrl_1:h_count_r_0\ and \VideoCtrl_1:h_count_r_5\)
	OR (not \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((line_count_6 and line_count_5 and line_count_4 and line_count_3 and line_count_2 and line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:s_6\' (cost = 7):
\VideoCtrl_1:MODULE_2:g2:a0:s_6\ <= ((not line_count_5 and line_count_6)
	OR (not line_count_4 and line_count_6)
	OR (not line_count_3 and line_count_6)
	OR (not line_count_2 and line_count_6)
	OR (not line_count_1 and line_count_6)
	OR (not line_count_0 and line_count_6)
	OR (not line_count_6 and line_count_5 and line_count_4 and line_count_3 and line_count_2 and line_count_1 and line_count_0));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\VideoCtrl_1:v_count_r_6\ and \VideoCtrl_1:v_count_r_5\ and \VideoCtrl_1:v_count_r_4\ and \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Virtual signal \VideoCtrl_1:MODULE_3:g2:a0:s_6\ with ( cost: 105 or cost_inv: -1)  > 90 or with size: 7 > 102 has been made a (soft) node.
\VideoCtrl_1:MODULE_3:g2:a0:s_6\ <= ((not \VideoCtrl_1:v_count_r_5\ and \VideoCtrl_1:v_count_r_6\)
	OR (not \VideoCtrl_1:v_count_r_4\ and \VideoCtrl_1:v_count_r_6\)
	OR (not \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_6\)
	OR (not \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_6\)
	OR (not \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_6\)
	OR (not \VideoCtrl_1:v_count_r_0\ and \VideoCtrl_1:v_count_r_6\)
	OR (not \VideoCtrl_1:v_count_r_6\ and \VideoCtrl_1:v_count_r_5\ and \VideoCtrl_1:v_count_r_4\ and \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Virtual signal \VideoCtrl_1:MODULE_1:g2:a0:s_6\ with ( cost: 112 or cost_inv: -1)  > 90 or with size: 7 > 102 has been made a (soft) node.
\VideoCtrl_1:MODULE_1:g2:a0:s_6\ <= ((not \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_6\)
	OR (not \VideoCtrl_1:h_count_r_4\ and \VideoCtrl_1:h_count_r_6\)
	OR (not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_6\)
	OR (not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_6\)
	OR (not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_6\)
	OR (not \VideoCtrl_1:h_count_r_0\ and \VideoCtrl_1:h_count_r_6\)
	OR (not \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));

Note:  Expanding virtual equation for '\VideoCtrl_1:MODULE_2:g2:a0:s_7\' (cost = 8):
\VideoCtrl_1:MODULE_2:g2:a0:s_7\ <= ((not line_count_6 and line_count_7)
	OR (not line_count_5 and line_count_7)
	OR (not line_count_4 and line_count_7)
	OR (not line_count_3 and line_count_7)
	OR (not line_count_2 and line_count_7)
	OR (not line_count_1 and line_count_7)
	OR (not line_count_0 and line_count_7)
	OR (not line_count_7 and line_count_6 and line_count_5 and line_count_4 and line_count_3 and line_count_2 and line_count_1 and line_count_0));

Note:  Virtual signal \VideoCtrl_1:MODULE_3:g2:a0:s_7\ with ( cost: 120 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
\VideoCtrl_1:MODULE_3:g2:a0:s_7\ <= ((not \VideoCtrl_1:v_count_r_6\ and \VideoCtrl_1:v_count_r_7\)
	OR (not \VideoCtrl_1:v_count_r_5\ and \VideoCtrl_1:v_count_r_7\)
	OR (not \VideoCtrl_1:v_count_r_4\ and \VideoCtrl_1:v_count_r_7\)
	OR (not \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_7\)
	OR (not \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_7\)
	OR (not \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_7\)
	OR (not \VideoCtrl_1:v_count_r_0\ and \VideoCtrl_1:v_count_r_7\)
	OR (not \VideoCtrl_1:v_count_r_7\ and \VideoCtrl_1:v_count_r_6\ and \VideoCtrl_1:v_count_r_5\ and \VideoCtrl_1:v_count_r_4\ and \VideoCtrl_1:v_count_r_3\ and \VideoCtrl_1:v_count_r_2\ and \VideoCtrl_1:v_count_r_1\ and \VideoCtrl_1:v_count_r_0\));


Substituting virtuals - pass 9:

Note:  Virtual signal \VideoCtrl_1:MODULE_1:g2:a0:s_7\ with ( cost: 136 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
\VideoCtrl_1:MODULE_1:g2:a0:s_7\ <= ((not \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_4\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_0\ and \VideoCtrl_1:h_count_r_7\)
	OR (not \VideoCtrl_1:h_count_r_7\ and \VideoCtrl_1:h_count_r_6\ and \VideoCtrl_1:h_count_r_5\ and \VideoCtrl_1:h_count_r_4\ and \VideoCtrl_1:h_count_r_3\ and \VideoCtrl_1:h_count_r_2\ and \VideoCtrl_1:h_count_r_1\ and \VideoCtrl_1:h_count_r_0\));


Substituting virtuals - pass 10:


----------------------------------------------------------
Circuit simplification results:

	Expanded 130 signals.
	Turned 6 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing rgb_out_3 to rgb_out_1
Aliasing rgb_out_2 to rgb_out_1
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_786
Aliasing \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_786
Aliasing \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_786
Removing Lhs of wire rgb_out_3[438] = rgb_out_1[437]
Removing Lhs of wire rgb_out_2[451] = rgb_out_1[437]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[733] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[743] = Net_786[2]
Removing Lhs of wire \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[753] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[961] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[971] = Net_786[2]
Removing Lhs of wire \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[981] = Net_786[2]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\PSoC5LPVGA.cyprj" -dcpsoc3 PSoC5LPVGA.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.182ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.410, Family: PSoC3, Started at: Monday, 11 January 2016 00:03:02
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Miguel\Documents\PSoC Creator\VideoWorkspace\PSoC5LPVGA.cydsn\PSoC5LPVGA.cyprj -d CY8C5888LTI-LP097 PSoC5LPVGA.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_786
    Removed wire end \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_786
    Removed wire end \PIXEL_SELECT:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_786
    Removed wire end \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_786
    Removed wire end \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_786
    Removed wire end \FreqDiv_1:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_786
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PIXEL_CLK'. Fanout=46, Signal=Net_40
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_1811:macrocell.q
        Effective Clock: PIXEL_CLK
        Enable Signal: Net_1811:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_2279_split, Duplicate of line_dma_split 
    MacroCell: Name=Net_2279_split, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\ * 
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\
        );
        Output = Net_2279_split (fanout=1)

    Removing \FreqDiv_1:not_last_reset_split\, Duplicate of line_dma_split 
    MacroCell: Name=\FreqDiv_1:not_last_reset_split\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\ * 
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\
        );
        Output = \FreqDiv_1:not_last_reset_split\ (fanout=1)

    Removing \VideoCtrl_1:v_count_r_2_split\, Duplicate of Net_787 
    MacroCell: Name=\VideoCtrl_1:v_count_r_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_2_split\ (fanout=1)

    Removing \VideoCtrl_1:v_count_r_7_split\, Duplicate of \VideoCtrl_1:v_count_r_8_split\ 
    MacroCell: Name=\VideoCtrl_1:v_count_r_7_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + !\VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * !\VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              \VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * \VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              \VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_7_split\ (fanout=1)

    Removing \VideoCtrl_1:v_count_r_6_split\, Duplicate of \VideoCtrl_1:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoCtrl_1:v_count_r_6_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\
        );
        Output = \VideoCtrl_1:v_count_r_6_split\ (fanout=1)

    Removing \VideoCtrl_1:v_state_r_0_split_3\, Duplicate of \VideoCtrl_1:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoCtrl_1:v_state_r_0_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\
        );
        Output = \VideoCtrl_1:v_state_r_0_split_3\ (fanout=1)

    Removing \VideoCtrl_1:v_state_r_0_split_2\, Duplicate of \VideoCtrl_1:v_state_r_1_split_1\ 
    MacroCell: Name=\VideoCtrl_1:v_state_r_0_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\
        );
        Output = \VideoCtrl_1:v_state_r_0_split_2\ (fanout=1)

    Removing \VideoCtrl_1:v_state_r_0_split_1\, Duplicate of \VideoCtrl_1:v_state_r_1_split\ 
    MacroCell: Name=\VideoCtrl_1:v_state_r_0_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\
        );
        Output = \VideoCtrl_1:v_state_r_0_split_1\ (fanout=1)

    Removing \VideoCtrl_1:v_state_r_0_split\, Duplicate of \VideoCtrl_1:v_state_r_1_split\ 
    MacroCell: Name=\VideoCtrl_1:v_state_r_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\
        );
        Output = \VideoCtrl_1:v_state_r_0_split\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_3_split\, Duplicate of \VideoCtrl_1:h_count_r_5_split\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_3_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_3_split\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_0_split\, Duplicate of \VideoCtrl_1:h_count_r_5_split\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_state_r_0_split\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_8_split\, Duplicate of \VideoCtrl_1:h_count_r_5_split\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_8_split\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_7_split\, Duplicate of \VideoCtrl_1:h_count_r_5_split\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_7_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_7_split\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_6_split\, Duplicate of \VideoCtrl_1:h_count_r_5_split\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_6_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_6_split\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_1_split\, Duplicate of \VideoCtrl_1:h_count_r_5_split_1\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_state_r_1_split\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_0_split_1\, Duplicate of \VideoCtrl_1:h_count_r_5_split_1\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_0_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_state_r_0_split_1\ (fanout=1)

    Removing Net_1466, Duplicate of \VideoCtrl_1:h_count_r_5_split_1\ 
    MacroCell: Name=Net_1466, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = Net_1466 (fanout=1)

    Removing \VideoCtrl_1:h_count_r_8_split_1\, Duplicate of \VideoCtrl_1:h_count_r_5_split_1\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_8_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_8_split_1\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_7_split_1\, Duplicate of \VideoCtrl_1:h_count_r_5_split_1\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_7_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_7_split_1\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_6_split_1\, Duplicate of \VideoCtrl_1:h_count_r_5_split_1\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_6_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_6_split_1\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_3_split_1\, Duplicate of \VideoCtrl_1:h_count_r_5_split_2\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_3_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_3_split_1\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_4_split\, Duplicate of \VideoCtrl_1:h_count_r_5_split_2\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_4_split\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_0_split_2\, Duplicate of \VideoCtrl_1:h_count_r_5_split_2\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_0_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_state_r_0_split_2\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_8_split_2\, Duplicate of \VideoCtrl_1:h_count_r_5_split_2\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_8_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_8_split_2\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_7_split_2\, Duplicate of \VideoCtrl_1:h_count_r_5_split_2\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_7_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_7_split_2\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_6_split_2\, Duplicate of \VideoCtrl_1:h_count_r_5_split_2\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_6_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_6_split_2\ (fanout=1)

    Removing \VideoCtrl_1:newline_r_split\, Duplicate of \VideoCtrl_1:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoCtrl_1:newline_r_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:newline_r_split\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_1_split_1\, Duplicate of \VideoCtrl_1:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_1_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_state_r_1_split_1\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_0_split_3\, Duplicate of \VideoCtrl_1:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_0_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_state_r_0_split_3\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_9_split\, Duplicate of \VideoCtrl_1:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_9_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_9_split\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_8_split_3\, Duplicate of \VideoCtrl_1:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_8_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_8_split_3\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_7_split_3\, Duplicate of \VideoCtrl_1:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_7_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_7_split_3\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_6_split_3\, Duplicate of \VideoCtrl_1:h_count_r_5_split_3\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_6_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_6_split_3\ (fanout=1)

    Removing \VideoCtrl_1:v_state_r_0_split_5\, Duplicate of \VideoCtrl_1:v_state_r_1_split_3\ 
    MacroCell: Name=\VideoCtrl_1:v_state_r_0_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_state_r_0\ * !\VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              !\VideoCtrl_1:v_count_r_4\ * !\VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_state_r_1_split\
        );
        Output = \VideoCtrl_1:v_state_r_0_split_5\ (fanout=1)

    Removing \VideoCtrl_1:v_count_r_6_split_1\, Duplicate of \VideoCtrl_1:v_state_r_1_split_2\ 
    MacroCell: Name=\VideoCtrl_1:v_count_r_6_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_state_r_0\ * \VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * \VideoCtrl_1:v_count_r_3\ * 
              !\VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_state_r_1_split_1\
        );
        Output = \VideoCtrl_1:v_count_r_6_split_1\ (fanout=1)

    Removing \VideoCtrl_1:v_state_r_0_split_4\, Duplicate of \VideoCtrl_1:v_state_r_1_split_2\ 
    MacroCell: Name=\VideoCtrl_1:v_state_r_0_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_state_r_0\ * \VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * \VideoCtrl_1:v_count_r_3\ * 
              !\VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_state_r_1_split_1\
        );
        Output = \VideoCtrl_1:v_state_r_0_split_4\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_5_split_5\, Duplicate of \VideoCtrl_1:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_5_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * \VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_1\
        );
        Output = \VideoCtrl_1:h_count_r_5_split_5\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_1_split_3\, Duplicate of \VideoCtrl_1:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_1_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * \VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_1\
        );
        Output = \VideoCtrl_1:h_state_r_1_split_3\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_0_split_5\, Duplicate of \VideoCtrl_1:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_0_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * \VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_1\
        );
        Output = \VideoCtrl_1:h_state_r_0_split_5\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_8_split_5\, Duplicate of \VideoCtrl_1:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_8_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * \VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_1\
        );
        Output = \VideoCtrl_1:h_count_r_8_split_5\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_7_split_5\, Duplicate of \VideoCtrl_1:h_count_r_6_split_5\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_7_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * \VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_1\
        );
        Output = \VideoCtrl_1:h_count_r_7_split_5\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_5_split_6\, Duplicate of \VideoCtrl_1:h_count_r_6_split_6\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_5_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_2\
        );
        Output = \VideoCtrl_1:h_count_r_5_split_6\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_0_split_6\, Duplicate of \VideoCtrl_1:h_count_r_6_split_6\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_0_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_2\
        );
        Output = \VideoCtrl_1:h_state_r_0_split_6\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_8_split_6\, Duplicate of \VideoCtrl_1:h_count_r_6_split_6\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_8_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_2\
        );
        Output = \VideoCtrl_1:h_count_r_8_split_6\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_7_split_6\, Duplicate of \VideoCtrl_1:h_count_r_6_split_6\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_7_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_2\
        );
        Output = \VideoCtrl_1:h_count_r_7_split_6\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_3_split_3\, Duplicate of \VideoCtrl_1:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_3_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split\
        );
        Output = \VideoCtrl_1:h_count_r_3_split_3\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_5_split_7\, Duplicate of \VideoCtrl_1:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_5_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split\
        );
        Output = \VideoCtrl_1:h_count_r_5_split_7\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_0_split_7\, Duplicate of \VideoCtrl_1:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_0_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split\
        );
        Output = \VideoCtrl_1:h_state_r_0_split_7\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_8_split_7\, Duplicate of \VideoCtrl_1:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_8_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split\
        );
        Output = \VideoCtrl_1:h_count_r_8_split_7\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_7_split_7\, Duplicate of \VideoCtrl_1:h_count_r_6_split_7\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_7_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split\
        );
        Output = \VideoCtrl_1:h_count_r_7_split_7\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_1_split_2\, Duplicate of \VideoCtrl_1:h_count_r_5_split_4\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_1_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * \VideoCtrl_1:h_count_r_9\ * 
              \VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_3\
        );
        Output = \VideoCtrl_1:h_state_r_1_split_2\ (fanout=1)

    Removing \VideoCtrl_1:h_state_r_0_split_4\, Duplicate of \VideoCtrl_1:h_count_r_5_split_4\ 
    MacroCell: Name=\VideoCtrl_1:h_state_r_0_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * \VideoCtrl_1:h_count_r_9\ * 
              \VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_3\
        );
        Output = \VideoCtrl_1:h_state_r_0_split_4\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_9_split_1\, Duplicate of \VideoCtrl_1:h_count_r_5_split_4\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_9_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * \VideoCtrl_1:h_count_r_9\ * 
              \VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_3\
        );
        Output = \VideoCtrl_1:h_count_r_9_split_1\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_8_split_4\, Duplicate of \VideoCtrl_1:h_count_r_5_split_4\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_8_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * \VideoCtrl_1:h_count_r_9\ * 
              \VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_3\
        );
        Output = \VideoCtrl_1:h_count_r_8_split_4\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_7_split_4\, Duplicate of \VideoCtrl_1:h_count_r_5_split_4\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_7_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * \VideoCtrl_1:h_count_r_9\ * 
              \VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_3\
        );
        Output = \VideoCtrl_1:h_count_r_7_split_4\ (fanout=1)

    Removing \VideoCtrl_1:h_count_r_6_split_4\, Duplicate of \VideoCtrl_1:h_count_r_5_split_4\ 
    MacroCell: Name=\VideoCtrl_1:h_count_r_6_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * \VideoCtrl_1:h_count_r_9\ * 
              \VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_3\
        );
        Output = \VideoCtrl_1:h_count_r_6_split_4\ (fanout=1)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = HSYNC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HSYNC(0)__PA ,
            input => \VideoCtrl_1:h_count_r_5_split_1\ ,
            pad => HSYNC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VSYNC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSYNC(0)__PA ,
            input => Net_787 ,
            pad => VSYNC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_G(0)__PA ,
            input => rgb_out_1 ,
            pad => VGA_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_G(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_G(1)__PA ,
            input => rgb_out_1 ,
            pad => VGA_G(1)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_G(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_G(2)__PA ,
            input => rgb_out_1 ,
            pad => VGA_G(2)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_R(0)__PA ,
            input => rgb_out_1 ,
            pad => VGA_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_R(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_R(1)__PA ,
            input => rgb_out_1 ,
            pad => VGA_R(1)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_R(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_R(2)__PA ,
            input => rgb_out_1 ,
            pad => VGA_R(2)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_B(0)__PA ,
            input => rgb_out_0 ,
            pad => VGA_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_B(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_B(1)__PA ,
            input => rgb_out_1 ,
            pad => VGA_B(1)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA_B(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA_B(2)__PA ,
            input => rgb_out_0 ,
            pad => VGA_B(2)_PAD );
        Properties:
        {
        }

    Pin : Name = DSI_CLK_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DSI_CLK_IN(0)__PA ,
            fb => dsi_clock_in ,
            pad => DSI_CLK_IN(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=line_dma_split, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\ * 
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\
        );
        Output = line_dma_split (fanout=3)

    MacroCell: Name=\VideoCtrl_1:h_count_r_5_split_4\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * \VideoCtrl_1:h_count_r_9\ * 
              \VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_3\
        );
        Output = \VideoCtrl_1:h_count_r_5_split_4\ (fanout=7)

    MacroCell: Name=\VideoCtrl_1:h_count_r_5_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_5_split_3\ (fanout=2)

    MacroCell: Name=\VideoCtrl_1:h_count_r_5_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_5_split_2\ (fanout=3)

    MacroCell: Name=\VideoCtrl_1:h_count_r_5_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_5_split_1\ (fanout=2)

    MacroCell: Name=\VideoCtrl_1:h_count_r_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_5_split\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:h_count_r_6_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split\
        );
        Output = \VideoCtrl_1:h_count_r_6_split_7\ (fanout=6)

    MacroCell: Name=\VideoCtrl_1:h_count_r_6_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_2\
        );
        Output = \VideoCtrl_1:h_count_r_6_split_6\ (fanout=5)

    MacroCell: Name=\VideoCtrl_1:h_count_r_6_split_5\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * \VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_1\
        );
        Output = \VideoCtrl_1:h_count_r_6_split_5\ (fanout=6)

    MacroCell: Name=\VideoCtrl_1:h_count_r_10_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\
            + !\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \VideoCtrl_1:h_count_r_10_split\ (fanout=1)

    MacroCell: Name=Net_787, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\
        );
        Output = Net_787 (fanout=2)

    MacroCell: Name=line_dma, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              \VideoCtrl_1:h_count_r_2\ * \VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_dma_split
        );
        Output = line_dma (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_count_r_7\ * \VideoCtrl_1:h_count_r_6\ * 
              \VideoCtrl_1:h_count_r_5\ * \VideoCtrl_1:h_count_r_4\ * 
              \VideoCtrl_1:h_count_r_3\ * \VideoCtrl_1:h_count_r_2\ * 
              \VideoCtrl_1:h_count_r_1\ * \VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=\VideoCtrl_1:MODULE_1:g2:a0:s_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoCtrl_1:h_count_r_7\ * \VideoCtrl_1:h_count_r_6\ * 
              \VideoCtrl_1:h_count_r_5\ * \VideoCtrl_1:h_count_r_4\ * 
              \VideoCtrl_1:h_count_r_3\ * \VideoCtrl_1:h_count_r_2\ * 
              \VideoCtrl_1:h_count_r_1\ * \VideoCtrl_1:h_count_r_0\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_6\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_5\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_4\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_3\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_2\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_1\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_1:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoCtrl_1:MODULE_1:g2:a0:s_6\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              \VideoCtrl_1:h_count_r_2\ * \VideoCtrl_1:h_count_r_1\ * 
              \VideoCtrl_1:h_count_r_0\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_4\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_3\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_2\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_1\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_1:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoCtrl_1:MODULE_1:g2:a0:s_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\VideoCtrl_1:h_count_r_5\ * \VideoCtrl_1:h_count_r_4\ * 
              \VideoCtrl_1:h_count_r_3\ * \VideoCtrl_1:h_count_r_2\ * 
              \VideoCtrl_1:h_count_r_1\ * \VideoCtrl_1:h_count_r_0\
            + \VideoCtrl_1:h_count_r_5\ * !\VideoCtrl_1:h_count_r_4\
            + \VideoCtrl_1:h_count_r_5\ * !\VideoCtrl_1:h_count_r_3\
            + \VideoCtrl_1:h_count_r_5\ * !\VideoCtrl_1:h_count_r_2\
            + \VideoCtrl_1:h_count_r_5\ * !\VideoCtrl_1:h_count_r_1\
            + \VideoCtrl_1:h_count_r_5\ * !\VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_1:g2:a0:s_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              line_count_7 * line_count_6 * line_count_5 * line_count_4 * 
              line_count_3 * line_count_2 * line_count_1 * line_count_0
        );
        Output = \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_count_r_7\ * \VideoCtrl_1:v_count_r_6\ * 
              \VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              \VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=\VideoCtrl_1:MODULE_3:g2:a0:s_7\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoCtrl_1:v_count_r_7\ * \VideoCtrl_1:v_count_r_6\ * 
              \VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              \VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_5\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_4\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_3\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_2\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_1\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_3:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\VideoCtrl_1:MODULE_3:g2:a0:s_6\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoCtrl_1:v_count_r_6\ * \VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * \VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * \VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_4\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_3\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_2\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_1\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_3:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=rgb_out_1, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !Net_1085_2 * !Net_1085_1 * !Net_1085_0 * pixel_bits_7
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !Net_1085_2 * !Net_1085_1 * Net_1085_0 * pixel_bits_6
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !Net_1085_2 * Net_1085_1 * !Net_1085_0 * pixel_bits_5
            + rgb_out_1_split
        );
        Output = rgb_out_1 (fanout=7)

    MacroCell: Name=rgb_out_0, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\
        );
        Output = rgb_out_0 (fanout=2)

    MacroCell: Name=rgb_out_1_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !Net_1085_2 * Net_1085_1 * Net_1085_0 * pixel_bits_4
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              Net_1085_2 * !Net_1085_1 * !Net_1085_0 * pixel_bits_3
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              Net_1085_2 * !Net_1085_1 * Net_1085_0 * pixel_bits_2
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              Net_1085_2 * Net_1085_1 * !Net_1085_0 * pixel_bits_1
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              Net_1085_2 * Net_1085_1 * Net_1085_0 * pixel_bits_0
        );
        Output = rgb_out_1_split (fanout=1)

    MacroCell: Name=\VideoCtrl_1:h_state_r_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_state_r_1\ (fanout=9)

    MacroCell: Name=\VideoCtrl_1:h_state_r_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_state_r_0\ (fanout=9)

    MacroCell: Name=\VideoCtrl_1:h_count_r_10\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_count_r_9\ * \VideoCtrl_1:h_count_r_8\ * 
              !\VideoCtrl_1:h_count_r_10_split\
        );
        Output = \VideoCtrl_1:h_count_r_10\ (fanout=9)

    MacroCell: Name=\VideoCtrl_1:h_count_r_9\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoCtrl_1:h_count_r_8\ * 
              \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_count_r_9\ (fanout=9)

    MacroCell: Name=\VideoCtrl_1:h_count_r_8\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:h_count_r_8\ * 
              \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
            + \VideoCtrl_1:h_count_r_8\ * 
              !\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_count_r_8\ (fanout=13)

    MacroCell: Name=\VideoCtrl_1:h_count_r_7\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:MODULE_1:g2:a0:s_7\ * 
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_count_r_7\ (fanout=13)

    MacroCell: Name=\VideoCtrl_1:h_count_r_6\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:MODULE_1:g2:a0:s_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_count_r_6\ (fanout=14)

    MacroCell: Name=\VideoCtrl_1:h_count_r_5\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:MODULE_1:g2:a0:s_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_count_r_5\ (fanout=15)

    MacroCell: Name=\VideoCtrl_1:h_count_r_4\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_2\
            + \VideoCtrl_1:h_count_r_3\ * \VideoCtrl_1:h_count_r_2\ * 
              \VideoCtrl_1:h_count_r_1\ * \VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_4\ (fanout=15)

    MacroCell: Name=\VideoCtrl_1:h_count_r_3\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_3_split_2\
        );
        Output = \VideoCtrl_1:h_count_r_3\ (fanout=15)

    MacroCell: Name=\VideoCtrl_1:h_count_r_2\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_count_r_1\ * \VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_2\ (fanout=15)

    MacroCell: Name=\VideoCtrl_1:h_count_r_1\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_1\ (fanout=16)

    MacroCell: Name=\VideoCtrl_1:h_count_r_0\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \VideoCtrl_1:h_count_r_0\ (fanout=17)

    MacroCell: Name=\VideoCtrl_1:newline_r\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * \VideoCtrl_1:h_count_r_9\ * 
              \VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_3\
        );
        Output = \VideoCtrl_1:newline_r\ (fanout=26)

    MacroCell: Name=\VideoCtrl_1:v_state_r_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:v_state_r_1_split_2\ * 
              !\VideoCtrl_1:v_state_r_1_split_3\
        );
        Output = \VideoCtrl_1:v_state_r_1\ (fanout=28)

    MacroCell: Name=\VideoCtrl_1:v_state_r_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:v_state_r_1_split_2\ * 
              !\VideoCtrl_1:v_state_r_1_split_3\ * 
              !\VideoCtrl_1:v_state_r_0_split_6\ * 
              !\VideoCtrl_1:v_state_r_0_split_7\
        );
        Output = \VideoCtrl_1:v_state_r_0\ (fanout=30)

    MacroCell: Name=\VideoCtrl_1:v_count_r_9\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_8\ * 
              \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoCtrl_1:v_count_r_9_split_1\
        );
        Output = \VideoCtrl_1:v_count_r_9\ (fanout=14)

    MacroCell: Name=\VideoCtrl_1:v_count_r_8\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * 
              \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoCtrl_1:v_count_r_8_split\
        );
        Output = \VideoCtrl_1:v_count_r_8\ (fanout=15)

    MacroCell: Name=\VideoCtrl_1:v_count_r_7\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_8_split\
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:MODULE_3:g2:a0:s_7\ * 
              !\VideoCtrl_1:v_count_r_8_split\
        );
        Output = \VideoCtrl_1:v_count_r_7\ (fanout=17)

    MacroCell: Name=\VideoCtrl_1:v_count_r_6\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_state_r_1_split_2\ * 
              !\VideoCtrl_1:v_count_r_6_split_2\
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:MODULE_3:g2:a0:s_6\ * 
              !\VideoCtrl_1:v_state_r_1_split_2\ * 
              !\VideoCtrl_1:v_count_r_6_split_2\
        );
        Output = \VideoCtrl_1:v_count_r_6\ (fanout=18)

    MacroCell: Name=\VideoCtrl_1:v_count_r_5\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_4\ * 
              \VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_5\ (fanout=17)

    MacroCell: Name=\VideoCtrl_1:v_count_r_4\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * \VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_count_r_4_split_1\
            + \VideoCtrl_1:v_count_r_4_split_2\
        );
        Output = \VideoCtrl_1:v_count_r_4\ (fanout=18)

    MacroCell: Name=\VideoCtrl_1:v_count_r_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_count_r_3\
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * \VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_count_r_3_split\
            + \VideoCtrl_1:v_count_r_3_split_1\
        );
        Output = \VideoCtrl_1:v_count_r_3\ (fanout=18)

    MacroCell: Name=\VideoCtrl_1:v_count_r_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              !\VideoCtrl_1:v_count_r_4\ * !\VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * Net_787
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_2\ (fanout=20)

    MacroCell: Name=\VideoCtrl_1:v_count_r_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_count_r_1_split\
        );
        Output = \VideoCtrl_1:v_count_r_1\ (fanout=20)

    MacroCell: Name=\VideoCtrl_1:v_count_r_0\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_count_r_0_split\
        );
        Output = \VideoCtrl_1:v_count_r_0\ (fanout=20)

    MacroCell: Name=line_count_9, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_9
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_8 * 
              \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_9
        );
        Output = line_count_9 (fanout=2)

    MacroCell: Name=line_count_8, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoCtrl_1:newline_r\ * line_count_8
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * !line_count_8 * 
              \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              line_count_8 * !\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = line_count_8 (fanout=3)

    MacroCell: Name=line_count_7, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_7
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_6 * line_count_5 * 
              line_count_4 * line_count_3 * line_count_2 * line_count_1 * 
              line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_7
        );
        Output = line_count_7 (fanout=3)

    MacroCell: Name=line_count_6, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_6
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_5 * line_count_4 * 
              line_count_3 * line_count_2 * line_count_1 * line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_6
        );
        Output = line_count_6 (fanout=4)

    MacroCell: Name=line_count_5, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_5
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_4 * line_count_3 * 
              line_count_2 * line_count_1 * line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_5
        );
        Output = line_count_5 (fanout=5)

    MacroCell: Name=line_count_4, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_4
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_3 * line_count_2 * 
              line_count_1 * line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_4
        );
        Output = line_count_4 (fanout=6)

    MacroCell: Name=line_count_3, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_3
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_2 * line_count_1 * 
              line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_3
        );
        Output = line_count_3 (fanout=7)

    MacroCell: Name=line_count_2, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_2
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_1 * line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_2
        );
        Output = line_count_2 (fanout=8)

    MacroCell: Name=line_count_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoCtrl_1:newline_r\ * line_count_1
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * !line_count_1 * line_count_0
            + \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              line_count_1 * !line_count_0
        );
        Output = line_count_1 (fanout=9)

    MacroCell: Name=line_count_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:newline_r\ * line_count_0
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * !line_count_0
        );
        Output = line_count_0 (fanout=10)

    MacroCell: Name=Net_1811, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !line_dma * Net_1811 * !\FreqDiv_1:count_1\
            + !line_dma * Net_1811 * !\FreqDiv_1:count_0\
            + !line_dma * !\FreqDiv_1:not_last_reset\
            + !line_dma * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = Net_1811 (fanout=17)

    MacroCell: Name=cydff_1_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_7
        );
        Output = cydff_1_7 (fanout=1)

    MacroCell: Name=cydff_1_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_6
        );
        Output = cydff_1_6 (fanout=1)

    MacroCell: Name=cydff_1_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_5
        );
        Output = cydff_1_5 (fanout=1)

    MacroCell: Name=cydff_1_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_4
        );
        Output = cydff_1_4 (fanout=1)

    MacroCell: Name=cydff_1_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_3
        );
        Output = cydff_1_3 (fanout=1)

    MacroCell: Name=cydff_1_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_2
        );
        Output = cydff_1_2 (fanout=1)

    MacroCell: Name=cydff_1_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_1
        );
        Output = cydff_1_1 (fanout=1)

    MacroCell: Name=cydff_1_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_0
        );
        Output = cydff_1_0 (fanout=1)

    MacroCell: Name=Net_1085_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1085_2 * Net_2430
            + !Net_2430 * Net_1085_1 * Net_1085_0
        );
        Output = Net_1085_2 (fanout=3)

    MacroCell: Name=Net_1085_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2430 * !Net_1085_1 * Net_1085_0
            + !Net_2430 * Net_1085_1 * !Net_1085_0
        );
        Output = Net_1085_1 (fanout=4)

    MacroCell: Name=Net_1085_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2430 * !Net_1085_0
        );
        Output = Net_1085_0 (fanout=5)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              \VideoCtrl_1:h_count_r_2\ * \VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_dma_split
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=4)

    MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + line_dma * \FreqDiv_1:count_2\
        );
        Output = \FreqDiv_1:count_2\ (fanout=2)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
            + line_dma * \FreqDiv_1:count_1\
        );
        Output = \FreqDiv_1:count_1\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * !\FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
            + !line_dma * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_0\ (fanout=4)

    MacroCell: Name=Net_2430, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2279
        );
        Output = Net_2430 (fanout=3)

    MacroCell: Name=Net_2279, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              \VideoCtrl_1:h_count_r_2\ * \VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_dma_split
        );
        Output = Net_2279 (fanout=1)

    MacroCell: Name=pixel_bits_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_7
        );
        Output = pixel_bits_7 (fanout=1)

    MacroCell: Name=pixel_bits_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_6
        );
        Output = pixel_bits_6 (fanout=1)

    MacroCell: Name=pixel_bits_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_5
        );
        Output = pixel_bits_5 (fanout=1)

    MacroCell: Name=pixel_bits_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_4
        );
        Output = pixel_bits_4 (fanout=1)

    MacroCell: Name=pixel_bits_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_3
        );
        Output = pixel_bits_3 (fanout=1)

    MacroCell: Name=pixel_bits_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_2
        );
        Output = pixel_bits_2 (fanout=1)

    MacroCell: Name=pixel_bits_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_1
        );
        Output = pixel_bits_1 (fanout=1)

    MacroCell: Name=pixel_bits_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_0
        );
        Output = pixel_bits_0 (fanout=1)

    MacroCell: Name=\VideoCtrl_1:h_count_r_3_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_2\
            + \VideoCtrl_1:h_count_r_2\ * \VideoCtrl_1:h_count_r_1\ * 
              \VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_3_split_2\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_state_r_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\
        );
        Output = \VideoCtrl_1:v_state_r_1_split\ (fanout=2)

    MacroCell: Name=\VideoCtrl_1:v_state_r_1_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\
        );
        Output = \VideoCtrl_1:v_state_r_1_split_1\ (fanout=2)

    MacroCell: Name=\VideoCtrl_1:v_state_r_1_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_state_r_0\ * \VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * \VideoCtrl_1:v_count_r_3\ * 
              !\VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_state_r_1_split_1\
        );
        Output = \VideoCtrl_1:v_state_r_1_split_2\ (fanout=3)

    MacroCell: Name=\VideoCtrl_1:v_state_r_1_split_3\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_state_r_0\ * !\VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              !\VideoCtrl_1:v_count_r_4\ * !\VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_state_r_1_split\
        );
        Output = \VideoCtrl_1:v_state_r_1_split_3\ (fanout=2)

    MacroCell: Name=\VideoCtrl_1:v_state_r_0_split_6\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:v_state_r_0\ * !\VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * !\VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * \VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_state_r_1_split_1\
        );
        Output = \VideoCtrl_1:v_state_r_0_split_6\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_state_r_0_split_7\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:v_state_r_0\ * !\VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              !\VideoCtrl_1:v_count_r_4\ * !\VideoCtrl_1:v_count_r_3\ * 
              !\VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_state_r_1_split\
        );
        Output = \VideoCtrl_1:v_state_r_0_split_7\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_count_r_9_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_9_split\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_count_r_9_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * \VideoCtrl_1:v_count_r_3\ * 
              !\VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_count_r_9_split\
        );
        Output = \VideoCtrl_1:v_count_r_9_split_1\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_count_r_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + !\VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * !\VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              \VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * \VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              \VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_8_split\ (fanout=2)

    MacroCell: Name=\VideoCtrl_1:v_count_r_6_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + !\VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * !\VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_6_split_2\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_count_r_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_count_r_3\
        );
        Output = \VideoCtrl_1:v_count_r_4_split\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_count_r_4_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_0\ * 
              \VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * \VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_count_r_4_split\
        );
        Output = \VideoCtrl_1:v_count_r_4_split_1\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_count_r_4_split_2\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              !\VideoCtrl_1:v_state_r_0\ * !\VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_4_split_2\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_count_r_3_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * \VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_3_split\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_count_r_3_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\
            + !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\
            + !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_1\
            + !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_3_split_1\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_count_r_1_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\
            + !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_1_split\ (fanout=1)

    MacroCell: Name=\VideoCtrl_1:v_count_r_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_0_split\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\LINE_CNT_LO:sts:sts_reg\
        PORT MAP (
            status_7 => line_count_7 ,
            status_6 => line_count_6 ,
            status_5 => line_count_5 ,
            status_4 => line_count_4 ,
            status_3 => line_count_3 ,
            status_2 => line_count_2 ,
            status_1 => line_count_1 ,
            status_0 => line_count_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\LINE_CNT_HI:sts:sts_reg\
        PORT MAP (
            status_1 => line_count_9 ,
            status_0 => line_count_8 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\DMA_OUT:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_957_7 ,
            control_6 => Net_957_6 ,
            control_5 => Net_957_5 ,
            control_4 => Net_957_4 ,
            control_3 => Net_957_3 ,
            control_2 => Net_957_2 ,
            control_1 => Net_957_1 ,
            control_0 => Net_957_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => line_dma ,
            termin => Net_786 ,
            termout => Net_1009 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_MEM
        PORT MAP (
            dmareq => Net_786 ,
            termin => Net_786 ,
            termout => Net_2374 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SCANLINE
        PORT MAP (
            interrupt => Net_1009 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =FRAME_RDY
        PORT MAP (
            interrupt => Net_2374 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   15 :   33 :   48 : 31.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  103 :   89 :  192 : 53.65 %
  Unique P-terms              :  180 :  204 :  384 : 46.88 %
  Total P-terms               :  191 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    2 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.215ms
Tech mapping phase: Elapsed time ==> 0s.353ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : DSI_CLK_IN(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : HSYNC(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : VGA_B(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : VGA_B(1) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : VGA_B(2) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : VGA_G(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : VGA_G(1) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : VGA_G(2) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : VGA_R(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : VGA_R(1) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : VGA_R(2) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : VSYNC(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.574ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   36 :   12 :   48 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            9.11
                   Pterms :            5.08
               Macrocells :            2.86
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 989, final cost is 989 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :      16.22 :       5.72
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:v_count_r_6_split_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + !\VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * !\VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_6_split_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:v_count_r_3_split_1\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\
            + !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\
            + !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_1\
            + !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_3_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:v_count_r_0_split\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_0_split\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:v_count_r_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_count_r_0_split\
        );
        Output = \VideoCtrl_1:v_count_r_0\ (fanout=20)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:v_count_r_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_count_r_3\
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * \VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_count_r_3_split\
            + \VideoCtrl_1:v_count_r_3_split_1\
        );
        Output = \VideoCtrl_1:v_count_r_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:v_count_r_4\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * \VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_count_r_4_split_1\
            + \VideoCtrl_1:v_count_r_4_split_2\
        );
        Output = \VideoCtrl_1:v_count_r_4\ (fanout=18)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:MODULE_3:g2:a0:s_7\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoCtrl_1:v_count_r_7\ * \VideoCtrl_1:v_count_r_6\ * 
              \VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              \VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_5\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_4\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_3\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_2\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_1\
            + \VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_3:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:v_count_r_4_split_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              !\VideoCtrl_1:v_state_r_0\ * !\VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_4_split_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:v_count_r_3_split\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * \VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_3_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:v_count_r_9_split\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_9_split\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:v_count_r_4_split_1\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_0\ * 
              \VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * \VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_count_r_4_split\
        );
        Output = \VideoCtrl_1:v_count_r_4_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:v_count_r_9_split_1\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * \VideoCtrl_1:v_count_r_3\ * 
              !\VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_count_r_9_split\
        );
        Output = \VideoCtrl_1:v_count_r_9_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:MODULE_3:g2:a0:s_6\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoCtrl_1:v_count_r_6\ * \VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * \VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * \VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_4\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_3\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_2\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_1\
            + \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_3:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=pixel_bits_6, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_6
        );
        Output = pixel_bits_6 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_1_5, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_5
        );
        Output = cydff_1_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_1_4, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_4
        );
        Output = cydff_1_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=pixel_bits_4, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_4
        );
        Output = pixel_bits_4 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:v_count_r_6\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_state_r_1_split_2\ * 
              !\VideoCtrl_1:v_count_r_6_split_2\
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:MODULE_3:g2:a0:s_6\ * 
              !\VideoCtrl_1:v_state_r_1_split_2\ * 
              !\VideoCtrl_1:v_count_r_6_split_2\
        );
        Output = \VideoCtrl_1:v_count_r_6\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=line_count_8, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoCtrl_1:newline_r\ * line_count_8
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * !line_count_8 * 
              \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              line_count_8 * !\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = line_count_8 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=line_count_9, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_9
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_8 * 
              \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_9
        );
        Output = line_count_9 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\LINE_CNT_HI:sts:sts_reg\
    PORT MAP (
        status_1 => line_count_9 ,
        status_0 => line_count_8 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:v_count_r_9\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_8\ * 
              \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoCtrl_1:v_count_r_9_split_1\
        );
        Output = \VideoCtrl_1:v_count_r_9\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:v_count_r_8\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * 
              \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoCtrl_1:v_count_r_8_split\
        );
        Output = \VideoCtrl_1:v_count_r_8\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:v_count_r_7\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_8_split\
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:MODULE_3:g2:a0:s_7\ * 
              !\VideoCtrl_1:v_count_r_8_split\
        );
        Output = \VideoCtrl_1:v_count_r_7\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:v_count_r_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_count_r_1_split\
        );
        Output = \VideoCtrl_1:v_count_r_1\ (fanout=20)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:v_count_r_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              !\VideoCtrl_1:v_count_r_4\ * !\VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * Net_787
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_2\ (fanout=20)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_count_r_7\ * \VideoCtrl_1:v_count_r_6\ * 
              \VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              \VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:v_count_r_5\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_count_r_4\ * 
              \VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_5\ (fanout=17)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_787, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\
        );
        Output = Net_787 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=line_count_2, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_2
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_1 * line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_2
        );
        Output = line_count_2 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:v_count_r_8_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + !\VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * !\VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * \VideoCtrl_1:v_count_r_2\ * 
              \VideoCtrl_1:v_count_r_1\ * \VideoCtrl_1:v_count_r_0\
            + \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              \VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * \VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * \VideoCtrl_1:v_count_r_4\ * 
              \VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\ * !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_8_split\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:v_count_r_1_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:v_state_r_1\ * !\VideoCtrl_1:v_state_r_0\ * 
              !\VideoCtrl_1:v_count_r_9\ * !\VideoCtrl_1:v_count_r_8\ * 
              !\VideoCtrl_1:v_count_r_7\ * !\VideoCtrl_1:v_count_r_6\ * 
              !\VideoCtrl_1:v_count_r_5\ * !\VideoCtrl_1:v_count_r_4\ * 
              !\VideoCtrl_1:v_count_r_3\ * !\VideoCtrl_1:v_count_r_2\ * 
              !\VideoCtrl_1:v_count_r_1\
            + !\VideoCtrl_1:v_count_r_0\
        );
        Output = \VideoCtrl_1:v_count_r_1_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:v_count_r_4_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_count_r_3\
        );
        Output = \VideoCtrl_1:v_count_r_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:v_state_r_1_split_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_state_r_0\ * \VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              \VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * \VideoCtrl_1:v_count_r_3\ * 
              !\VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_state_r_1_split_1\
        );
        Output = \VideoCtrl_1:v_state_r_1_split_2\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:v_state_r_0_split_6\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:v_state_r_0\ * !\VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              \VideoCtrl_1:v_count_r_4\ * !\VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * \VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_state_r_1_split_1\
        );
        Output = \VideoCtrl_1:v_state_r_0_split_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:v_state_r_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:v_state_r_1_split_2\ * 
              !\VideoCtrl_1:v_state_r_1_split_3\ * 
              !\VideoCtrl_1:v_state_r_0_split_6\ * 
              !\VideoCtrl_1:v_state_r_0_split_7\
        );
        Output = \VideoCtrl_1:v_state_r_0\ (fanout=30)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:v_state_r_1_split_1\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\
        );
        Output = \VideoCtrl_1:v_state_r_1_split_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=line_count_3, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_3
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_2 * line_count_1 * 
              line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_3
        );
        Output = line_count_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=line_count_1, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\VideoCtrl_1:newline_r\ * line_count_1
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * !line_count_1 * line_count_0
            + \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              line_count_1 * !line_count_0
        );
        Output = line_count_1 (fanout=9)
        Properties               : 
        {
        }
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:v_state_r_0_split_7\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:v_state_r_0\ * !\VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              !\VideoCtrl_1:v_count_r_4\ * !\VideoCtrl_1:v_count_r_3\ * 
              !\VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              \VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_state_r_1_split\
        );
        Output = \VideoCtrl_1:v_state_r_0_split_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:v_state_r_1_split_3\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:v_state_r_0\ * !\VideoCtrl_1:v_count_r_9\ * 
              !\VideoCtrl_1:v_count_r_8\ * !\VideoCtrl_1:v_count_r_7\ * 
              !\VideoCtrl_1:v_count_r_6\ * !\VideoCtrl_1:v_count_r_5\ * 
              !\VideoCtrl_1:v_count_r_4\ * !\VideoCtrl_1:v_count_r_3\ * 
              \VideoCtrl_1:v_count_r_2\ * !\VideoCtrl_1:v_count_r_1\ * 
              !\VideoCtrl_1:v_count_r_0\ * \VideoCtrl_1:v_state_r_1_split\
        );
        Output = \VideoCtrl_1:v_state_r_1_split_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:h_count_r_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \VideoCtrl_1:h_count_r_0\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:h_count_r_6\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:MODULE_1:g2:a0:s_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_count_r_6\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:h_count_r_9\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoCtrl_1:h_count_r_8\ * 
              \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_count_r_9\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:h_count_r_8\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:h_count_r_8\ * 
              \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
            + \VideoCtrl_1:h_count_r_8\ * 
              !\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ * 
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_count_r_8\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:v_state_r_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:v_state_r_1_split_2\ * 
              !\VideoCtrl_1:v_state_r_1_split_3\
        );
        Output = \VideoCtrl_1:v_state_r_1\ (fanout=28)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:MODULE_1:g2:a0:s_7\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\VideoCtrl_1:h_count_r_7\ * \VideoCtrl_1:h_count_r_6\ * 
              \VideoCtrl_1:h_count_r_5\ * \VideoCtrl_1:h_count_r_4\ * 
              \VideoCtrl_1:h_count_r_3\ * \VideoCtrl_1:h_count_r_2\ * 
              \VideoCtrl_1:h_count_r_1\ * \VideoCtrl_1:h_count_r_0\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_6\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_5\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_4\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_3\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_2\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_1\
            + \VideoCtrl_1:h_count_r_7\ * !\VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_1:g2:a0:s_7\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=line_count_7, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_7
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_6 * line_count_5 * 
              line_count_4 * line_count_3 * line_count_2 * line_count_1 * 
              line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_7
        );
        Output = line_count_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=line_count_6, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_6
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_5 * line_count_4 * 
              line_count_3 * line_count_2 * line_count_1 * line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_6
        );
        Output = line_count_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              line_count_7 * line_count_6 * line_count_5 * line_count_4 * 
              line_count_3 * line_count_2 * line_count_1 * line_count_0
        );
        Output = \VideoCtrl_1:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:v_state_r_1_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\
        );
        Output = \VideoCtrl_1:v_state_r_1_split\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=line_count_4, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_4
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_3 * line_count_2 * 
              line_count_1 * line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_4
        );
        Output = line_count_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=line_count_5, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_1\ * 
              line_count_5
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_count_4 * line_count_3 * 
              line_count_2 * line_count_1 * line_count_0
            + \VideoCtrl_1:newline_r\ * !\VideoCtrl_1:v_state_r_0\ * 
              line_count_5
        );
        Output = line_count_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=line_count_0, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:newline_r\ * line_count_0
            + \VideoCtrl_1:newline_r\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * !line_count_0
        );
        Output = line_count_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:h_count_r_10\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_count_r_9\ * \VideoCtrl_1:h_count_r_8\ * 
              !\VideoCtrl_1:h_count_r_10_split\
        );
        Output = \VideoCtrl_1:h_count_r_10\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\LINE_CNT_LO:sts:sts_reg\
    PORT MAP (
        status_7 => line_count_7 ,
        status_6 => line_count_6 ,
        status_5 => line_count_5 ,
        status_4 => line_count_4 ,
        status_3 => line_count_3 ,
        status_2 => line_count_2 ,
        status_1 => line_count_1 ,
        status_0 => line_count_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:h_count_r_6_split_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * \VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_1\
        );
        Output = \VideoCtrl_1:h_count_r_6_split_5\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:h_count_r_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_1\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:h_count_r_10_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\
            + !\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \VideoCtrl_1:h_count_r_10_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:h_count_r_5_split_1\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_5_split_1\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=cydff_1_3, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_3
        );
        Output = cydff_1_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=pixel_bits_0, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_0
        );
        Output = pixel_bits_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=pixel_bits_7, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_7
        );
        Output = pixel_bits_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_1_6, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_6
        );
        Output = cydff_1_6 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=cydff_1_7, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_7
        );
        Output = cydff_1_7 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=pixel_bits_1, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_1
        );
        Output = pixel_bits_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_1_1, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_1
        );
        Output = cydff_1_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_1_0, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_0
        );
        Output = cydff_1_0 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\DMA_OUT:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_957_7 ,
        control_6 => Net_957_6 ,
        control_5 => Net_957_5 ,
        control_4 => Net_957_4 ,
        control_3 => Net_957_3 ,
        control_2 => Net_957_2 ,
        control_1 => Net_957_1 ,
        control_0 => Net_957_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * !\FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
            + !line_dma * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_0\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
            + line_dma * \FreqDiv_1:count_1\
        );
        Output = \FreqDiv_1:count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:h_count_r_4\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_2\
            + \VideoCtrl_1:h_count_r_3\ * \VideoCtrl_1:h_count_r_2\ * 
              \VideoCtrl_1:h_count_r_1\ * \VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_4\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:h_count_r_3_split_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_2\
            + \VideoCtrl_1:h_count_r_2\ * \VideoCtrl_1:h_count_r_1\ * 
              \VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_3_split_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:h_count_r_6_split_6\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_2\
        );
        Output = \VideoCtrl_1:h_count_r_6_split_6\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:h_count_r_5_split_3\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_5_split_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1085_0, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2430 * !Net_1085_0
        );
        Output = Net_1085_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:h_count_r_5_split_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_5_split_2\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:newline_r\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * \VideoCtrl_1:h_count_r_9\ * 
              \VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_3\
        );
        Output = \VideoCtrl_1:newline_r\ (fanout=26)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:h_count_r_5_split_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * \VideoCtrl_1:h_count_r_9\ * 
              \VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split_3\
        );
        Output = \VideoCtrl_1:h_count_r_5_split_4\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:MODULE_1:g2:a0:s_6\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              \VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              \VideoCtrl_1:h_count_r_2\ * \VideoCtrl_1:h_count_r_1\ * 
              \VideoCtrl_1:h_count_r_0\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_4\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_3\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_2\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_1\
            + \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_1:g2:a0:s_6\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2430, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2279
        );
        Output = Net_2430 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=line_dma_split, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\ * 
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\
        );
        Output = line_dma_split (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:h_count_r_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_3_split_2\
        );
        Output = \VideoCtrl_1:h_count_r_3\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:h_count_r_5_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_state_r_1\ * !\VideoCtrl_1:h_state_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_5_split\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2279, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              \VideoCtrl_1:h_count_r_2\ * \VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_dma_split
        );
        Output = Net_2279 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              \VideoCtrl_1:h_count_r_2\ * \VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_dma_split
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=line_dma, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              \VideoCtrl_1:h_count_r_6\ * !\VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * !\VideoCtrl_1:h_count_r_3\ * 
              \VideoCtrl_1:h_count_r_2\ * \VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:v_state_r_1\ * 
              \VideoCtrl_1:v_state_r_0\ * line_dma_split
        );
        Output = line_dma (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:h_count_r_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_count_r_1\ * \VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:h_count_r_2\ (fanout=15)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:h_count_r_5\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:MODULE_1:g2:a0:s_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_count_r_5\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:h_state_r_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_state_r_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:h_state_r_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_state_r_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VideoCtrl_1:h_count_r_7\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:MODULE_1:g2:a0:s_7\ * 
              !\VideoCtrl_1:h_count_r_6_split_5\ * 
              !\VideoCtrl_1:h_count_r_6_split_6\ * 
              !\VideoCtrl_1:h_count_r_6_split_7\ * 
              !\VideoCtrl_1:h_count_r_5_split_4\
        );
        Output = \VideoCtrl_1:h_count_r_7\ (fanout=13)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\VideoCtrl_1:h_count_r_6_split_7\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\VideoCtrl_1:h_count_r_10\ * !\VideoCtrl_1:h_count_r_9\ * 
              !\VideoCtrl_1:h_count_r_8\ * !\VideoCtrl_1:h_count_r_7\ * 
              !\VideoCtrl_1:h_count_r_6\ * \VideoCtrl_1:h_count_r_5\ * 
              !\VideoCtrl_1:h_count_r_4\ * \VideoCtrl_1:h_count_r_3\ * 
              !\VideoCtrl_1:h_count_r_2\ * !\VideoCtrl_1:h_count_r_1\ * 
              !\VideoCtrl_1:h_count_r_0\ * \VideoCtrl_1:h_count_r_5_split\
        );
        Output = \VideoCtrl_1:h_count_r_6_split_7\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VideoCtrl_1:MODULE_1:g2:a0:s_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\VideoCtrl_1:h_count_r_5\ * \VideoCtrl_1:h_count_r_4\ * 
              \VideoCtrl_1:h_count_r_3\ * \VideoCtrl_1:h_count_r_2\ * 
              \VideoCtrl_1:h_count_r_1\ * \VideoCtrl_1:h_count_r_0\
            + \VideoCtrl_1:h_count_r_5\ * !\VideoCtrl_1:h_count_r_4\
            + \VideoCtrl_1:h_count_r_5\ * !\VideoCtrl_1:h_count_r_3\
            + \VideoCtrl_1:h_count_r_5\ * !\VideoCtrl_1:h_count_r_2\
            + \VideoCtrl_1:h_count_r_5\ * !\VideoCtrl_1:h_count_r_1\
            + \VideoCtrl_1:h_count_r_5\ * !\VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_1:g2:a0:s_5\ (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_count_r_7\ * \VideoCtrl_1:h_count_r_6\ * 
              \VideoCtrl_1:h_count_r_5\ * \VideoCtrl_1:h_count_r_4\ * 
              \VideoCtrl_1:h_count_r_3\ * \VideoCtrl_1:h_count_r_2\ * 
              \VideoCtrl_1:h_count_r_1\ * \VideoCtrl_1:h_count_r_0\
        );
        Output = \VideoCtrl_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=rgb_out_1, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !Net_1085_2 * !Net_1085_1 * !Net_1085_0 * pixel_bits_7
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !Net_1085_2 * !Net_1085_1 * Net_1085_0 * pixel_bits_6
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !Net_1085_2 * Net_1085_1 * !Net_1085_0 * pixel_bits_5
            + rgb_out_1_split
        );
        Output = rgb_out_1 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1085_2, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1085_2 * Net_2430
            + !Net_2430 * Net_1085_1 * Net_1085_0
        );
        Output = Net_1085_2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1085_1, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2430 * !Net_1085_1 * Net_1085_0
            + !Net_2430 * Net_1085_1 * !Net_1085_0
        );
        Output = Net_1085_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_1811, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !line_dma * Net_1811 * !\FreqDiv_1:count_1\
            + !line_dma * Net_1811 * !\FreqDiv_1:count_0\
            + !line_dma * !\FreqDiv_1:not_last_reset\
            + !line_dma * \FreqDiv_1:count_2\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = Net_1811 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !line_dma * \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
            + line_dma * \FreqDiv_1:count_2\
        );
        Output = \FreqDiv_1:count_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=rgb_out_1_split, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              !Net_1085_2 * Net_1085_1 * Net_1085_0 * pixel_bits_4
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              Net_1085_2 * !Net_1085_1 * !Net_1085_0 * pixel_bits_3
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              Net_1085_2 * !Net_1085_1 * Net_1085_0 * pixel_bits_2
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              Net_1085_2 * Net_1085_1 * !Net_1085_0 * pixel_bits_1
            + \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\ * 
              Net_1085_2 * Net_1085_1 * Net_1085_0 * pixel_bits_0
        );
        Output = rgb_out_1_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=rgb_out_0, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VideoCtrl_1:h_state_r_1\ * \VideoCtrl_1:h_state_r_0\ * 
              \VideoCtrl_1:v_state_r_1\ * \VideoCtrl_1:v_state_r_0\
        );
        Output = rgb_out_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=pixel_bits_3, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_3
        );
        Output = pixel_bits_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=pixel_bits_5, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_5
        );
        Output = pixel_bits_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=pixel_bits_2, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              cydff_1_2
        );
        Output = pixel_bits_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_1_2, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: PosEdge(Net_1811)
        Main Equation            : 1 pterm
        (
              Net_957_2
        );
        Output = cydff_1_2 (fanout=1)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =SCANLINE
        PORT MAP (
            interrupt => Net_1009 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =FRAME_RDY
        PORT MAP (
            interrupt => Net_2374 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => line_dma ,
            termin => Net_786 ,
            termout => Net_1009 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =DMA_MEM
        PORT MAP (
            dmareq => Net_786 ,
            termin => Net_786 ,
            termout => Net_2374 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = VGA_R(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_R(1)__PA ,
        input => rgb_out_1 ,
        pad => VGA_R(1)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VGA_R(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_R(2)__PA ,
        input => rgb_out_1 ,
        pad => VGA_R(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VGA_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_B(0)__PA ,
        input => rgb_out_0 ,
        pad => VGA_B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = VGA_B(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_B(1)__PA ,
        input => rgb_out_1 ,
        pad => VGA_B(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VGA_B(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_B(2)__PA ,
        input => rgb_out_0 ,
        pad => VGA_B(2)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = HSYNC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HSYNC(0)__PA ,
        input => \VideoCtrl_1:h_count_r_5_split_1\ ,
        pad => HSYNC(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = VSYNC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VSYNC(0)__PA ,
        input => Net_787 ,
        pad => VSYNC(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = DSI_CLK_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DSI_CLK_IN(0)__PA ,
        fb => dsi_clock_in ,
        pad => DSI_CLK_IN(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = VGA_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_G(0)__PA ,
        input => rgb_out_1 ,
        pad => VGA_G(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VGA_G(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_G(1)__PA ,
        input => rgb_out_1 ,
        pad => VGA_G(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VGA_G(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_G(2)__PA ,
        input => rgb_out_1 ,
        pad => VGA_G(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VGA_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA_R(0)__PA ,
        input => rgb_out_1 ,
        pad => VGA_R(0)_PAD );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dsi_clkin_div => dsi_clock_in ,
            dclk_glb_0 => Net_40 ,
            dclk_0 => Net_40_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+--------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      VGA_R(1) | In(rgb_out_1)
     |   1 |     * |      NONE |         CMOS_OUT |      VGA_R(2) | In(rgb_out_1)
     |   5 |     * |      NONE |         CMOS_OUT |      VGA_B(0) | In(rgb_out_0)
     |   6 |     * |      NONE |         CMOS_OUT |      VGA_B(1) | In(rgb_out_1)
     |   7 |     * |      NONE |         CMOS_OUT |      VGA_B(2) | In(rgb_out_0)
-----+-----+-------+-----------+------------------+---------------+--------------------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |      HSYNC(0) | In(\VideoCtrl_1:h_count_r_5_split_1\)
     |   6 |     * |      NONE |         CMOS_OUT |      VSYNC(0) | In(Net_787)
-----+-----+-------+-----------+------------------+---------------+--------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL | DSI_CLK_IN(0) | FB(dsi_clock_in)
-----+-----+-------+-----------+------------------+---------------+--------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |      VGA_G(0) | In(rgb_out_1)
     |   1 |     * |      NONE |         CMOS_OUT |      VGA_G(1) | In(rgb_out_1)
     |   2 |     * |      NONE |         CMOS_OUT |      VGA_G(2) | In(rgb_out_1)
     |   5 |     * |      NONE |         CMOS_OUT |      VGA_R(0) | In(rgb_out_1)
---------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 6s.084ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 9s.339ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.342ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.103ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC5LPVGA_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.847ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.272ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.399ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 18s.408ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 18s.469ms
API generation phase: Elapsed time ==> 2s.073ms
Dependency generation phase: Elapsed time ==> 0s.036ms
Cleanup phase: Elapsed time ==> 0s.009ms
