//Verilog HDL for "KISTA_SOI_STDLIB", "DFFX1" "functional"


module DFFX1 ( );

endmodule
