### File Name: .\simscape_system_fil\simscape_system_fil.log
### Created: 02-May-2025 09:00:05
### Generated by MATLAB 24.2 

### FPGA-in-the-Loop Summary
###    Board: Cmod S7
###    DUT frequency: 12MHz

### Saving the current state of filWizard in .\simscape_system_fil\simscape_system_fil.mat ...
###    C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\simscape_system_fil.mat
### 
### To restore filWizard: Use the MAT-file to launch FPGA-in-the-Loop wizard with data 
### from current session: 
###    filWizard('.\simscape_system_fil\simscape_system_fil.mat')

### Generating Vivado project and running HDL compilation ...
###    Project:
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\fpgaproj\simscape_system_fil.xpr
###    Target Device:
###        xc7s25csga225-1
###    Property Settings:
###    User design files:
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\dot_product_6.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\dot_product_7.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\dot_product_7_block.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\dot_product_9.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\FET_CTRL.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\HDL_Subsystem.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\hNNewMatrixA.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\hNNewMatrixB.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\hNNewMatrixC.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\hNNewMatrixD.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\real2uint8.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\ShiftRegisterRAM_Wrapper_generic.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\ShiftRegisterRAM_Wrapper_singlebit.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\SimpleDualPortRAM_generic.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\SimpleDualPortRAM_singlebit.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\simscape_system.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\simscape_system_tc.v
###    Generating Xilinx DCM and FIFO IP
###    Generated files:
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\jtag_mac.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\jtag_mac_fifo_wrapper.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\simcycle_fifo_wrapper.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\mwfil_dpscram.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\mwfil_udfifo.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\mwfil_bus2dut.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\mwfil_chifcore.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\mwfil_controller.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\mwfil_dut2bus.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\simscape_system_wrapper.v
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\mwfil_chiftop.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\simscape_system_fil.vhd
###       C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\filsrc\simscape_system_fil.xdc
### Running HDL Compilation

### HDL compilation completed.

### Running programming file generation outside MATLAB.
### Check external shell for programming file generation progress.
### Programming file location (when process is completed):
###    C:\Users\Angel\Desktop\hil\pfc3ph\matlab\sim\simscape_system_fil\simscape_system_fil.bit

