$date
	Sun Oct 23 00:29:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#520245
b101 !
1"
#520246
b101 &
b101 %
1$
#520247
0"
#520250
b10000 &
b10000 %
#520254
b1000 &
b1000 %
#520258
b100 &
b100 %
#520262
b10 &
b10 %
#520266
b1 &
b1 %
1#
#520270
b0 &
0#
b0 %
0$
#1502602
b101 &
b101 %
1$
1"
#1502603
0"
#1502606
b10000 &
b10000 %
#1502610
b1000 &
b1000 %
#1502614
b100 &
b100 %
#1502618
b10 &
b10 %
#1502622
b1 &
1#
b1 %
#1502626
b0 &
b0 %
0#
0$
#2581026
b1011 &
b1011 %
1$
b1011 !
1"
#2581027
0"
#2581030
b100010 &
b100010 %
#2581034
b10001 &
b10001 %
#2581038
b110100 &
b110100 %
#2581042
b11010 &
b11010 %
#2581046
b1101 &
b1101 %
#2581050
b101000 &
b101000 %
#2581054
b10100 &
b10100 %
#2581058
b1010 &
b1010 %
#2581062
b101 &
b101 %
#2581066
b10000 &
b10000 %
#2581070
b1000 &
b1000 %
#2581074
b100 &
b100 %
#2581078
b10 &
b10 %
#2581082
b1 &
b1 %
1#
#2581086
b0 &
0#
b0 %
0$
#4500012
