Fitter Status : Successful - Thu Jul 30 16:37:05 2020
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name : CAP
Top-level Entity Name : FALU
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 16 %
    Combinational ALUTs : 1,628 / 12,480 ( 13 % )
    Dedicated logic registers : 1,354 / 12,480 ( 11 % )
Total registers : 1354
Total pins : 112 / 343 ( 33 % )
Total virtual pins : 0
Total block memory bits : 5,125 / 419,328 ( 1 % )
DSP block 9-bit elements : 68 / 96 ( 71 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
