DMA_CHAN_TX_CONTROL	,	F_10
DMA_CHAN_INTR_DEFAULT_MASK_4_10	,	V_16
data	,	V_49
mdelay	,	F_4
__iomem	,	T_1
DMA_CHAN_STATUS_TPS	,	V_30
DMA_CHAN_STATUS_TI	,	V_41
GMAC_CONFIG_RE	,	V_13
DMA_CHAN_RX_END_ADDR	,	F_6
DMA_CHAN_STATUS_RPS	,	V_24
tx_hard_error	,	V_32
high	,	V_47
len	,	V_14
u32	,	T_2
enable	,	V_53
limit	,	V_4
dwmac4_dma_start_tx	,	F_9
normal_irq_n	,	V_36
dwmac4_enable_dma_irq	,	F_19
DMA_CHAN_INTR_DEFAULT_MASK	,	V_15
ret	,	V_19
unlikely	,	F_25
likely	,	F_26
handle_tx	,	V_43
DMA_CHAN_STATUS_ERI	,	V_44
STMMAC_CHAN0	,	V_50
intr_status	,	V_20
DMA_BUS_MODE	,	V_3
dwmac4_set_tx_tail_ptr	,	F_7
DMA_CHAN_TX_END_ADDR	,	F_8
tx_process_stopped_irq	,	V_31
dwmac4_dma_stop_rx	,	F_14
DMA_CHAN_STATUS_RWT	,	V_26
GMAC_HI_REG_AE	,	V_52
dwmac4_set_rx_ring_len	,	F_17
DMA_CHAN_STATUS_AIS	,	V_21
tx_normal_irq_n	,	V_42
dwmac4_dma_reset	,	F_1
DMA_CHAN_STATUS_RBU	,	V_22
dwmac4_dma_start_rx	,	F_12
stmmac_dwmac4_set_mac	,	F_28
GMAC_CONFIG	,	V_10
DMA_CHAN_STATUS_RI	,	V_37
EBUSY	,	V_6
low	,	V_48
dwmac4_dma_interrupt	,	F_23
rx_early_irq	,	V_45
DMA_CHAN_TX_RING_LEN	,	F_16
stmmac_dwmac4_set_mac_addr	,	F_27
DMA_CONTROL_SR	,	V_12
addr	,	V_46
value	,	V_2
dwmac4_disable_dma_irq	,	F_22
DMA_CHAN_INTR_ENA_RIE	,	V_38
DMA_CONTROL_ST	,	V_9
dwmac410_enable_dma_irq	,	F_21
DMA_CHAN_STATUS_FBE	,	V_33
lo_addr	,	V_55
GMAC_CONFIG_TE	,	V_11
rx_buf_unav_irq	,	V_23
DMA_BUS_MODE_SFT_RESET	,	V_5
ioaddr	,	V_1
rx_process_stopped_irq	,	V_25
readl	,	F_2
u8	,	T_3
writel	,	F_3
dwmac4_set_rx_tail_ptr	,	F_5
DMA_CHAN_STATUS	,	F_24
stmmac_extra_stats	,	V_17
stmmac_dwmac4_get_mac_addr	,	F_29
DMA_CHAN_STATUS_NIS	,	V_35
GMAC_HI_DCS_SHIFT	,	V_51
DMA_CHAN_RX_RING_LEN	,	F_18
tail_ptr	,	V_7
DMA_CHAN_STATUS_ETI	,	V_28
handle_rx	,	V_40
dwmac4_set_tx_ring_len	,	F_15
fatal_bus_error_irq	,	V_34
hi_addr	,	V_54
dwmac4_dma_stop_tx	,	F_11
rx_normal_irq_n	,	V_39
x	,	V_18
chan	,	V_8
tx_early_irq	,	V_29
DMA_CHAN_RX_CONTROL	,	F_13
DMA_CHAN_INTR_ENA	,	F_20
rx_watchdog_irq	,	V_27
