{
	"metadata": {
	    "name": "Mixed architecture chip",
	    "version": "0.0",
	    "timestamp": "20180104103600"
	},
	"isa": {
            "metadata": {},
	    "1Q": {
	        "0": { "type": "Xhalves" },
                "1": {},
                "2": {}
	    },
	    "2Q": {
                "0-1": { "type": "CZ" },
                "1-2": { "type": "ISWAP" },
                "0-2": { "type": "CPHASE" }
            }
	},
        "specs": {
            "metadata": {},
            "1Q": {
                "0": { "f1QRB": 0.9 },
                "1": { "f1QRB": 0.8 },
                "2": { "f1QRB": 0.85 }
            },
            "2Q": {
                "0-1": { "fBellState": 0.6 },
                "1-2": { "fBellState": 0.5 },
                "0-2": { "fBellState": 0.3 }
            }
        }
}
