Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 30 22:49:04 2021
| Host         : DESKTOP-VPIQUA3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_control_sets_placed.rpt
| Design       : test
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           55 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |             128 |           32 |
| Yes          | No                    | No                     |              44 |           15 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+------------------+------------------+----------------+--------------+
|  VGA/clk25     |                          | reset_IBUF       |                3 |             10 |         3.33 |
|  VGA/clk25     | VGA/Display/vPos         | reset_IBUF       |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | VGA/colorOut[11]_i_1_n_0 |                  |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG |                          | counter2         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                          | counter3         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                          | counter4         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                          | counter1         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | score                    |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                          |                  |               55 |            206 |         3.75 |
+----------------+--------------------------+------------------+------------------+----------------+--------------+


