Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:54:54 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_24_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 Delay1No19_instance/Y_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.837ns (26.462%)  route 2.326ns (73.538%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 6.834 - 4.000 ) 
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.513ns (routing 1.576ns, distribution 0.937ns)
  Clock Net Delay (Destination): 2.174ns (routing 1.429ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=11323, routed)       2.513     3.464    Delay1No19_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X133Y201       FDCE                                         r  Delay1No19_instance/Y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y201       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.542 r  Delay1No19_instance/Y_reg[27]/Q
                         net (fo=8, routed)           0.473     4.015    Delay1No18_instance/Y_reg[33]_0[27]
    SLICE_X131Y169       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     4.138 r  Delay1No18_instance/geqOp_carry__0_i_11__1/O
                         net (fo=1, routed)           0.011     4.149    Sum10_4_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X131Y169       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.304 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.330    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X131Y170       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.382 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.227     4.609    Delay1No19_instance/CO[0]
    SLICE_X133Y171       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.097     4.706 r  Delay1No19_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.245     4.951    Delay1No18_instance/Y_reg[23]_0[0]
    SLICE_X133Y167       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.004 r  Delay1No18_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.168     5.172    Delay1No18_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X134Y167       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.223 r  Delay1No18_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.323     5.546    Delay1No19_instance/shiftVal__5[0]
    SLICE_X130Y166       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     5.596 r  Delay1No19_instance/shiftedFracY_d1[45]_i_2__1/O
                         net (fo=4, routed)           0.432     6.028    Delay1No18_instance/level2[12]
    SLICE_X125Y168       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.117 r  Delay1No18_instance/shiftedFracY_d1[41]_i_1__1/O
                         net (fo=2, routed)           0.372     6.489    Delay1No18_instance/level4__0[7]
    SLICE_X130Y167       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.578 r  Delay1No18_instance/shiftedFracY_d1[25]_i_1__1/O
                         net (fo=1, routed)           0.049     6.627    Sum10_4_impl_instance/FPAddSubOp_instance/D[14]
    SLICE_X130Y167       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=11323, routed)       2.174     6.834    Sum10_4_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X130Y167       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.438     7.272    
                         clock uncertainty           -0.035     7.236    
    SLICE_X130Y167       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.261    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          7.261    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  0.635    




